
bin_hdr.elf:     file format elf32-littlearm
bin_hdr.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ea78  40004030  40004030  00004030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000b94  40012aa8  40012aa8  00012aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         000051e8  40013640  40013640  00013640  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  3 .data.rel     00000434  40018828  40018828  00018828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .got          00000040  40018c5c  40018c5c  00018c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .got.plt      0000000c  40018c9c  40018c9c  00018c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000144  40018ca8  40018ca8  00018ca8  2**2
                  ALLOC
  7 .ARM.attributes 0000002b  00000000  00000000  00018ca8  2**0
                  CONTENTS, READONLY
  8 .comment      00000046  00000000  00000000  00018cd3  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006b5e  00000000  00000000  00018d19  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001455  00000000  00000000  0001f877  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d1d  00000000  00000000  00020ccc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000001e0  00000000  00000000  000229e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002a9c  00000000  00000000  00022bc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002429  00000000  00000000  00025665  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001194  00000000  00000000  00027a90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

40004030 <_start>:
_start():
40004030:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40004034:	fa000448 	blx	4000515c <mvCtrlHighSpeedSerdesPhyConfig>
40004038:	fa000023 	blx	400040cc <ddr3Init>
4000403c:	e3a00000 	mov	r0, #0
40004040:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40004044 <cache_inv>:
cache_inv():
40004044:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004048:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
4000404c:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004050:	e12fff1e 	bx	lr

40004054 <flush_l1_v6>:
flush_l1_v6():
40004054:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004058:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
4000405c:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40004060:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40004064:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004068:	e12fff1e 	bx	lr

4000406c <flush_l1_v7>:
flush_l1_v7():
4000406c:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004070:	f57ff05f 	dmb	sy
40004074:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40004078:	f57ff04f 	dsb	sy
4000407c:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004080:	e12fff1e 	bx	lr

40004084 <changeResetVecBase>:
changeResetVecBase():
40004084:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40004088:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
4000408c:	e1811000 	orr	r1, r1, r0
40004090:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40004094:	f57ff04f 	dsb	sy
40004098:	e12fff1e 	bx	lr

4000409c <setCPSR>:
setCPSR():
4000409c:	e10f1000 	mrs	r1, CPSR
400040a0:	e3c11c01 	bic	r1, r1, #256	; 0x100
400040a4:	e1811000 	orr	r1, r1, r0
400040a8:	e122f001 	msr	CPSR_x, r1
400040ac:	e12fff1e 	bx	lr

400040b0 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
400040b0:	b480      	push	{r7}
400040b2:	b085      	sub	sp, #20
400040b4:	af00      	add	r7, sp, #0
400040b6:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
400040b8:	687b      	ldr	r3, [r7, #4]
400040ba:	681b      	ldr	r3, [r3, #0]
400040bc:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:391

	return (MV_U32)MV_32BIT_LE_FAST(data);
400040be:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
}
400040c0:	4618      	mov	r0, r3
400040c2:	f107 0714 	add.w	r7, r7, #20
400040c6:	46bd      	mov	sp, r7
400040c8:	bc80      	pop	{r7}
400040ca:	4770      	bx	lr

400040cc <ddr3Init>:
ddr3Init():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:111
* Notes:
* Returns:	None.
*/

MV_U32 ddr3Init(void)
{
400040cc:	b580      	push	{r7, lr}
400040ce:	b0a2      	sub	sp, #136	; 0x88
400040d0:	af04      	add	r7, sp, #16
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:113
	MV_U32 uiTargetFreq, uiEcc;
	MV_U32 uiReg = 0;
400040d2:	f04f 0300 	mov.w	r3, #0
400040d6:	66bb      	str	r3, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:116
	MV_U32 uiCpuFreq, uiFabOpt, uiHClkTimePs, socNum, uiScrubOffs, uiScrubSize;
	MV_U32 auWinBackup[16];
	MV_BOOL bDQSCLKAligned = FALSE;
400040d8:	f04f 0300 	mov.w	r3, #0
400040dc:	667b      	str	r3, [r7, #100]	; 0x64
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:117
	MV_BOOL bPLLWAPatch = FALSE;
400040de:	f04f 0300 	mov.w	r3, #0
400040e2:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:118
	MV_U32	uiDdrWidth = BUS_WIDTH;
400040e4:	f04f 0340 	mov.w	r3, #64	; 0x40
400040e8:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:122

	/* SoC/Board special Initializtions */

	uiFabOpt = ddr3GetFabOpt();
400040ea:	f000 fa1b 	bl	40004524 <ddr3GetFabOpt>
400040ee:	6738      	str	r0, [r7, #112]	; 0x70
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:128

#ifdef SPD_SUPPORT
	/* Twsi Init */
	{
		MV_TWSI_ADDR slave;
		slave.type = ADDR7_BIT;
400040f0:	f04f 0300 	mov.w	r3, #0
400040f4:	713b      	strb	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:129
		slave.address = 0;
400040f6:	f04f 0300 	mov.w	r3, #0
400040fa:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:130
		mvTwsiInit(0, CONFIG_SYS_I2C_SPEED, CONFIG_SYS_TCLK, &slave, 0);
400040fc:	463b      	mov	r3, r7
400040fe:	f04f 0200 	mov.w	r2, #0
40004102:	9200      	str	r2, [sp, #0]
40004104:	f04f 0000 	mov.w	r0, #0
40004108:	f248 61a0 	movw	r1, #34464	; 0x86a0
4000410c:	f2c0 0101 	movt	r1, #1
40004110:	f44f 4242 	mov.w	r2, #49664	; 0xc200
40004114:	f6c0 32eb 	movt	r2, #3051	; 0xbeb
40004118:	f003 fa96 	bl	40007648 <mvTwsiInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:136
	}
#endif

#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
		/* Fix PLL init value WA */
	if (((uiFabOpt == 0x1A) || (uiFabOpt == 0x12)) && (mvCtrlRevGet() == MV_78XX0_A0_REV)) {
4000411c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000411e:	2b1a      	cmp	r3, #26
40004120:	d002      	beq.n	40004128 <ddr3Init+0x5c>
40004122:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40004124:	2b12      	cmp	r3, #18
40004126:	d10d      	bne.n	40004144 <ddr3Init+0x78>
40004128:	f000 fc22 	bl	40004970 <mvCtrlRevGet>
4000412c:	4603      	mov	r3, r0
4000412e:	2b01      	cmp	r3, #1
40004130:	d108      	bne.n	40004144 <ddr3Init+0x78>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:140

		/* Set original fabric setting */
#if defined(DB_88F78X60_REV2)
		fixPLLValue(ddr3GetEpromFabric());
40004132:	f000 fb19 	bl	40004768 <ddr3GetEpromFabric>
40004136:	4603      	mov	r3, r0
40004138:	4618      	mov	r0, r3
4000413a:	f006 fd69 	bl	4000ac10 <fixPLLValue>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:144
#else
		fixPLLValue((MV_U8)DDR_TARGET_FABRIC);
#endif
		bPLLWAPatch = TRUE;
4000413e:	f04f 0301 	mov.w	r3, #1
40004142:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:161
	if (mvCtrlRevGet() == 0)
	/* Armada 370 - Must Run the sram reconfig WA */
	sramConfig();
#endif

	mvUartInit();
40004144:	f002 ffb4 	bl	400070b0 <mvUartInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:162
	ddr3PrintVersion();
40004148:	f005 fefe 	bl	40009f48 <ddr3PrintVersion>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:163
	DEBUG_INIT_S("0 \n");
4000414c:	4bd6      	ldr	r3, [pc, #856]	; (400044a8 <ddr3Init+0x3dc>)
4000414e:	447b      	add	r3, pc
40004150:	4618      	mov	r0, r3
40004152:	f003 f82d 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:166
	/* Lib version 2.16 */

	uiFabOpt = ddr3GetFabOpt();
40004156:	f000 f9e5 	bl	40004524 <ddr3GetFabOpt>
4000415a:	6738      	str	r0, [r7, #112]	; 0x70
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:168

	if (bPLLWAPatch) {
4000415c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
4000415e:	2b00      	cmp	r3, #0
40004160:	d00e      	beq.n	40004180 <ddr3Init+0xb4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:169
		DEBUG_INIT_C("DDR3 Training Sequence - Fabric DFS to: ", uiFabOpt, 1);
40004162:	4bd2      	ldr	r3, [pc, #840]	; (400044ac <ddr3Init+0x3e0>)
40004164:	447b      	add	r3, pc
40004166:	4618      	mov	r0, r3
40004168:	f003 f822 	bl	400071b0 <putstring>
4000416c:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000416e:	f04f 0101 	mov.w	r1, #1
40004172:	f003 f83d 	bl	400071f0 <putdata>
40004176:	4bce      	ldr	r3, [pc, #824]	; (400044b0 <ddr3Init+0x3e4>)
40004178:	447b      	add	r3, pc
4000417a:	4618      	mov	r0, r3
4000417c:	f003 f818 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:173
	}

	/* Switching CPU to MRVL ID */
	socNum = (MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR) & SAR1_CPU_CORE_MASK) >> SAR1_CPU_CORE_OFFSET;
40004180:	f248 2034 	movw	r0, #33332	; 0x8234
40004184:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004188:	f7ff ff92 	bl	400040b0 <MV_MEMIO_LE32_READ>
4000418c:	4603      	mov	r3, r0
4000418e:	f003 0318 	and.w	r3, r3, #24
40004192:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40004196:	663b      	str	r3, [r7, #96]	; 0x60
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:174
	switch (socNum) {
40004198:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000419a:	2b01      	cmp	r3, #1
4000419c:	d01b      	beq.n	400041d6 <ddr3Init+0x10a>
4000419e:	2b01      	cmp	r3, #1
400041a0:	d325      	bcc.n	400041ee <ddr3Init+0x122>
400041a2:	2b03      	cmp	r3, #3
400041a4:	d130      	bne.n	40004208 <ddr3Init+0x13c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:176
	case 0x3:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(3), CPU_MRVL_ID_OFFSET);
400041a6:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
400041aa:	f2cd 0302 	movt	r3, #53250	; 0xd002
400041ae:	f44f 52d8 	mov.w	r2, #6912	; 0x1b00
400041b2:	f2cd 0202 	movt	r2, #53250	; 0xd002
400041b6:	6812      	ldr	r2, [r2, #0]
400041b8:	f042 0210 	orr.w	r2, r2, #16
400041bc:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:177
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(2), CPU_MRVL_ID_OFFSET);
400041be:	f44f 53d0 	mov.w	r3, #6656	; 0x1a00
400041c2:	f2cd 0302 	movt	r3, #53250	; 0xd002
400041c6:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
400041ca:	f2cd 0202 	movt	r2, #53250	; 0xd002
400041ce:	6812      	ldr	r2, [r2, #0]
400041d0:	f042 0210 	orr.w	r2, r2, #16
400041d4:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:179
	case 0x1:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(1), CPU_MRVL_ID_OFFSET);
400041d6:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
400041da:	f2cd 0302 	movt	r3, #53250	; 0xd002
400041de:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
400041e2:	f2cd 0202 	movt	r2, #53250	; 0xd002
400041e6:	6812      	ldr	r2, [r2, #0]
400041e8:	f042 0210 	orr.w	r2, r2, #16
400041ec:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:181
	case 0x0:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(0), CPU_MRVL_ID_OFFSET);
400041ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
400041f2:	f2cd 0302 	movt	r3, #53250	; 0xd002
400041f6:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
400041fa:	f2cd 0202 	movt	r2, #53250	; 0xd002
400041fe:	6812      	ldr	r2, [r2, #0]
40004200:	f042 0210 	orr.w	r2, r2, #16
40004204:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:183
	default:
	break;
40004206:	e7ff      	b.n	40004208 <ddr3Init+0x13c>
40004208:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:187
	}

	/* Power down deskew PLL */
	uiReg = (MV_REG_READ(REG_DDRPHY_APLL_CTRL_ADDR) & ~(1<<25));	/* 0x18780 [25]  */
4000420a:	f248 7080 	movw	r0, #34688	; 0x8780
4000420e:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004212:	f7ff ff4d 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004216:	4603      	mov	r3, r0
40004218:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
4000421c:	66bb      	str	r3, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:188
	MV_REG_WRITE(REG_DDRPHY_APLL_CTRL_ADDR, uiReg);
4000421e:	f248 7380 	movw	r3, #34688	; 0x8780
40004222:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004226:	6eba      	ldr	r2, [r7, #104]	; 0x68
40004228:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:193
	
	/************************************************************************************/
	/* Stage 0 - Set board configuration 												*/
	/************************************************************************************/
	uiCpuFreq = ddr3GetCpuFreq();
4000422a:	f000 f951 	bl	400044d0 <ddr3GetCpuFreq>
4000422e:	65f8      	str	r0, [r7, #92]	; 0x5c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:195
	
	if(uiFabOpt > FAB_OPT)
40004230:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40004232:	2b15      	cmp	r3, #21
40004234:	d902      	bls.n	4000423c <ddr3Init+0x170>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:196
		uiFabOpt = FAB_OPT - 1;
40004236:	f04f 0314 	mov.w	r3, #20
4000423a:	673b      	str	r3, [r7, #112]	; 0x70
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:198
	
	uiTargetFreq = s_auiCpuDdrRatios[uiFabOpt][uiCpuFreq];
4000423c:	4b9d      	ldr	r3, [pc, #628]	; (400044b4 <ddr3Init+0x3e8>)
4000423e:	447b      	add	r3, pc
40004240:	4619      	mov	r1, r3
40004242:	6f3a      	ldr	r2, [r7, #112]	; 0x70
40004244:	4613      	mov	r3, r2
40004246:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000424a:	189b      	adds	r3, r3, r2
4000424c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40004250:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
40004252:	189b      	adds	r3, r3, r2
40004254:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
40004258:	65bb      	str	r3, [r7, #88]	; 0x58
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:199
	uiHClkTimePs = s_auiCpuFabClkToHClk[uiFabOpt][uiCpuFreq];
4000425a:	4b97      	ldr	r3, [pc, #604]	; (400044b8 <ddr3Init+0x3ec>)
4000425c:	447b      	add	r3, pc
4000425e:	4619      	mov	r1, r3
40004260:	6f3a      	ldr	r2, [r7, #112]	; 0x70
40004262:	4613      	mov	r3, r2
40004264:	ea4f 0343 	mov.w	r3, r3, lsl #1
40004268:	189b      	adds	r3, r3, r2
4000426a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000426e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
40004270:	189b      	adds	r3, r3, r2
40004272:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
40004276:	657b      	str	r3, [r7, #84]	; 0x54
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:200
	if ((uiTargetFreq == 0) || (uiHClkTimePs == 0)) {
40004278:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000427a:	2b00      	cmp	r3, #0
4000427c:	d002      	beq.n	40004284 <ddr3Init+0x1b8>
4000427e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40004280:	2b00      	cmp	r3, #0
40004282:	d107      	bne.n	40004294 <ddr3Init+0x1c8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:201
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED - Wrong Sample at Reset Configurations \n"); 
40004284:	4b8d      	ldr	r3, [pc, #564]	; (400044bc <ddr3Init+0x3f0>)
40004286:	447b      	add	r3, pc
40004288:	4618      	mov	r0, r3
4000428a:	f002 ff91 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:202
		return MV_FAIL;
4000428e:	f04f 0301 	mov.w	r3, #1
40004292:	e102      	b.n	4000449a <ddr3Init+0x3ce>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:206
	}

#if defined(ECC_SUPPORT)
	uiScrubOffs = U_BOOT_START_ADDR;
40004294:	f04f 0300 	mov.w	r3, #0
40004298:	653b      	str	r3, [r7, #80]	; 0x50
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:207
	uiScrubSize = U_BOOT_SCRUB_SIZE;
4000429a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
4000429e:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:209
#endif
	uiEcc = DRAM_ECC;
400042a0:	f04f 0300 	mov.w	r3, #0
400042a4:	677b      	str	r3, [r7, #116]	; 0x74
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:212

#if defined(ECC_SUPPORT) && defined(AUTO_DETECTION_SUPPORT)
	uiEcc = 0;
400042a6:	f04f 0300 	mov.w	r3, #0
400042aa:	677b      	str	r3, [r7, #116]	; 0x74
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:213
	if(ddr3CheckConfig(BUS_WIDTH_ECC_TWSI_ADDR, CONFIG_ECC))
400042ac:	f04f 004f 	mov.w	r0, #79	; 0x4f
400042b0:	f04f 0100 	mov.w	r1, #0
400042b4:	f000 fa02 	bl	400046bc <ddr3CheckConfig>
400042b8:	4603      	mov	r3, r0
400042ba:	2b00      	cmp	r3, #0
400042bc:	d002      	beq.n	400042c4 <ddr3Init+0x1f8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:214
		uiEcc = 1;
400042be:	f04f 0301 	mov.w	r3, #1
400042c2:	677b      	str	r3, [r7, #116]	; 0x74
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:222
#ifdef DQS_CLK_ALIGNED
	bDQSCLKAligned = TRUE;
#endif
	
	/* Check if DRAM is already initialized  */
	if (MV_REG_READ(REG_BOOTROM_ROUTINE_ADDR) & (1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS)) {
400042c4:	f248 20d0 	movw	r0, #33488	; 0x82d0
400042c8:	f2cd 0001 	movt	r0, #53249	; 0xd001
400042cc:	f7ff fef0 	bl	400040b0 <MV_MEMIO_LE32_READ>
400042d0:	4603      	mov	r3, r0
400042d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
400042d6:	2b00      	cmp	r3, #0
400042d8:	d007      	beq.n	400042ea <ddr3Init+0x21e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:223
		DEBUG_INIT_S("DDR3 Training Sequence - 2nd boot - Skip \n");
400042da:	4b79      	ldr	r3, [pc, #484]	; (400044c0 <ddr3Init+0x3f4>)
400042dc:	447b      	add	r3, pc
400042de:	4618      	mov	r0, r3
400042e0:	f002 ff66 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:224
		return MV_OK;
400042e4:	f04f 0300 	mov.w	r3, #0
400042e8:	e0d7      	b.n	4000449a <ddr3Init+0x3ce>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:249

#if defined(MV88F78X60)
#if defined(AUTO_DETECTION_SUPPORT)
	/* Configurations for both static and dynamic MC setups */
	/* Dynamically Set 32Bit and ECC for AXP (Relevant only for Marvell DB boards) */
	if (ddr3CheckConfig(BUS_WIDTH_ECC_TWSI_ADDR, CONFIG_BUS_WIDTH)) {
400042ea:	f04f 004f 	mov.w	r0, #79	; 0x4f
400042ee:	f04f 0102 	mov.w	r1, #2
400042f2:	f000 f9e3 	bl	400046bc <ddr3CheckConfig>
400042f6:	4603      	mov	r3, r0
400042f8:	2b00      	cmp	r3, #0
400042fa:	d007      	beq.n	4000430c <ddr3Init+0x240>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:250
		uiDdrWidth = 32;
400042fc:	f04f 0320 	mov.w	r3, #32
40004300:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:251
		DEBUG_INIT_S("DDR3 Training Sequence - DRAM bus width 32Bit \n");
40004302:	4b70      	ldr	r3, [pc, #448]	; (400044c4 <ddr3Init+0x3f8>)
40004304:	447b      	add	r3, pc
40004306:	4618      	mov	r0, r3
40004308:	f002 ff52 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:257
	}
#endif
#endif

#ifdef DUNIT_SPD
	if (MV_OK != ddr3DunitSetup(uiEcc, uiHClkTimePs, &uiDdrWidth)) {
4000430c:	f107 0308 	add.w	r3, r7, #8
40004310:	6f78      	ldr	r0, [r7, #116]	; 0x74
40004312:	6d79      	ldr	r1, [r7, #84]	; 0x54
40004314:	461a      	mov	r2, r3
40004316:	f004 faf7 	bl	40008908 <ddr3DunitSetup>
4000431a:	4603      	mov	r3, r0
4000431c:	2b00      	cmp	r3, #0
4000431e:	d007      	beq.n	40004330 <ddr3Init+0x264>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:258
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED (ddr3 Dunit Setup) \n");
40004320:	4b69      	ldr	r3, [pc, #420]	; (400044c8 <ddr3Init+0x3fc>)
40004322:	447b      	add	r3, pc
40004324:	4618      	mov	r0, r3
40004326:	f002 ff43 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:259
		return MV_FAIL;
4000432a:	f04f 0301 	mov.w	r3, #1
4000432e:	e0b4      	b.n	4000449a <ddr3Init+0x3ce>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:264
	}
#endif

	/* Set X-BAR windows for the training sequence */
	ddr3SaveAndSetTrainingWindows(auWinBackup);
40004330:	f107 030c 	add.w	r3, r7, #12
40004334:	4618      	mov	r0, r3
40004336:	f000 fb2f 	bl	40004998 <ddr3SaveAndSetTrainingWindows>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:267

	/* Memory interface initializations */
	MV_REG_WRITE(REG_DRAM_AXI_CTRL_ADDR, 0x00000100); 	/* 0x14A8 - AXI Control Register */
4000433a:	f241 43a8 	movw	r3, #5288	; 0x14a8
4000433e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004342:	f44f 7280 	mov.w	r2, #256	; 0x100
40004346:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:268
	MV_REG_WRITE(REG_CDI_CONFIG_ADDR, 0x00000006);
40004348:	f44f 7308 	mov.w	r3, #544	; 0x220
4000434c:	f2cd 0302 	movt	r3, #53250	; 0xd002
40004350:	f04f 0206 	mov.w	r2, #6
40004354:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:270

	if ((uiDdrWidth == 64) && (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))) {
40004356:	68bb      	ldr	r3, [r7, #8]
40004358:	2b40      	cmp	r3, #64	; 0x40
4000435a:	d118      	bne.n	4000438e <ddr3Init+0x2c2>
4000435c:	f241 5024 	movw	r0, #5412	; 0x1524
40004360:	f2cd 0000 	movt	r0, #53248	; 0xd000
40004364:	f7ff fea4 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004368:	4603      	mov	r3, r0
4000436a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
4000436e:	2b00      	cmp	r3, #0
40004370:	d00d      	beq.n	4000438e <ddr3Init+0x2c2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:271
		MV_REG_WRITE(REG_DRAM_AXI_CTRL_ADDR, 0x00000101); 	/* 0x14A8 - AXI Control Register */
40004372:	f241 43a8 	movw	r3, #5288	; 0x14a8
40004376:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000437a:	f240 1201 	movw	r2, #257	; 0x101
4000437e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:272
		MV_REG_WRITE(REG_CDI_CONFIG_ADDR, 0x00000007);
40004380:	f44f 7308 	mov.w	r3, #544	; 0x220
40004384:	f2cd 0302 	movt	r3, #53250	; 0xd002
40004388:	f04f 0207 	mov.w	r2, #7
4000438c:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:293
		return MV_FAIL;
	}
#else
	/* Run DDR3 Training Sequence */
	/* DRAM Init */
	MV_REG_WRITE(REG_SDRAM_INIT_CTRL_ADDR, 0x1);
4000438e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40004392:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004396:	f04f 0201 	mov.w	r2, #1
4000439a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:295
	do {
		uiReg = ((MV_REG_READ(REG_SDRAM_INIT_CTRL_ADDR)) & (1<<REG_SDRAM_INIT_CTRL_OFFS));
4000439c:	f44f 50a4 	mov.w	r0, #5248	; 0x1480
400043a0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400043a4:	f7ff fe84 	bl	400040b0 <MV_MEMIO_LE32_READ>
400043a8:	4603      	mov	r3, r0
400043aa:	f003 0301 	and.w	r3, r3, #1
400043ae:	66bb      	str	r3, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:296
	} while (uiReg);				/* Wait for '0' */
400043b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400043b2:	2b00      	cmp	r3, #0
400043b4:	d1f2      	bne.n	4000439c <ddr3Init+0x2d0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:304
	/* MRS Command - required for AXP Z1 devices and A370 - only one set of MR registers */
	ddr3MRSCommand(0, 0, ddr3GetCSNumFromReg(), ddr3GetCSEnaFromReg());
#endif
	/* ddr3 init using DDR3 HW training procedure */
	DEBUG_INIT_FULL_S("DDR3 Training Sequence - HW Training Procedure \n");
	if (MV_OK != ddr3HwTraining(uiTargetFreq, uiDdrWidth,
400043b6:	68bb      	ldr	r3, [r7, #8]
400043b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
400043ba:	9200      	str	r2, [sp, #0]
400043bc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
400043be:	9201      	str	r2, [sp, #4]
400043c0:	f04f 0200 	mov.w	r2, #0
400043c4:	9202      	str	r2, [sp, #8]
400043c6:	f04f 0201 	mov.w	r2, #1
400043ca:	9203      	str	r2, [sp, #12]
400043cc:	6db8      	ldr	r0, [r7, #88]	; 0x58
400043ce:	4619      	mov	r1, r3
400043d0:	f04f 0200 	mov.w	r2, #0
400043d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
400043d6:	f005 fdc5 	bl	40009f64 <ddr3HwTraining>
400043da:	4603      	mov	r3, r0
400043dc:	2b00      	cmp	r3, #0
400043de:	d002      	beq.n	400043e6 <ddr3Init+0x31a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:307
		MV_FALSE, uiScrubOffs, uiScrubSize, bDQSCLKAligned, DDR3_TRAINING_DEBUG, REG_DIMM_SKIP_WL)) {
		DEBUG_INIT_FULL_S("DDR3 Training Sequence - FAILED  \n");
		return MV_FAIL;
400043e0:	f04f 0301 	mov.w	r3, #1
400043e4:	e059      	b.n	4000449a <ddr3Init+0x3ce>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:316
	/************************************************************************************/
	/* Stage 3 - Finish 																*/
	/************************************************************************************/
#if defined(MV88F78X60)
	/* Disable ECC Ignore bit */
	uiReg = (MV_REG_READ(REG_SDRAM_CONFIG_ADDR) & ~(1 << REG_SDRAM_CONFIG_IERR_OFFS));
400043e6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
400043ea:	f2cd 0000 	movt	r0, #53248	; 0xd000
400043ee:	f7ff fe5f 	bl	400040b0 <MV_MEMIO_LE32_READ>
400043f2:	4603      	mov	r3, r0
400043f4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
400043f8:	66bb      	str	r3, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:317
	MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg);		
400043fa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400043fe:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004402:	6eba      	ldr	r2, [r7, #104]	; 0x68
40004404:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:321
#endif

	/* Restore and set windows */
	ddr3RestoreAndSetFinalWindows(auWinBackup);
40004406:	f107 030c 	add.w	r3, r7, #12
4000440a:	4618      	mov	r0, r3
4000440c:	f000 fb6a 	bl	40004ae4 <ddr3RestoreAndSetFinalWindows>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:324

	/* Update DRAM init indication in bootROM register */
	uiReg = MV_REG_READ(REG_BOOTROM_ROUTINE_ADDR);
40004410:	f248 20d0 	movw	r0, #33488	; 0x82d0
40004414:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004418:	f7ff fe4a 	bl	400040b0 <MV_MEMIO_LE32_READ>
4000441c:	66b8      	str	r0, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:325
	MV_REG_WRITE(REG_BOOTROM_ROUTINE_ADDR, uiReg | (1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS));
4000441e:	f248 23d0 	movw	r3, #33488	; 0x82d0
40004422:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004426:	6eba      	ldr	r2, [r7, #104]	; 0x68
40004428:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
4000442c:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:329


#if defined(MV88F78X60)
	if (mvCtrlRevGet() == MV_78XX0_B0_REV) {
4000442e:	f000 fa9f 	bl	40004970 <mvCtrlRevGet>
40004432:	4603      	mov	r3, r0
40004434:	2b02      	cmp	r3, #2
40004436:	d111      	bne.n	4000445c <ddr3Init+0x390>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:330
		uiReg = MV_REG_READ(REG_SDRAM_CONFIG_ADDR);
40004438:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000443c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40004440:	f7ff fe36 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004444:	66b8      	str	r0, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:331
		if (uiEcc == 0)
40004446:	6f7b      	ldr	r3, [r7, #116]	; 0x74
40004448:	2b00      	cmp	r3, #0
4000444a:	d107      	bne.n	4000445c <ddr3Init+0x390>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:332
			MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg | (1 << 19));
4000444c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40004450:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004454:	6eba      	ldr	r2, [r7, #104]	; 0x68
40004456:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
4000445a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:335
	}

	MV_REG_WRITE(DLB_EVICTION_CONTROL_REG, 0x9);
4000445c:	f241 730c 	movw	r3, #5900	; 0x170c
40004460:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004464:	f04f 0209 	mov.w	r2, #9
40004468:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:337

	uiReg = MV_REG_READ(REG_STATIC_DRAM_DLB_CONTROL);
4000446a:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
4000446e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40004472:	f7ff fe1d 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004476:	66b8      	str	r0, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:338
	uiReg |= (DLB_ENABLE | DLB_WRITE_COALESING | DLB_AXI_PREFETCH_EN | DLB_MBUS_PREFETCH_EN | PreFetchNLnSzTr);
40004478:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000447a:	f043 035d 	orr.w	r3, r3, #93	; 0x5d
4000447e:	66bb      	str	r3, [r7, #104]	; 0x68
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:339
	MV_REG_WRITE(REG_STATIC_DRAM_DLB_CONTROL, uiReg);
40004480:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
40004484:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004488:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000448a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:345
#endif

#ifdef STATIC_TRAINING
		DEBUG_INIT_S("DDR3 Training Sequence - Ended Successfully (S) \n");
#else
		DEBUG_INIT_S("DDR3 Training Sequence - Ended Successfully \n");
4000448c:	4b0f      	ldr	r3, [pc, #60]	; (400044cc <ddr3Init+0x400>)
4000448e:	447b      	add	r3, pc
40004490:	4618      	mov	r0, r3
40004492:	f002 fe8d 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:348
#endif

	return MV_OK;
40004496:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:349
}
4000449a:	4618      	mov	r0, r3
4000449c:	f107 0778 	add.w	r7, r7, #120	; 0x78
400044a0:	46bd      	mov	sp, r7
400044a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400044a6:	4770      	bx	lr
400044a8:	0000ea06 	andeq	lr, r0, r6, lsl #20
400044ac:	0000e9f4 	strdeq	lr, [r0], -r4
400044b0:	0000ea0c 	andeq	lr, r0, ip, lsl #20
400044b4:	000115ce 	andeq	r1, r1, lr, asr #11
400044b8:	000111c0 	andeq	r1, r1, r0, asr #3
400044bc:	0000e902 	andeq	lr, r0, r2, lsl #18
400044c0:	0000e8f8 	strdeq	lr, [r0], -r8
400044c4:	0000e8fc 	strdeq	lr, [r0], -ip
400044c8:	0000e90e 	andeq	lr, r0, lr, lsl #18
400044cc:	0000e7da 	ldrdeq	lr, [r0], -sl

400044d0 <ddr3GetCpuFreq>:
ddr3GetCpuFreq():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:360
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetCpuFreq(void)
{
400044d0:	b580      	push	{r7, lr}
400044d2:	b082      	sub	sp, #8
400044d4:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:364
	MV_U32 uiReg, uiCpuFreq;
		
	/* Read sample at reset setting */
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR);	/* 0x18230 [23:21] */
400044d6:	f248 2030 	movw	r0, #33328	; 0x8230
400044da:	f2cd 0001 	movt	r0, #53249	; 0xd001
400044de:	f7ff fde7 	bl	400040b0 <MV_MEMIO_LE32_READ>
400044e2:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:366
#if defined(MV88F78X60)
	uiCpuFreq = ((uiReg & REG_SAMPLE_RESET_CPU_FREQ_MASK) >> REG_SAMPLE_RESET_CPU_FREQ_OFFS);
400044e4:	687b      	ldr	r3, [r7, #4]
400044e6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
400044ea:	ea4f 5353 	mov.w	r3, r3, lsr #21
400044ee:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:367
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR);	/* 0x18234 [20] */
400044f0:	f248 2034 	movw	r0, #33332	; 0x8234
400044f4:	f2cd 0001 	movt	r0, #53249	; 0xd001
400044f8:	f7ff fdda 	bl	400040b0 <MV_MEMIO_LE32_READ>
400044fc:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:368
	uiCpuFreq |= (((uiReg >> REG_SAMPLE_RESET_HIGH_CPU_FREQ_OFFS) & 0x1) << 3);
400044fe:	687b      	ldr	r3, [r7, #4]
40004500:	ea4f 5313 	mov.w	r3, r3, lsr #20
40004504:	f003 0301 	and.w	r3, r3, #1
40004508:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000450c:	683a      	ldr	r2, [r7, #0]
4000450e:	4313      	orrs	r3, r2
40004510:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:372
#elif defined(MV88F67XX)
	uiCpuFreq = ((uiReg & REG_SAMPLE_RESET_CPU_FREQ_MASK) >> REG_SAMPLE_RESET_CPU_FREQ_OFFS);
#endif
	return uiCpuFreq;
40004512:	683b      	ldr	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:373
}
40004514:	4618      	mov	r0, r3
40004516:	f107 0708 	add.w	r7, r7, #8
4000451a:	46bd      	mov	sp, r7
4000451c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004520:	4770      	bx	lr
40004522:	bf00      	nop

40004524 <ddr3GetFabOpt>:
ddr3GetFabOpt():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:384
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetFabOpt(void)
{
40004524:	b580      	push	{r7, lr}
40004526:	b082      	sub	sp, #8
40004528:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:388
	MV_U32 uiReg, uiFabOpt;
	
	/* Read sample at reset setting */
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR);
4000452a:	f248 2030 	movw	r0, #33328	; 0x8230
4000452e:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004532:	f7ff fdbd 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004536:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:389
	uiFabOpt = ((uiReg & REG_SAMPLE_RESET_FAB_MASK) >> REG_SAMPLE_RESET_FAB_OFFS);
40004538:	687b      	ldr	r3, [r7, #4]
4000453a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
4000453e:	ea4f 6313 	mov.w	r3, r3, lsr #24
40004542:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:392
	
#if defined(MV88F78X60)
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR);
40004544:	f248 2034 	movw	r0, #33332	; 0x8234
40004548:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000454c:	f7ff fdb0 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004550:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:393
	uiFabOpt |= (((uiReg >> 19) & 0x1) << 4);
40004552:	687b      	ldr	r3, [r7, #4]
40004554:	ea4f 43d3 	mov.w	r3, r3, lsr #19
40004558:	f003 0301 	and.w	r3, r3, #1
4000455c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004560:	683a      	ldr	r2, [r7, #0]
40004562:	4313      	orrs	r3, r2
40004564:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:396
#endif

	return uiFabOpt;
40004566:	683b      	ldr	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:397
}
40004568:	4618      	mov	r0, r3
4000456a:	f107 0708 	add.w	r7, r7, #8
4000456e:	46bd      	mov	sp, r7
40004570:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004574:	4770      	bx	lr
40004576:	bf00      	nop

40004578 <ddr3GetVCOFreq>:
ddr3GetVCOFreq():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:408
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetVCOFreq(void)
{
40004578:	b580      	push	{r7, lr}
4000457a:	b084      	sub	sp, #16
4000457c:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:411
	MV_U32 uiFab, uiCpuFreq, uiVCOFreq;
	
	uiFab = ddr3GetFabOpt();
4000457e:	f7ff ffd1 	bl	40004524 <ddr3GetFabOpt>
40004582:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:412
	uiCpuFreq = ddr3GetCpuFreq();
40004584:	f7ff ffa4 	bl	400044d0 <ddr3GetCpuFreq>
40004588:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:414

	if (uiFab == 2 || uiFab == 3 || uiFab == 7 || uiFab == 8 || uiFab == 10 || uiFab == 15 ||
4000458a:	68bb      	ldr	r3, [r7, #8]
4000458c:	2b02      	cmp	r3, #2
4000458e:	d014      	beq.n	400045ba <ddr3GetVCOFreq+0x42>
40004590:	68bb      	ldr	r3, [r7, #8]
40004592:	2b03      	cmp	r3, #3
40004594:	d011      	beq.n	400045ba <ddr3GetVCOFreq+0x42>
40004596:	68bb      	ldr	r3, [r7, #8]
40004598:	2b07      	cmp	r3, #7
4000459a:	d00e      	beq.n	400045ba <ddr3GetVCOFreq+0x42>
4000459c:	68bb      	ldr	r3, [r7, #8]
4000459e:	2b08      	cmp	r3, #8
400045a0:	d00b      	beq.n	400045ba <ddr3GetVCOFreq+0x42>
400045a2:	68bb      	ldr	r3, [r7, #8]
400045a4:	2b0a      	cmp	r3, #10
400045a6:	d008      	beq.n	400045ba <ddr3GetVCOFreq+0x42>
400045a8:	68bb      	ldr	r3, [r7, #8]
400045aa:	2b0f      	cmp	r3, #15
400045ac:	d005      	beq.n	400045ba <ddr3GetVCOFreq+0x42>
400045ae:	68bb      	ldr	r3, [r7, #8]
400045b0:	2b11      	cmp	r3, #17
400045b2:	d002      	beq.n	400045ba <ddr3GetVCOFreq+0x42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:415
		   uiFab == 17 || uiFab == 20)
400045b4:	68bb      	ldr	r3, [r7, #8]
400045b6:	2b14      	cmp	r3, #20
400045b8:	d104      	bne.n	400045c4 <ddr3GetVCOFreq+0x4c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:416
		uiVCOFreq = uiCpuFreq + CLK_CPU;
400045ba:	687b      	ldr	r3, [r7, #4]
400045bc:	f103 030c 	add.w	r3, r3, #12
400045c0:	60fb      	str	r3, [r7, #12]
400045c2:	e001      	b.n	400045c8 <ddr3GetVCOFreq+0x50>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:418
	else
		uiVCOFreq = uiCpuFreq;
400045c4:	687b      	ldr	r3, [r7, #4]
400045c6:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:420

	return uiVCOFreq;
400045c8:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:421
}
400045ca:	4618      	mov	r0, r3
400045cc:	f107 0710 	add.w	r7, r7, #16
400045d0:	46bd      	mov	sp, r7
400045d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400045d6:	4770      	bx	lr

400045d8 <ddr3GetStaticMCValue>:
ddr3GetStaticMCValue():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:530
* Args:	 	None.
* Notes:
* Returns:	None.
*/
MV_U32 ddr3GetStaticMCValue(MV_U32 regAddr, MV_U32 offset1, MV_U32 mask1, MV_U32 offset2, MV_U32 mask2)
{
400045d8:	b580      	push	{r7, lr}
400045da:	b086      	sub	sp, #24
400045dc:	af00      	add	r7, sp, #0
400045de:	60f8      	str	r0, [r7, #12]
400045e0:	60b9      	str	r1, [r7, #8]
400045e2:	607a      	str	r2, [r7, #4]
400045e4:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:533
	MV_U32 uiReg, uiTemp;

	uiReg = MV_REG_READ(regAddr);
400045e6:	68fb      	ldr	r3, [r7, #12]
400045e8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400045ec:	4618      	mov	r0, r3
400045ee:	f7ff fd5f 	bl	400040b0 <MV_MEMIO_LE32_READ>
400045f2:	6138      	str	r0, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:535

	uiTemp = (uiReg >> offset1) & mask1;
400045f4:	68bb      	ldr	r3, [r7, #8]
400045f6:	693a      	ldr	r2, [r7, #16]
400045f8:	fa22 f203 	lsr.w	r2, r2, r3
400045fc:	687b      	ldr	r3, [r7, #4]
400045fe:	4013      	ands	r3, r2
40004600:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:536
	if (mask2)
40004602:	6a3b      	ldr	r3, [r7, #32]
40004604:	2b00      	cmp	r3, #0
40004606:	d008      	beq.n	4000461a <ddr3GetStaticMCValue+0x42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:537
		uiTemp |= (uiReg >> offset2) & mask2;
40004608:	683b      	ldr	r3, [r7, #0]
4000460a:	693a      	ldr	r2, [r7, #16]
4000460c:	fa22 f203 	lsr.w	r2, r2, r3
40004610:	6a3b      	ldr	r3, [r7, #32]
40004612:	4013      	ands	r3, r2
40004614:	697a      	ldr	r2, [r7, #20]
40004616:	4313      	orrs	r3, r2
40004618:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:539

	return uiTemp;
4000461a:	697b      	ldr	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:540
}
4000461c:	4618      	mov	r0, r3
4000461e:	f107 0718 	add.w	r7, r7, #24
40004622:	46bd      	mov	sp, r7
40004624:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004628:	4770      	bx	lr
4000462a:	bf00      	nop

4000462c <ddr3GetStaticDdrMode>:
ddr3GetStaticDdrMode():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:551
* Args:	 	None.
* Notes:
* Returns:	None.
*/
MV_U32 ddr3GetStaticDdrMode(void)
{
4000462c:	b580      	push	{r7, lr}
4000462e:	b082      	sub	sp, #8
40004630:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:555
	MV_U32 chipBoardRev, i;

/* Do not modify this code. relevant only for marvell Boards */
	chipBoardRev = A0;
40004632:	f04f 0303 	mov.w	r3, #3
40004636:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:572
#endif
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
40004638:	f04f 0300 	mov.w	r3, #0
4000463c:	607b      	str	r3, [r7, #4]
4000463e:	e02b      	b.n	40004698 <ddr3GetStaticDdrMode+0x6c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:573
		if ((ddr3GetCpuFreq() == ddr_modes[i].cpuFreq) && (ddr3GetFabOpt() == ddr_modes[i].fabFreq) &&
40004640:	f7ff ff46 	bl	400044d0 <ddr3GetCpuFreq>
40004644:	4602      	mov	r2, r0
40004646:	4b1a      	ldr	r3, [pc, #104]	; (400046b0 <ddr3GetStaticDdrMode+0x84>)
40004648:	447b      	add	r3, pc
4000464a:	4619      	mov	r1, r3
4000464c:	687b      	ldr	r3, [r7, #4]
4000464e:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004652:	18cb      	adds	r3, r1, r3
40004654:	791b      	ldrb	r3, [r3, #4]
40004656:	429a      	cmp	r2, r3
40004658:	d11a      	bne.n	40004690 <ddr3GetStaticDdrMode+0x64>
4000465a:	f7ff ff63 	bl	40004524 <ddr3GetFabOpt>
4000465e:	4602      	mov	r2, r0
40004660:	4b14      	ldr	r3, [pc, #80]	; (400046b4 <ddr3GetStaticDdrMode+0x88>)
40004662:	447b      	add	r3, pc
40004664:	4619      	mov	r1, r3
40004666:	687b      	ldr	r3, [r7, #4]
40004668:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000466c:	18cb      	adds	r3, r1, r3
4000466e:	795b      	ldrb	r3, [r3, #5]
40004670:	429a      	cmp	r2, r3
40004672:	d10d      	bne.n	40004690 <ddr3GetStaticDdrMode+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:574
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
40004674:	4b10      	ldr	r3, [pc, #64]	; (400046b8 <ddr3GetStaticDdrMode+0x8c>)
40004676:	447b      	add	r3, pc
40004678:	461a      	mov	r2, r3
4000467a:	687b      	ldr	r3, [r7, #4]
4000467c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004680:	18d3      	adds	r3, r2, r3
40004682:	79db      	ldrb	r3, [r3, #7]
40004684:	461a      	mov	r2, r3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:573
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
		if ((ddr3GetCpuFreq() == ddr_modes[i].cpuFreq) && (ddr3GetFabOpt() == ddr_modes[i].fabFreq) &&
40004686:	683b      	ldr	r3, [r7, #0]
40004688:	429a      	cmp	r2, r3
4000468a:	d101      	bne.n	40004690 <ddr3GetStaticDdrMode+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:575
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
			return i;
4000468c:	687b      	ldr	r3, [r7, #4]
4000468e:	e008      	b.n	400046a2 <ddr3GetStaticDdrMode+0x76>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:572
#endif
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
40004690:	687b      	ldr	r3, [r7, #4]
40004692:	f103 0301 	add.w	r3, r3, #1
40004696:	607b      	str	r3, [r7, #4]
40004698:	687b      	ldr	r3, [r7, #4]
4000469a:	2b1d      	cmp	r3, #29
4000469c:	d9d0      	bls.n	40004640 <ddr3GetStaticDdrMode+0x14>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:579
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
			return i;
		}
	}

	return 0;
4000469e:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:580
}
400046a2:	4618      	mov	r0, r3
400046a4:	f107 0708 	add.w	r7, r7, #8
400046a8:	46bd      	mov	sp, r7
400046aa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400046ae:	4770      	bx	lr
400046b0:	000141dc 	ldrdeq	r4, [r1], -ip
400046b4:	000141c2 	andeq	r4, r1, r2, asr #3
400046b8:	000141ae 	andeq	r4, r1, lr, lsr #3

400046bc <ddr3CheckConfig>:
ddr3CheckConfig():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:613
* Args:	 	twsi Address
* Notes:	Only Available for ArmadaXP/Armada 370 DB boards
* Returns:	None.
*/
MV_BOOL ddr3CheckConfig(MV_U32 twsiAddr, MV_CONFIG_TYPE configType)
{
400046bc:	b580      	push	{r7, lr}
400046be:	b088      	sub	sp, #32
400046c0:	af00      	add	r7, sp, #0
400046c2:	6078      	str	r0, [r7, #4]
400046c4:	460b      	mov	r3, r1
400046c6:	70fb      	strb	r3, [r7, #3]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:615
#ifdef AUTO_DETECTION_SUPPORT
	MV_U8 ucData = 0;
400046c8:	f04f 0300 	mov.w	r3, #0
400046cc:	77fb      	strb	r3, [r7, #31]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:617
	MV_TWSI_SLAVE twsiSlave;
	twsiSlave.slaveAddr.type = ADDR7_BIT;
400046ce:	f04f 0300 	mov.w	r3, #0
400046d2:	733b      	strb	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:618
	twsiSlave.validOffset = MV_TRUE;
400046d4:	f04f 0301 	mov.w	r3, #1
400046d8:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:619
	twsiSlave.moreThen256 = MV_FALSE;
400046da:	f04f 0300 	mov.w	r3, #0
400046de:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:620
	twsiSlave.slaveAddr.address = twsiAddr;
400046e0:	687b      	ldr	r3, [r7, #4]
400046e2:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:621
	if ((configType == CONFIG_ECC) || (configType == CONFIG_BUS_WIDTH))
400046e4:	78fb      	ldrb	r3, [r7, #3]
400046e6:	2b00      	cmp	r3, #0
400046e8:	d002      	beq.n	400046f0 <ddr3CheckConfig+0x34>
400046ea:	78fb      	ldrb	r3, [r7, #3]
400046ec:	2b02      	cmp	r3, #2
400046ee:	d103      	bne.n	400046f8 <ddr3CheckConfig+0x3c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:622
		twsiSlave.offset = 1;
400046f0:	f04f 0301 	mov.w	r3, #1
400046f4:	617b      	str	r3, [r7, #20]
400046f6:	e002      	b.n	400046fe <ddr3CheckConfig+0x42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:624
	else
		twsiSlave.offset = 0;
400046f8:	f04f 0300 	mov.w	r3, #0
400046fc:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:626
	
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1)) {
400046fe:	f107 0208 	add.w	r2, r7, #8
40004702:	f107 031f 	add.w	r3, r7, #31
40004706:	f04f 0000 	mov.w	r0, #0
4000470a:	4611      	mov	r1, r2
4000470c:	461a      	mov	r2, r3
4000470e:	f04f 0301 	mov.w	r3, #1
40004712:	f003 fb99 	bl	40007e48 <mvTwsiRead>
40004716:	4603      	mov	r3, r0
40004718:	2b00      	cmp	r3, #0
4000471a:	d11c      	bne.n	40004756 <ddr3CheckConfig+0x9a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:627
		switch (configType) {
4000471c:	78fb      	ldrb	r3, [r7, #3]
4000471e:	2b01      	cmp	r3, #1
40004720:	d014      	beq.n	4000474c <ddr3CheckConfig+0x90>
40004722:	2b02      	cmp	r3, #2
40004724:	d009      	beq.n	4000473a <ddr3CheckConfig+0x7e>
40004726:	2b00      	cmp	r3, #0
40004728:	d115      	bne.n	40004756 <ddr3CheckConfig+0x9a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:629
		case CONFIG_ECC:
			if(ucData & 0x2)
4000472a:	7ffb      	ldrb	r3, [r7, #31]
4000472c:	f003 0302 	and.w	r3, r3, #2
40004730:	2b00      	cmp	r3, #0
40004732:	d00d      	beq.n	40004750 <ddr3CheckConfig+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:630
				return MV_TRUE;
40004734:	f04f 0301 	mov.w	r3, #1
40004738:	e00f      	b.n	4000475a <ddr3CheckConfig+0x9e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:633
			break;
		case CONFIG_BUS_WIDTH:
			if(ucData & 0x1)
4000473a:	7ffb      	ldrb	r3, [r7, #31]
4000473c:	f003 0301 	and.w	r3, r3, #1
40004740:	b2db      	uxtb	r3, r3
40004742:	2b00      	cmp	r3, #0
40004744:	d006      	beq.n	40004754 <ddr3CheckConfig+0x98>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:634
				return MV_TRUE;
40004746:	f04f 0301 	mov.w	r3, #1
4000474a:	e006      	b.n	4000475a <ddr3CheckConfig+0x9e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:643
			if(CFG_MULTI_CS_MODE(ucData))
				return MV_TRUE;
			break;
#else
		case CONFIG_MULTI_CS:
		break;
4000474c:	bf00      	nop
4000474e:	e002      	b.n	40004756 <ddr3CheckConfig+0x9a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:631
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1)) {
		switch (configType) {
		case CONFIG_ECC:
			if(ucData & 0x2)
				return MV_TRUE;
			break;
40004750:	bf00      	nop
40004752:	e000      	b.n	40004756 <ddr3CheckConfig+0x9a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:635
		case CONFIG_BUS_WIDTH:
			if(ucData & 0x1)
				return MV_TRUE;
			break;
40004754:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:648
		break;
#endif
		}
	}
#endif
	return MV_FALSE;
40004756:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:649
}
4000475a:	4618      	mov	r0, r3
4000475c:	f107 0720 	add.w	r7, r7, #32
40004760:	46bd      	mov	sp, r7
40004762:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004766:	4770      	bx	lr

40004768 <ddr3GetEpromFabric>:
ddr3GetEpromFabric():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:660
* Args:	 	twsi Address
* Notes:	Only Available for ArmadaXP DB Rev2 boards
* Returns:	None.
*/
MV_U8 ddr3GetEpromFabric(void)
{
40004768:	b580      	push	{r7, lr}
4000476a:	b086      	sub	sp, #24
4000476c:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:662
#ifdef AUTO_DETECTION_SUPPORT
	MV_U8 ucData = 0;
4000476e:	f04f 0300 	mov.w	r3, #0
40004772:	75fb      	strb	r3, [r7, #23]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:664
	MV_TWSI_SLAVE twsiSlave;
	twsiSlave.slaveAddr.type = ADDR7_BIT;
40004774:	f04f 0300 	mov.w	r3, #0
40004778:	713b      	strb	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:665
	twsiSlave.validOffset = MV_TRUE;
4000477a:	f04f 0301 	mov.w	r3, #1
4000477e:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:666
	twsiSlave.moreThen256 = MV_FALSE;
40004780:	f04f 0300 	mov.w	r3, #0
40004784:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:667
	twsiSlave.slaveAddr.address = NEW_FABRIC_TWSI_ADDR;
40004786:	f04f 034e 	mov.w	r3, #78	; 0x4e
4000478a:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:668
	twsiSlave.offset = 1;
4000478c:	f04f 0301 	mov.w	r3, #1
40004790:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:670
	
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1))
40004792:	463a      	mov	r2, r7
40004794:	f107 0317 	add.w	r3, r7, #23
40004798:	f04f 0000 	mov.w	r0, #0
4000479c:	4611      	mov	r1, r2
4000479e:	461a      	mov	r2, r3
400047a0:	f04f 0301 	mov.w	r3, #1
400047a4:	f003 fb50 	bl	40007e48 <mvTwsiRead>
400047a8:	4603      	mov	r3, r0
400047aa:	2b00      	cmp	r3, #0
400047ac:	d104      	bne.n	400047b8 <ddr3GetEpromFabric+0x50>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:671
		return (ucData & 0x1F);
400047ae:	7dfb      	ldrb	r3, [r7, #23]
400047b0:	f003 031f 	and.w	r3, r3, #31
400047b4:	b2db      	uxtb	r3, r3
400047b6:	e001      	b.n	400047bc <ddr3GetEpromFabric+0x54>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:673
#endif
	return MV_FALSE;
400047b8:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:674
}
400047bc:	4618      	mov	r0, r3
400047be:	f107 0718 	add.w	r7, r7, #24
400047c2:	46bd      	mov	sp, r7
400047c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400047c8:	4770      	bx	lr
400047ca:	bf00      	nop

400047cc <ddr3CLtoValidCL>:
ddr3CLtoValidCL():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:687

* Notes:
* Returns:	required CL value
*/
MV_U32 ddr3CLtoValidCL(MV_U32 uiCL)
{
400047cc:	b480      	push	{r7}
400047ce:	b083      	sub	sp, #12
400047d0:	af00      	add	r7, sp, #0
400047d2:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:688
	switch (uiCL) {
400047d4:	687b      	ldr	r3, [r7, #4]
400047d6:	f1a3 0305 	sub.w	r3, r3, #5
400047da:	2b09      	cmp	r3, #9
400047dc:	d836      	bhi.n	4000484c <ddr3CLtoValidCL+0x80>
400047de:	a102      	add	r1, pc, #8	; (adr r1, 400047e8 <ddr3CLtoValidCL+0x1c>)
400047e0:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
400047e4:	4411      	add	r1, r2
400047e6:	4708      	bx	r1
400047e8:	00000029 	andeq	r0, r0, r9, lsr #32
400047ec:	0000002f 	andeq	r0, r0, pc, lsr #32
400047f0:	00000035 	andeq	r0, r0, r5, lsr r0
400047f4:	0000003b 	andeq	r0, r0, fp, lsr r0
400047f8:	00000041 	andeq	r0, r0, r1, asr #32
400047fc:	00000047 	andeq	r0, r0, r7, asr #32
40004800:	0000004d 	andeq	r0, r0, sp, asr #32
40004804:	00000053 	andeq	r0, r0, r3, asr r0
40004808:	00000059 	andeq	r0, r0, r9, asr r0
4000480c:	0000005f 	andeq	r0, r0, pc, asr r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:690
		case 5:
			return 2;
40004810:	f04f 0302 	mov.w	r3, #2
40004814:	e01c      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:693
			break;
		case 6:
			return 4;
40004816:	f04f 0304 	mov.w	r3, #4
4000481a:	e019      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:696
			break;
		case 7:
			return 6;
4000481c:	f04f 0306 	mov.w	r3, #6
40004820:	e016      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:699
			break;
		case 8:
			return 8;
40004822:	f04f 0308 	mov.w	r3, #8
40004826:	e013      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:702
			break;
		case 9:
			return 10;
40004828:	f04f 030a 	mov.w	r3, #10
4000482c:	e010      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:705
			break;
		case 10:
			return 12;
4000482e:	f04f 030c 	mov.w	r3, #12
40004832:	e00d      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:708
			break;
		case 11:
			return 14;
40004834:	f04f 030e 	mov.w	r3, #14
40004838:	e00a      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:711
			break;
		case 12:
			return 1;
4000483a:	f04f 0301 	mov.w	r3, #1
4000483e:	e007      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:714
			break;
		case 13:
			return 3;
40004840:	f04f 0303 	mov.w	r3, #3
40004844:	e004      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:717
			break;
		case 14:
			return 5;
40004846:	f04f 0305 	mov.w	r3, #5
4000484a:	e001      	b.n	40004850 <ddr3CLtoValidCL+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:720
			break;
		default:
			return 2;
4000484c:	f04f 0302 	mov.w	r3, #2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:722
	}
}
40004850:	4618      	mov	r0, r3
40004852:	f107 070c 	add.w	r7, r7, #12
40004856:	46bd      	mov	sp, r7
40004858:	bc80      	pop	{r7}
4000485a:	4770      	bx	lr

4000485c <ddr3ValidCLtoCL>:
ddr3ValidCLtoCL():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:734

* Notes:
* Returns:	required CL value
*/
MV_U32 ddr3ValidCLtoCL(MV_U32 uiValidCL)
{
4000485c:	b480      	push	{r7}
4000485e:	b083      	sub	sp, #12
40004860:	af00      	add	r7, sp, #0
40004862:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:735
	switch (uiValidCL) {
40004864:	687b      	ldr	r3, [r7, #4]
40004866:	f103 33ff 	add.w	r3, r3, #4294967295
4000486a:	2b0d      	cmp	r3, #13
4000486c:	d83e      	bhi.n	400048ec <ddr3ValidCLtoCL+0x90>
4000486e:	a102      	add	r1, pc, #8	; (adr r1, 40004878 <ddr3ValidCLtoCL+0x1c>)
40004870:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
40004874:	4411      	add	r1, r2
40004876:	4708      	bx	r1
40004878:	00000039 	andeq	r0, r0, r9, lsr r0
4000487c:	0000003f 	andeq	r0, r0, pc, lsr r0
40004880:	00000045 	andeq	r0, r0, r5, asr #32
40004884:	0000004b 	andeq	r0, r0, fp, asr #32
40004888:	00000051 	andeq	r0, r0, r1, asr r0
4000488c:	00000057 	andeq	r0, r0, r7, asr r0
40004890:	00000075 	andeq	r0, r0, r5, ror r0
40004894:	0000005d 	andeq	r0, r0, sp, asr r0
40004898:	00000075 	andeq	r0, r0, r5, ror r0
4000489c:	00000063 	andeq	r0, r0, r3, rrx
400048a0:	00000075 	andeq	r0, r0, r5, ror r0
400048a4:	00000069 	andeq	r0, r0, r9, rrx
400048a8:	00000075 	andeq	r0, r0, r5, ror r0
400048ac:	0000006f 	andeq	r0, r0, pc, rrx
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:737
		case 1:
			return 12;
400048b0:	f04f 030c 	mov.w	r3, #12
400048b4:	e01c      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:740
			break;
		case 2:
			return 5;
400048b6:	f04f 0305 	mov.w	r3, #5
400048ba:	e019      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:743
			break;
		case 3:
			return 13;
400048bc:	f04f 030d 	mov.w	r3, #13
400048c0:	e016      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:746
			break;
		case 4:
			return 6;
400048c2:	f04f 0306 	mov.w	r3, #6
400048c6:	e013      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:749
			break;
		case 5:
			return 14;
400048c8:	f04f 030e 	mov.w	r3, #14
400048cc:	e010      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:752
			break;
		case 6:
			return 7;
400048ce:	f04f 0307 	mov.w	r3, #7
400048d2:	e00d      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:755
			break;
		case 8:
			return 8;
400048d4:	f04f 0308 	mov.w	r3, #8
400048d8:	e00a      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:758
			break;
		case 10:
			return 9;
400048da:	f04f 0309 	mov.w	r3, #9
400048de:	e007      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:761
			break;
		case 12:
			return 10;
400048e0:	f04f 030a 	mov.w	r3, #10
400048e4:	e004      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:764
			break;
		case 14:
			return 11;
400048e6:	f04f 030b 	mov.w	r3, #11
400048ea:	e001      	b.n	400048f0 <ddr3ValidCLtoCL+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:767
			break;
		default:
			return 0;
400048ec:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:769
	}
}
400048f0:	4618      	mov	r0, r3
400048f2:	f107 070c 	add.w	r7, r7, #12
400048f6:	46bd      	mov	sp, r7
400048f8:	bc80      	pop	{r7}
400048fa:	4770      	bx	lr

400048fc <ddr3GetCSNumFromReg>:
ddr3GetCSNumFromReg():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:779
* Desc:
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetCSNumFromReg(void) {
400048fc:	b580      	push	{r7, lr}
400048fe:	b084      	sub	sp, #16
40004900:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:781

	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
40004902:	f000 f825 	bl	40004950 <ddr3GetCSEnaFromReg>
40004906:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:782
	MV_U32 uiCsCount = 0;
40004908:	f04f 0300 	mov.w	r3, #0
4000490c:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:785
	MV_U32 uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++)
4000490e:	f04f 0300 	mov.w	r3, #0
40004912:	60bb      	str	r3, [r7, #8]
40004914:	e011      	b.n	4000493a <ddr3GetCSNumFromReg+0x3e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:786
		if (uiCsEna & (1<<uiCs))
40004916:	68bb      	ldr	r3, [r7, #8]
40004918:	f04f 0201 	mov.w	r2, #1
4000491c:	fa02 f303 	lsl.w	r3, r2, r3
40004920:	461a      	mov	r2, r3
40004922:	687b      	ldr	r3, [r7, #4]
40004924:	4013      	ands	r3, r2
40004926:	2b00      	cmp	r3, #0
40004928:	d003      	beq.n	40004932 <ddr3GetCSNumFromReg+0x36>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:787
			uiCsCount++;
4000492a:	68fb      	ldr	r3, [r7, #12]
4000492c:	f103 0301 	add.w	r3, r3, #1
40004930:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:785

	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	MV_U32 uiCsCount = 0;
	MV_U32 uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++)
40004932:	68bb      	ldr	r3, [r7, #8]
40004934:	f103 0301 	add.w	r3, r3, #1
40004938:	60bb      	str	r3, [r7, #8]
4000493a:	68bb      	ldr	r3, [r7, #8]
4000493c:	2b03      	cmp	r3, #3
4000493e:	d9ea      	bls.n	40004916 <ddr3GetCSNumFromReg+0x1a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:789
		if (uiCsEna & (1<<uiCs))
			uiCsCount++;

	return uiCsCount;
40004940:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:790
}
40004942:	4618      	mov	r0, r3
40004944:	f107 0710 	add.w	r7, r7, #16
40004948:	46bd      	mov	sp, r7
4000494a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000494e:	4770      	bx	lr

40004950 <ddr3GetCSEnaFromReg>:
ddr3GetCSEnaFromReg():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:799
* Desc:
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetCSEnaFromReg(void) {
40004950:	b580      	push	{r7, lr}
40004952:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:801

	return (MV_REG_READ(REG_DDR3_RANK_CTRL_ADDR) & REG_DDR3_RANK_CTRL_CS_ENA_MASK);
40004954:	f44f 50af 	mov.w	r0, #5600	; 0x15e0
40004958:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000495c:	f7ff fba8 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004960:	4603      	mov	r3, r0
40004962:	f003 030f 	and.w	r3, r3, #15
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:802
}
40004966:	4618      	mov	r0, r3
40004968:	46bd      	mov	sp, r7
4000496a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000496e:	4770      	bx	lr

40004970 <mvCtrlRevGet>:
mvCtrlRevGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:823
* RETURN:
*       8bit desscribing Marvell controller revision number
*
*******************************************************************************/
MV_U8 mvCtrlRevGet(MV_VOID)
{
40004970:	b580      	push	{r7, lr}
40004972:	b082      	sub	sp, #8
40004974:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:832
	MV_U32 pexPower;
	pexPower = mvCtrlPwrClckGet(PEX_UNIT_ID, 0);
	if (pexPower == MV_FALSE)
		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_TRUE);
#endif
	revNum = (MV_U8) MV_REG_READ(PEX_CFG_DIRECT_ACCESS(0, PCI_CLASS_CODE_AND_REVISION_ID));
40004976:	f04f 0008 	mov.w	r0, #8
4000497a:	f2cd 0004 	movt	r0, #53252	; 0xd004
4000497e:	f7ff fb97 	bl	400040b0 <MV_MEMIO_LE32_READ>
40004982:	4603      	mov	r3, r0
40004984:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:838
#if defined(MV_INCLUDE_CLK_PWR_CNTRL)
	/* Return to power off state */
	if (pexPower == MV_FALSE)
		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_FALSE);
#endif
	return ((revNum & PCCRIR_REVID_MASK) >> PCCRIR_REVID_OFFS);
40004986:	79fb      	ldrb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:839
}
40004988:	4618      	mov	r0, r3
4000498a:	f107 0708 	add.w	r7, r7, #8
4000498e:	46bd      	mov	sp, r7
40004990:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004994:	4770      	bx	lr
40004996:	bf00      	nop

40004998 <ddr3SaveAndSetTrainingWindows>:
ddr3SaveAndSetTrainingWindows():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:842

static MV_VOID ddr3SaveAndSetTrainingWindows(MV_U32 *auWinBackup)
{
40004998:	b590      	push	{r4, r7, lr}
4000499a:	b089      	sub	sp, #36	; 0x24
4000499c:	af00      	add	r7, sp, #0
4000499e:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:843
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
400049a0:	f7ff ffd6 	bl	40004950 <ddr3GetCSEnaFromReg>
400049a4:	60f8      	str	r0, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:847
	MV_U32	uiReg, uiTempCount, uiCs, ui;

	/* Save XBAR Windows 4-7 init configurations */
	for (ui = 0; ui < 16; ui++)
400049a6:	f04f 0300 	mov.w	r3, #0
400049aa:	613b      	str	r3, [r7, #16]
400049ac:	e016      	b.n	400049dc <ddr3SaveAndSetTrainingWindows+0x44>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:848
		auWinBackup[ui] = MV_REG_READ(REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui);
400049ae:	693b      	ldr	r3, [r7, #16]
400049b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400049b4:	687a      	ldr	r2, [r7, #4]
400049b6:	18d4      	adds	r4, r2, r3
400049b8:	693b      	ldr	r3, [r7, #16]
400049ba:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
400049be:	f103 0310 	add.w	r3, r3, #16
400049c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
400049c6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400049ca:	4618      	mov	r0, r3
400049cc:	f7ff fb70 	bl	400040b0 <MV_MEMIO_LE32_READ>
400049d0:	4603      	mov	r3, r0
400049d2:	6023      	str	r3, [r4, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:847
{
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	MV_U32	uiReg, uiTempCount, uiCs, ui;

	/* Save XBAR Windows 4-7 init configurations */
	for (ui = 0; ui < 16; ui++)
400049d4:	693b      	ldr	r3, [r7, #16]
400049d6:	f103 0301 	add.w	r3, r3, #1
400049da:	613b      	str	r3, [r7, #16]
400049dc:	693b      	ldr	r3, [r7, #16]
400049de:	2b0f      	cmp	r3, #15
400049e0:	d9e5      	bls.n	400049ae <ddr3SaveAndSetTrainingWindows+0x16>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:852
		auWinBackup[ui] = MV_REG_READ(REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui);

/*  Close XBAR Window 19 - Not needed */
	/*{0x000200e8}	-	Open Mbus Window - 2G */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0);
400049e2:	f04f 03e8 	mov.w	r3, #232	; 0xe8
400049e6:	f2cd 0302 	movt	r3, #53250	; 0xd002
400049ea:	f04f 0200 	mov.w	r2, #0
400049ee:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:855

/*  Open XBAR Windows 4-7 for other CS */
	uiReg = 0;
400049f0:	f04f 0300 	mov.w	r3, #0
400049f4:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:856
	uiTempCount = 0;
400049f6:	f04f 0300 	mov.w	r3, #0
400049fa:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:857
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400049fc:	f04f 0300 	mov.w	r3, #0
40004a00:	617b      	str	r3, [r7, #20]
40004a02:	e065      	b.n	40004ad0 <ddr3SaveAndSetTrainingWindows+0x138>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:858
		if (uiCsEna & (1<<uiCs)) {
40004a04:	697b      	ldr	r3, [r7, #20]
40004a06:	f04f 0201 	mov.w	r2, #1
40004a0a:	fa02 f303 	lsl.w	r3, r2, r3
40004a0e:	461a      	mov	r2, r3
40004a10:	68fb      	ldr	r3, [r7, #12]
40004a12:	4013      	ands	r3, r2
40004a14:	2b00      	cmp	r3, #0
40004a16:	d057      	beq.n	40004ac8 <ddr3SaveAndSetTrainingWindows+0x130>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:859
			switch (uiCs)	{
40004a18:	697b      	ldr	r3, [r7, #20]
40004a1a:	2b03      	cmp	r3, #3
40004a1c:	d81c      	bhi.n	40004a58 <ddr3SaveAndSetTrainingWindows+0xc0>
40004a1e:	a102      	add	r1, pc, #8	; (adr r1, 40004a28 <ddr3SaveAndSetTrainingWindows+0x90>)
40004a20:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
40004a24:	4411      	add	r1, r2
40004a26:	4708      	bx	r1
40004a28:	00000011 	andeq	r0, r0, r1, lsl r0
40004a2c:	00000019 	andeq	r0, r0, r9, lsl r0
40004a30:	00000021 	andeq	r0, r0, r1, lsr #32
40004a34:	00000029 	andeq	r0, r0, r9, lsr #32
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:861
			case 0:
				uiReg = 0x0E00;
40004a38:	f44f 6360 	mov.w	r3, #3584	; 0xe00
40004a3c:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:862
				break;
40004a3e:	e00b      	b.n	40004a58 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:864
			case 1:
				uiReg = 0x0D00;
40004a40:	f44f 6350 	mov.w	r3, #3328	; 0xd00
40004a44:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:865
				break;
40004a46:	e007      	b.n	40004a58 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:867
			case 2:
				uiReg = 0x0B00;
40004a48:	f44f 6330 	mov.w	r3, #2816	; 0xb00
40004a4c:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:868
				break;
40004a4e:	e003      	b.n	40004a58 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:870
			case 3:
				uiReg = 0x0700;
40004a50:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40004a54:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:871
				break;
40004a56:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:873
			}
			uiReg |= (1<<0);
40004a58:	69fb      	ldr	r3, [r7, #28]
40004a5a:	f043 0301 	orr.w	r3, r3, #1
40004a5e:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:874
			uiReg |= (SDRAM_CS_SIZE & 0xFFFF0000);
40004a60:	69fb      	ldr	r3, [r7, #28]
40004a62:	f043 637f 	orr.w	r3, r3, #267386880	; 0xff00000
40004a66:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
40004a6a:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:875
			MV_REG_WRITE(REG_XBAR_WIN_4_CTRL_ADDR+0x10*uiTempCount, uiReg);
40004a6c:	69bb      	ldr	r3, [r7, #24]
40004a6e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
40004a72:	f103 0304 	add.w	r3, r3, #4
40004a76:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004a7a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004a7e:	69fa      	ldr	r2, [r7, #28]
40004a80:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:876
			uiReg = (((SDRAM_CS_SIZE+1)*(uiTempCount)) & 0xFFFF0000);
40004a82:	69bb      	ldr	r3, [r7, #24]
40004a84:	ea4f 7303 	mov.w	r3, r3, lsl #28
40004a88:	ea4f 4313 	mov.w	r3, r3, lsr #16
40004a8c:	ea4f 4303 	mov.w	r3, r3, lsl #16
40004a90:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:877
			MV_REG_WRITE(REG_XBAR_WIN_4_BASE_ADDR+0x10*uiTempCount, uiReg);
40004a92:	69bb      	ldr	r3, [r7, #24]
40004a94:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004a98:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
40004a9c:	f103 0344 	add.w	r3, r3, #68	; 0x44
40004aa0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004aa4:	69fa      	ldr	r2, [r7, #28]
40004aa6:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:878
			MV_REG_WRITE(REG_XBAR_WIN_4_REMAP_ADDR+0x10*uiTempCount, 0);
40004aa8:	69bb      	ldr	r3, [r7, #24]
40004aaa:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004aae:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
40004ab2:	f103 0348 	add.w	r3, r3, #72	; 0x48
40004ab6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004aba:	f04f 0200 	mov.w	r2, #0
40004abe:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:879
			uiTempCount++;
40004ac0:	69bb      	ldr	r3, [r7, #24]
40004ac2:	f103 0301 	add.w	r3, r3, #1
40004ac6:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:857
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0);

/*  Open XBAR Windows 4-7 for other CS */
	uiReg = 0;
	uiTempCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40004ac8:	697b      	ldr	r3, [r7, #20]
40004aca:	f103 0301 	add.w	r3, r3, #1
40004ace:	617b      	str	r3, [r7, #20]
40004ad0:	697b      	ldr	r3, [r7, #20]
40004ad2:	2b03      	cmp	r3, #3
40004ad4:	d996      	bls.n	40004a04 <ddr3SaveAndSetTrainingWindows+0x6c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:882
			MV_REG_WRITE(REG_XBAR_WIN_4_BASE_ADDR+0x10*uiTempCount, uiReg);
			MV_REG_WRITE(REG_XBAR_WIN_4_REMAP_ADDR+0x10*uiTempCount, 0);
			uiTempCount++;
		}
	}
}
40004ad6:	f107 0724 	add.w	r7, r7, #36	; 0x24
40004ada:	46bd      	mov	sp, r7
40004adc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40004ae0:	4770      	bx	lr
40004ae2:	bf00      	nop

40004ae4 <ddr3RestoreAndSetFinalWindows>:
ddr3RestoreAndSetFinalWindows():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:885

static MV_VOID ddr3RestoreAndSetFinalWindows(MV_U32 *auWinBackup)
{
40004ae4:	b580      	push	{r7, lr}
40004ae6:	b086      	sub	sp, #24
40004ae8:	af00      	add	r7, sp, #0
40004aea:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:887
	MV_U32 ui, uiReg, uiCs;
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
40004aec:	f7ff ff30 	bl	40004950 <ddr3GetCSEnaFromReg>
40004af0:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:889
	/* Return XBAR windows 4-7 init configuration */
	for (ui = 0; ui < 16; ui++)
40004af2:	f04f 0300 	mov.w	r3, #0
40004af6:	617b      	str	r3, [r7, #20]
40004af8:	e013      	b.n	40004b22 <ddr3RestoreAndSetFinalWindows+0x3e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:890
		MV_REG_WRITE((REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui), auWinBackup[ui]);
40004afa:	697b      	ldr	r3, [r7, #20]
40004afc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
40004b00:	f103 0310 	add.w	r3, r3, #16
40004b04:	ea4f 0383 	mov.w	r3, r3, lsl #2
40004b08:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004b0c:	697a      	ldr	r2, [r7, #20]
40004b0e:	ea4f 0282 	mov.w	r2, r2, lsl #2
40004b12:	6879      	ldr	r1, [r7, #4]
40004b14:	188a      	adds	r2, r1, r2
40004b16:	6812      	ldr	r2, [r2, #0]
40004b18:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:889
static MV_VOID ddr3RestoreAndSetFinalWindows(MV_U32 *auWinBackup)
{
	MV_U32 ui, uiReg, uiCs;
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	/* Return XBAR windows 4-7 init configuration */
	for (ui = 0; ui < 16; ui++)
40004b1a:	697b      	ldr	r3, [r7, #20]
40004b1c:	f103 0301 	add.w	r3, r3, #1
40004b20:	617b      	str	r3, [r7, #20]
40004b22:	697b      	ldr	r3, [r7, #20]
40004b24:	2b0f      	cmp	r3, #15
40004b26:	d9e8      	bls.n	40004afa <ddr3RestoreAndSetFinalWindows+0x16>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:894
		MV_REG_WRITE((REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui), auWinBackup[ui]);

	DEBUG_INIT_FULL_S("DDR3 Training Sequence - Switching XBAR Window to FastPath Window \n");

	uiReg = 0x1FFFFFE1;
40004b28:	f64f 73e1 	movw	r3, #65505	; 0xffe1
40004b2c:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
40004b30:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:896

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40004b32:	f04f 0300 	mov.w	r3, #0
40004b36:	60fb      	str	r3, [r7, #12]
40004b38:	e014      	b.n	40004b64 <ddr3RestoreAndSetFinalWindows+0x80>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:897
		if (uiCsEna & (1<<uiCs)) {
40004b3a:	68fb      	ldr	r3, [r7, #12]
40004b3c:	f04f 0201 	mov.w	r2, #1
40004b40:	fa02 f303 	lsl.w	r3, r2, r3
40004b44:	461a      	mov	r2, r3
40004b46:	68bb      	ldr	r3, [r7, #8]
40004b48:	4013      	ands	r3, r2
40004b4a:	2b00      	cmp	r3, #0
40004b4c:	d006      	beq.n	40004b5c <ddr3RestoreAndSetFinalWindows+0x78>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:898
			uiReg |= (uiCs << 2);
40004b4e:	68fb      	ldr	r3, [r7, #12]
40004b50:	ea4f 0383 	mov.w	r3, r3, lsl #2
40004b54:	693a      	ldr	r2, [r7, #16]
40004b56:	4313      	orrs	r3, r2
40004b58:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:899
			break;
40004b5a:	e006      	b.n	40004b6a <ddr3RestoreAndSetFinalWindows+0x86>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:896

	DEBUG_INIT_FULL_S("DDR3 Training Sequence - Switching XBAR Window to FastPath Window \n");

	uiReg = 0x1FFFFFE1;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40004b5c:	68fb      	ldr	r3, [r7, #12]
40004b5e:	f103 0301 	add.w	r3, r3, #1
40004b62:	60fb      	str	r3, [r7, #12]
40004b64:	68fb      	ldr	r3, [r7, #12]
40004b66:	2b03      	cmp	r3, #3
40004b68:	d9e7      	bls.n	40004b3a <ddr3RestoreAndSetFinalWindows+0x56>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:903
			uiReg |= (uiCs << 2);
			break;
		}
	}

	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, uiReg);	/*Open fast path Window to - 0.5G */
40004b6a:	f44f 73c2 	mov.w	r3, #388	; 0x184
40004b6e:	f2cd 0302 	movt	r3, #53250	; 0xd002
40004b72:	693a      	ldr	r2, [r7, #16]
40004b74:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/ddr3_init.c:904
}
40004b76:	f107 0718 	add.w	r7, r7, #24
40004b7a:	46bd      	mov	sp, r7
40004b7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004b80:	4770      	bx	lr
40004b82:	bf00      	nop

40004b84 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
40004b84:	b480      	push	{r7}
40004b86:	b085      	sub	sp, #20
40004b88:	af00      	add	r7, sp, #0
40004b8a:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
40004b8c:	687b      	ldr	r3, [r7, #4]
40004b8e:	681b      	ldr	r3, [r3, #0]
40004b90:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:391

	return (MV_U32)MV_32BIT_LE_FAST(data);
40004b92:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
}
40004b94:	4618      	mov	r0, r3
40004b96:	f107 0714 	add.w	r7, r7, #20
40004b9a:	46bd      	mov	sp, r7
40004b9c:	bc80      	pop	{r7}
40004b9e:	4770      	bx	lr

40004ba0 <mvBoardIdGet>:
mvBoardIdGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:101
MV_BOOL PexModule = 0;
MV_BOOL SwitchModule = 0;

/*********************************************************************/
MV_U32 mvBoardIdGet(MV_VOID)
{
40004ba0:	b480      	push	{r7}
40004ba2:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:111
#elif defined(RD_78460_SERVER_REV2)
	return RD_78460_SERVER_REV2_ID;
#elif defined(DB_78X60_PCAC)
	return DB_78X60_PCAC_ID;
#elif defined(DB_88F78X60_REV2)
	return DB_88F78XX0_BP_REV2_ID;
40004ba4:	f04f 0304 	mov.w	r3, #4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:127
#else
	while (1) {
		continue;
	}
#endif
}
40004ba8:	4618      	mov	r0, r3
40004baa:	46bd      	mov	sp, r7
40004bac:	bc80      	pop	{r7}
40004bae:	4770      	bx	lr

40004bb0 <mvBoardTclkGet>:
mvBoardTclkGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:130
/*********************************************************************/
MV_U32 mvBoardTclkGet(MV_VOID)
{
40004bb0:	b580      	push	{r7, lr}
40004bb2:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:131
	if ((MV_REG_READ(MPP_SAMPLE_AT_RESET(0)) & MSAR_TCLK_MASK) != 0)
40004bb4:	f248 2030 	movw	r0, #33328	; 0x8230
40004bb8:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004bbc:	f7ff ffe2 	bl	40004b84 <MV_MEMIO_LE32_READ>
40004bc0:	4603      	mov	r3, r0
40004bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
40004bc6:	2b00      	cmp	r3, #0
40004bc8:	d004      	beq.n	40004bd4 <mvBoardTclkGet+0x24>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:132
		return MV_BOARD_TCLK_200MHZ;
40004bca:	f44f 4342 	mov.w	r3, #49664	; 0xc200
40004bce:	f6c0 33eb 	movt	r3, #3051	; 0xbeb
40004bd2:	e003      	b.n	40004bdc <mvBoardTclkGet+0x2c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:134
	else
		return MV_BOARD_TCLK_250MHZ;
40004bd4:	f24b 2380 	movw	r3, #45696	; 0xb280
40004bd8:	f6c0 63e6 	movt	r3, #3814	; 0xee6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:135
}
40004bdc:	4618      	mov	r0, r3
40004bde:	46bd      	mov	sp, r7
40004be0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004be4:	4770      	bx	lr
40004be6:	bf00      	nop

40004be8 <mvBoardTwsiSatRGet>:
mvBoardTwsiSatRGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:138
/*********************************************************************/
MV_U8 mvBoardTwsiSatRGet(MV_U8 devNum, MV_U8 regNum)
{
40004be8:	b580      	push	{r7, lr}
40004bea:	b08c      	sub	sp, #48	; 0x30
40004bec:	af02      	add	r7, sp, #8
40004bee:	4602      	mov	r2, r0
40004bf0:	460b      	mov	r3, r1
40004bf2:	71fa      	strb	r2, [r7, #7]
40004bf4:	71bb      	strb	r3, [r7, #6]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:144
        MV_TWSI_SLAVE twsiSlave;
        MV_TWSI_ADDR slave;
        MV_U8 data;

        /* TWSI init */
        slave.type = ADDR7_BIT;
40004bf6:	f04f 0300 	mov.w	r3, #0
40004bfa:	743b      	strb	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:145
        slave.address = 0;
40004bfc:	f04f 0300 	mov.w	r3, #0
40004c00:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:146
		mvTwsiInit(0, CONFIG_SYS_I2C_SPEED, CONFIG_SYS_TCLK, &slave, 0);
40004c02:	f107 030c 	add.w	r3, r7, #12
40004c06:	f04f 0200 	mov.w	r2, #0
40004c0a:	9200      	str	r2, [sp, #0]
40004c0c:	f04f 0000 	mov.w	r0, #0
40004c10:	f248 61a0 	movw	r1, #34464	; 0x86a0
40004c14:	f2c0 0101 	movt	r1, #1
40004c18:	f44f 4242 	mov.w	r2, #49664	; 0xc200
40004c1c:	f6c0 32eb 	movt	r2, #3051	; 0xbeb
40004c20:	f002 fd12 	bl	40007648 <mvTwsiInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:149

        /* Read MPP module ID */
        twsiSlave.slaveAddr.address = 0x4D;
40004c24:	f04f 034d 	mov.w	r3, #77	; 0x4d
40004c28:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:150
        twsiSlave.slaveAddr.type = ADDR7_BIT;
40004c2a:	f04f 0300 	mov.w	r3, #0
40004c2e:	763b      	strb	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:151
        twsiSlave.validOffset = MV_TRUE;
40004c30:	f04f 0301 	mov.w	r3, #1
40004c34:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:152
        twsiSlave.offset = regNum;	        /* Use offset as command */ 
40004c36:	79bb      	ldrb	r3, [r7, #6]
40004c38:	623b      	str	r3, [r7, #32]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:153
        twsiSlave.moreThen256 = MV_FALSE;
40004c3a:	f04f 0300 	mov.w	r3, #0
40004c3e:	627b      	str	r3, [r7, #36]	; 0x24
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:154
        if (MV_OK != mvTwsiRead(0, &twsiSlave, &data, 1)) {
40004c40:	f107 0214 	add.w	r2, r7, #20
40004c44:	f107 030b 	add.w	r3, r7, #11
40004c48:	f04f 0000 	mov.w	r0, #0
40004c4c:	4611      	mov	r1, r2
40004c4e:	461a      	mov	r2, r3
40004c50:	f04f 0301 	mov.w	r3, #1
40004c54:	f003 f8f8 	bl	40007e48 <mvTwsiRead>
40004c58:	4603      	mov	r3, r0
40004c5a:	2b00      	cmp	r3, #0
40004c5c:	d002      	beq.n	40004c64 <mvBoardTwsiSatRGet+0x7c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:155
                return MV_ERROR;
40004c5e:	f04f 03ff 	mov.w	r3, #255	; 0xff
40004c62:	e000      	b.n	40004c66 <mvBoardTwsiSatRGet+0x7e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:157
        }
        return data;
40004c64:	7afb      	ldrb	r3, [r7, #11]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:158
}
40004c66:	4618      	mov	r0, r3
40004c68:	f107 0728 	add.w	r7, r7, #40	; 0x28
40004c6c:	46bd      	mov	sp, r7
40004c6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004c72:	4770      	bx	lr

40004c74 <mvBoardModulesScan>:
mvBoardModulesScan():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:161
/*********************************************************************/
MV_STATUS mvBoardModulesScan(void)
{
40004c74:	b580      	push	{r7, lr}
40004c76:	b08c      	sub	sp, #48	; 0x30
40004c78:	af02      	add	r7, sp, #8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:165
	MV_U8 regVal;
	MV_TWSI_SLAVE twsiSlave;
	MV_TWSI_ADDR slave;
	MV_U32 boardId = mvBoardIdGet();
40004c7a:	f7ff ff91 	bl	40004ba0 <mvBoardIdGet>
40004c7e:	6278      	str	r0, [r7, #36]	; 0x24
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:168

	/* Perform scan only for DB board */
	if ( (boardId == DB_88F78XX0_BP_ID) || (boardId == DB_88F78XX0_BP_REV2_ID) ) {
40004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40004c82:	2b00      	cmp	r3, #0
40004c84:	d002      	beq.n	40004c8c <mvBoardModulesScan+0x18>
40004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40004c88:	2b04      	cmp	r3, #4
40004c8a:	d143      	bne.n	40004d14 <mvBoardModulesScan+0xa0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:170
		/* reset modules flags */
		PexModule = 0;
40004c8c:	4b33      	ldr	r3, [pc, #204]	; (40004d5c <mvBoardModulesScan+0xe8>)
40004c8e:	447b      	add	r3, pc
40004c90:	f04f 0200 	mov.w	r2, #0
40004c94:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:172
        /* TWSI init */
        slave.type = ADDR7_BIT;
40004c96:	f04f 0300 	mov.w	r3, #0
40004c9a:	723b      	strb	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:173
        slave.address = 0;
40004c9c:	f04f 0300 	mov.w	r3, #0
40004ca0:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:174
		mvTwsiInit(0, CONFIG_SYS_I2C_SPEED, CONFIG_SYS_TCLK, &slave, 0);
40004ca2:	f107 0304 	add.w	r3, r7, #4
40004ca6:	f04f 0200 	mov.w	r2, #0
40004caa:	9200      	str	r2, [sp, #0]
40004cac:	f04f 0000 	mov.w	r0, #0
40004cb0:	f248 61a0 	movw	r1, #34464	; 0x86a0
40004cb4:	f2c0 0101 	movt	r1, #1
40004cb8:	f44f 4242 	mov.w	r2, #49664	; 0xc200
40004cbc:	f6c0 32eb 	movt	r2, #3051	; 0xbeb
40004cc0:	f002 fcc2 	bl	40007648 <mvTwsiInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:177

		/* SERDES module (only PEX moduel is supported now) */
		twsiSlave.slaveAddr.address = MV_BOARD_PEX_MODULE_ADDR;
40004cc4:	f04f 0323 	mov.w	r3, #35	; 0x23
40004cc8:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:178
		twsiSlave.slaveAddr.type = MV_BOARD_PEX_MODULE_ADDR_TYPE;
40004cca:	f04f 0300 	mov.w	r3, #0
40004cce:	743b      	strb	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:179
		twsiSlave.validOffset = MV_TRUE;
40004cd0:	f04f 0301 	mov.w	r3, #1
40004cd4:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:180
		twsiSlave.offset = 0;
40004cd6:	f04f 0300 	mov.w	r3, #0
40004cda:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:181
		twsiSlave.moreThen256 = MV_FALSE;
40004cdc:	f04f 0300 	mov.w	r3, #0
40004ce0:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:182
		if (mvTwsiRead(0, &twsiSlave, &regVal, 1) == MV_OK) {
40004ce2:	f107 020c 	add.w	r2, r7, #12
40004ce6:	f107 0323 	add.w	r3, r7, #35	; 0x23
40004cea:	f04f 0000 	mov.w	r0, #0
40004cee:	4611      	mov	r1, r2
40004cf0:	461a      	mov	r2, r3
40004cf2:	f04f 0301 	mov.w	r3, #1
40004cf6:	f003 f8a7 	bl	40007e48 <mvTwsiRead>
40004cfa:	4603      	mov	r3, r0
40004cfc:	2b00      	cmp	r3, #0
40004cfe:	d122      	bne.n	40004d46 <mvBoardModulesScan+0xd2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:183
			if (regVal == MV_BOARD_PEX_MODULE_ID)
40004d00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
40004d04:	2b00      	cmp	r3, #0
40004d06:	d11e      	bne.n	40004d46 <mvBoardModulesScan+0xd2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:184
				PexModule = 1;			
40004d08:	4b15      	ldr	r3, [pc, #84]	; (40004d60 <mvBoardModulesScan+0xec>)
40004d0a:	447b      	add	r3, pc
40004d0c:	f04f 0201 	mov.w	r2, #1
40004d10:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:182
		twsiSlave.slaveAddr.address = MV_BOARD_PEX_MODULE_ADDR;
		twsiSlave.slaveAddr.type = MV_BOARD_PEX_MODULE_ADDR_TYPE;
		twsiSlave.validOffset = MV_TRUE;
		twsiSlave.offset = 0;
		twsiSlave.moreThen256 = MV_FALSE;
		if (mvTwsiRead(0, &twsiSlave, &regVal, 1) == MV_OK) {
40004d12:	e018      	b.n	40004d46 <mvBoardModulesScan+0xd2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:187
			if (regVal == MV_BOARD_PEX_MODULE_ID)
				PexModule = 1;			
		}
		
	} else if (boardId == RD_78460_NAS_ID) {
40004d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40004d16:	2b05      	cmp	r3, #5
40004d18:	d116      	bne.n	40004d48 <mvBoardModulesScan+0xd4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:188
		SwitchModule = 0;
40004d1a:	4b12      	ldr	r3, [pc, #72]	; (40004d64 <mvBoardModulesScan+0xf0>)
40004d1c:	447b      	add	r3, pc
40004d1e:	f04f 0200 	mov.w	r2, #0
40004d22:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:189
		if ((MV_REG_READ(GPP_DATA_IN_REG(2)) & MV_GPP66) == 0x0)
40004d24:	f248 1090 	movw	r0, #33168	; 0x8190
40004d28:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004d2c:	f7ff ff2a 	bl	40004b84 <MV_MEMIO_LE32_READ>
40004d30:	4603      	mov	r3, r0
40004d32:	f003 0304 	and.w	r3, r3, #4
40004d36:	2b00      	cmp	r3, #0
40004d38:	d106      	bne.n	40004d48 <mvBoardModulesScan+0xd4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:190
			SwitchModule = 1;
40004d3a:	4b0b      	ldr	r3, [pc, #44]	; (40004d68 <mvBoardModulesScan+0xf4>)
40004d3c:	447b      	add	r3, pc
40004d3e:	f04f 0201 	mov.w	r2, #1
40004d42:	601a      	str	r2, [r3, #0]
40004d44:	e000      	b.n	40004d48 <mvBoardModulesScan+0xd4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:182
		twsiSlave.slaveAddr.address = MV_BOARD_PEX_MODULE_ADDR;
		twsiSlave.slaveAddr.type = MV_BOARD_PEX_MODULE_ADDR_TYPE;
		twsiSlave.validOffset = MV_TRUE;
		twsiSlave.offset = 0;
		twsiSlave.moreThen256 = MV_FALSE;
		if (mvTwsiRead(0, &twsiSlave, &regVal, 1) == MV_OK) {
40004d46:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:192
	} else if (boardId == RD_78460_NAS_ID) {
		SwitchModule = 0;
		if ((MV_REG_READ(GPP_DATA_IN_REG(2)) & MV_GPP66) == 0x0)
			SwitchModule = 1;
	}
	return MV_OK;
40004d48:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:193
}
40004d4c:	4618      	mov	r0, r3
40004d4e:	f107 0728 	add.w	r7, r7, #40	; 0x28
40004d52:	46bd      	mov	sp, r7
40004d54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004d58:	4770      	bx	lr
40004d5a:	bf00      	nop
40004d5c:	000111ae 	andeq	r1, r1, lr, lsr #3
40004d60:	00011132 	andeq	r1, r1, r2, lsr r1
40004d64:	00011124 	andeq	r1, r1, r4, lsr #2
40004d68:	00011104 	andeq	r1, r1, r4, lsl #2

40004d6c <mvBoardIsPexModuleConnected>:
mvBoardIsPexModuleConnected():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:196
/*********************************************************************/
MV_BOOL mvBoardIsPexModuleConnected(void)
{
40004d6c:	b480      	push	{r7}
40004d6e:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:197
        return PexModule;
40004d70:	4b03      	ldr	r3, [pc, #12]	; (40004d80 <mvBoardIsPexModuleConnected+0x14>)
40004d72:	447b      	add	r3, pc
40004d74:	681b      	ldr	r3, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:198
}
40004d76:	4618      	mov	r0, r3
40004d78:	46bd      	mov	sp, r7
40004d7a:	bc80      	pop	{r7}
40004d7c:	4770      	bx	lr
40004d7e:	bf00      	nop
40004d80:	000110ca 	andeq	r1, r1, sl, asr #1

40004d84 <mvCtrlModelGet>:
mvCtrlModelGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:201
/*********************************************************************/
MV_U16 mvCtrlModelGet(MV_VOID)
{
40004d84:	b580      	push	{r7, lr}
40004d86:	b084      	sub	sp, #16
40004d88:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:203
        MV_U32 devId;
        MV_U16 model = 0;
40004d8a:	f04f 0300 	mov.w	r3, #0
40004d8e:	81fb      	strh	r3, [r7, #14]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:207
        MV_U32 reg, reg2;

        /* if PEX0 clocks are disabled - enabled it to read */
        reg = MV_REG_READ(POWER_MNG_CTRL_REG);
40004d90:	f248 2020 	movw	r0, #33312	; 0x8220
40004d94:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004d98:	f7ff fef4 	bl	40004b84 <MV_MEMIO_LE32_READ>
40004d9c:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:208
        if ((reg & PMC_PEXSTOPCLOCK_MASK(0)) == PMC_PEXSTOPCLOCK_STOP(0)) {
40004d9e:	68bb      	ldr	r3, [r7, #8]
40004da0:	f003 0320 	and.w	r3, r3, #32
40004da4:	2b00      	cmp	r3, #0
40004da6:	d109      	bne.n	40004dbc <mvCtrlModelGet+0x38>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:209
                reg2 = ((reg & ~PMC_PEXSTOPCLOCK_MASK(0)) | PMC_PEXSTOPCLOCK_EN(0));
40004da8:	68bb      	ldr	r3, [r7, #8]
40004daa:	f043 0320 	orr.w	r3, r3, #32
40004dae:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:210
                MV_REG_WRITE(POWER_MNG_CTRL_REG, reg2);
40004db0:	f248 2320 	movw	r3, #33312	; 0x8220
40004db4:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004db8:	687a      	ldr	r2, [r7, #4]
40004dba:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:212
        }
        devId = MV_REG_READ(PEX_CFG_DIRECT_ACCESS(0, PEX_DEVICE_AND_VENDOR_ID));
40004dbc:	f04f 0000 	mov.w	r0, #0
40004dc0:	f2cd 0004 	movt	r0, #53252	; 0xd004
40004dc4:	f7ff fede 	bl	40004b84 <MV_MEMIO_LE32_READ>
40004dc8:	6038      	str	r0, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:215

        /* Reset the original value of the PEX0 clock */
        if ((reg & PMC_PEXSTOPCLOCK_MASK(0)) == PMC_PEXSTOPCLOCK_STOP(0))
40004dca:	68bb      	ldr	r3, [r7, #8]
40004dcc:	f003 0320 	and.w	r3, r3, #32
40004dd0:	2b00      	cmp	r3, #0
40004dd2:	d105      	bne.n	40004de0 <mvCtrlModelGet+0x5c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:216
                MV_REG_WRITE(POWER_MNG_CTRL_REG, reg);
40004dd4:	f248 2320 	movw	r3, #33312	; 0x8220
40004dd8:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004ddc:	68ba      	ldr	r2, [r7, #8]
40004dde:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:218

        model = (MV_U16) ((devId >> 16) & 0xFFFF);
40004de0:	683b      	ldr	r3, [r7, #0]
40004de2:	ea4f 4313 	mov.w	r3, r3, lsr #16
40004de6:	81fb      	strh	r3, [r7, #14]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:219
        return model;
40004de8:	89fb      	ldrh	r3, [r7, #14]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:220
}
40004dea:	4618      	mov	r0, r3
40004dec:	f107 0710 	add.w	r7, r7, #16
40004df0:	46bd      	mov	sp, r7
40004df2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004df6:	4770      	bx	lr

40004df8 <mvBoardSledCpuNumGet>:
mvBoardSledCpuNumGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:223
/*********************************************************************/
MV_U32 mvBoardSledCpuNumGet(MV_VOID)
{
40004df8:	b580      	push	{r7, lr}
40004dfa:	b082      	sub	sp, #8
40004dfc:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:225
	MV_U32 reg;
	reg = MV_REG_READ(GPP_DATA_IN_REG(0));
40004dfe:	f248 1010 	movw	r0, #33040	; 0x8110
40004e02:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004e06:	f7ff febd 	bl	40004b84 <MV_MEMIO_LE32_READ>
40004e0a:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:226
	return ((reg & 0xF0000) >> 16);
40004e0c:	687b      	ldr	r3, [r7, #4]
40004e0e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
40004e12:	ea4f 4313 	mov.w	r3, r3, lsr #16
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:227
}
40004e16:	4618      	mov	r0, r3
40004e18:	f107 0708 	add.w	r7, r7, #8
40004e1c:	46bd      	mov	sp, r7
40004e1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004e22:	4770      	bx	lr

40004e24 <mvBoardSerdesCfgGet>:
mvBoardSerdesCfgGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:230
/*********************************************************************/
MV_BIN_SERDES_CFG *mvBoardSerdesCfgGet(MV_U8 pexMode)
{
40004e24:	b590      	push	{r4, r7, lr}
40004e26:	b089      	sub	sp, #36	; 0x24
40004e28:	af00      	add	r7, sp, #0
40004e2a:	4603      	mov	r3, r0
40004e2c:	71fb      	strb	r3, [r7, #7]
40004e2e:	4c6b      	ldr	r4, [pc, #428]	; (40004fdc <mvBoardSerdesCfgGet+0x1b8>)
40004e30:	447c      	add	r4, pc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:232
	MV_U32 boardId;
	MV_U32 serdesCfg_val = 0; /* default */
40004e32:	f04f 0300 	mov.w	r3, #0
40004e36:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:233
	int pex0 = 1;
40004e38:	f04f 0301 	mov.w	r3, #1
40004e3c:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:234
	int pex1 = 1;
40004e3e:	f04f 0301 	mov.w	r3, #1
40004e42:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:235
	MV_BOOL moduleConnected = mvBoardIsPexModuleConnected();
40004e44:	f7ff ff92 	bl	40004d6c <mvBoardIsPexModuleConnected>
40004e48:	6138      	str	r0, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:237
	
	switch (pexMode) {
40004e4a:	79fb      	ldrb	r3, [r7, #7]
40004e4c:	2b03      	cmp	r3, #3
40004e4e:	d829      	bhi.n	40004ea4 <mvBoardSerdesCfgGet+0x80>
40004e50:	a102      	add	r1, pc, #8	; (adr r1, 40004e5c <mvBoardSerdesCfgGet+0x38>)
40004e52:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
40004e56:	4411      	add	r1, r2
40004e58:	4708      	bx	r1
40004e5a:	bf00      	nop
40004e5c:	00000011 	andeq	r0, r0, r1, lsl r0
40004e60:	0000001f 	andeq	r0, r0, pc, lsl r0
40004e64:	0000002d 	andeq	r0, r0, sp, lsr #32
40004e68:	0000003b 	andeq	r0, r0, fp, lsr r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:239
	case 0:
		pex0 = 1;
40004e6c:	f04f 0301 	mov.w	r3, #1
40004e70:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:240
		pex1 = 1;
40004e72:	f04f 0301 	mov.w	r3, #1
40004e76:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:241
		break;
40004e78:	e014      	b.n	40004ea4 <mvBoardSerdesCfgGet+0x80>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:243
	case 1:
		pex0 = 4;
40004e7a:	f04f 0304 	mov.w	r3, #4
40004e7e:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:244
		pex1 = 1;
40004e80:	f04f 0301 	mov.w	r3, #1
40004e84:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:245
		break;
40004e86:	e00d      	b.n	40004ea4 <mvBoardSerdesCfgGet+0x80>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:247
	case 2:
		pex0 = 1;
40004e88:	f04f 0301 	mov.w	r3, #1
40004e8c:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:248
		pex1 = 4;
40004e8e:	f04f 0304 	mov.w	r3, #4
40004e92:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:249
		break;
40004e94:	e006      	b.n	40004ea4 <mvBoardSerdesCfgGet+0x80>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:251
	case 3:
		pex0 = 4;
40004e96:	f04f 0304 	mov.w	r3, #4
40004e9a:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:252
		pex1 = 4;
40004e9c:	f04f 0304 	mov.w	r3, #4
40004ea0:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:253
		break;
40004ea2:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:255
	}
	boardId = mvBoardIdGet();
40004ea4:	f7ff fe7c 	bl	40004ba0 <mvBoardIdGet>
40004ea8:	60f8      	str	r0, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:257

	switch (boardId) {
40004eaa:	68fb      	ldr	r3, [r7, #12]
40004eac:	2b09      	cmp	r3, #9
40004eae:	f200 8080 	bhi.w	40004fb2 <mvBoardSerdesCfgGet+0x18e>
40004eb2:	a102      	add	r1, pc, #8	; (adr r1, 40004ebc <mvBoardSerdesCfgGet+0x98>)
40004eb4:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
40004eb8:	4411      	add	r1, r2
40004eba:	4708      	bx	r1
40004ebc:	00000029 	andeq	r0, r0, r9, lsr #32
40004ec0:	00000037 	andeq	r0, r0, r7, lsr r0
40004ec4:	000000f7 	strdeq	r0, [r0], -r7
40004ec8:	000000f7 	strdeq	r0, [r0], -r7
40004ecc:	00000049 	andeq	r0, r0, r9, asr #32
40004ed0:	000000d7 	ldrdeq	r0, [r0], -r7
40004ed4:	000000f7 	strdeq	r0, [r0], -r7
40004ed8:	000000f7 	strdeq	r0, [r0], -r7
40004edc:	00000037 	andeq	r0, r0, r7, lsr r0
40004ee0:	000000cf 	andeq	r0, r0, pc, asr #1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:259
	case DB_88F78XX0_BP_ID:
		if (moduleConnected)
40004ee4:	693b      	ldr	r3, [r7, #16]
40004ee6:	2b00      	cmp	r3, #0
40004ee8:	d05c      	beq.n	40004fa4 <mvBoardSerdesCfgGet+0x180>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:260
			serdesCfg_val = 1;
40004eea:	f04f 0301 	mov.w	r3, #1
40004eee:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:261
		break;
40004ef0:	e058      	b.n	40004fa4 <mvBoardSerdesCfgGet+0x180>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:264
	case RD_78460_SERVER_ID:
	case RD_78460_SERVER_REV2_ID:
		if (mvBoardSledCpuNumGet() > 0)
40004ef2:	f7ff ff81 	bl	40004df8 <mvBoardSledCpuNumGet>
40004ef6:	4603      	mov	r3, r0
40004ef8:	2b00      	cmp	r3, #0
40004efa:	d055      	beq.n	40004fa8 <mvBoardSerdesCfgGet+0x184>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:265
			serdesCfg_val = 1;
40004efc:	f04f 0301 	mov.w	r3, #1
40004f00:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:266
		break;
40004f02:	e051      	b.n	40004fa8 <mvBoardSerdesCfgGet+0x184>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:268
	case DB_88F78XX0_BP_REV2_ID:
		if ( (!moduleConnected) && (pex0 == 1)) /*if the module is not connected the PEX1 mode is not relevant*/
40004f04:	693b      	ldr	r3, [r7, #16]
40004f06:	2b00      	cmp	r3, #0
40004f08:	d105      	bne.n	40004f16 <mvBoardSerdesCfgGet+0xf2>
40004f0a:	69bb      	ldr	r3, [r7, #24]
40004f0c:	2b01      	cmp	r3, #1
40004f0e:	d102      	bne.n	40004f16 <mvBoardSerdesCfgGet+0xf2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:269
			serdesCfg_val = 0;
40004f10:	f04f 0300 	mov.w	r3, #0
40004f14:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:270
		if ( (moduleConnected) && (pex0 == 1) && (pex1 == 1))
40004f16:	693b      	ldr	r3, [r7, #16]
40004f18:	2b00      	cmp	r3, #0
40004f1a:	d008      	beq.n	40004f2e <mvBoardSerdesCfgGet+0x10a>
40004f1c:	69bb      	ldr	r3, [r7, #24]
40004f1e:	2b01      	cmp	r3, #1
40004f20:	d105      	bne.n	40004f2e <mvBoardSerdesCfgGet+0x10a>
40004f22:	697b      	ldr	r3, [r7, #20]
40004f24:	2b01      	cmp	r3, #1
40004f26:	d102      	bne.n	40004f2e <mvBoardSerdesCfgGet+0x10a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:271
			serdesCfg_val = 1;
40004f28:	f04f 0301 	mov.w	r3, #1
40004f2c:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:272
		if ( (!moduleConnected) && (pex0 == 4))  /*if the module is not connected the PEX1 mode is not relevant*/
40004f2e:	693b      	ldr	r3, [r7, #16]
40004f30:	2b00      	cmp	r3, #0
40004f32:	d105      	bne.n	40004f40 <mvBoardSerdesCfgGet+0x11c>
40004f34:	69bb      	ldr	r3, [r7, #24]
40004f36:	2b04      	cmp	r3, #4
40004f38:	d102      	bne.n	40004f40 <mvBoardSerdesCfgGet+0x11c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:273
			serdesCfg_val = 2;
40004f3a:	f04f 0302 	mov.w	r3, #2
40004f3e:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:274
		if ( (moduleConnected) && (pex0 == 4) && (pex1 == 1))
40004f40:	693b      	ldr	r3, [r7, #16]
40004f42:	2b00      	cmp	r3, #0
40004f44:	d008      	beq.n	40004f58 <mvBoardSerdesCfgGet+0x134>
40004f46:	69bb      	ldr	r3, [r7, #24]
40004f48:	2b04      	cmp	r3, #4
40004f4a:	d105      	bne.n	40004f58 <mvBoardSerdesCfgGet+0x134>
40004f4c:	697b      	ldr	r3, [r7, #20]
40004f4e:	2b01      	cmp	r3, #1
40004f50:	d102      	bne.n	40004f58 <mvBoardSerdesCfgGet+0x134>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:275
			serdesCfg_val = 3;
40004f52:	f04f 0303 	mov.w	r3, #3
40004f56:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:276
		if ( (moduleConnected) && (pex0 == 1) && (pex1 == 4))
40004f58:	693b      	ldr	r3, [r7, #16]
40004f5a:	2b00      	cmp	r3, #0
40004f5c:	d008      	beq.n	40004f70 <mvBoardSerdesCfgGet+0x14c>
40004f5e:	69bb      	ldr	r3, [r7, #24]
40004f60:	2b01      	cmp	r3, #1
40004f62:	d105      	bne.n	40004f70 <mvBoardSerdesCfgGet+0x14c>
40004f64:	697b      	ldr	r3, [r7, #20]
40004f66:	2b04      	cmp	r3, #4
40004f68:	d102      	bne.n	40004f70 <mvBoardSerdesCfgGet+0x14c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:277
			serdesCfg_val = 4;
40004f6a:	f04f 0304 	mov.w	r3, #4
40004f6e:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:278
		if ( (moduleConnected) && (pex0 == 4) && (pex1 == 4))
40004f70:	693b      	ldr	r3, [r7, #16]
40004f72:	2b00      	cmp	r3, #0
40004f74:	d01a      	beq.n	40004fac <mvBoardSerdesCfgGet+0x188>
40004f76:	69bb      	ldr	r3, [r7, #24]
40004f78:	2b04      	cmp	r3, #4
40004f7a:	d117      	bne.n	40004fac <mvBoardSerdesCfgGet+0x188>
40004f7c:	697b      	ldr	r3, [r7, #20]
40004f7e:	2b04      	cmp	r3, #4
40004f80:	d114      	bne.n	40004fac <mvBoardSerdesCfgGet+0x188>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:279
			serdesCfg_val = 5;
40004f82:	f04f 0305 	mov.w	r3, #5
40004f86:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:280
		break;
40004f88:	e010      	b.n	40004fac <mvBoardSerdesCfgGet+0x188>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:282
	case DB_784MP_GP_ID:
		serdesCfg_val = 0;
40004f8a:	f04f 0300 	mov.w	r3, #0
40004f8e:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:283
		break;
40004f90:	e00f      	b.n	40004fb2 <mvBoardSerdesCfgGet+0x18e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:285
	case RD_78460_NAS_ID:
		if (SwitchModule)
40004f92:	4b13      	ldr	r3, [pc, #76]	; (40004fe0 <mvBoardSerdesCfgGet+0x1bc>)
40004f94:	447b      	add	r3, pc
40004f96:	681b      	ldr	r3, [r3, #0]
40004f98:	2b00      	cmp	r3, #0
40004f9a:	d009      	beq.n	40004fb0 <mvBoardSerdesCfgGet+0x18c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:286
			serdesCfg_val = 1;
40004f9c:	f04f 0301 	mov.w	r3, #1
40004fa0:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:287
		break;
40004fa2:	e005      	b.n	40004fb0 <mvBoardSerdesCfgGet+0x18c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:261

	switch (boardId) {
	case DB_88F78XX0_BP_ID:
		if (moduleConnected)
			serdesCfg_val = 1;
		break;
40004fa4:	bf00      	nop
40004fa6:	e004      	b.n	40004fb2 <mvBoardSerdesCfgGet+0x18e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:266
	case RD_78460_SERVER_ID:
	case RD_78460_SERVER_REV2_ID:
		if (mvBoardSledCpuNumGet() > 0)
			serdesCfg_val = 1;
		break;
40004fa8:	bf00      	nop
40004faa:	e002      	b.n	40004fb2 <mvBoardSerdesCfgGet+0x18e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:280
			serdesCfg_val = 3;
		if ( (moduleConnected) && (pex0 == 1) && (pex1 == 4))
			serdesCfg_val = 4;
		if ( (moduleConnected) && (pex0 == 4) && (pex1 == 4))
			serdesCfg_val = 5;
		break;
40004fac:	bf00      	nop
40004fae:	e000      	b.n	40004fb2 <mvBoardSerdesCfgGet+0x18e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:287
		serdesCfg_val = 0;
		break;
	case RD_78460_NAS_ID:
		if (SwitchModule)
			serdesCfg_val = 1;
		break;
40004fb0:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:289
	}
	return &SerdesInfoTbl[boardId-BOARD_ID_BASE][serdesCfg_val];
40004fb2:	4b0c      	ldr	r3, [pc, #48]	; (40004fe4 <mvBoardSerdesCfgGet+0x1c0>)
40004fb4:	58e3      	ldr	r3, [r4, r3]
40004fb6:	68fa      	ldr	r2, [r7, #12]
40004fb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40004fbc:	69fa      	ldr	r2, [r7, #28]
40004fbe:	4613      	mov	r3, r2
40004fc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
40004fc4:	189b      	adds	r3, r3, r2
40004fc6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40004fca:	18cb      	adds	r3, r1, r3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:290
}
40004fcc:	4618      	mov	r0, r3
40004fce:	f107 0724 	add.w	r7, r7, #36	; 0x24
40004fd2:	46bd      	mov	sp, r7
40004fd4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40004fd8:	4770      	bx	lr
40004fda:	bf00      	nop
40004fdc:	00013e28 	andeq	r3, r1, r8, lsr #28
40004fe0:	00010eac 	andeq	r0, r1, ip, lsr #29
40004fe4:	00000010 	andeq	r0, r0, r0, lsl r0

40004fe8 <mvCtrlSerdesMaxLinesGet>:
mvCtrlSerdesMaxLinesGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:309
*       Marvell controller number of PEX units. If controller
*               ID is undefined the function returns '0'.
*
*******************************************************************************/
MV_U32 mvCtrlSerdesMaxLinesGet(MV_VOID)
{        
40004fe8:	b580      	push	{r7, lr}
40004fea:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:310
      switch (mvCtrlModelGet()) {
40004fec:	f7ff feca 	bl	40004d84 <mvCtrlModelGet>
40004ff0:	4603      	mov	r3, r0
40004ff2:	f647 0223 	movw	r2, #30755	; 0x7823
40004ff6:	4293      	cmp	r3, r2
40004ff8:	d01d      	beq.n	40005036 <mvCtrlSerdesMaxLinesGet+0x4e>
40004ffa:	f647 0223 	movw	r2, #30755	; 0x7823
40004ffe:	4293      	cmp	r3, r2
40005000:	dc0c      	bgt.n	4000501c <mvCtrlSerdesMaxLinesGet+0x34>
40005002:	f647 0213 	movw	r2, #30739	; 0x7813
40005006:	4293      	cmp	r3, r2
40005008:	d015      	beq.n	40005036 <mvCtrlSerdesMaxLinesGet+0x4e>
4000500a:	f647 0216 	movw	r2, #30742	; 0x7816
4000500e:	4293      	cmp	r3, r2
40005010:	d014      	beq.n	4000503c <mvCtrlSerdesMaxLinesGet+0x54>
40005012:	f246 7210 	movw	r2, #26384	; 0x6710
40005016:	4293      	cmp	r3, r2
40005018:	d00d      	beq.n	40005036 <mvCtrlSerdesMaxLinesGet+0x4e>
4000501a:	e015      	b.n	40005048 <mvCtrlSerdesMaxLinesGet+0x60>
4000501c:	f647 0246 	movw	r2, #30790	; 0x7846
40005020:	4293      	cmp	r3, r2
40005022:	d00e      	beq.n	40005042 <mvCtrlSerdesMaxLinesGet+0x5a>
40005024:	f647 0288 	movw	r2, #30856	; 0x7888
40005028:	4293      	cmp	r3, r2
4000502a:	d00a      	beq.n	40005042 <mvCtrlSerdesMaxLinesGet+0x5a>
4000502c:	f647 0226 	movw	r2, #30758	; 0x7826
40005030:	4293      	cmp	r3, r2
40005032:	d003      	beq.n	4000503c <mvCtrlSerdesMaxLinesGet+0x54>
40005034:	e008      	b.n	40005048 <mvCtrlSerdesMaxLinesGet+0x60>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:314
        case MV_78130_DEV_ID:
        case MV_6710_DEV_ID:
        case MV_78230_DEV_ID:
                return 7;
40005036:	f04f 0307 	mov.w	r3, #7
4000503a:	e007      	b.n	4000504c <mvCtrlSerdesMaxLinesGet+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:317
        case MV_78160_DEV_ID:
        case MV_78260_DEV_ID:
                return 12;
4000503c:	f04f 030c 	mov.w	r3, #12
40005040:	e004      	b.n	4000504c <mvCtrlSerdesMaxLinesGet+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:321
                break;
        case MV_78460_DEV_ID:
        case MV_78000_DEV_ID:
                return 16;
40005042:	f04f 0310 	mov.w	r3, #16
40005046:	e001      	b.n	4000504c <mvCtrlSerdesMaxLinesGet+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:323
        default:
                return 0;
40005048:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:325
	}
}
4000504c:	4618      	mov	r0, r3
4000504e:	46bd      	mov	sp, r7
40005050:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005054:	4770      	bx	lr
40005056:	bf00      	nop

40005058 <mvCtrlPexMaxUnitGet>:
mvCtrlPexMaxUnitGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:328
/*******************************************************************************/
MV_U32 mvCtrlPexMaxUnitGet(MV_VOID)
{
40005058:	b580      	push	{r7, lr}
4000505a:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:329
      switch (mvCtrlModelGet()) {
4000505c:	f7ff fe92 	bl	40004d84 <mvCtrlModelGet>
40005060:	4603      	mov	r3, r0
40005062:	f647 0223 	movw	r2, #30755	; 0x7823
40005066:	4293      	cmp	r3, r2
40005068:	d01d      	beq.n	400050a6 <mvCtrlPexMaxUnitGet+0x4e>
4000506a:	f647 0223 	movw	r2, #30755	; 0x7823
4000506e:	4293      	cmp	r3, r2
40005070:	dc0c      	bgt.n	4000508c <mvCtrlPexMaxUnitGet+0x34>
40005072:	f647 0213 	movw	r2, #30739	; 0x7813
40005076:	4293      	cmp	r3, r2
40005078:	d015      	beq.n	400050a6 <mvCtrlPexMaxUnitGet+0x4e>
4000507a:	f647 0216 	movw	r2, #30742	; 0x7816
4000507e:	4293      	cmp	r3, r2
40005080:	d014      	beq.n	400050ac <mvCtrlPexMaxUnitGet+0x54>
40005082:	f246 7210 	movw	r2, #26384	; 0x6710
40005086:	4293      	cmp	r3, r2
40005088:	d00d      	beq.n	400050a6 <mvCtrlPexMaxUnitGet+0x4e>
4000508a:	e015      	b.n	400050b8 <mvCtrlPexMaxUnitGet+0x60>
4000508c:	f647 0246 	movw	r2, #30790	; 0x7846
40005090:	4293      	cmp	r3, r2
40005092:	d00e      	beq.n	400050b2 <mvCtrlPexMaxUnitGet+0x5a>
40005094:	f647 0288 	movw	r2, #30856	; 0x7888
40005098:	4293      	cmp	r3, r2
4000509a:	d00a      	beq.n	400050b2 <mvCtrlPexMaxUnitGet+0x5a>
4000509c:	f647 0226 	movw	r2, #30758	; 0x7826
400050a0:	4293      	cmp	r3, r2
400050a2:	d003      	beq.n	400050ac <mvCtrlPexMaxUnitGet+0x54>
400050a4:	e008      	b.n	400050b8 <mvCtrlPexMaxUnitGet+0x60>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:333
        case MV_78130_DEV_ID:
        case MV_6710_DEV_ID:
        case MV_78230_DEV_ID:
                return 2;
400050a6:	f04f 0302 	mov.w	r3, #2
400050aa:	e007      	b.n	400050bc <mvCtrlPexMaxUnitGet+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:337

        case MV_78160_DEV_ID:
        case MV_78260_DEV_ID:
                return 3;
400050ac:	f04f 0303 	mov.w	r3, #3
400050b0:	e004      	b.n	400050bc <mvCtrlPexMaxUnitGet+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:341

        case MV_78460_DEV_ID:
        case MV_78000_DEV_ID:
                return MV_PEX_MAX_UNIT;
400050b2:	f04f 0304 	mov.w	r3, #4
400050b6:	e001      	b.n	400050bc <mvCtrlPexMaxUnitGet+0x64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:344

        default:
                return 0;
400050b8:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:346
        }
}
400050bc:	4618      	mov	r0, r3
400050be:	46bd      	mov	sp, r7
400050c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400050c4:	4770      	bx	lr
400050c6:	bf00      	nop

400050c8 <mvBoardCpuFreqGet>:
mvBoardCpuFreqGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:348
MV_U8 mvBoardCpuFreqGet(MV_VOID)
{
400050c8:	b580      	push	{r7, lr}
400050ca:	b082      	sub	sp, #8
400050cc:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:352
	MV_U32 sar;
	MV_U32 sarMsb;

	sar = MV_REG_READ(MPP_SAMPLE_AT_RESET(0));
400050ce:	f248 2030 	movw	r0, #33328	; 0x8230
400050d2:	f2cd 0001 	movt	r0, #53249	; 0xd001
400050d6:	f7ff fd55 	bl	40004b84 <MV_MEMIO_LE32_READ>
400050da:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:353
	sarMsb = MV_REG_READ(MPP_SAMPLE_AT_RESET(1));
400050dc:	f248 2034 	movw	r0, #33332	; 0x8234
400050e0:	f2cd 0001 	movt	r0, #53249	; 0xd001
400050e4:	f7ff fd4e 	bl	40004b84 <MV_MEMIO_LE32_READ>
400050e8:	6038      	str	r0, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:354
	return (((sarMsb & 0x100000) >> 17) | ((sar & 0xe00000) >> 21));
400050ea:	683b      	ldr	r3, [r7, #0]
400050ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
400050f0:	ea4f 4353 	mov.w	r3, r3, lsr #17
400050f4:	b2da      	uxtb	r2, r3
400050f6:	687b      	ldr	r3, [r7, #4]
400050f8:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
400050fc:	ea4f 5353 	mov.w	r3, r3, lsr #21
40005100:	b2db      	uxtb	r3, r3
40005102:	4313      	orrs	r3, r2
40005104:	b2db      	uxtb	r3, r3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:355
}
40005106:	4618      	mov	r0, r3
40005108:	f107 0708 	add.w	r7, r7, #8
4000510c:	46bd      	mov	sp, r7
4000510e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005112:	4770      	bx	lr

40005114 <get_serdesLineCfg>:
get_serdesLineCfg():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:359

/*********************************************************************/
MV_U32 get_serdesLineCfg(MV_U32 serdesLineNum,MV_BIN_SERDES_CFG *pSerdesInfo) 
{
40005114:	b480      	push	{r7}
40005116:	b083      	sub	sp, #12
40005118:	af00      	add	r7, sp, #0
4000511a:	6078      	str	r0, [r7, #4]
4000511c:	6039      	str	r1, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:360
	if (serdesLineNum < 8)
4000511e:	687b      	ldr	r3, [r7, #4]
40005120:	2b07      	cmp	r3, #7
40005122:	d809      	bhi.n	40005138 <get_serdesLineCfg+0x24>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:361
		return (pSerdesInfo->serdesLine0_7 >> (serdesLineNum << 2)) & 0xF;
40005124:	683b      	ldr	r3, [r7, #0]
40005126:	685a      	ldr	r2, [r3, #4]
40005128:	687b      	ldr	r3, [r7, #4]
4000512a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000512e:	fa22 f303 	lsr.w	r3, r2, r3
40005132:	f003 030f 	and.w	r3, r3, #15
40005136:	e00a      	b.n	4000514e <get_serdesLineCfg+0x3a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:363
	else
		return (pSerdesInfo->serdesLine8_15 >> ((serdesLineNum - 8) << 2)) & 0xF;
40005138:	683b      	ldr	r3, [r7, #0]
4000513a:	689a      	ldr	r2, [r3, #8]
4000513c:	687b      	ldr	r3, [r7, #4]
4000513e:	f1a3 0308 	sub.w	r3, r3, #8
40005142:	ea4f 0383 	mov.w	r3, r3, lsl #2
40005146:	fa22 f303 	lsr.w	r3, r2, r3
4000514a:	f003 030f 	and.w	r3, r3, #15
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:364
}
4000514e:	4618      	mov	r0, r3
40005150:	f107 070c 	add.w	r7, r7, #12
40005154:	46bd      	mov	sp, r7
40005156:	bc80      	pop	{r7}
40005158:	4770      	bx	lr
4000515a:	bf00      	nop

4000515c <mvCtrlHighSpeedSerdesPhyConfig>:
mvCtrlHighSpeedSerdesPhyConfig():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:367
/*********************************************************************/
MV_STATUS mvCtrlHighSpeedSerdesPhyConfig(MV_VOID)
{
4000515c:	b590      	push	{r4, r7, lr}
4000515e:	f2ad 5dd4 	subw	sp, sp, #1492	; 0x5d4
40005162:	af02      	add	r7, sp, #8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:368
	MV_STATUS	status = MV_OK;
40005164:	f04f 0300 	mov.w	r3, #0
40005168:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:373
	MV_U32		serdesLineCfg;
	MV_U8		serdesLineNum;
	MV_U32		regAddr[16][11], regVal[16][11]; /* addr/value for each line @ every setup step */
	MV_U8		pexUnit, pexLineNum;
	MV_U8   	sgmiiPort = 0;
4000516c:	f04f 0300 	mov.w	r3, #0
40005170:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:383
	MV_U8 		satr11;
	MV_U8   	sataPort;
	MV_U8		freq;
	MV_U8		device_rev;
	MV_U32		rxHighImpedanceMode;
	MV_U32 boardId = mvBoardIdGet();
40005174:	f7ff fd14 	bl	40004ba0 <mvBoardIdGet>
40005178:	f8c7 05a8 	str.w	r0, [r7, #1448]	; 0x5a8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:384
	maxSerdesLines = mvCtrlSerdesMaxLinesGet();
4000517c:	f7ff ff34 	bl	40004fe8 <mvCtrlSerdesMaxLinesGet>
40005180:	4603      	mov	r3, r0
40005182:	f887 35a7 	strb.w	r3, [r7, #1447]	; 0x5a7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:389

	MV_TWSI_ADDR slave;

	/* TWSI init */
	slave.type = ADDR7_BIT;
40005186:	f107 0304 	add.w	r3, r7, #4
4000518a:	f04f 0200 	mov.w	r2, #0
4000518e:	711a      	strb	r2, [r3, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:390
	slave.address = 0;
40005190:	f107 0304 	add.w	r3, r7, #4
40005194:	f04f 0200 	mov.w	r2, #0
40005198:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:391
	mvTwsiInit(0, CONFIG_SYS_I2C_SPEED, CONFIG_SYS_TCLK, &slave, 0);
4000519a:	f107 0304 	add.w	r3, r7, #4
4000519e:	f04f 0200 	mov.w	r2, #0
400051a2:	9200      	str	r2, [sp, #0]
400051a4:	f04f 0000 	mov.w	r0, #0
400051a8:	f248 61a0 	movw	r1, #34464	; 0x86a0
400051ac:	f2c0 0101 	movt	r1, #1
400051b0:	f44f 4242 	mov.w	r2, #49664	; 0xc200
400051b4:	f6c0 32eb 	movt	r2, #3051	; 0xbeb
400051b8:	f002 fa46 	bl	40007648 <mvTwsiInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:393

	if (maxSerdesLines == 0)
400051bc:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
400051c0:	2b00      	cmp	r3, #0
400051c2:	d103      	bne.n	400051cc <mvCtrlHighSpeedSerdesPhyConfig+0x70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:394
		return MV_OK;
400051c4:	f04f 0300 	mov.w	r3, #0
400051c8:	f001 bf57 	b.w	4000707a <mvCtrlHighSpeedSerdesPhyConfig+0x1f1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:397


	switch (boardId) {
400051cc:	f8d7 35a8 	ldr.w	r3, [r7, #1448]	; 0x5a8
400051d0:	2b0a      	cmp	r3, #10
400051d2:	d84d      	bhi.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
400051d4:	a002      	add	r0, pc, #8	; (adr r0, 400051e0 <mvCtrlHighSpeedSerdesPhyConfig+0x84>)
400051d6:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
400051da:	4408      	add	r0, r1
400051dc:	4700      	bx	r0
400051de:	bf00      	nop
400051e0:	0000002d 	andeq	r0, r0, sp, lsr #32
400051e4:	00000041 	andeq	r0, r0, r1, asr #32
400051e8:	00000041 	andeq	r0, r0, r1, asr #32
400051ec:	0000004b 	andeq	r0, r0, fp, asr #32
400051f0:	00000055 	andeq	r0, r0, r5, asr r0
400051f4:	00000069 	andeq	r0, r0, r9, rrx
400051f8:	00000073 	andeq	r0, r0, r3, ror r0
400051fc:	0000007d 	andeq	r0, r0, sp, ror r0
40005200:	00000041 	andeq	r0, r0, r1, asr #32
40005204:	00000069 	andeq	r0, r0, r9, rrx
40005208:	00000087 	andeq	r0, r0, r7, lsl #1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:399
	case DB_88F78XX0_BP_ID:
		satr11 = mvBoardTwsiSatRGet(1, 1);
4000520c:	f04f 0001 	mov.w	r0, #1
40005210:	f04f 0101 	mov.w	r1, #1
40005214:	f7ff fce8 	bl	40004be8 <mvBoardTwsiSatRGet>
40005218:	4603      	mov	r3, r0
4000521a:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:400
		break;
4000521e:	e027      	b.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:404
	case RD_78460_SERVER_ID:
	case RD_78460_SERVER_REV2_ID:
	case DB_78X60_PCAC_ID:
		satr11 = (0x1 << 1) | 1;
40005220:	f04f 0303 	mov.w	r3, #3
40005224:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:405
		break;
40005228:	e022      	b.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:407
	case FPGA_88F78XX0_ID:
		satr11 = (0x0 << 1) | 1;
4000522a:	f04f 0301 	mov.w	r3, #1
4000522e:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:408
		break;
40005232:	e01d      	b.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:410
	case DB_88F78XX0_BP_REV2_ID:
		satr11 = mvBoardTwsiSatRGet(1, 1);
40005234:	f04f 0001 	mov.w	r0, #1
40005238:	f04f 0101 	mov.w	r1, #1
4000523c:	f7ff fcd4 	bl	40004be8 <mvBoardTwsiSatRGet>
40005240:	4603      	mov	r3, r0
40005242:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:411
		break;
40005246:	e013      	b.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:414
	case DB_784MP_GP_ID:
	case RD_78460_NAS_ID:
		satr11 = (0x0 << 1) | 1;
40005248:	f04f 0301 	mov.w	r3, #1
4000524c:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:415
		break;
40005250:	e00e      	b.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:417
	case DB_78X60_AMC_ID:
		satr11 = (0x1 << 1) | 1;
40005252:	f04f 0303 	mov.w	r3, #3
40005256:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:418
		break;
4000525a:	e009      	b.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:420
	case DB_78X60_PCAC_REV2_ID:
		satr11 = (0x1 << 1) | 1;
4000525c:	f04f 0303 	mov.w	r3, #3
40005260:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:421
		break;
40005264:	e004      	b.n	40005270 <mvCtrlHighSpeedSerdesPhyConfig+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:423
	case RD_78460_CUSTOMER_ID:
		satr11 = (0x1 << 1) | 1;
40005266:	f04f 0303 	mov.w	r3, #3
4000526a:	f887 35b7 	strb.w	r3, [r7, #1463]	; 0x5b7
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:424
		break;
4000526e:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:427
	}

	if ((MV_8)MV_ERROR == (MV_8)satr11)
40005270:	f897 35b7 	ldrb.w	r3, [r7, #1463]	; 0x5b7
40005274:	2bff      	cmp	r3, #255	; 0xff
40005276:	d103      	bne.n	40005280 <mvCtrlHighSpeedSerdesPhyConfig+0x124>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:428
		return MV_ERROR;
40005278:	f04f 33ff 	mov.w	r3, #4294967295
4000527c:	f001 befd 	b.w	4000707a <mvCtrlHighSpeedSerdesPhyConfig+0x1f1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:430

	mvBoardModulesScan();
40005280:	f7ff fcf8 	bl	40004c74 <mvBoardModulesScan>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:431
	memset(regAddr, 0, sizeof(regAddr));
40005284:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
40005288:	461a      	mov	r2, r3
4000528a:	f44f 7330 	mov.w	r3, #704	; 0x2c0
4000528e:	4610      	mov	r0, r2
40005290:	f04f 0100 	mov.w	r1, #0
40005294:	461a      	mov	r2, r3
40005296:	f004 fdfb 	bl	40009e90 <memset>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:432
	memset(regVal,  0, sizeof(regVal));
4000529a:	f107 030c 	add.w	r3, r7, #12
4000529e:	461a      	mov	r2, r3
400052a0:	f44f 7330 	mov.w	r3, #704	; 0x2c0
400052a4:	4610      	mov	r0, r2
400052a6:	f04f 0100 	mov.w	r1, #0
400052aa:	461a      	mov	r2, r3
400052ac:	f004 fdf0 	bl	40009e90 <memset>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:434

	mvUartInit();
400052b0:	f001 fefe 	bl	400070b0 <mvUartInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:437

	/* Check if DRAM is already initialized  */
	if (MV_REG_READ(REG_BOOTROM_ROUTINE_ADDR) & (1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS)) {
400052b4:	f248 20d0 	movw	r0, #33488	; 0x82d0
400052b8:	f2cd 0001 	movt	r0, #53249	; 0xd001
400052bc:	f7ff fc62 	bl	40004b84 <MV_MEMIO_LE32_READ>
400052c0:	4603      	mov	r3, r0
400052c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
400052c6:	2b00      	cmp	r3, #0
400052c8:	d009      	beq.n	400052de <mvCtrlHighSpeedSerdesPhyConfig+0x182>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:438
		DEBUG_INIT_S("High speed PHY - Ver 1.6.0 - 2nd boot - Skip \n");
400052ca:	f8df 3d14 	ldr.w	r3, [pc, #3348]	; 40005fe0 <mvCtrlHighSpeedSerdesPhyConfig+0xe84>
400052ce:	447b      	add	r3, pc
400052d0:	4618      	mov	r0, r3
400052d2:	f001 ff6d 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:439
		return MV_OK;
400052d6:	f04f 0300 	mov.w	r3, #0
400052da:	f001 bece 	b.w	4000707a <mvCtrlHighSpeedSerdesPhyConfig+0x1f1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:441
	}
	DEBUG_INIT_S("High speed PHY - Ver 1.6.0 (COM-PHY-V20) \n");
400052de:	f8df 3d04 	ldr.w	r3, [pc, #3332]	; 40005fe4 <mvCtrlHighSpeedSerdesPhyConfig+0xe88>
400052e2:	447b      	add	r3, pc
400052e4:	4618      	mov	r0, r3
400052e6:	f001 ff63 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:445

/**********************************************************************************/
	/*   AVS :  disable AVS for frequency less than 1333*/
	freq = mvBoardCpuFreqGet();
400052ea:	f7ff feed 	bl	400050c8 <mvBoardCpuFreqGet>
400052ee:	4603      	mov	r3, r0
400052f0:	f887 35a6 	strb.w	r3, [r7, #1446]	; 0x5a6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:446
	device_rev = mvCtrlRevGet();
400052f4:	f7ff fb3c 	bl	40004970 <mvCtrlRevGet>
400052f8:	4603      	mov	r3, r0
400052fa:	f887 35a5 	strb.w	r3, [r7, #1445]	; 0x5a5
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:449

/* 	DEBUG_INIT_C("\n\n  **** Read SatR freq: ", freq,2); */
	if (device_rev == 2) {/*   for B0 only */
400052fe:	f897 35a5 	ldrb.w	r3, [r7, #1445]	; 0x5a5
40005302:	2b02      	cmp	r3, #2
40005304:	d138      	bne.n	40005378 <mvCtrlHighSpeedSerdesPhyConfig+0x21c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:450
		tmp = MV_REG_READ(AVS_CONTROL2_REG);
40005306:	f640 0068 	movw	r0, #2152	; 0x868
4000530a:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000530e:	f7ff fc39 	bl	40004b84 <MV_MEMIO_LE32_READ>
40005312:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:452
		DEBUG_RD_REG(AVS_CONTROL2_REG, tmp);
		if ((0x4 == freq) || (0xB == freq)){
40005316:	f897 35a6 	ldrb.w	r3, [r7, #1446]	; 0x5a6
4000531a:	2b04      	cmp	r3, #4
4000531c:	d003      	beq.n	40005326 <mvCtrlHighSpeedSerdesPhyConfig+0x1ca>
4000531e:	f897 35a6 	ldrb.w	r3, [r7, #1446]	; 0x5a6
40005322:	2b0b      	cmp	r3, #11
40005324:	d11b      	bne.n	4000535e <mvCtrlHighSpeedSerdesPhyConfig+0x202>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:454
			MV_U32 tmp2;
			tmp2 = MV_REG_READ(AVS_LOW_VDD_LIMIT);
40005326:	f44f 6006 	mov.w	r0, #2144	; 0x860
4000532a:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000532e:	f7ff fc29 	bl	40004b84 <MV_MEMIO_LE32_READ>
40005332:	f8c7 05a0 	str.w	r0, [r7, #1440]	; 0x5a0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:456
			DEBUG_RD_REG(AVS_LOW_VDD_LIMIT, tmp2);
			tmp2 |= 0x0f0;
40005336:	f8d7 35a0 	ldr.w	r3, [r7, #1440]	; 0x5a0
4000533a:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
4000533e:	f8c7 35a0 	str.w	r3, [r7, #1440]	; 0x5a0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:457
			MV_REG_WRITE(AVS_LOW_VDD_LIMIT , tmp2);
40005342:	f44f 6306 	mov.w	r3, #2144	; 0x860
40005346:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000534a:	f8d7 25a0 	ldr.w	r2, [r7, #1440]	; 0x5a0
4000534e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:459
			DEBUG_WR_REG(AVS_LOW_VDD_LIMIT , tmp2);
			tmp |= BIT9;
40005350:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005354:	f443 7300 	orr.w	r3, r3, #512	; 0x200
40005358:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:452

/* 	DEBUG_INIT_C("\n\n  **** Read SatR freq: ", freq,2); */
	if (device_rev == 2) {/*   for B0 only */
		tmp = MV_REG_READ(AVS_CONTROL2_REG);
		DEBUG_RD_REG(AVS_CONTROL2_REG, tmp);
		if ((0x4 == freq) || (0xB == freq)){
4000535c:	e005      	b.n	4000536a <mvCtrlHighSpeedSerdesPhyConfig+0x20e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:462
			MV_REG_WRITE(AVS_LOW_VDD_LIMIT , tmp2);
			DEBUG_WR_REG(AVS_LOW_VDD_LIMIT , tmp2);
			tmp |= BIT9;
		}
		else
			tmp &= ~BIT9;
4000535e:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005362:	f423 7300 	bic.w	r3, r3, #512	; 0x200
40005366:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:463
		MV_REG_WRITE(AVS_CONTROL2_REG , tmp);
4000536a:	f640 0368 	movw	r3, #2152	; 0x868
4000536e:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005372:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40005376:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:467
		DEBUG_WR_REG(AVS_CONTROL2_REG , tmp);
	}
/**********************************************************************************/
	pSerdesInfo = mvBoardSerdesCfgGet(mvBoardPexModeGet(satr11));
40005378:	f897 35b7 	ldrb.w	r3, [r7, #1463]	; 0x5b7
4000537c:	f003 0306 	and.w	r3, r3, #6
40005380:	ea4f 0363 	mov.w	r3, r3, asr #1
40005384:	b2db      	uxtb	r3, r3
40005386:	4618      	mov	r0, r3
40005388:	f7ff fd4c 	bl	40004e24 <mvBoardSerdesCfgGet>
4000538c:	f8c7 059c 	str.w	r0, [r7, #1436]	; 0x59c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:468
	if (pSerdesInfo == NULL){
40005390:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40005394:	2b00      	cmp	r3, #0
40005396:	d109      	bne.n	400053ac <mvCtrlHighSpeedSerdesPhyConfig+0x250>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:469
		DEBUG_INIT_S("Hight speed PHY Error #1\n");
40005398:	f8df 3c4c 	ldr.w	r3, [pc, #3148]	; 40005fe8 <mvCtrlHighSpeedSerdesPhyConfig+0xe8c>
4000539c:	447b      	add	r3, pc
4000539e:	4618      	mov	r0, r3
400053a0:	f001 ff06 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:470
		return MV_ERROR;
400053a4:	f04f 33ff 	mov.w	r3, #4294967295
400053a8:	f001 be67 	b.w	4000707a <mvCtrlHighSpeedSerdesPhyConfig+0x1f1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:475
	}
	/* STEP -1 [PEX-Only] First phase of PEX-PIPE Configuration:*/
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 1: First phase of PEX-PIPE Configuration\n");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
400053ac:	f04f 0300 	mov.w	r3, #0
400053b0:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
400053b4:	e087      	b.n	400054c6 <mvCtrlHighSpeedSerdesPhyConfig+0x36a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:476
		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
400053b6:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400053ba:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
400053be:	18d3      	adds	r3, r2, r3
400053c0:	7b1b      	ldrb	r3, [r3, #12]
400053c2:	2b00      	cmp	r3, #0
400053c4:	d078      	beq.n	400054b8 <mvCtrlHighSpeedSerdesPhyConfig+0x35c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:479
			continue;

		MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit), (0xC1 << 16) | 0x25);		/* 1.	GLOB_CLK_CTRL Reset and Clock Control */
400053c6:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400053ca:	f003 0301 	and.w	r3, r3, #1
400053ce:	f103 0301 	add.w	r3, r3, #1
400053d2:	ea4f 1243 	mov.w	r2, r3, lsl #5
400053d6:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400053da:	ea4f 0353 	mov.w	r3, r3, lsr #1
400053de:	b2db      	uxtb	r3, r3
400053e0:	18d3      	adds	r3, r2, r3
400053e2:	ea4f 3343 	mov.w	r3, r3, lsl #13
400053e6:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
400053ea:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400053ee:	461a      	mov	r2, r3
400053f0:	f04f 0325 	mov.w	r3, #37	; 0x25
400053f4:	f2c0 03c1 	movt	r3, #193	; 0xc1
400053f8:	6013      	str	r3, [r2, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:481
		DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit), (0xC1 << 16) | 0x25);		/* 1.	GLOB_CLK_CTRL Reset and Clock Control */
		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4) {						/* 2.	GLOB_TEST_CTRL Test Mode Control */
400053fa:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400053fe:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005402:	18d3      	adds	r3, r2, r3
40005404:	7b1b      	ldrb	r3, [r3, #12]
40005406:	2b02      	cmp	r3, #2
40005408:	d119      	bne.n	4000543e <mvCtrlHighSpeedSerdesPhyConfig+0x2e2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:482
			MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit), (0xC2 << 16) | 0x200);
4000540a:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000540e:	f003 0301 	and.w	r3, r3, #1
40005412:	f103 0301 	add.w	r3, r3, #1
40005416:	ea4f 1243 	mov.w	r2, r3, lsl #5
4000541a:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000541e:	ea4f 0353 	mov.w	r3, r3, lsr #1
40005422:	b2db      	uxtb	r3, r3
40005424:	18d3      	adds	r3, r2, r3
40005426:	ea4f 3343 	mov.w	r3, r3, lsl #13
4000542a:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
4000542e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005432:	461a      	mov	r2, r3
40005434:	f44f 7300 	mov.w	r3, #512	; 0x200
40005438:	f2c0 03c2 	movt	r3, #194	; 0xc2
4000543c:	6013      	str	r3, [r2, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:486
			DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit), (0xC2 << 16) | 0x200);
		}

		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X1) {						/* 3.	GLOB_CLK_SRC_LO Clock Source Low */
4000543e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005442:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005446:	18d3      	adds	r3, r2, r3
40005448:	7b1b      	ldrb	r3, [r3, #12]
4000544a:	2b01      	cmp	r3, #1
4000544c:	d119      	bne.n	40005482 <mvCtrlHighSpeedSerdesPhyConfig+0x326>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:487
			MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit), (0xC3 << 16) | 0x0F);
4000544e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005452:	f003 0301 	and.w	r3, r3, #1
40005456:	f103 0301 	add.w	r3, r3, #1
4000545a:	ea4f 1243 	mov.w	r2, r3, lsl #5
4000545e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005462:	ea4f 0353 	mov.w	r3, r3, lsr #1
40005466:	b2db      	uxtb	r3, r3
40005468:	18d3      	adds	r3, r2, r3
4000546a:	ea4f 3343 	mov.w	r3, r3, lsl #13
4000546e:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
40005472:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005476:	461a      	mov	r2, r3
40005478:	f04f 030f 	mov.w	r3, #15
4000547c:	f2c0 03c3 	movt	r3, #195	; 0xc3
40005480:	6013      	str	r3, [r2, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:491
			DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit), (0xC3 << 16) | 0x0F);
		}

		MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit), (0xC5 << 16) | 0x11F);
40005482:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005486:	f003 0301 	and.w	r3, r3, #1
4000548a:	f103 0301 	add.w	r3, r3, #1
4000548e:	ea4f 1243 	mov.w	r2, r3, lsl #5
40005492:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005496:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000549a:	b2db      	uxtb	r3, r3
4000549c:	18d3      	adds	r3, r2, r3
4000549e:	ea4f 3343 	mov.w	r3, r3, lsl #13
400054a2:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
400054a6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400054aa:	461a      	mov	r2, r3
400054ac:	f240 131f 	movw	r3, #287	; 0x11f
400054b0:	f2c0 03c5 	movt	r3, #197	; 0xc5
400054b4:	6013      	str	r3, [r2, #0]
400054b6:	e000      	b.n	400054ba <mvCtrlHighSpeedSerdesPhyConfig+0x35e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:477
	/* STEP -1 [PEX-Only] First phase of PEX-PIPE Configuration:*/
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 1: First phase of PEX-PIPE Configuration\n");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
			continue;
400054b8:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:475
		return MV_ERROR;
	}
	/* STEP -1 [PEX-Only] First phase of PEX-PIPE Configuration:*/
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 1: First phase of PEX-PIPE Configuration\n");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
400054ba:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400054be:	f103 0301 	add.w	r3, r3, #1
400054c2:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
400054c6:	f897 45c2 	ldrb.w	r4, [r7, #1474]	; 0x5c2
400054ca:	f7ff fdc5 	bl	40005058 <mvCtrlPexMaxUnitGet>
400054ce:	4603      	mov	r3, r0
400054d0:	429c      	cmp	r4, r3
400054d2:	f4ff af70 	bcc.w	400053b6 <mvCtrlHighSpeedSerdesPhyConfig+0x25a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:497
		DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit), (0xC5 << 16) | 0x11F);
	}

	/*  2	Configure the desire PIN_PHY_GEN and do power down to the PU_PLL,PU_RX,PU_TX. (bits[12:5]) */
	DEBUG_INIT_FULL_S("Step 2: Configure the desire PIN_PHY_GEN\n");
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
400054d6:	f04f 0300 	mov.w	r3, #0
400054da:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
400054de:	e19a      	b.n	40005816 <mvCtrlHighSpeedSerdesPhyConfig+0x6ba>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:498
		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
400054e0:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400054e4:	4618      	mov	r0, r3
400054e6:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
400054ea:	f7ff fe13 	bl	40005114 <get_serdesLineCfg>
400054ee:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:499
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED]) 
400054f2:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400054f6:	f8df 3af4 	ldr.w	r3, [pc, #2804]	; 40005fec <mvCtrlHighSpeedSerdesPhyConfig+0xe90>
400054fa:	447b      	add	r3, pc
400054fc:	4619      	mov	r1, r3
400054fe:	4613      	mov	r3, r2
40005500:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005504:	189b      	adds	r3, r3, r2
40005506:	18cb      	adds	r3, r1, r3
40005508:	781b      	ldrb	r3, [r3, #0]
4000550a:	461a      	mov	r2, r3
4000550c:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005510:	429a      	cmp	r2, r3
40005512:	f000 8175 	beq.w	40005800 <mvCtrlHighSpeedSerdesPhyConfig+0x6a4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:501
			continue;
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX])
40005516:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000551a:	f8df 3ad4 	ldr.w	r3, [pc, #2772]	; 40005ff0 <mvCtrlHighSpeedSerdesPhyConfig+0xe94>
4000551e:	447b      	add	r3, pc
40005520:	4619      	mov	r1, r3
40005522:	4613      	mov	r3, r2
40005524:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005528:	189b      	adds	r3, r3, r2
4000552a:	18cb      	adds	r3, r1, r3
4000552c:	f103 0301 	add.w	r3, r3, #1
40005530:	781b      	ldrb	r3, [r3, #0]
40005532:	461a      	mov	r2, r3
40005534:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005538:	429a      	cmp	r2, r3
4000553a:	f000 8163 	beq.w	40005804 <mvCtrlHighSpeedSerdesPhyConfig+0x6a8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:503
			continue;
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SATA]) {
4000553e:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005542:	f8df 3ab0 	ldr.w	r3, [pc, #2736]	; 40005ff4 <mvCtrlHighSpeedSerdesPhyConfig+0xe98>
40005546:	447b      	add	r3, pc
40005548:	4619      	mov	r1, r3
4000554a:	4613      	mov	r3, r2
4000554c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005550:	189b      	adds	r3, r3, r2
40005552:	18cb      	adds	r3, r1, r3
40005554:	f103 0302 	add.w	r3, r3, #2
40005558:	781b      	ldrb	r3, [r3, #0]
4000555a:	461a      	mov	r2, r3
4000555c:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005560:	429a      	cmp	r2, r3
40005562:	d162      	bne.n	4000562a <mvCtrlHighSpeedSerdesPhyConfig+0x4ce>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:504
			switch (serdesLineNum) {
40005564:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005568:	2b05      	cmp	r3, #5
4000556a:	d008      	beq.n	4000557e <mvCtrlHighSpeedSerdesPhyConfig+0x422>
4000556c:	2b06      	cmp	r3, #6
4000556e:	d001      	beq.n	40005574 <mvCtrlHighSpeedSerdesPhyConfig+0x418>
40005570:	2b04      	cmp	r3, #4
40005572:	d109      	bne.n	40005588 <mvCtrlHighSpeedSerdesPhyConfig+0x42c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:507
			case 4:
			case 6:
				sataPort = 0;
40005574:	f04f 0300 	mov.w	r3, #0
40005578:	f887 35b6 	strb.w	r3, [r7, #1462]	; 0x5b6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:508
				break;
4000557c:	e01b      	b.n	400055b6 <mvCtrlHighSpeedSerdesPhyConfig+0x45a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:510
			case 5:
				sataPort = 1;
4000557e:	f04f 0301 	mov.w	r3, #1
40005582:	f887 35b6 	strb.w	r3, [r7, #1462]	; 0x5b6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:511
				break;
40005586:	e016      	b.n	400055b6 <mvCtrlHighSpeedSerdesPhyConfig+0x45a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:513
			default:
				DEBUG_INIT_C ("SATA port error for serdes line: ", serdesLineNum,2);
40005588:	f8df 3a6c 	ldr.w	r3, [pc, #2668]	; 40005ff8 <mvCtrlHighSpeedSerdesPhyConfig+0xe9c>
4000558c:	447b      	add	r3, pc
4000558e:	4618      	mov	r0, r3
40005590:	f001 fe0e 	bl	400071b0 <putstring>
40005594:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005598:	4618      	mov	r0, r3
4000559a:	f04f 0102 	mov.w	r1, #2
4000559e:	f001 fe27 	bl	400071f0 <putdata>
400055a2:	f8df 3a58 	ldr.w	r3, [pc, #2648]	; 40005ffc <mvCtrlHighSpeedSerdesPhyConfig+0xea0>
400055a6:	447b      	add	r3, pc
400055a8:	4618      	mov	r0, r3
400055aa:	f001 fe01 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:514
				return MV_ERROR;
400055ae:	f04f 33ff 	mov.w	r3, #4294967295
400055b2:	f001 bd62 	b.w	4000707a <mvCtrlHighSpeedSerdesPhyConfig+0x1f1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:516
			}
			tmp = MV_REG_READ(SATA_LP_PHY_EXT_CTRL_REG(sataPort));
400055b6:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
400055ba:	f103 0351 	add.w	r3, r3, #81	; 0x51
400055be:	ea4f 3343 	mov.w	r3, r3, lsl #13
400055c2:	f103 0358 	add.w	r3, r3, #88	; 0x58
400055c6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400055ca:	4618      	mov	r0, r3
400055cc:	f7ff fada 	bl	40004b84 <MV_MEMIO_LE32_READ>
400055d0:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:518
			DEBUG_RD_REG(SATA_LP_PHY_EXT_CTRL_REG(sataPort), tmp);
			tmp &= ~ ((0x1ff<<5) | 0x7);
400055d4:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
400055d8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
400055dc:	f023 0327 	bic.w	r3, r3, #39	; 0x27
400055e0:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:519
			tmp |= ((pSerdesInfo->busSpeed & (1 << serdesLineNum)) != 0) ? (0x11 << 5) : 0x0; 
400055e4:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
400055e8:	691a      	ldr	r2, [r3, #16]
400055ea:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400055ee:	f04f 0101 	mov.w	r1, #1
400055f2:	fa01 f303 	lsl.w	r3, r1, r3
400055f6:	4013      	ands	r3, r2
400055f8:	2b00      	cmp	r3, #0
400055fa:	d002      	beq.n	40005602 <mvCtrlHighSpeedSerdesPhyConfig+0x4a6>
400055fc:	f44f 7308 	mov.w	r3, #544	; 0x220
40005600:	e001      	b.n	40005606 <mvCtrlHighSpeedSerdesPhyConfig+0x4aa>
40005602:	f04f 0300 	mov.w	r3, #0
40005606:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
4000560a:	4313      	orrs	r3, r2
4000560c:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:521

			MV_REG_WRITE(SATA_LP_PHY_EXT_CTRL_REG(sataPort) , tmp);
40005610:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
40005614:	f103 0351 	add.w	r3, r3, #81	; 0x51
40005618:	ea4f 3343 	mov.w	r3, r3, lsl #13
4000561c:	f103 0358 	add.w	r3, r3, #88	; 0x58
40005620:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005624:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40005628:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:524
			DEBUG_WR_REG(SATA_LP_PHY_EXT_CTRL_REG(sataPort) , tmp);
		}
        if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_QSGMII]) {
4000562a:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000562e:	f8df 39d0 	ldr.w	r3, [pc, #2512]	; 40006000 <mvCtrlHighSpeedSerdesPhyConfig+0xea4>
40005632:	447b      	add	r3, pc
40005634:	4619      	mov	r1, r3
40005636:	4613      	mov	r3, r2
40005638:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000563c:	189b      	adds	r3, r3, r2
4000563e:	18cb      	adds	r3, r1, r3
40005640:	f103 0307 	add.w	r3, r3, #7
40005644:	781b      	ldrb	r3, [r3, #0]
40005646:	461a      	mov	r2, r3
40005648:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000564c:	429a      	cmp	r2, r3
4000564e:	d11d      	bne.n	4000568c <mvCtrlHighSpeedSerdesPhyConfig+0x530>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:526
				/* 4)	Configure the desire PIN_PHY_GEN and do power down to the PU_PLL,PU_RX,PU_TX. (bits[12:5]) */
				tmp = MV_REG_READ(SGMII_SERDES_CFG_REG(0));
40005650:	f242 40a0 	movw	r0, #9376	; 0x24a0
40005654:	f2cd 0007 	movt	r0, #53255	; 0xd007
40005658:	f7ff fa94 	bl	40004b84 <MV_MEMIO_LE32_READ>
4000565c:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:528
				DEBUG_RD_REG(SGMII_SERDES_CFG_REG(0), tmp);
				tmp &= ~ ((0x1ff<<5) | 0x7);
40005660:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005664:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
40005668:	f023 0327 	bic.w	r3, r3, #39	; 0x27
4000566c:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:529
				tmp |= 0x660;
40005670:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005674:	f443 63cc 	orr.w	r3, r3, #1632	; 0x660
40005678:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:530
				MV_REG_WRITE(SGMII_SERDES_CFG_REG(0), tmp);
4000567c:	f242 43a0 	movw	r3, #9376	; 0x24a0
40005680:	f2cd 0307 	movt	r3, #53255	; 0xd007
40005684:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40005688:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:532
				DEBUG_WR_REG(SGMII_SERDES_CFG_REG(0), tmp);
				continue;
4000568a:	e0be      	b.n	4000580a <mvCtrlHighSpeedSerdesPhyConfig+0x6ae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:534
		}
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII0]) 
4000568c:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005690:	f8df 3970 	ldr.w	r3, [pc, #2416]	; 40006004 <mvCtrlHighSpeedSerdesPhyConfig+0xea8>
40005694:	447b      	add	r3, pc
40005696:	4619      	mov	r1, r3
40005698:	4613      	mov	r3, r2
4000569a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000569e:	189b      	adds	r3, r3, r2
400056a0:	18cb      	adds	r3, r1, r3
400056a2:	f103 0303 	add.w	r3, r3, #3
400056a6:	781b      	ldrb	r3, [r3, #0]
400056a8:	461a      	mov	r2, r3
400056aa:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400056ae:	429a      	cmp	r2, r3
400056b0:	d104      	bne.n	400056bc <mvCtrlHighSpeedSerdesPhyConfig+0x560>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:535
				sgmiiPort = 0;
400056b2:	f04f 0300 	mov.w	r3, #0
400056b6:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
400056ba:	e046      	b.n	4000574a <mvCtrlHighSpeedSerdesPhyConfig+0x5ee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:536
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII1])
400056bc:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400056c0:	f8df 3944 	ldr.w	r3, [pc, #2372]	; 40006008 <mvCtrlHighSpeedSerdesPhyConfig+0xeac>
400056c4:	447b      	add	r3, pc
400056c6:	4619      	mov	r1, r3
400056c8:	4613      	mov	r3, r2
400056ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400056ce:	189b      	adds	r3, r3, r2
400056d0:	18cb      	adds	r3, r1, r3
400056d2:	f103 0304 	add.w	r3, r3, #4
400056d6:	781b      	ldrb	r3, [r3, #0]
400056d8:	461a      	mov	r2, r3
400056da:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400056de:	429a      	cmp	r2, r3
400056e0:	d104      	bne.n	400056ec <mvCtrlHighSpeedSerdesPhyConfig+0x590>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:537
				sgmiiPort = 1;
400056e2:	f04f 0301 	mov.w	r3, #1
400056e6:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
400056ea:	e02e      	b.n	4000574a <mvCtrlHighSpeedSerdesPhyConfig+0x5ee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:538
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
400056ec:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400056f0:	f8df 3918 	ldr.w	r3, [pc, #2328]	; 4000600c <mvCtrlHighSpeedSerdesPhyConfig+0xeb0>
400056f4:	447b      	add	r3, pc
400056f6:	4619      	mov	r1, r3
400056f8:	4613      	mov	r3, r2
400056fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400056fe:	189b      	adds	r3, r3, r2
40005700:	18cb      	adds	r3, r1, r3
40005702:	f103 0305 	add.w	r3, r3, #5
40005706:	781b      	ldrb	r3, [r3, #0]
40005708:	461a      	mov	r2, r3
4000570a:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000570e:	429a      	cmp	r2, r3
40005710:	d104      	bne.n	4000571c <mvCtrlHighSpeedSerdesPhyConfig+0x5c0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:539
				sgmiiPort = 2;
40005712:	f04f 0302 	mov.w	r3, #2
40005716:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
4000571a:	e016      	b.n	4000574a <mvCtrlHighSpeedSerdesPhyConfig+0x5ee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:540
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
4000571c:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005720:	f8df 38ec 	ldr.w	r3, [pc, #2284]	; 40006010 <mvCtrlHighSpeedSerdesPhyConfig+0xeb4>
40005724:	447b      	add	r3, pc
40005726:	4619      	mov	r1, r3
40005728:	4613      	mov	r3, r2
4000572a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000572e:	189b      	adds	r3, r3, r2
40005730:	18cb      	adds	r3, r1, r3
40005732:	f103 0306 	add.w	r3, r3, #6
40005736:	781b      	ldrb	r3, [r3, #0]
40005738:	461a      	mov	r2, r3
4000573a:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000573e:	429a      	cmp	r2, r3
40005740:	d162      	bne.n	40005808 <mvCtrlHighSpeedSerdesPhyConfig+0x6ac>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:541
				sgmiiPort = 3;
40005742:	f04f 0303 	mov.w	r3, #3
40005746:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:544
		else
				continue;
			tmp = MV_REG_READ(SGMII_SERDES_CFG_REG(sgmiiPort));
4000574a:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
4000574e:	ea4f 0353 	mov.w	r3, r3, lsr #1
40005752:	b2db      	uxtb	r3, r3
40005754:	461a      	mov	r2, r3
40005756:	4613      	mov	r3, r2
40005758:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000575c:	1a9b      	subs	r3, r3, r2
4000575e:	ea4f 1303 	mov.w	r3, r3, lsl #4
40005762:	461a      	mov	r2, r3
40005764:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40005768:	f003 0301 	and.w	r3, r3, #1
4000576c:	18d3      	adds	r3, r2, r3
4000576e:	ea4f 3383 	mov.w	r3, r3, lsl #14
40005772:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
40005776:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
4000577a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000577e:	4618      	mov	r0, r3
40005780:	f7ff fa00 	bl	40004b84 <MV_MEMIO_LE32_READ>
40005784:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:546
			DEBUG_RD_REG(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);
			tmp &= ~ ((0x1ff<<5) | 0x7);
40005788:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
4000578c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
40005790:	f023 0327 	bic.w	r3, r3, #39	; 0x27
40005794:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:547
			tmp  |= (((pSerdesInfo->busSpeed & (1 << serdesLineNum)) != 0) ? (0x88 << 5) : (0x66 << 5));
40005798:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
4000579c:	691a      	ldr	r2, [r3, #16]
4000579e:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400057a2:	f04f 0101 	mov.w	r1, #1
400057a6:	fa01 f303 	lsl.w	r3, r1, r3
400057aa:	4013      	ands	r3, r2
400057ac:	2b00      	cmp	r3, #0
400057ae:	d002      	beq.n	400057b6 <mvCtrlHighSpeedSerdesPhyConfig+0x65a>
400057b0:	f44f 5388 	mov.w	r3, #4352	; 0x1100
400057b4:	e001      	b.n	400057ba <mvCtrlHighSpeedSerdesPhyConfig+0x65e>
400057b6:	f44f 634c 	mov.w	r3, #3264	; 0xcc0
400057ba:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
400057be:	4313      	orrs	r3, r2
400057c0:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:548
			MV_REG_WRITE(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);
400057c4:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
400057c8:	ea4f 0353 	mov.w	r3, r3, lsr #1
400057cc:	b2db      	uxtb	r3, r3
400057ce:	461a      	mov	r2, r3
400057d0:	4613      	mov	r3, r2
400057d2:	ea4f 7303 	mov.w	r3, r3, lsl #28
400057d6:	1a9b      	subs	r3, r3, r2
400057d8:	ea4f 1303 	mov.w	r3, r3, lsl #4
400057dc:	461a      	mov	r2, r3
400057de:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
400057e2:	f003 0301 	and.w	r3, r3, #1
400057e6:	18d3      	adds	r3, r2, r3
400057e8:	ea4f 3383 	mov.w	r3, r3, lsl #14
400057ec:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
400057f0:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
400057f4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400057f8:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
400057fc:	601a      	str	r2, [r3, #0]
400057fe:	e004      	b.n	4000580a <mvCtrlHighSpeedSerdesPhyConfig+0x6ae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:500
	/*  2	Configure the desire PIN_PHY_GEN and do power down to the PU_PLL,PU_RX,PU_TX. (bits[12:5]) */
	DEBUG_INIT_FULL_S("Step 2: Configure the desire PIN_PHY_GEN\n");
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED]) 
			continue;
40005800:	bf00      	nop
40005802:	e002      	b.n	4000580a <mvCtrlHighSpeedSerdesPhyConfig+0x6ae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:502
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX])
			continue;
40005804:	bf00      	nop
40005806:	e000      	b.n	4000580a <mvCtrlHighSpeedSerdesPhyConfig+0x6ae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:543
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
				sgmiiPort = 2;
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
				sgmiiPort = 3;
		else
				continue;
40005808:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:497
		DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit), (0xC5 << 16) | 0x11F);
	}

	/*  2	Configure the desire PIN_PHY_GEN and do power down to the PU_PLL,PU_RX,PU_TX. (bits[12:5]) */
	DEBUG_INIT_FULL_S("Step 2: Configure the desire PIN_PHY_GEN\n");
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
4000580a:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
4000580e:	f103 0301 	add.w	r3, r3, #1
40005812:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40005816:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000581a:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
4000581e:	429a      	cmp	r2, r3
40005820:	f4ff ae5e 	bcc.w	400054e0 <mvCtrlHighSpeedSerdesPhyConfig+0x384>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:553
			MV_REG_WRITE(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);
			DEBUG_WR_REG(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);
	}
	/* Step 3 - QSGMII enable */
	DEBUG_INIT_FULL_S("Step 3 QSGMII enable \n");
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
40005824:	f04f 0300 	mov.w	r3, #0
40005828:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
4000582c:	e036      	b.n	4000589c <mvCtrlHighSpeedSerdesPhyConfig+0x740>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:554
		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
4000582e:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005832:	4618      	mov	r0, r3
40005834:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
40005838:	f7ff fc6c 	bl	40005114 <get_serdesLineCfg>
4000583c:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:555
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_QSGMII]) {
40005840:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005844:	f8df 37cc 	ldr.w	r3, [pc, #1996]	; 40006014 <mvCtrlHighSpeedSerdesPhyConfig+0xeb8>
40005848:	447b      	add	r3, pc
4000584a:	4619      	mov	r1, r3
4000584c:	4613      	mov	r3, r2
4000584e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005852:	189b      	adds	r3, r3, r2
40005854:	18cb      	adds	r3, r1, r3
40005856:	f103 0307 	add.w	r3, r3, #7
4000585a:	781b      	ldrb	r3, [r3, #0]
4000585c:	461a      	mov	r2, r3
4000585e:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005862:	429a      	cmp	r2, r3
40005864:	d114      	bne.n	40005890 <mvCtrlHighSpeedSerdesPhyConfig+0x734>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:557
			/* QSGMII Active bit set to true */
			tmp = MV_REG_READ(QSGMII_CONTROL_1_REG);
40005866:	f248 4004 	movw	r0, #33796	; 0x8404
4000586a:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000586e:	f7ff f989 	bl	40004b84 <MV_MEMIO_LE32_READ>
40005872:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:559
			DEBUG_RD_REG(QSGMII_CONTROL_1_REG, tmp );
			tmp |= BIT30;
40005876:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
4000587a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
4000587e:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:560
			MV_REG_WRITE(QSGMII_CONTROL_1_REG,  tmp);
40005882:	f248 4304 	movw	r3, #33796	; 0x8404
40005886:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000588a:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
4000588e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:553
			MV_REG_WRITE(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);
			DEBUG_WR_REG(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);
	}
	/* Step 3 - QSGMII enable */
	DEBUG_INIT_FULL_S("Step 3 QSGMII enable \n");
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
40005890:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005894:	f103 0301 	add.w	r3, r3, #1
40005898:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
4000589c:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400058a0:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
400058a4:	429a      	cmp	r2, r3
400058a6:	d3c2      	bcc.n	4000582e <mvCtrlHighSpeedSerdesPhyConfig+0x6d2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:568
	}

	/* Step 4 - configure SERDES MUXes */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 4: Configure SERDES MUXes \n");
	MV_REG_WRITE(SERDES_LINE_MUX_REG_0_7,  pSerdesInfo->serdesLine0_7);
400058a8:	f248 2370 	movw	r3, #33392	; 0x8270
400058ac:	f2cd 0301 	movt	r3, #53249	; 0xd001
400058b0:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
400058b4:	6852      	ldr	r2, [r2, #4]
400058b6:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:570
	DEBUG_WR_REG(SERDES_LINE_MUX_REG_0_7,  pSerdesInfo->serdesLine0_7);
	MV_REG_WRITE(SERDES_LINE_MUX_REG_8_15, pSerdesInfo->serdesLine8_15);
400058b8:	f248 2374 	movw	r3, #33396	; 0x8274
400058bc:	f2cd 0301 	movt	r3, #53249	; 0xd001
400058c0:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
400058c4:	6892      	ldr	r2, [r2, #8]
400058c6:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:575
	DEBUG_WR_REG(SERDES_LINE_MUX_REG_8_15, pSerdesInfo->serdesLine8_15);

	/* Step 5: Activate the RX High Impedance Mode  */
	DEBUG_INIT_FULL_S("Step 5: Activate the RX High Impedance Mode  \n");
	if (device_rev == 2) /*   for B0 only */
400058c8:	f897 35a5 	ldrb.w	r3, [r7, #1445]	; 0x5a5
400058cc:	2b02      	cmp	r3, #2
400058ce:	d104      	bne.n	400058da <mvCtrlHighSpeedSerdesPhyConfig+0x77e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:576
		rxHighImpedanceMode=0x8084;
400058d0:	f248 0384 	movw	r3, #32900	; 0x8084
400058d4:	f8c7 35b0 	str.w	r3, [r7, #1456]	; 0x5b0
400058d8:	e003      	b.n	400058e2 <mvCtrlHighSpeedSerdesPhyConfig+0x786>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:578
	else
		rxHighImpedanceMode=0x8080;
400058da:	f248 0380 	movw	r3, #32896	; 0x8080
400058de:	f8c7 35b0 	str.w	r3, [r7, #1456]	; 0x5b0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:580

	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
400058e2:	f04f 0300 	mov.w	r3, #0
400058e6:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
400058ea:	e16f      	b.n	40005bcc <mvCtrlHighSpeedSerdesPhyConfig+0xa70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:582
		/* for each serdes lane*/
		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
400058ec:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400058f0:	4618      	mov	r0, r3
400058f2:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
400058f6:	f7ff fc0d 	bl	40005114 <get_serdesLineCfg>
400058fa:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:583
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED]) 
400058fe:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005902:	f8df 3714 	ldr.w	r3, [pc, #1812]	; 40006018 <mvCtrlHighSpeedSerdesPhyConfig+0xebc>
40005906:	447b      	add	r3, pc
40005908:	4619      	mov	r1, r3
4000590a:	4613      	mov	r3, r2
4000590c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005910:	189b      	adds	r3, r3, r2
40005912:	18cb      	adds	r3, r1, r3
40005914:	781b      	ldrb	r3, [r3, #0]
40005916:	461a      	mov	r2, r3
40005918:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000591c:	429a      	cmp	r2, r3
4000591e:	f000 8148 	beq.w	40005bb2 <mvCtrlHighSpeedSerdesPhyConfig+0xa56>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:585
			continue;
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX]) {
40005922:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005926:	f8df 36f4 	ldr.w	r3, [pc, #1780]	; 4000601c <mvCtrlHighSpeedSerdesPhyConfig+0xec0>
4000592a:	447b      	add	r3, pc
4000592c:	4619      	mov	r1, r3
4000592e:	4613      	mov	r3, r2
40005930:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005934:	189b      	adds	r3, r3, r2
40005936:	18cb      	adds	r3, r1, r3
40005938:	f103 0301 	add.w	r3, r3, #1
4000593c:	781b      	ldrb	r3, [r3, #0]
4000593e:	461a      	mov	r2, r3
40005940:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005944:	429a      	cmp	r2, r3
40005946:	d175      	bne.n	40005a34 <mvCtrlHighSpeedSerdesPhyConfig+0x8d8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:586
			pexUnit    = serdesLineNum >> 2;
40005948:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
4000594c:	ea4f 0393 	mov.w	r3, r3, lsr #2
40005950:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:587
			pexLineNum = serdesLineNum % 4;
40005954:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005958:	f003 0303 	and.w	r3, r3, #3
4000595c:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:590

			/* Needed for PEX_PHY_ACCESS_REG macro */
			if ((serdesLineNum > 7) && (pSerdesInfo->pexMod[3] == PEX_BUS_MODE_X8))
40005960:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005964:	2b07      	cmp	r3, #7
40005966:	d908      	bls.n	4000597a <mvCtrlHighSpeedSerdesPhyConfig+0x81e>
40005968:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
4000596c:	7bdb      	ldrb	r3, [r3, #15]
4000596e:	2b03      	cmp	r3, #3
40005970:	d103      	bne.n	4000597a <mvCtrlHighSpeedSerdesPhyConfig+0x81e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:591
					pexUnit = 3; /* lines 8 - 15 are belong to PEX3 in x8 mode */
40005972:	f04f 0303 	mov.w	r3, #3
40005976:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:593

			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
4000597a:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000597e:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005982:	18d3      	adds	r3, r2, r3
40005984:	7b1b      	ldrb	r3, [r3, #12]
40005986:	2b00      	cmp	r3, #0
40005988:	f000 8115 	beq.w	40005bb6 <mvCtrlHighSpeedSerdesPhyConfig+0xa5a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:599
				continue;
			/*  8)	Activate the RX High Impedance Mode field (bit [2]) in register /PCIe_USB Control (Each MAC contain different Access to reach its Serdes-Regfile). 
					[PEX-Only] Set bit[12]: The analog part latches idle if PU_TX = 1 and PU_PLL =1. */ 

			/* Termination enable */
			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X1){
4000598c:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005990:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005994:	18d3      	adds	r3, r2, r3
40005996:	7b1b      	ldrb	r3, [r3, #12]
40005998:	2b01      	cmp	r3, #1
4000599a:	d10e      	bne.n	400059ba <mvCtrlHighSpeedSerdesPhyConfig+0x85e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:600
					in_direct  = (0x48 << 16) | (pexLineNum << 24) | 0x1000 | rxHighImpedanceMode; /* x1 */
4000599c:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
400059a0:	ea4f 6303 	mov.w	r3, r3, lsl #24
400059a4:	461a      	mov	r2, r3
400059a6:	f8d7 35b0 	ldr.w	r3, [r7, #1456]	; 0x5b0
400059aa:	4313      	orrs	r3, r2
400059ac:	f443 0390 	orr.w	r3, r3, #4718592	; 0x480000
400059b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
400059b4:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
400059b8:	e01f      	b.n	400059fa <mvCtrlHighSpeedSerdesPhyConfig+0x89e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:602
			}
			else if ((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4) && (pexLineNum == 0))
400059ba:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400059be:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
400059c2:	18d3      	adds	r3, r2, r3
400059c4:	7b1b      	ldrb	r3, [r3, #12]
400059c6:	2b02      	cmp	r3, #2
400059c8:	d113      	bne.n	400059f2 <mvCtrlHighSpeedSerdesPhyConfig+0x896>
400059ca:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
400059ce:	2b00      	cmp	r3, #0
400059d0:	d10f      	bne.n	400059f2 <mvCtrlHighSpeedSerdesPhyConfig+0x896>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:603
				in_direct  = (0x48 << 16) | (pexLineNum << 24) | 0x1000 | ( rxHighImpedanceMode & 0xff)   ; /* x4 */
400059d2:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
400059d6:	ea4f 6303 	mov.w	r3, r3, lsl #24
400059da:	461a      	mov	r2, r3
400059dc:	f8d7 35b0 	ldr.w	r3, [r7, #1456]	; 0x5b0
400059e0:	b2db      	uxtb	r3, r3
400059e2:	4313      	orrs	r3, r2
400059e4:	f443 0390 	orr.w	r3, r3, #4718592	; 0x480000
400059e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
400059ec:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
400059f0:	e003      	b.n	400059fa <mvCtrlHighSpeedSerdesPhyConfig+0x89e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:605
			else
				in_direct  = 0;
400059f2:	f04f 0300 	mov.w	r3, #0
400059f6:	f8c7 35b8 	str.w	r3, [r7, #1464]	; 0x5b8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:607

			if (in_direct)
400059fa:	f8d7 35b8 	ldr.w	r3, [r7, #1464]	; 0x5b8
400059fe:	2b00      	cmp	r3, #0
40005a00:	f000 80db 	beq.w	40005bba <mvCtrlHighSpeedSerdesPhyConfig+0xa5e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:609
			{
				MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit), in_direct);
40005a04:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005a08:	f003 0301 	and.w	r3, r3, #1
40005a0c:	f103 0301 	add.w	r3, r3, #1
40005a10:	ea4f 1243 	mov.w	r2, r3, lsl #5
40005a14:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005a18:	ea4f 0353 	mov.w	r3, r3, lsr #1
40005a1c:	b2db      	uxtb	r3, r3
40005a1e:	18d3      	adds	r3, r2, r3
40005a20:	ea4f 3343 	mov.w	r3, r3, lsl #13
40005a24:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
40005a28:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005a2c:	f8d7 25b8 	ldr.w	r2, [r7, #1464]	; 0x5b8
40005a30:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:613
				DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit), in_direct);
			}

			continue;
40005a32:	e0c2      	b.n	40005bba <mvCtrlHighSpeedSerdesPhyConfig+0xa5e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:615
		}
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SATA]) {
40005a34:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005a38:	f8df 35e4 	ldr.w	r3, [pc, #1508]	; 40006020 <mvCtrlHighSpeedSerdesPhyConfig+0xec4>
40005a3c:	447b      	add	r3, pc
40005a3e:	4619      	mov	r1, r3
40005a40:	4613      	mov	r3, r2
40005a42:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005a46:	189b      	adds	r3, r3, r2
40005a48:	18cb      	adds	r3, r1, r3
40005a4a:	f103 0302 	add.w	r3, r3, #2
40005a4e:	781b      	ldrb	r3, [r3, #0]
40005a50:	461a      	mov	r2, r3
40005a52:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005a56:	429a      	cmp	r2, r3
40005a58:	d113      	bne.n	40005a82 <mvCtrlHighSpeedSerdesPhyConfig+0x926>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:617

			sataPort =  serdesLineNum & 1; /* port 0 for serdes lines 4,6,  and port 1 for serdes lines 5*/
40005a5a:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005a5e:	f003 0301 	and.w	r3, r3, #1
40005a62:	f887 35b6 	strb.w	r3, [r7, #1462]	; 0x5b6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:618
			MV_REG_WRITE(SATA_COMPHY_CTRL_REG(sataPort), rxHighImpedanceMode);
40005a66:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
40005a6a:	f103 0351 	add.w	r3, r3, #81	; 0x51
40005a6e:	ea4f 3343 	mov.w	r3, r3, lsl #13
40005a72:	f503 6312 	add.w	r3, r3, #2336	; 0x920
40005a76:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005a7a:	f8d7 25b0 	ldr.w	r2, [r7, #1456]	; 0x5b0
40005a7e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:620
			DEBUG_WR_REG(SATA_COMPHY_CTRL_REG(sataPort), rxHighImpedanceMode);
			continue;
40005a80:	e09e      	b.n	40005bc0 <mvCtrlHighSpeedSerdesPhyConfig+0xa64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:622
		}
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_QSGMII]) {
40005a82:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005a86:	f8df 359c 	ldr.w	r3, [pc, #1436]	; 40006024 <mvCtrlHighSpeedSerdesPhyConfig+0xec8>
40005a8a:	447b      	add	r3, pc
40005a8c:	4619      	mov	r1, r3
40005a8e:	4613      	mov	r3, r2
40005a90:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005a94:	189b      	adds	r3, r3, r2
40005a96:	18cb      	adds	r3, r1, r3
40005a98:	f103 0307 	add.w	r3, r3, #7
40005a9c:	781b      	ldrb	r3, [r3, #0]
40005a9e:	461a      	mov	r2, r3
40005aa0:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005aa4:	429a      	cmp	r2, r3
40005aa6:	d107      	bne.n	40005ab8 <mvCtrlHighSpeedSerdesPhyConfig+0x95c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:623
			MV_REG_WRITE(SGMII_COMPHY_CTRL_REG(0), rxHighImpedanceMode);
40005aa8:	f642 7320 	movw	r3, #12064	; 0x2f20
40005aac:	f2cd 0307 	movt	r3, #53255	; 0xd007
40005ab0:	f8d7 25b0 	ldr.w	r2, [r7, #1456]	; 0x5b0
40005ab4:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:625
			DEBUG_WR_REG(SGMII_COMPHY_CTRL_REG(0), rxHighImpedanceMode);
			continue;
40005ab6:	e083      	b.n	40005bc0 <mvCtrlHighSpeedSerdesPhyConfig+0xa64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:627
		}
        if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII0]) 
40005ab8:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005abc:	f8df 3568 	ldr.w	r3, [pc, #1384]	; 40006028 <mvCtrlHighSpeedSerdesPhyConfig+0xecc>
40005ac0:	447b      	add	r3, pc
40005ac2:	4619      	mov	r1, r3
40005ac4:	4613      	mov	r3, r2
40005ac6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005aca:	189b      	adds	r3, r3, r2
40005acc:	18cb      	adds	r3, r1, r3
40005ace:	f103 0303 	add.w	r3, r3, #3
40005ad2:	781b      	ldrb	r3, [r3, #0]
40005ad4:	461a      	mov	r2, r3
40005ad6:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005ada:	429a      	cmp	r2, r3
40005adc:	d104      	bne.n	40005ae8 <mvCtrlHighSpeedSerdesPhyConfig+0x98c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:628
			sgmiiPort = 0;
40005ade:	f04f 0300 	mov.w	r3, #0
40005ae2:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40005ae6:	e046      	b.n	40005b76 <mvCtrlHighSpeedSerdesPhyConfig+0xa1a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:629
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII1])
40005ae8:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005aec:	f8df 353c 	ldr.w	r3, [pc, #1340]	; 4000602c <mvCtrlHighSpeedSerdesPhyConfig+0xed0>
40005af0:	447b      	add	r3, pc
40005af2:	4619      	mov	r1, r3
40005af4:	4613      	mov	r3, r2
40005af6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005afa:	189b      	adds	r3, r3, r2
40005afc:	18cb      	adds	r3, r1, r3
40005afe:	f103 0304 	add.w	r3, r3, #4
40005b02:	781b      	ldrb	r3, [r3, #0]
40005b04:	461a      	mov	r2, r3
40005b06:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005b0a:	429a      	cmp	r2, r3
40005b0c:	d104      	bne.n	40005b18 <mvCtrlHighSpeedSerdesPhyConfig+0x9bc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:630
			sgmiiPort = 1;
40005b0e:	f04f 0301 	mov.w	r3, #1
40005b12:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40005b16:	e02e      	b.n	40005b76 <mvCtrlHighSpeedSerdesPhyConfig+0xa1a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:631
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
40005b18:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005b1c:	f8df 3510 	ldr.w	r3, [pc, #1296]	; 40006030 <mvCtrlHighSpeedSerdesPhyConfig+0xed4>
40005b20:	447b      	add	r3, pc
40005b22:	4619      	mov	r1, r3
40005b24:	4613      	mov	r3, r2
40005b26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005b2a:	189b      	adds	r3, r3, r2
40005b2c:	18cb      	adds	r3, r1, r3
40005b2e:	f103 0305 	add.w	r3, r3, #5
40005b32:	781b      	ldrb	r3, [r3, #0]
40005b34:	461a      	mov	r2, r3
40005b36:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005b3a:	429a      	cmp	r2, r3
40005b3c:	d104      	bne.n	40005b48 <mvCtrlHighSpeedSerdesPhyConfig+0x9ec>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:632
			sgmiiPort = 2;
40005b3e:	f04f 0302 	mov.w	r3, #2
40005b42:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40005b46:	e016      	b.n	40005b76 <mvCtrlHighSpeedSerdesPhyConfig+0xa1a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:633
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
40005b48:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005b4c:	f8df 34e4 	ldr.w	r3, [pc, #1252]	; 40006034 <mvCtrlHighSpeedSerdesPhyConfig+0xed8>
40005b50:	447b      	add	r3, pc
40005b52:	4619      	mov	r1, r3
40005b54:	4613      	mov	r3, r2
40005b56:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005b5a:	189b      	adds	r3, r3, r2
40005b5c:	18cb      	adds	r3, r1, r3
40005b5e:	f103 0306 	add.w	r3, r3, #6
40005b62:	781b      	ldrb	r3, [r3, #0]
40005b64:	461a      	mov	r2, r3
40005b66:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005b6a:	429a      	cmp	r2, r3
40005b6c:	d127      	bne.n	40005bbe <mvCtrlHighSpeedSerdesPhyConfig+0xa62>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:634
			sgmiiPort = 3;
40005b6e:	f04f 0303 	mov.w	r3, #3
40005b72:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:637
		else
			continue;
			MV_REG_WRITE(SGMII_COMPHY_CTRL_REG(sgmiiPort), rxHighImpedanceMode);
40005b76:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40005b7a:	ea4f 0353 	mov.w	r3, r3, lsr #1
40005b7e:	b2db      	uxtb	r3, r3
40005b80:	461a      	mov	r2, r3
40005b82:	4613      	mov	r3, r2
40005b84:	ea4f 7303 	mov.w	r3, r3, lsl #28
40005b88:	1a9b      	subs	r3, r3, r2
40005b8a:	ea4f 1303 	mov.w	r3, r3, lsl #4
40005b8e:	461a      	mov	r2, r3
40005b90:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40005b94:	f003 0301 	and.w	r3, r3, #1
40005b98:	18d3      	adds	r3, r2, r3
40005b9a:	ea4f 3383 	mov.w	r3, r3, lsl #14
40005b9e:	f503 23e5 	add.w	r3, r3, #468992	; 0x72800
40005ba2:	f503 63e4 	add.w	r3, r3, #1824	; 0x720
40005ba6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005baa:	f8d7 25b0 	ldr.w	r2, [r7, #1456]	; 0x5b0
40005bae:	601a      	str	r2, [r3, #0]
40005bb0:	e006      	b.n	40005bc0 <mvCtrlHighSpeedSerdesPhyConfig+0xa64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:584

	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
		/* for each serdes lane*/
		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED]) 
			continue;
40005bb2:	bf00      	nop
40005bb4:	e004      	b.n	40005bc0 <mvCtrlHighSpeedSerdesPhyConfig+0xa64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:594
			/* Needed for PEX_PHY_ACCESS_REG macro */
			if ((serdesLineNum > 7) && (pSerdesInfo->pexMod[3] == PEX_BUS_MODE_X8))
					pexUnit = 3; /* lines 8 - 15 are belong to PEX3 in x8 mode */

			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
				continue;
40005bb6:	bf00      	nop
40005bb8:	e002      	b.n	40005bc0 <mvCtrlHighSpeedSerdesPhyConfig+0xa64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:613
			{
				MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit), in_direct);
				DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit), in_direct);
			}

			continue;
40005bba:	bf00      	nop
40005bbc:	e000      	b.n	40005bc0 <mvCtrlHighSpeedSerdesPhyConfig+0xa64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:636
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
			sgmiiPort = 2;
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
			sgmiiPort = 3;
		else
			continue;
40005bbe:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:580
	if (device_rev == 2) /*   for B0 only */
		rxHighImpedanceMode=0x8084;
	else
		rxHighImpedanceMode=0x8080;

	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
40005bc0:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005bc4:	f103 0301 	add.w	r3, r3, #1
40005bc8:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40005bcc:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005bd0:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
40005bd4:	429a      	cmp	r2, r3
40005bd6:	f4ff ae89 	bcc.w	400058ec <mvCtrlHighSpeedSerdesPhyConfig+0x790>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:644
	} /* for each serdes lane*/

	/* Step 6 [PEX-Only] PEX-Main configuration (X4 or X1): */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 6: [PEX-Only] PEX-Main configuration (X4 or X1)\n");
	MV_REG_WRITE(SOC_CTRL_REG, 0x200);
40005bda:	f248 2304 	movw	r3, #33284	; 0x8204
40005bde:	f2cd 0301 	movt	r3, #53249	; 0xd001
40005be2:	f44f 7200 	mov.w	r2, #512	; 0x200
40005be6:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:646
	DEBUG_WR_REG(SOC_CTRL_REG, 0x200);
	tmp = MV_REG_READ(SOC_CTRL_REG);
40005be8:	f248 2004 	movw	r0, #33284	; 0x8204
40005bec:	f2cd 0001 	movt	r0, #53249	; 0xd001
40005bf0:	f7fe ffc8 	bl	40004b84 <MV_MEMIO_LE32_READ>
40005bf4:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:648
	DEBUG_RD_REG(SOC_CTRL_REG, tmp);
	tmp &= 0x200;
40005bf8:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005bfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
40005c00:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:649
	if (pSerdesInfo->pexMod[0] == PEX_BUS_MODE_X1)
40005c04:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40005c08:	7b1b      	ldrb	r3, [r3, #12]
40005c0a:	2b01      	cmp	r3, #1
40005c0c:	d105      	bne.n	40005c1a <mvCtrlHighSpeedSerdesPhyConfig+0xabe>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:650
		tmp |= PCIE0_QUADX1_EN;
40005c0e:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005c12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
40005c16:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:651
	if (pSerdesInfo->pexMod[1] == PEX_BUS_MODE_X1)
40005c1a:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40005c1e:	7b5b      	ldrb	r3, [r3, #13]
40005c20:	2b01      	cmp	r3, #1
40005c22:	d105      	bne.n	40005c30 <mvCtrlHighSpeedSerdesPhyConfig+0xad4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:652
		tmp |= PCIE1_QUADX1_EN;
40005c24:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
40005c2c:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:653
	if ( ((MV_REG_READ(MPP_SAMPLE_AT_RESET(0)) & PEX_CLK_100MHZ_MASK) >> PEX_CLK_100MHZ_OFFSET) == 0x1) 
40005c30:	f248 2030 	movw	r0, #33328	; 0x8230
40005c34:	f2cd 0001 	movt	r0, #53249	; 0xd001
40005c38:	f7fe ffa4 	bl	40004b84 <MV_MEMIO_LE32_READ>
40005c3c:	4603      	mov	r3, r0
40005c3e:	f003 0304 	and.w	r3, r3, #4
40005c42:	ea4f 0393 	mov.w	r3, r3, lsr #2
40005c46:	2b01      	cmp	r3, #1
40005c48:	d105      	bne.n	40005c56 <mvCtrlHighSpeedSerdesPhyConfig+0xafa>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:654
	        tmp |= (PCIE0_CLK_OUT_EN_MASK | PCIE1_CLK_OUT_EN_MASK);
40005c4a:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005c4e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
40005c52:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:656

	MV_REG_WRITE(SOC_CTRL_REG, tmp);
40005c56:	f248 2304 	movw	r3, #33284	; 0x8204
40005c5a:	f2cd 0301 	movt	r3, #53249	; 0xd001
40005c5e:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40005c62:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:664
	/* 6.2 PCI Express Link Capabilities
*/
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 6.2: [PEX-Only] PCI Express Link Capabilities\n");

	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
40005c64:	f04f 0300 	mov.w	r3, #0
40005c68:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40005c6c:	e1ed      	b.n	4000604a <mvCtrlHighSpeedSerdesPhyConfig+0xeee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:665
		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
40005c6e:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005c72:	4618      	mov	r0, r3
40005c74:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
40005c78:	f7ff fa4c 	bl	40005114 <get_serdesLineCfg>
40005c7c:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:667

		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX]) {
40005c80:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005c84:	4bec      	ldr	r3, [pc, #944]	; (40006038 <mvCtrlHighSpeedSerdesPhyConfig+0xedc>)
40005c86:	447b      	add	r3, pc
40005c88:	4619      	mov	r1, r3
40005c8a:	4613      	mov	r3, r2
40005c8c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40005c90:	189b      	adds	r3, r3, r2
40005c92:	18cb      	adds	r3, r1, r3
40005c94:	f103 0301 	add.w	r3, r3, #1
40005c98:	781b      	ldrb	r3, [r3, #0]
40005c9a:	461a      	mov	r2, r3
40005c9c:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40005ca0:	429a      	cmp	r2, r3
40005ca2:	f040 81cc 	bne.w	4000603e <mvCtrlHighSpeedSerdesPhyConfig+0xee2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:673
			/* PCI Express Control
				0xX1A00 [0]:
				0x0 X4-Link.
				0x1 X1-Link */

			pexUnit    = serdesLineNum >> 2;
40005ca6:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005caa:	ea4f 0393 	mov.w	r3, r3, lsr #2
40005cae:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:674
			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
40005cb2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005cb6:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005cba:	18d3      	adds	r3, r2, r3
40005cbc:	7b1b      	ldrb	r3, [r3, #12]
40005cbe:	2b00      	cmp	r3, #0
40005cc0:	f000 81bc 	beq.w	4000603c <mvCtrlHighSpeedSerdesPhyConfig+0xee0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:677
				continue;

			tmp = MV_REG_READ(PEX_LINK_CAPABILITIES_REG(MV_SERDES_NUM_TO_PEX_NUM(serdesLineNum)));
40005cc4:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005cc8:	2b07      	cmp	r3, #7
40005cca:	d807      	bhi.n	40005cdc <mvCtrlHighSpeedSerdesPhyConfig+0xb80>
40005ccc:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005cd0:	2b07      	cmp	r3, #7
40005cd2:	bfcc      	ite	gt
40005cd4:	2300      	movgt	r3, #0
40005cd6:	2301      	movle	r3, #1
40005cd8:	b2db      	uxtb	r3, r3
40005cda:	e011      	b.n	40005d00 <mvCtrlHighSpeedSerdesPhyConfig+0xba4>
40005cdc:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005ce0:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005ce4:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005ce8:	fba3 0302 	umull	r0, r3, r3, r2
40005cec:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005cf0:	b2db      	uxtb	r3, r3
40005cf2:	f103 0308 	add.w	r3, r3, #8
40005cf6:	2b07      	cmp	r3, #7
40005cf8:	bfcc      	ite	gt
40005cfa:	2300      	movgt	r3, #0
40005cfc:	2301      	movle	r3, #1
40005cfe:	b2db      	uxtb	r3, r3
40005d00:	2b00      	cmp	r3, #0
40005d02:	d051      	beq.n	40005da8 <mvCtrlHighSpeedSerdesPhyConfig+0xc4c>
40005d04:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005d08:	2b07      	cmp	r3, #7
40005d0a:	d80d      	bhi.n	40005d28 <mvCtrlHighSpeedSerdesPhyConfig+0xbcc>
40005d0c:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005d10:	f103 0203 	add.w	r2, r3, #3
40005d14:	2b00      	cmp	r3, #0
40005d16:	bfb8      	it	lt
40005d18:	4613      	movlt	r3, r2
40005d1a:	ea4f 03a3 	mov.w	r3, r3, asr #2
40005d1e:	f103 0301 	add.w	r3, r3, #1
40005d22:	ea4f 4283 	mov.w	r2, r3, lsl #18
40005d26:	e017      	b.n	40005d58 <mvCtrlHighSpeedSerdesPhyConfig+0xbfc>
40005d28:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005d2c:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005d30:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005d34:	fba3 1302 	umull	r1, r3, r3, r2
40005d38:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005d3c:	b2db      	uxtb	r3, r3
40005d3e:	f103 0308 	add.w	r3, r3, #8
40005d42:	f103 0203 	add.w	r2, r3, #3
40005d46:	2b00      	cmp	r3, #0
40005d48:	bfb8      	it	lt
40005d4a:	4613      	movlt	r3, r2
40005d4c:	ea4f 03a3 	mov.w	r3, r3, asr #2
40005d50:	f103 0301 	add.w	r3, r3, #1
40005d54:	ea4f 4283 	mov.w	r2, r3, lsl #18
40005d58:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005d5c:	2b07      	cmp	r3, #7
40005d5e:	d806      	bhi.n	40005d6e <mvCtrlHighSpeedSerdesPhyConfig+0xc12>
40005d60:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005d64:	f003 0303 	and.w	r3, r3, #3
40005d68:	ea4f 3383 	mov.w	r3, r3, lsl #14
40005d6c:	e016      	b.n	40005d9c <mvCtrlHighSpeedSerdesPhyConfig+0xc40>
40005d6e:	f897 15c3 	ldrb.w	r1, [r7, #1475]	; 0x5c3
40005d72:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005d76:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005d7a:	fba3 0301 	umull	r0, r3, r3, r1
40005d7e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005d82:	b2db      	uxtb	r3, r3
40005d84:	f103 0108 	add.w	r1, r3, #8
40005d88:	ea4f 73e1 	mov.w	r3, r1, asr #31
40005d8c:	ea4f 7393 	mov.w	r3, r3, lsr #30
40005d90:	18c9      	adds	r1, r1, r3
40005d92:	f001 0103 	and.w	r1, r1, #3
40005d96:	1acb      	subs	r3, r1, r3
40005d98:	ea4f 3383 	mov.w	r3, r3, lsl #14
40005d9c:	18d3      	adds	r3, r2, r3
40005d9e:	f103 036c 	add.w	r3, r3, #108	; 0x6c
40005da2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005da6:	e02d      	b.n	40005e04 <mvCtrlHighSpeedSerdesPhyConfig+0xca8>
40005da8:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005dac:	2b07      	cmp	r3, #7
40005dae:	d80c      	bhi.n	40005dca <mvCtrlHighSpeedSerdesPhyConfig+0xc6e>
40005db0:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005db4:	f003 0307 	and.w	r3, r3, #7
40005db8:	ea4f 4383 	mov.w	r3, r3, lsl #18
40005dbc:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
40005dc0:	f103 036c 	add.w	r3, r3, #108	; 0x6c
40005dc4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005dc8:	e01c      	b.n	40005e04 <mvCtrlHighSpeedSerdesPhyConfig+0xca8>
40005dca:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005dce:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005dd2:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005dd6:	fba3 1302 	umull	r1, r3, r3, r2
40005dda:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005dde:	b2db      	uxtb	r3, r3
40005de0:	f103 0208 	add.w	r2, r3, #8
40005de4:	ea4f 73e2 	mov.w	r3, r2, asr #31
40005de8:	ea4f 7353 	mov.w	r3, r3, lsr #29
40005dec:	18d2      	adds	r2, r2, r3
40005dee:	f002 0207 	and.w	r2, r2, #7
40005df2:	1ad3      	subs	r3, r2, r3
40005df4:	ea4f 4383 	mov.w	r3, r3, lsl #18
40005df8:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
40005dfc:	f103 036c 	add.w	r3, r3, #108	; 0x6c
40005e00:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005e04:	4618      	mov	r0, r3
40005e06:	f7fe febd 	bl	40004b84 <MV_MEMIO_LE32_READ>
40005e0a:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:679
			DEBUG_RD_REG(PEX_LINK_CAPABILITIES_REG(MV_SERDES_NUM_TO_PEX_NUM(serdesLineNum)), tmp );
			tmp &= ~(0x3FF);
40005e0e:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005e12:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
40005e16:	f023 0303 	bic.w	r3, r3, #3
40005e1a:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:680
			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X1)
40005e1e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005e22:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005e26:	18d3      	adds	r3, r2, r3
40005e28:	7b1b      	ldrb	r3, [r3, #12]
40005e2a:	2b01      	cmp	r3, #1
40005e2c:	d105      	bne.n	40005e3a <mvCtrlHighSpeedSerdesPhyConfig+0xcde>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:681
				tmp |= (0x1 << 4);
40005e2e:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005e32:	f043 0310 	orr.w	r3, r3, #16
40005e36:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:682
			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4)
40005e3a:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005e3e:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005e42:	18d3      	adds	r3, r2, r3
40005e44:	7b1b      	ldrb	r3, [r3, #12]
40005e46:	2b02      	cmp	r3, #2
40005e48:	d105      	bne.n	40005e56 <mvCtrlHighSpeedSerdesPhyConfig+0xcfa>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:683
				tmp |= (0x4 << 4);
40005e4a:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005e4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
40005e52:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:684
			if (0 == mvBoardPexCapabilityGet(satr11))
40005e56:	f897 35b7 	ldrb.w	r3, [r7, #1463]	; 0x5b7
40005e5a:	f003 0301 	and.w	r3, r3, #1
40005e5e:	2b00      	cmp	r3, #0
40005e60:	d106      	bne.n	40005e70 <mvCtrlHighSpeedSerdesPhyConfig+0xd14>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:685
				tmp |= 0x1;
40005e62:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005e66:	f043 0301 	orr.w	r3, r3, #1
40005e6a:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
40005e6e:	e005      	b.n	40005e7c <mvCtrlHighSpeedSerdesPhyConfig+0xd20>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:687
			else
				tmp	|= 0x2;
40005e70:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40005e74:	f043 0302 	orr.w	r3, r3, #2
40005e78:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:688
			MV_REG_WRITE(PEX_LINK_CAPABILITIES_REG(MV_SERDES_NUM_TO_PEX_NUM(serdesLineNum)), tmp);
40005e7c:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005e80:	2b07      	cmp	r3, #7
40005e82:	d807      	bhi.n	40005e94 <mvCtrlHighSpeedSerdesPhyConfig+0xd38>
40005e84:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005e88:	2b07      	cmp	r3, #7
40005e8a:	bfcc      	ite	gt
40005e8c:	2300      	movgt	r3, #0
40005e8e:	2301      	movle	r3, #1
40005e90:	b2db      	uxtb	r3, r3
40005e92:	e011      	b.n	40005eb8 <mvCtrlHighSpeedSerdesPhyConfig+0xd5c>
40005e94:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005e98:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005e9c:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005ea0:	fba3 0302 	umull	r0, r3, r3, r2
40005ea4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005ea8:	b2db      	uxtb	r3, r3
40005eaa:	f103 0308 	add.w	r3, r3, #8
40005eae:	2b07      	cmp	r3, #7
40005eb0:	bfcc      	ite	gt
40005eb2:	2300      	movgt	r3, #0
40005eb4:	2301      	movle	r3, #1
40005eb6:	b2db      	uxtb	r3, r3
40005eb8:	2b00      	cmp	r3, #0
40005eba:	d051      	beq.n	40005f60 <mvCtrlHighSpeedSerdesPhyConfig+0xe04>
40005ebc:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005ec0:	2b07      	cmp	r3, #7
40005ec2:	d80d      	bhi.n	40005ee0 <mvCtrlHighSpeedSerdesPhyConfig+0xd84>
40005ec4:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005ec8:	f103 0203 	add.w	r2, r3, #3
40005ecc:	2b00      	cmp	r3, #0
40005ece:	bfb8      	it	lt
40005ed0:	4613      	movlt	r3, r2
40005ed2:	ea4f 03a3 	mov.w	r3, r3, asr #2
40005ed6:	f103 0301 	add.w	r3, r3, #1
40005eda:	ea4f 4283 	mov.w	r2, r3, lsl #18
40005ede:	e017      	b.n	40005f10 <mvCtrlHighSpeedSerdesPhyConfig+0xdb4>
40005ee0:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005ee4:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005ee8:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005eec:	fba3 1302 	umull	r1, r3, r3, r2
40005ef0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005ef4:	b2db      	uxtb	r3, r3
40005ef6:	f103 0308 	add.w	r3, r3, #8
40005efa:	f103 0203 	add.w	r2, r3, #3
40005efe:	2b00      	cmp	r3, #0
40005f00:	bfb8      	it	lt
40005f02:	4613      	movlt	r3, r2
40005f04:	ea4f 03a3 	mov.w	r3, r3, asr #2
40005f08:	f103 0301 	add.w	r3, r3, #1
40005f0c:	ea4f 4283 	mov.w	r2, r3, lsl #18
40005f10:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005f14:	2b07      	cmp	r3, #7
40005f16:	d806      	bhi.n	40005f26 <mvCtrlHighSpeedSerdesPhyConfig+0xdca>
40005f18:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005f1c:	f003 0303 	and.w	r3, r3, #3
40005f20:	ea4f 3383 	mov.w	r3, r3, lsl #14
40005f24:	e016      	b.n	40005f54 <mvCtrlHighSpeedSerdesPhyConfig+0xdf8>
40005f26:	f897 15c3 	ldrb.w	r1, [r7, #1475]	; 0x5c3
40005f2a:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005f2e:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005f32:	fba3 0301 	umull	r0, r3, r3, r1
40005f36:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005f3a:	b2db      	uxtb	r3, r3
40005f3c:	f103 0108 	add.w	r1, r3, #8
40005f40:	ea4f 73e1 	mov.w	r3, r1, asr #31
40005f44:	ea4f 7393 	mov.w	r3, r3, lsr #30
40005f48:	18c9      	adds	r1, r1, r3
40005f4a:	f001 0103 	and.w	r1, r1, #3
40005f4e:	1acb      	subs	r3, r1, r3
40005f50:	ea4f 3383 	mov.w	r3, r3, lsl #14
40005f54:	18d3      	adds	r3, r2, r3
40005f56:	f103 036c 	add.w	r3, r3, #108	; 0x6c
40005f5a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005f5e:	e02d      	b.n	40005fbc <mvCtrlHighSpeedSerdesPhyConfig+0xe60>
40005f60:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005f64:	2b07      	cmp	r3, #7
40005f66:	d80c      	bhi.n	40005f82 <mvCtrlHighSpeedSerdesPhyConfig+0xe26>
40005f68:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005f6c:	f003 0307 	and.w	r3, r3, #7
40005f70:	ea4f 4383 	mov.w	r3, r3, lsl #18
40005f74:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
40005f78:	f103 036c 	add.w	r3, r3, #108	; 0x6c
40005f7c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005f80:	e01c      	b.n	40005fbc <mvCtrlHighSpeedSerdesPhyConfig+0xe60>
40005f82:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40005f86:	f64a 23ab 	movw	r3, #43691	; 0xaaab
40005f8a:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
40005f8e:	fba3 1302 	umull	r1, r3, r3, r2
40005f92:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40005f96:	b2db      	uxtb	r3, r3
40005f98:	f103 0208 	add.w	r2, r3, #8
40005f9c:	ea4f 73e2 	mov.w	r3, r2, asr #31
40005fa0:	ea4f 7353 	mov.w	r3, r3, lsr #29
40005fa4:	18d2      	adds	r2, r2, r3
40005fa6:	f002 0207 	and.w	r2, r2, #7
40005faa:	1ad3      	subs	r3, r2, r3
40005fac:	ea4f 4383 	mov.w	r3, r3, lsl #18
40005fb0:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
40005fb4:	f103 036c 	add.w	r3, r3, #108	; 0x6c
40005fb8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005fbc:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40005fc0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:692
			DEBUG_WR_REG(PEX_LINK_CAPABILITIES_REG(MV_SERDES_NUM_TO_PEX_NUM(serdesLineNum)), tmp);

			/* if pex is X4, no need to pass thru the other 3X1 serdes lines */
			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4)
40005fc2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40005fc6:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40005fca:	18d3      	adds	r3, r2, r3
40005fcc:	7b1b      	ldrb	r3, [r3, #12]
40005fce:	2b02      	cmp	r3, #2
40005fd0:	d135      	bne.n	4000603e <mvCtrlHighSpeedSerdesPhyConfig+0xee2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:693
				serdesLineNum += 3;
40005fd2:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40005fd6:	f103 0303 	add.w	r3, r3, #3
40005fda:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40005fde:	e02e      	b.n	4000603e <mvCtrlHighSpeedSerdesPhyConfig+0xee2>
40005fe0:	0000da5a 	andeq	sp, r0, sl, asr sl
40005fe4:	0000da76 	andeq	sp, r0, r6, ror sl
40005fe8:	0000d9e8 	andeq	sp, r0, r8, ror #19
40005fec:	0000d79e 	muleq	r0, lr, r7
40005ff0:	0000d77a 	andeq	sp, r0, sl, ror r7
40005ff4:	0000d752 	andeq	sp, r0, r2, asr r7
40005ff8:	0000d814 	andeq	sp, r0, r4, lsl r8
40005ffc:	0000d81e 	andeq	sp, r0, lr, lsl r8
40006000:	0000d666 	andeq	sp, r0, r6, ror #12
40006004:	0000d604 	andeq	sp, r0, r4, lsl #12
40006008:	0000d5d4 	ldrdeq	sp, [r0], -r4
4000600c:	0000d5a4 	andeq	sp, r0, r4, lsr #11
40006010:	0000d574 	andeq	sp, r0, r4, ror r5
40006014:	0000d450 	andeq	sp, r0, r0, asr r4
40006018:	0000d392 	muleq	r0, r2, r3
4000601c:	0000d36e 	andeq	sp, r0, lr, ror #6
40006020:	0000d25c 	andeq	sp, r0, ip, asr r2
40006024:	0000d20e 	andeq	sp, r0, lr, lsl #4
40006028:	0000d1d8 	ldrdeq	sp, [r0], -r8
4000602c:	0000d1a8 	andeq	sp, r0, r8, lsr #3
40006030:	0000d178 	andeq	sp, r0, r8, ror r1
40006034:	0000d148 	andeq	sp, r0, r8, asr #2
40006038:	0000d012 	andeq	sp, r0, r2, lsl r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:675
				0x0 X4-Link.
				0x1 X1-Link */

			pexUnit    = serdesLineNum >> 2;
			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
				continue;
4000603c:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:664
	/* 6.2 PCI Express Link Capabilities
*/
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 6.2: [PEX-Only] PCI Express Link Capabilities\n");

	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
4000603e:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006042:	f103 0301 	add.w	r3, r3, #1
40006046:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
4000604a:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000604e:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
40006052:	429a      	cmp	r2, r3
40006054:	f4ff ae0b 	bcc.w	40005c6e <mvCtrlHighSpeedSerdesPhyConfig+0xb12>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:701

	/* Step 7 [PEX-X4 Only] To create PEX-Link that contain 4-lanes you need to config the
			register SOC_Misc/General Purpose2 (Address= 182F8) */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Step 7: [PEX-X4 Only] To create PEX-Link \n");
	tmp = MV_REG_READ(GEN_PURP_RES_2_REG);
40006058:	f248 20f8 	movw	r0, #33528	; 0x82f8
4000605c:	f2cd 0001 	movt	r0, #53249	; 0xd001
40006060:	f7fe fd90 	bl	40004b84 <MV_MEMIO_LE32_READ>
40006064:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:704
	DEBUG_RD_REG(GEN_PURP_RES_2_REG, tmp );

	tmp &= 0xFFFF0000;
40006068:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
4000606c:	ea4f 4313 	mov.w	r3, r3, lsr #16
40006070:	ea4f 4303 	mov.w	r3, r3, lsl #16
40006074:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:705
	if (pSerdesInfo->pexMod[0] == PEX_BUS_MODE_X4)
40006078:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
4000607c:	7b1b      	ldrb	r3, [r3, #12]
4000607e:	2b02      	cmp	r3, #2
40006080:	d105      	bne.n	4000608e <mvCtrlHighSpeedSerdesPhyConfig+0xf32>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:706
		tmp |= 0x0000000F;
40006082:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40006086:	f043 030f 	orr.w	r3, r3, #15
4000608a:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:708

	if (pSerdesInfo->pexMod[1] == PEX_BUS_MODE_X4)
4000608e:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40006092:	7b5b      	ldrb	r3, [r3, #13]
40006094:	2b02      	cmp	r3, #2
40006096:	d105      	bne.n	400060a4 <mvCtrlHighSpeedSerdesPhyConfig+0xf48>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:709
		tmp |= 0x000000F0;
40006098:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
4000609c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
400060a0:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:711

	if (pSerdesInfo->pexMod[2] == PEX_BUS_MODE_X4)
400060a4:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
400060a8:	7b9b      	ldrb	r3, [r3, #14]
400060aa:	2b02      	cmp	r3, #2
400060ac:	d105      	bne.n	400060ba <mvCtrlHighSpeedSerdesPhyConfig+0xf5e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:712
		tmp |= 0x00000F00;
400060ae:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
400060b2:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
400060b6:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:714

	if (pSerdesInfo->pexMod[3] == PEX_BUS_MODE_X4)
400060ba:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
400060be:	7bdb      	ldrb	r3, [r3, #15]
400060c0:	2b02      	cmp	r3, #2
400060c2:	d105      	bne.n	400060d0 <mvCtrlHighSpeedSerdesPhyConfig+0xf74>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:715
		tmp |= 0x0000F000;
400060c4:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
400060c8:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
400060cc:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:717

	MV_REG_WRITE(GEN_PURP_RES_2_REG, tmp);
400060d0:	f248 23f8 	movw	r3, #33528	; 0x82f8
400060d4:	f2cd 0301 	movt	r3, #53249	; 0xd001
400060d8:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
400060dc:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:725
	/* Steps  8 , 9 ,10 - use prepared REG addresses and values */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 7,8,9,10 and 11\n");

	/* Prepare PHY parameters for each step according to  MUX selection */
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
400060de:	f04f 0300 	mov.w	r3, #0
400060e2:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
400060e6:	e22b      	b.n	40006540 <mvCtrlHighSpeedSerdesPhyConfig+0x13e4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:728
		/* for each serdes lane*/

		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
400060e8:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400060ec:	4618      	mov	r0, r3
400060ee:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
400060f2:	f7ff f80f 	bl	40005114 <get_serdesLineCfg>
400060f6:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:730

		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
400060fa:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400060fe:	f8df 3d3c 	ldr.w	r3, [pc, #3388]	; 40006e3c <mvCtrlHighSpeedSerdesPhyConfig+0x1ce0>
40006102:	447b      	add	r3, pc
40006104:	4619      	mov	r1, r3
40006106:	4613      	mov	r3, r2
40006108:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000610c:	189b      	adds	r3, r3, r2
4000610e:	18cb      	adds	r3, r1, r3
40006110:	781b      	ldrb	r3, [r3, #0]
40006112:	461a      	mov	r2, r3
40006114:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006118:	429a      	cmp	r2, r3
4000611a:	f000 8204 	beq.w	40006526 <mvCtrlHighSpeedSerdesPhyConfig+0x13ca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:733
			continue;

		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX]) {
4000611e:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006122:	f8df 3d1c 	ldr.w	r3, [pc, #3356]	; 40006e40 <mvCtrlHighSpeedSerdesPhyConfig+0x1ce4>
40006126:	447b      	add	r3, pc
40006128:	4619      	mov	r1, r3
4000612a:	4613      	mov	r3, r2
4000612c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006130:	189b      	adds	r3, r3, r2
40006132:	18cb      	adds	r3, r1, r3
40006134:	f103 0301 	add.w	r3, r3, #1
40006138:	781b      	ldrb	r3, [r3, #0]
4000613a:	461a      	mov	r2, r3
4000613c:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006140:	429a      	cmp	r2, r3
40006142:	d155      	bne.n	400061f0 <mvCtrlHighSpeedSerdesPhyConfig+0x1094>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:734
			pexUnit    = serdesLineNum >> 2;
40006144:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006148:	ea4f 0393 	mov.w	r3, r3, lsr #2
4000614c:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:735
			pexLineNum = serdesLineNum % 4;
40006150:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006154:	f003 0303 	and.w	r3, r3, #3
40006158:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:738

			/* Needed for PEX_PHY_ACCESS_REG macro */
			if ((serdesLineNum > 7) && (pSerdesInfo->pexMod[3] == PEX_BUS_MODE_X8))
4000615c:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006160:	2b07      	cmp	r3, #7
40006162:	d908      	bls.n	40006176 <mvCtrlHighSpeedSerdesPhyConfig+0x101a>
40006164:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40006168:	7bdb      	ldrb	r3, [r3, #15]
4000616a:	2b03      	cmp	r3, #3
4000616c:	d103      	bne.n	40006176 <mvCtrlHighSpeedSerdesPhyConfig+0x101a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:739
				pexUnit = 3; /* lines 8 - 15 are belong to PEX3 in x8 mode */
4000616e:	f04f 0303 	mov.w	r3, #3
40006172:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:741

			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
40006176:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000617a:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
4000617e:	18d3      	adds	r3, r2, r3
40006180:	7b1b      	ldrb	r3, [r3, #12]
40006182:	2b00      	cmp	r3, #0
40006184:	f000 81d1 	beq.w	4000652a <mvCtrlHighSpeedSerdesPhyConfig+0x13ce>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:745
				continue;
			/* 8)	Configure the desire PHY_MODE (bits [7:5]) and REF_FREF_SEL (bits[4:0]) in the register Power and PLL Control (Each MAC contain different Access to reach its Serdes-Regfile).   */

			if (((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4) && (0 == pexLineNum)) ||
40006188:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000618c:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40006190:	18d3      	adds	r3, r2, r3
40006192:	7b1b      	ldrb	r3, [r3, #12]
40006194:	2b02      	cmp	r3, #2
40006196:	d103      	bne.n	400061a0 <mvCtrlHighSpeedSerdesPhyConfig+0x1044>
40006198:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
4000619c:	2b00      	cmp	r3, #0
4000619e:	d008      	beq.n	400061b2 <mvCtrlHighSpeedSerdesPhyConfig+0x1056>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:746
				((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X1))){
400061a0:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400061a4:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
400061a8:	18d3      	adds	r3, r2, r3
400061aa:	7b1b      	ldrb	r3, [r3, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:745

			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
				continue;
			/* 8)	Configure the desire PHY_MODE (bits [7:5]) and REF_FREF_SEL (bits[4:0]) in the register Power and PLL Control (Each MAC contain different Access to reach its Serdes-Regfile).   */

			if (((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4) && (0 == pexLineNum)) ||
400061ac:	2b01      	cmp	r3, #1
400061ae:	f040 81be 	bne.w	4000652e <mvCtrlHighSpeedSerdesPhyConfig+0x13d2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:747
				((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X1))){
				MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit),(0x01 << 16) | (pexLineNum << 24) | 0xFC60);
400061b2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400061b6:	f003 0301 	and.w	r3, r3, #1
400061ba:	f103 0301 	add.w	r3, r3, #1
400061be:	ea4f 1243 	mov.w	r2, r3, lsl #5
400061c2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400061c6:	ea4f 0353 	mov.w	r3, r3, lsr #1
400061ca:	b2db      	uxtb	r3, r3
400061cc:	18d3      	adds	r3, r2, r3
400061ce:	ea4f 3343 	mov.w	r3, r3, lsl #13
400061d2:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
400061d6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400061da:	461a      	mov	r2, r3
400061dc:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
400061e0:	ea4f 6303 	mov.w	r3, r3, lsl #24
400061e4:	f443 33fe 	orr.w	r3, r3, #130048	; 0x1fc00
400061e8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
400061ec:	6013      	str	r3, [r2, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:750
				DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit),(0x01 << 16) | (pexLineNum << 24) | 0xFC60);
			}
			continue;
400061ee:	e19e      	b.n	4000652e <mvCtrlHighSpeedSerdesPhyConfig+0x13d2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:752
		}
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SATA]) {
400061f0:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400061f4:	f8df 3c4c 	ldr.w	r3, [pc, #3148]	; 40006e44 <mvCtrlHighSpeedSerdesPhyConfig+0x1ce8>
400061f8:	447b      	add	r3, pc
400061fa:	4619      	mov	r1, r3
400061fc:	4613      	mov	r3, r2
400061fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006202:	189b      	adds	r3, r3, r2
40006204:	18cb      	adds	r3, r1, r3
40006206:	f103 0302 	add.w	r3, r3, #2
4000620a:	781b      	ldrb	r3, [r3, #0]
4000620c:	461a      	mov	r2, r3
4000620e:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006212:	429a      	cmp	r2, r3
40006214:	d14f      	bne.n	400062b6 <mvCtrlHighSpeedSerdesPhyConfig+0x115a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:754

			sataPort =  serdesLineNum & 1; /* port 0 for serdes lines 4,6,  and port 1 for serdes lines 5*/
40006216:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
4000621a:	f003 0301 	and.w	r3, r3, #1
4000621e:	f887 35b6 	strb.w	r3, [r7, #1462]	; 0x5b6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:758

			/* 8) Configure the desire PHY_MODE (bits [7:5]) and REF_FREF_SEL (bits[4:0]) in the register 
				  Power and PLL Control (Each MAC contain different Access to reach its Serdes-Regfile). */
			MV_REG_WRITE(SATA_PWR_PLL_CTRL_REG(sataPort), 0xF801);
40006222:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
40006226:	f103 0351 	add.w	r3, r3, #81	; 0x51
4000622a:	ea4f 3343 	mov.w	r3, r3, lsl #13
4000622e:	f603 0304 	addw	r3, r3, #2052	; 0x804
40006232:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006236:	f64f 0201 	movw	r2, #63489	; 0xf801
4000623a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:762
			DEBUG_WR_REG(SATA_PWR_PLL_CTRL_REG(sataPort), 0xF801);

			/*  9)	Configure the desire SEL_BITS  */
			MV_REG_WRITE(SATA_DIG_LP_ENA_REG(sataPort) , 0x400);
4000623c:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
40006240:	f103 0351 	add.w	r3, r3, #81	; 0x51
40006244:	ea4f 3343 	mov.w	r3, r3, lsl #13
40006248:	f603 038c 	addw	r3, r3, #2188	; 0x88c
4000624c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006250:	f44f 6280 	mov.w	r2, #1024	; 0x400
40006254:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:768
			DEBUG_WR_REG(SATA_DIG_LP_ENA_REG(sataPort) , 0x400);


			/* 10)	Configure the desire REFCLK_SEL */

			MV_REG_WRITE(SATA_REF_CLK_SEL_REG(sataPort), 0x400);
40006256:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
4000625a:	f103 0351 	add.w	r3, r3, #81	; 0x51
4000625e:	ea4f 3343 	mov.w	r3, r3, lsl #13
40006262:	f603 1318 	addw	r3, r3, #2328	; 0x918
40006266:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000626a:	f44f 6280 	mov.w	r2, #1024	; 0x400
4000626e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:772
			DEBUG_WR_REG(SATA_REF_CLK_SEL_REG(sataPort), 0x400);
			/* 11)	Power up to the PU_PLL,PU_RX,PU_TX.   */

			tmp = MV_REG_READ(SATA_LP_PHY_EXT_CTRL_REG(sataPort));
40006270:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
40006274:	f103 0351 	add.w	r3, r3, #81	; 0x51
40006278:	ea4f 3343 	mov.w	r3, r3, lsl #13
4000627c:	f103 0358 	add.w	r3, r3, #88	; 0x58
40006280:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006284:	4618      	mov	r0, r3
40006286:	f7fe fc7d 	bl	40004b84 <MV_MEMIO_LE32_READ>
4000628a:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:774
			DEBUG_RD_REG(SATA_LP_PHY_EXT_CTRL_REG(sataPort), tmp );
			tmp |= 7; 
4000628e:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40006292:	f043 0307 	orr.w	r3, r3, #7
40006296:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:775
			MV_REG_WRITE(SATA_LP_PHY_EXT_CTRL_REG(sataPort) , tmp);
4000629a:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
4000629e:	f103 0351 	add.w	r3, r3, #81	; 0x51
400062a2:	ea4f 3343 	mov.w	r3, r3, lsl #13
400062a6:	f103 0358 	add.w	r3, r3, #88	; 0x58
400062aa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400062ae:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
400062b2:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:778
			DEBUG_WR_REG(SATA_LP_PHY_EXT_CTRL_REG(sataPort) , tmp);

			continue;
400062b4:	e13e      	b.n	40006534 <mvCtrlHighSpeedSerdesPhyConfig+0x13d8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:780
		}
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_QSGMII]) {
400062b6:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400062ba:	f8df 3b8c 	ldr.w	r3, [pc, #2956]	; 40006e48 <mvCtrlHighSpeedSerdesPhyConfig+0x1cec>
400062be:	447b      	add	r3, pc
400062c0:	4619      	mov	r1, r3
400062c2:	4613      	mov	r3, r2
400062c4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400062c8:	189b      	adds	r3, r3, r2
400062ca:	18cb      	adds	r3, r1, r3
400062cc:	f103 0307 	add.w	r3, r3, #7
400062d0:	781b      	ldrb	r3, [r3, #0]
400062d2:	461a      	mov	r2, r3
400062d4:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400062d8:	429a      	cmp	r2, r3
400062da:	d12a      	bne.n	40006332 <mvCtrlHighSpeedSerdesPhyConfig+0x11d6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:782
			/* 8)	Configure the desire PHY_MODE (bits [7:5]) and REF_FREF_SEL (bits[4:0]) in the register  */
			MV_REG_WRITE(SGMII_PWR_PLL_CTRL_REG(0), 0xF881);
400062dc:	f642 6304 	movw	r3, #11780	; 0x2e04
400062e0:	f2cd 0307 	movt	r3, #53255	; 0xd007
400062e4:	f64f 0281 	movw	r2, #63617	; 0xf881
400062e8:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:786
			DEBUG_WR_REG(SGMII_PWR_PLL_CTRL_REG(0), 0xF881);

			/* 9)	Configure the desire SEL_BITS (bits [11:0] in register */
			MV_REG_WRITE(SGMII_DIG_LP_ENA_REG(0), 0x400);
400062ea:	f642 638c 	movw	r3, #11916	; 0x2e8c
400062ee:	f2cd 0307 	movt	r3, #53255	; 0xd007
400062f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
400062f6:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:790
			DEBUG_WR_REG(SGMII_DIG_LP_ENA_REG(0), 0x400);

			/* 10)	Configure the desire REFCLK_SEL (bit [10]) in register  */
			MV_REG_WRITE(SGMII_REF_CLK_SEL_REG(0), 0x400);
400062f8:	f642 7318 	movw	r3, #12056	; 0x2f18
400062fc:	f2cd 0307 	movt	r3, #53255	; 0xd007
40006300:	f44f 6280 	mov.w	r2, #1024	; 0x400
40006304:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:794
			DEBUG_WR_REG(SGMII_REF_CLK_SEL_REG(0), 0x400);
	 
			/* 11)	Power up to the PU_PLL,PU_RX,PU_TX.  */
			tmp = MV_REG_READ(SGMII_SERDES_CFG_REG(0));
40006306:	f242 40a0 	movw	r0, #9376	; 0x24a0
4000630a:	f2cd 0007 	movt	r0, #53255	; 0xd007
4000630e:	f7fe fc39 	bl	40004b84 <MV_MEMIO_LE32_READ>
40006312:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:796
			DEBUG_RD_REG(SGMII_SERDES_CFG_REG(0), tmp );
			tmp |= 7;
40006316:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
4000631a:	f043 0307 	orr.w	r3, r3, #7
4000631e:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:797
			MV_REG_WRITE(SGMII_SERDES_CFG_REG(0), tmp);
40006322:	f242 43a0 	movw	r3, #9376	; 0x24a0
40006326:	f2cd 0307 	movt	r3, #53255	; 0xd007
4000632a:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
4000632e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:799
			DEBUG_WR_REG(SGMII_SERDES_CFG_REG(0), tmp);
			continue;
40006330:	e100      	b.n	40006534 <mvCtrlHighSpeedSerdesPhyConfig+0x13d8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:801
		}
		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII0])
40006332:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006336:	f8df 3b14 	ldr.w	r3, [pc, #2836]	; 40006e4c <mvCtrlHighSpeedSerdesPhyConfig+0x1cf0>
4000633a:	447b      	add	r3, pc
4000633c:	4619      	mov	r1, r3
4000633e:	4613      	mov	r3, r2
40006340:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006344:	189b      	adds	r3, r3, r2
40006346:	18cb      	adds	r3, r1, r3
40006348:	f103 0303 	add.w	r3, r3, #3
4000634c:	781b      	ldrb	r3, [r3, #0]
4000634e:	461a      	mov	r2, r3
40006350:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006354:	429a      	cmp	r2, r3
40006356:	d104      	bne.n	40006362 <mvCtrlHighSpeedSerdesPhyConfig+0x1206>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:802
			sgmiiPort = 0;
40006358:	f04f 0300 	mov.w	r3, #0
4000635c:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40006360:	e047      	b.n	400063f2 <mvCtrlHighSpeedSerdesPhyConfig+0x1296>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:803
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII1])
40006362:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006366:	f8df 3ae8 	ldr.w	r3, [pc, #2792]	; 40006e50 <mvCtrlHighSpeedSerdesPhyConfig+0x1cf4>
4000636a:	447b      	add	r3, pc
4000636c:	4619      	mov	r1, r3
4000636e:	4613      	mov	r3, r2
40006370:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006374:	189b      	adds	r3, r3, r2
40006376:	18cb      	adds	r3, r1, r3
40006378:	f103 0304 	add.w	r3, r3, #4
4000637c:	781b      	ldrb	r3, [r3, #0]
4000637e:	461a      	mov	r2, r3
40006380:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006384:	429a      	cmp	r2, r3
40006386:	d104      	bne.n	40006392 <mvCtrlHighSpeedSerdesPhyConfig+0x1236>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:804
			sgmiiPort = 1;
40006388:	f04f 0301 	mov.w	r3, #1
4000638c:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40006390:	e02f      	b.n	400063f2 <mvCtrlHighSpeedSerdesPhyConfig+0x1296>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:805
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
40006392:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006396:	f8df 3abc 	ldr.w	r3, [pc, #2748]	; 40006e54 <mvCtrlHighSpeedSerdesPhyConfig+0x1cf8>
4000639a:	447b      	add	r3, pc
4000639c:	4619      	mov	r1, r3
4000639e:	4613      	mov	r3, r2
400063a0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400063a4:	189b      	adds	r3, r3, r2
400063a6:	18cb      	adds	r3, r1, r3
400063a8:	f103 0305 	add.w	r3, r3, #5
400063ac:	781b      	ldrb	r3, [r3, #0]
400063ae:	461a      	mov	r2, r3
400063b0:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400063b4:	429a      	cmp	r2, r3
400063b6:	d104      	bne.n	400063c2 <mvCtrlHighSpeedSerdesPhyConfig+0x1266>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:806
			sgmiiPort = 2;
400063b8:	f04f 0302 	mov.w	r3, #2
400063bc:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
400063c0:	e017      	b.n	400063f2 <mvCtrlHighSpeedSerdesPhyConfig+0x1296>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:807
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
400063c2:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400063c6:	f8df 3a90 	ldr.w	r3, [pc, #2704]	; 40006e58 <mvCtrlHighSpeedSerdesPhyConfig+0x1cfc>
400063ca:	447b      	add	r3, pc
400063cc:	4619      	mov	r1, r3
400063ce:	4613      	mov	r3, r2
400063d0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400063d4:	189b      	adds	r3, r3, r2
400063d6:	18cb      	adds	r3, r1, r3
400063d8:	f103 0306 	add.w	r3, r3, #6
400063dc:	781b      	ldrb	r3, [r3, #0]
400063de:	461a      	mov	r2, r3
400063e0:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400063e4:	429a      	cmp	r2, r3
400063e6:	f040 80a4 	bne.w	40006532 <mvCtrlHighSpeedSerdesPhyConfig+0x13d6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:808
			sgmiiPort = 3;
400063ea:	f04f 0303 	mov.w	r3, #3
400063ee:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:812
		else
			continue;
		/* 8)	Configure the desire PHY_MODE (bits [7:5]) and REF_FREF_SEL (bits[4:0]) in the register  */
		MV_REG_WRITE(SGMII_PWR_PLL_CTRL_REG(sgmiiPort), 0xF881);
400063f2:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
400063f6:	ea4f 0353 	mov.w	r3, r3, lsr #1
400063fa:	b2db      	uxtb	r3, r3
400063fc:	461a      	mov	r2, r3
400063fe:	4613      	mov	r3, r2
40006400:	ea4f 7303 	mov.w	r3, r3, lsl #28
40006404:	1a9b      	subs	r3, r3, r2
40006406:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000640a:	461a      	mov	r2, r3
4000640c:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006410:	f003 0301 	and.w	r3, r3, #1
40006414:	18d3      	adds	r3, r2, r3
40006416:	ea4f 3383 	mov.w	r3, r3, lsl #14
4000641a:	f503 23e5 	add.w	r3, r3, #468992	; 0x72800
4000641e:	f203 6304 	addw	r3, r3, #1540	; 0x604
40006422:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006426:	f64f 0281 	movw	r2, #63617	; 0xf881
4000642a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:816
		DEBUG_WR_REG(SGMII_PWR_PLL_CTRL_REG(sgmiiPort), 0xF881);

		/* 9)	Configure the desire SEL_BITS (bits [11:0] in register */
		MV_REG_WRITE(SGMII_DIG_LP_ENA_REG(sgmiiPort), 0);
4000642c:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006430:	ea4f 0353 	mov.w	r3, r3, lsr #1
40006434:	b2db      	uxtb	r3, r3
40006436:	461a      	mov	r2, r3
40006438:	4613      	mov	r3, r2
4000643a:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000643e:	1a9b      	subs	r3, r3, r2
40006440:	ea4f 1303 	mov.w	r3, r3, lsl #4
40006444:	461a      	mov	r2, r3
40006446:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
4000644a:	f003 0301 	and.w	r3, r3, #1
4000644e:	18d3      	adds	r3, r2, r3
40006450:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006454:	f503 23e5 	add.w	r3, r3, #468992	; 0x72800
40006458:	f203 638c 	addw	r3, r3, #1676	; 0x68c
4000645c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006460:	f04f 0200 	mov.w	r2, #0
40006464:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:820
		DEBUG_WR_REG(SGMII_DIG_LP_ENA_REG(sgmiiPort), 0);

		/* 10)	Configure the desire REFCLK_SEL (bit [10]) in register  */
		MV_REG_WRITE(SGMII_REF_CLK_SEL_REG(sgmiiPort), 0x400);
40006466:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
4000646a:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000646e:	b2db      	uxtb	r3, r3
40006470:	461a      	mov	r2, r3
40006472:	4613      	mov	r3, r2
40006474:	ea4f 7303 	mov.w	r3, r3, lsl #28
40006478:	1a9b      	subs	r3, r3, r2
4000647a:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000647e:	461a      	mov	r2, r3
40006480:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006484:	f003 0301 	and.w	r3, r3, #1
40006488:	18d3      	adds	r3, r2, r3
4000648a:	ea4f 3383 	mov.w	r3, r3, lsl #14
4000648e:	f503 23e5 	add.w	r3, r3, #468992	; 0x72800
40006492:	f503 63e3 	add.w	r3, r3, #1816	; 0x718
40006496:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000649a:	f44f 6280 	mov.w	r2, #1024	; 0x400
4000649e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:825
		DEBUG_WR_REG(SGMII_REF_CLK_SEL_REG(sgmiiPort), 0x400);

		/* 11)	Power up to the PU_PLL,PU_RX,PU_TX.  */

		tmp = MV_REG_READ(SGMII_SERDES_CFG_REG(sgmiiPort));
400064a0:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
400064a4:	ea4f 0353 	mov.w	r3, r3, lsr #1
400064a8:	b2db      	uxtb	r3, r3
400064aa:	461a      	mov	r2, r3
400064ac:	4613      	mov	r3, r2
400064ae:	ea4f 7303 	mov.w	r3, r3, lsl #28
400064b2:	1a9b      	subs	r3, r3, r2
400064b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
400064b8:	461a      	mov	r2, r3
400064ba:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
400064be:	f003 0301 	and.w	r3, r3, #1
400064c2:	18d3      	adds	r3, r2, r3
400064c4:	ea4f 3383 	mov.w	r3, r3, lsl #14
400064c8:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
400064cc:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
400064d0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400064d4:	4618      	mov	r0, r3
400064d6:	f7fe fb55 	bl	40004b84 <MV_MEMIO_LE32_READ>
400064da:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:827
		DEBUG_RD_REG(SGMII_SERDES_CFG_REG(sgmiiPort), tmp );
		tmp |= 7;
400064de:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
400064e2:	f043 0307 	orr.w	r3, r3, #7
400064e6:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:828
		MV_REG_WRITE(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);
400064ea:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
400064ee:	ea4f 0353 	mov.w	r3, r3, lsr #1
400064f2:	b2db      	uxtb	r3, r3
400064f4:	461a      	mov	r2, r3
400064f6:	4613      	mov	r3, r2
400064f8:	ea4f 7303 	mov.w	r3, r3, lsl #28
400064fc:	1a9b      	subs	r3, r3, r2
400064fe:	ea4f 1303 	mov.w	r3, r3, lsl #4
40006502:	461a      	mov	r2, r3
40006504:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006508:	f003 0301 	and.w	r3, r3, #1
4000650c:	18d3      	adds	r3, r2, r3
4000650e:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006512:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
40006516:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
4000651a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000651e:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40006522:	601a      	str	r2, [r3, #0]
40006524:	e006      	b.n	40006534 <mvCtrlHighSpeedSerdesPhyConfig+0x13d8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:731
		/* for each serdes lane*/

		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);

		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
			continue;
40006526:	bf00      	nop
40006528:	e004      	b.n	40006534 <mvCtrlHighSpeedSerdesPhyConfig+0x13d8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:742
			/* Needed for PEX_PHY_ACCESS_REG macro */
			if ((serdesLineNum > 7) && (pSerdesInfo->pexMod[3] == PEX_BUS_MODE_X8))
				pexUnit = 3; /* lines 8 - 15 are belong to PEX3 in x8 mode */

			if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
				continue;
4000652a:	bf00      	nop
4000652c:	e002      	b.n	40006534 <mvCtrlHighSpeedSerdesPhyConfig+0x13d8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:750
			if (((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4) && (0 == pexLineNum)) ||
				((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X1))){
				MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit),(0x01 << 16) | (pexLineNum << 24) | 0xFC60);
				DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit),(0x01 << 16) | (pexLineNum << 24) | 0xFC60);
			}
			continue;
4000652e:	bf00      	nop
40006530:	e000      	b.n	40006534 <mvCtrlHighSpeedSerdesPhyConfig+0x13d8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:810
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
			sgmiiPort = 2;
		else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
			sgmiiPort = 3;
		else
			continue;
40006532:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:725
	/* Steps  8 , 9 ,10 - use prepared REG addresses and values */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 7,8,9,10 and 11\n");

	/* Prepare PHY parameters for each step according to  MUX selection */
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
40006534:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006538:	f103 0301 	add.w	r3, r3, #1
4000653c:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40006540:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006544:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
40006548:	429a      	cmp	r2, r3
4000654a:	f4ff adcd 	bcc.w	400060e8 <mvCtrlHighSpeedSerdesPhyConfig+0xf8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:834
		DEBUG_WR_REG(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);

	} /* for each serdes lane*/
	/* Step 12 [PEX-Only] Last phase of PEX-PIPE Configuration */
	DEBUG_INIT_FULL_S("Steps 12: [PEX-Only] Last phase of PEX-PIPE Configuration");
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
4000654e:	f04f 0300 	mov.w	r3, #0
40006552:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40006556:	e05e      	b.n	40006616 <mvCtrlHighSpeedSerdesPhyConfig+0x14ba>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:837
		/* for each serdes lane*/

		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
40006558:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
4000655c:	4618      	mov	r0, r3
4000655e:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
40006562:	f7fe fdd7 	bl	40005114 <get_serdesLineCfg>
40006566:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:839

		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
4000656a:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000656e:	f8df 38ec 	ldr.w	r3, [pc, #2284]	; 40006e5c <mvCtrlHighSpeedSerdesPhyConfig+0x1d00>
40006572:	447b      	add	r3, pc
40006574:	4619      	mov	r1, r3
40006576:	4613      	mov	r3, r2
40006578:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000657c:	189b      	adds	r3, r3, r2
4000657e:	18cb      	adds	r3, r1, r3
40006580:	781b      	ldrb	r3, [r3, #0]
40006582:	461a      	mov	r2, r3
40006584:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006588:	429a      	cmp	r2, r3
4000658a:	d03d      	beq.n	40006608 <mvCtrlHighSpeedSerdesPhyConfig+0x14ac>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:842
			continue;

		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX]) {
4000658c:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006590:	f8df 38cc 	ldr.w	r3, [pc, #2252]	; 40006e60 <mvCtrlHighSpeedSerdesPhyConfig+0x1d04>
40006594:	447b      	add	r3, pc
40006596:	4619      	mov	r1, r3
40006598:	4613      	mov	r3, r2
4000659a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000659e:	189b      	adds	r3, r3, r2
400065a0:	18cb      	adds	r3, r1, r3
400065a2:	f103 0301 	add.w	r3, r3, #1
400065a6:	781b      	ldrb	r3, [r3, #0]
400065a8:	461a      	mov	r2, r3
400065aa:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400065ae:	429a      	cmp	r2, r3
400065b0:	d12b      	bne.n	4000660a <mvCtrlHighSpeedSerdesPhyConfig+0x14ae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:843
			pexUnit    = serdesLineNum >> 2;
400065b2:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400065b6:	ea4f 0393 	mov.w	r3, r3, lsr #2
400065ba:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:844
			pexLineNum = serdesLineNum % 4;
400065be:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400065c2:	f003 0303 	and.w	r3, r3, #3
400065c6:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:845
			if (0 == pexLineNum){
400065ca:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
400065ce:	2b00      	cmp	r3, #0
400065d0:	d11b      	bne.n	4000660a <mvCtrlHighSpeedSerdesPhyConfig+0x14ae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:846
				MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit), (0xC1 << 16) | 0x24);
400065d2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400065d6:	f003 0301 	and.w	r3, r3, #1
400065da:	f103 0301 	add.w	r3, r3, #1
400065de:	ea4f 1243 	mov.w	r2, r3, lsl #5
400065e2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400065e6:	ea4f 0353 	mov.w	r3, r3, lsr #1
400065ea:	b2db      	uxtb	r3, r3
400065ec:	18d3      	adds	r3, r2, r3
400065ee:	ea4f 3343 	mov.w	r3, r3, lsl #13
400065f2:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
400065f6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400065fa:	461a      	mov	r2, r3
400065fc:	f04f 0324 	mov.w	r3, #36	; 0x24
40006600:	f2c0 03c1 	movt	r3, #193	; 0xc1
40006604:	6013      	str	r3, [r2, #0]
40006606:	e000      	b.n	4000660a <mvCtrlHighSpeedSerdesPhyConfig+0x14ae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:840
		/* for each serdes lane*/

		serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);

		if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
			continue;
40006608:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:834
		DEBUG_WR_REG(SGMII_SERDES_CFG_REG(sgmiiPort), tmp);

	} /* for each serdes lane*/
	/* Step 12 [PEX-Only] Last phase of PEX-PIPE Configuration */
	DEBUG_INIT_FULL_S("Steps 12: [PEX-Only] Last phase of PEX-PIPE Configuration");
	for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
4000660a:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
4000660e:	f103 0301 	add.w	r3, r3, #1
40006612:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40006616:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000661a:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
4000661e:	429a      	cmp	r2, r3
40006620:	d39a      	bcc.n	40006558 <mvCtrlHighSpeedSerdesPhyConfig+0x13fc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:855
	}

	/*--------------------------------------------------------------*/
	/* Step 13: Wait 15ms before checking results */
	DEBUG_INIT_FULL_S("Steps 13: Wait 15ms before checking results");
	mvOsDelay(15);
40006622:	f643 2098 	movw	r0, #15000	; 0x3a98
40006626:	f004 f8bb 	bl	4000a7a0 <uDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:856
	tmp = 20;
4000662a:	f04f 0314 	mov.w	r3, #20
4000662e:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:857
	while(tmp)
40006632:	e13f      	b.n	400068b4 <mvCtrlHighSpeedSerdesPhyConfig+0x1758>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:859
	{
		status=MV_OK;
40006634:	f04f 0300 	mov.w	r3, #0
40006638:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:860
		for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
4000663c:	f04f 0300 	mov.w	r3, #0
40006640:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40006644:	e121      	b.n	4000688a <mvCtrlHighSpeedSerdesPhyConfig+0x172e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:862
			MV_U32  tmp;
			serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
40006646:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
4000664a:	4618      	mov	r0, r3
4000664c:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
40006650:	f7fe fd60 	bl	40005114 <get_serdesLineCfg>
40006654:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:863
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
40006658:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000665c:	f8df 3804 	ldr.w	r3, [pc, #2052]	; 40006e64 <mvCtrlHighSpeedSerdesPhyConfig+0x1d08>
40006660:	447b      	add	r3, pc
40006662:	4619      	mov	r1, r3
40006664:	4613      	mov	r3, r2
40006666:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000666a:	189b      	adds	r3, r3, r2
4000666c:	18cb      	adds	r3, r1, r3
4000666e:	781b      	ldrb	r3, [r3, #0]
40006670:	461a      	mov	r2, r3
40006672:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006676:	429a      	cmp	r2, r3
40006678:	f000 80f8 	beq.w	4000686c <mvCtrlHighSpeedSerdesPhyConfig+0x1710>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:866
				continue;

			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX])
4000667c:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006680:	f8df 37e4 	ldr.w	r3, [pc, #2020]	; 40006e68 <mvCtrlHighSpeedSerdesPhyConfig+0x1d0c>
40006684:	447b      	add	r3, pc
40006686:	4619      	mov	r1, r3
40006688:	4613      	mov	r3, r2
4000668a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000668e:	189b      	adds	r3, r3, r2
40006690:	18cb      	adds	r3, r1, r3
40006692:	f103 0301 	add.w	r3, r3, #1
40006696:	781b      	ldrb	r3, [r3, #0]
40006698:	461a      	mov	r2, r3
4000669a:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000669e:	429a      	cmp	r2, r3
400066a0:	f000 80e6 	beq.w	40006870 <mvCtrlHighSpeedSerdesPhyConfig+0x1714>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:869
					continue;

			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SATA]) {
400066a4:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400066a8:	f8df 37c0 	ldr.w	r3, [pc, #1984]	; 40006e6c <mvCtrlHighSpeedSerdesPhyConfig+0x1d10>
400066ac:	447b      	add	r3, pc
400066ae:	4619      	mov	r1, r3
400066b0:	4613      	mov	r3, r2
400066b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400066b6:	189b      	adds	r3, r3, r2
400066b8:	18cb      	adds	r3, r1, r3
400066ba:	f103 0302 	add.w	r3, r3, #2
400066be:	781b      	ldrb	r3, [r3, #0]
400066c0:	461a      	mov	r2, r3
400066c2:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400066c6:	429a      	cmp	r2, r3
400066c8:	d120      	bne.n	4000670c <mvCtrlHighSpeedSerdesPhyConfig+0x15b0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:870
				sataPort =  serdesLineNum & 1; /* port 0 for serdes lines 4,6,  and port 1 for serdes lines 5*/
400066ca:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
400066ce:	f003 0301 	and.w	r3, r3, #1
400066d2:	f887 35b6 	strb.w	r3, [r7, #1462]	; 0x5b6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:872

				tmp = MV_REG_READ(SATA_LP_PHY_EXT_STAT_REG(sataPort));
400066d6:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
400066da:	f103 0351 	add.w	r3, r3, #81	; 0x51
400066de:	ea4f 3343 	mov.w	r3, r3, lsl #13
400066e2:	f103 035c 	add.w	r3, r3, #92	; 0x5c
400066e6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400066ea:	4618      	mov	r0, r3
400066ec:	f7fe fa4a 	bl	40004b84 <MV_MEMIO_LE32_READ>
400066f0:	f8c7 0590 	str.w	r0, [r7, #1424]	; 0x590
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:874
				DEBUG_RD_REG(SATA_LP_PHY_EXT_STAT_REG(sataPort), tmp );
				if ((tmp & 0x7) !=  0x7)
400066f4:	f8d7 3590 	ldr.w	r3, [r7, #1424]	; 0x590
400066f8:	f003 0307 	and.w	r3, r3, #7
400066fc:	2b07      	cmp	r3, #7
400066fe:	f000 80b9 	beq.w	40006874 <mvCtrlHighSpeedSerdesPhyConfig+0x1718>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:875
					status = MV_ERROR;
40006702:	f04f 33ff 	mov.w	r3, #4294967295
40006706:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:876
				continue;
4000670a:	e0b3      	b.n	40006874 <mvCtrlHighSpeedSerdesPhyConfig+0x1718>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:878
			}
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_QSGMII]) {
4000670c:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006710:	f8df 375c 	ldr.w	r3, [pc, #1884]	; 40006e70 <mvCtrlHighSpeedSerdesPhyConfig+0x1d14>
40006714:	447b      	add	r3, pc
40006716:	4619      	mov	r1, r3
40006718:	4613      	mov	r3, r2
4000671a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000671e:	189b      	adds	r3, r3, r2
40006720:	18cb      	adds	r3, r1, r3
40006722:	f103 0307 	add.w	r3, r3, #7
40006726:	781b      	ldrb	r3, [r3, #0]
40006728:	461a      	mov	r2, r3
4000672a:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000672e:	429a      	cmp	r2, r3
40006730:	d113      	bne.n	4000675a <mvCtrlHighSpeedSerdesPhyConfig+0x15fe>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:879
				tmp = MV_REG_READ(SGMII_SERDES_STAT_REG(0)); 
40006732:	f242 40a4 	movw	r0, #9380	; 0x24a4
40006736:	f2cd 0007 	movt	r0, #53255	; 0xd007
4000673a:	f7fe fa23 	bl	40004b84 <MV_MEMIO_LE32_READ>
4000673e:	f8c7 0590 	str.w	r0, [r7, #1424]	; 0x590
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:881
				DEBUG_RD_REG(SGMII_SERDES_STAT_REG(0), tmp) ; 
				if ((tmp & 0x7) !=  0x7)
40006742:	f8d7 3590 	ldr.w	r3, [r7, #1424]	; 0x590
40006746:	f003 0307 	and.w	r3, r3, #7
4000674a:	2b07      	cmp	r3, #7
4000674c:	f000 8094 	beq.w	40006878 <mvCtrlHighSpeedSerdesPhyConfig+0x171c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:882
					status = MV_ERROR;
40006750:	f04f 33ff 	mov.w	r3, #4294967295
40006754:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:883
				continue;
40006758:	e08e      	b.n	40006878 <mvCtrlHighSpeedSerdesPhyConfig+0x171c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:885
			}
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII0])
4000675a:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000675e:	f8df 3714 	ldr.w	r3, [pc, #1812]	; 40006e74 <mvCtrlHighSpeedSerdesPhyConfig+0x1d18>
40006762:	447b      	add	r3, pc
40006764:	4619      	mov	r1, r3
40006766:	4613      	mov	r3, r2
40006768:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000676c:	189b      	adds	r3, r3, r2
4000676e:	18cb      	adds	r3, r1, r3
40006770:	f103 0303 	add.w	r3, r3, #3
40006774:	781b      	ldrb	r3, [r3, #0]
40006776:	461a      	mov	r2, r3
40006778:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000677c:	429a      	cmp	r2, r3
4000677e:	d104      	bne.n	4000678a <mvCtrlHighSpeedSerdesPhyConfig+0x162e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:886
				sgmiiPort = 0;
40006780:	f04f 0300 	mov.w	r3, #0
40006784:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40006788:	e046      	b.n	40006818 <mvCtrlHighSpeedSerdesPhyConfig+0x16bc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:887
			else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII1])
4000678a:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000678e:	f8df 36e8 	ldr.w	r3, [pc, #1768]	; 40006e78 <mvCtrlHighSpeedSerdesPhyConfig+0x1d1c>
40006792:	447b      	add	r3, pc
40006794:	4619      	mov	r1, r3
40006796:	4613      	mov	r3, r2
40006798:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000679c:	189b      	adds	r3, r3, r2
4000679e:	18cb      	adds	r3, r1, r3
400067a0:	f103 0304 	add.w	r3, r3, #4
400067a4:	781b      	ldrb	r3, [r3, #0]
400067a6:	461a      	mov	r2, r3
400067a8:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400067ac:	429a      	cmp	r2, r3
400067ae:	d104      	bne.n	400067ba <mvCtrlHighSpeedSerdesPhyConfig+0x165e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:888
				sgmiiPort = 1;
400067b0:	f04f 0301 	mov.w	r3, #1
400067b4:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
400067b8:	e02e      	b.n	40006818 <mvCtrlHighSpeedSerdesPhyConfig+0x16bc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:889
			else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
400067ba:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400067be:	f8df 36bc 	ldr.w	r3, [pc, #1724]	; 40006e7c <mvCtrlHighSpeedSerdesPhyConfig+0x1d20>
400067c2:	447b      	add	r3, pc
400067c4:	4619      	mov	r1, r3
400067c6:	4613      	mov	r3, r2
400067c8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400067cc:	189b      	adds	r3, r3, r2
400067ce:	18cb      	adds	r3, r1, r3
400067d0:	f103 0305 	add.w	r3, r3, #5
400067d4:	781b      	ldrb	r3, [r3, #0]
400067d6:	461a      	mov	r2, r3
400067d8:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
400067dc:	429a      	cmp	r2, r3
400067de:	d104      	bne.n	400067ea <mvCtrlHighSpeedSerdesPhyConfig+0x168e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:890
				sgmiiPort = 2;
400067e0:	f04f 0302 	mov.w	r3, #2
400067e4:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
400067e8:	e016      	b.n	40006818 <mvCtrlHighSpeedSerdesPhyConfig+0x16bc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:891
			else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
400067ea:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
400067ee:	f8df 3690 	ldr.w	r3, [pc, #1680]	; 40006e80 <mvCtrlHighSpeedSerdesPhyConfig+0x1d24>
400067f2:	447b      	add	r3, pc
400067f4:	4619      	mov	r1, r3
400067f6:	4613      	mov	r3, r2
400067f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400067fc:	189b      	adds	r3, r3, r2
400067fe:	18cb      	adds	r3, r1, r3
40006800:	f103 0306 	add.w	r3, r3, #6
40006804:	781b      	ldrb	r3, [r3, #0]
40006806:	461a      	mov	r2, r3
40006808:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
4000680c:	429a      	cmp	r2, r3
4000680e:	d135      	bne.n	4000687c <mvCtrlHighSpeedSerdesPhyConfig+0x1720>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:892
				sgmiiPort = 3;
40006810:	f04f 0303 	mov.w	r3, #3
40006814:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:895
			else
				continue;
			tmp = MV_REG_READ(SGMII_SERDES_STAT_REG(sgmiiPort));
40006818:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
4000681c:	ea4f 0353 	mov.w	r3, r3, lsr #1
40006820:	b2db      	uxtb	r3, r3
40006822:	461a      	mov	r2, r3
40006824:	4613      	mov	r3, r2
40006826:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000682a:	1a9b      	subs	r3, r3, r2
4000682c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40006830:	461a      	mov	r2, r3
40006832:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006836:	f003 0301 	and.w	r3, r3, #1
4000683a:	18d3      	adds	r3, r2, r3
4000683c:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006840:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
40006844:	f203 43a4 	addw	r3, r3, #1188	; 0x4a4
40006848:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000684c:	4618      	mov	r0, r3
4000684e:	f7fe f999 	bl	40004b84 <MV_MEMIO_LE32_READ>
40006852:	f8c7 0590 	str.w	r0, [r7, #1424]	; 0x590
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:897
			DEBUG_RD_REG(SGMII_SERDES_STAT_REG(sgmiiPort), tmp );
			if ((tmp & 0x7) !=  0x7)
40006856:	f8d7 3590 	ldr.w	r3, [r7, #1424]	; 0x590
4000685a:	f003 0307 	and.w	r3, r3, #7
4000685e:	2b07      	cmp	r3, #7
40006860:	d00d      	beq.n	4000687e <mvCtrlHighSpeedSerdesPhyConfig+0x1722>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:898
				status = MV_ERROR;
40006862:	f04f 33ff 	mov.w	r3, #4294967295
40006866:	f8c7 35c4 	str.w	r3, [r7, #1476]	; 0x5c4
4000686a:	e008      	b.n	4000687e <mvCtrlHighSpeedSerdesPhyConfig+0x1722>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:864
		status=MV_OK;
		for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
			MV_U32  tmp;
			serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
				continue;
4000686c:	bf00      	nop
4000686e:	e006      	b.n	4000687e <mvCtrlHighSpeedSerdesPhyConfig+0x1722>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:867

			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_PEX])
					continue;
40006870:	bf00      	nop
40006872:	e004      	b.n	4000687e <mvCtrlHighSpeedSerdesPhyConfig+0x1722>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:876

				tmp = MV_REG_READ(SATA_LP_PHY_EXT_STAT_REG(sataPort));
				DEBUG_RD_REG(SATA_LP_PHY_EXT_STAT_REG(sataPort), tmp );
				if ((tmp & 0x7) !=  0x7)
					status = MV_ERROR;
				continue;
40006874:	bf00      	nop
40006876:	e002      	b.n	4000687e <mvCtrlHighSpeedSerdesPhyConfig+0x1722>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:883
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_QSGMII]) {
				tmp = MV_REG_READ(SGMII_SERDES_STAT_REG(0)); 
				DEBUG_RD_REG(SGMII_SERDES_STAT_REG(0), tmp) ; 
				if ((tmp & 0x7) !=  0x7)
					status = MV_ERROR;
				continue;
40006878:	bf00      	nop
4000687a:	e000      	b.n	4000687e <mvCtrlHighSpeedSerdesPhyConfig+0x1722>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:894
			else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
				sgmiiPort = 2;
			else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
				sgmiiPort = 3;
			else
				continue;
4000687c:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:860
	mvOsDelay(15);
	tmp = 20;
	while(tmp)
	{
		status=MV_OK;
		for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
4000687e:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006882:	f103 0301 	add.w	r3, r3, #1
40006886:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
4000688a:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
4000688e:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
40006892:	429a      	cmp	r2, r3
40006894:	f4ff aed7 	bcc.w	40006646 <mvCtrlHighSpeedSerdesPhyConfig+0x14ea>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:900
			tmp = MV_REG_READ(SGMII_SERDES_STAT_REG(sgmiiPort));
			DEBUG_RD_REG(SGMII_SERDES_STAT_REG(sgmiiPort), tmp );
			if ((tmp & 0x7) !=  0x7)
				status = MV_ERROR;
		}
		if (status == MV_OK) 
40006898:	f8d7 35c4 	ldr.w	r3, [r7, #1476]	; 0x5c4
4000689c:	2b00      	cmp	r3, #0
4000689e:	d00f      	beq.n	400068c0 <mvCtrlHighSpeedSerdesPhyConfig+0x1764>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:902
			break;
		mvOsDelay(5);
400068a0:	f241 3088 	movw	r0, #5000	; 0x1388
400068a4:	f003 ff7c 	bl	4000a7a0 <uDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:903
		tmp--;
400068a8:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
400068ac:	f103 33ff 	add.w	r3, r3, #4294967295
400068b0:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:857
	/*--------------------------------------------------------------*/
	/* Step 13: Wait 15ms before checking results */
	DEBUG_INIT_FULL_S("Steps 13: Wait 15ms before checking results");
	mvOsDelay(15);
	tmp = 20;
	while(tmp)
400068b4:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
400068b8:	2b00      	cmp	r3, #0
400068ba:	f47f aebb 	bne.w	40006634 <mvCtrlHighSpeedSerdesPhyConfig+0x14d8>
400068be:	e000      	b.n	400068c2 <mvCtrlHighSpeedSerdesPhyConfig+0x1766>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:901
			DEBUG_RD_REG(SGMII_SERDES_STAT_REG(sgmiiPort), tmp );
			if ((tmp & 0x7) !=  0x7)
				status = MV_ERROR;
		}
		if (status == MV_OK) 
			break;
400068c0:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:909
	}

	/* step14 [PEX-Only]  In order to configure RC/EP mode please write  to register 0x0060 bits */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 14: [PEX-Only]  In order to configure");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
400068c2:	f04f 0300 	mov.w	r3, #0
400068c6:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
400068ca:	e0c8      	b.n	40006a5e <mvCtrlHighSpeedSerdesPhyConfig+0x1902>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:910
		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
400068cc:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400068d0:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
400068d4:	18d3      	adds	r3, r2, r3
400068d6:	7b1b      	ldrb	r3, [r3, #12]
400068d8:	2b00      	cmp	r3, #0
400068da:	f000 80b9 	beq.w	40006a50 <mvCtrlHighSpeedSerdesPhyConfig+0x18f4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:912
			continue;
		tmp = MV_REG_READ(PEX_CAPABILITIES_REG(MV_PEX_UNIT_TO_IF(pexUnit)));
400068de:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400068e2:	2b02      	cmp	r3, #2
400068e4:	d830      	bhi.n	40006948 <mvCtrlHighSpeedSerdesPhyConfig+0x17ec>
400068e6:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400068ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
400068ee:	2b07      	cmp	r3, #7
400068f0:	dc2a      	bgt.n	40006948 <mvCtrlHighSpeedSerdesPhyConfig+0x17ec>
400068f2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400068f6:	2b02      	cmp	r3, #2
400068f8:	d80f      	bhi.n	4000691a <mvCtrlHighSpeedSerdesPhyConfig+0x17be>
400068fa:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400068fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006902:	f103 0203 	add.w	r2, r3, #3
40006906:	2b00      	cmp	r3, #0
40006908:	bfb8      	it	lt
4000690a:	4613      	movlt	r3, r2
4000690c:	ea4f 03a3 	mov.w	r3, r3, asr #2
40006910:	f103 0301 	add.w	r3, r3, #1
40006914:	ea4f 4283 	mov.w	r2, r3, lsl #18
40006918:	e001      	b.n	4000691e <mvCtrlHighSpeedSerdesPhyConfig+0x17c2>
4000691a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
4000691e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006922:	2b02      	cmp	r3, #2
40006924:	d808      	bhi.n	40006938 <mvCtrlHighSpeedSerdesPhyConfig+0x17dc>
40006926:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000692a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000692e:	f003 0303 	and.w	r3, r3, #3
40006932:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006936:	e001      	b.n	4000693c <mvCtrlHighSpeedSerdesPhyConfig+0x17e0>
40006938:	f44f 4380 	mov.w	r3, #16384	; 0x4000
4000693c:	18d3      	adds	r3, r2, r3
4000693e:	f103 0360 	add.w	r3, r3, #96	; 0x60
40006942:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006946:	e016      	b.n	40006976 <mvCtrlHighSpeedSerdesPhyConfig+0x181a>
40006948:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000694c:	2b02      	cmp	r3, #2
4000694e:	d80e      	bhi.n	4000696e <mvCtrlHighSpeedSerdesPhyConfig+0x1812>
40006950:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006954:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006958:	f003 0307 	and.w	r3, r3, #7
4000695c:	ea4f 4383 	mov.w	r3, r3, lsl #18
40006960:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
40006964:	f103 0360 	add.w	r3, r3, #96	; 0x60
40006968:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000696c:	e003      	b.n	40006976 <mvCtrlHighSpeedSerdesPhyConfig+0x181a>
4000696e:	f242 0360 	movw	r3, #8288	; 0x2060
40006972:	f2cd 0308 	movt	r3, #53256	; 0xd008
40006976:	4618      	mov	r0, r3
40006978:	f7fe f904 	bl	40004b84 <MV_MEMIO_LE32_READ>
4000697c:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:914
		DEBUG_RD_REG(PEX_CAPABILITIES_REG(MV_PEX_UNIT_TO_IF(pexUnit)), tmp );
		tmp &= ~(0xf<<20);
40006980:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40006984:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
40006988:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:915
		if ( pSerdesInfo->pexType == MV_PEX_ROOT_COMPLEX)
4000698c:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40006990:	781b      	ldrb	r3, [r3, #0]
40006992:	2b00      	cmp	r3, #0
40006994:	d106      	bne.n	400069a4 <mvCtrlHighSpeedSerdesPhyConfig+0x1848>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:916
			tmp |= (0x4<<20);
40006996:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
4000699a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
4000699e:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
400069a2:	e005      	b.n	400069b0 <mvCtrlHighSpeedSerdesPhyConfig+0x1854>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:918
		else
			tmp	|= (0x1<<20);
400069a4:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
400069a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
400069ac:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:919
		MV_REG_WRITE(PEX_CAPABILITIES_REG(MV_PEX_UNIT_TO_IF(pexUnit)),tmp);
400069b0:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400069b4:	2b02      	cmp	r3, #2
400069b6:	d830      	bhi.n	40006a1a <mvCtrlHighSpeedSerdesPhyConfig+0x18be>
400069b8:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400069bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
400069c0:	2b07      	cmp	r3, #7
400069c2:	dc2a      	bgt.n	40006a1a <mvCtrlHighSpeedSerdesPhyConfig+0x18be>
400069c4:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400069c8:	2b02      	cmp	r3, #2
400069ca:	d80f      	bhi.n	400069ec <mvCtrlHighSpeedSerdesPhyConfig+0x1890>
400069cc:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400069d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400069d4:	f103 0203 	add.w	r2, r3, #3
400069d8:	2b00      	cmp	r3, #0
400069da:	bfb8      	it	lt
400069dc:	4613      	movlt	r3, r2
400069de:	ea4f 03a3 	mov.w	r3, r3, asr #2
400069e2:	f103 0301 	add.w	r3, r3, #1
400069e6:	ea4f 4283 	mov.w	r2, r3, lsl #18
400069ea:	e001      	b.n	400069f0 <mvCtrlHighSpeedSerdesPhyConfig+0x1894>
400069ec:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
400069f0:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400069f4:	2b02      	cmp	r3, #2
400069f6:	d808      	bhi.n	40006a0a <mvCtrlHighSpeedSerdesPhyConfig+0x18ae>
400069f8:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
400069fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006a00:	f003 0303 	and.w	r3, r3, #3
40006a04:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006a08:	e001      	b.n	40006a0e <mvCtrlHighSpeedSerdesPhyConfig+0x18b2>
40006a0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
40006a0e:	18d3      	adds	r3, r2, r3
40006a10:	f103 0360 	add.w	r3, r3, #96	; 0x60
40006a14:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006a18:	e016      	b.n	40006a48 <mvCtrlHighSpeedSerdesPhyConfig+0x18ec>
40006a1a:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006a1e:	2b02      	cmp	r3, #2
40006a20:	d80e      	bhi.n	40006a40 <mvCtrlHighSpeedSerdesPhyConfig+0x18e4>
40006a22:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006a26:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006a2a:	f003 0307 	and.w	r3, r3, #7
40006a2e:	ea4f 4383 	mov.w	r3, r3, lsl #18
40006a32:	f503 2384 	add.w	r3, r3, #270336	; 0x42000
40006a36:	f103 0360 	add.w	r3, r3, #96	; 0x60
40006a3a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006a3e:	e003      	b.n	40006a48 <mvCtrlHighSpeedSerdesPhyConfig+0x18ec>
40006a40:	f242 0360 	movw	r3, #8288	; 0x2060
40006a44:	f2cd 0308 	movt	r3, #53256	; 0xd008
40006a48:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40006a4c:	601a      	str	r2, [r3, #0]
40006a4e:	e000      	b.n	40006a52 <mvCtrlHighSpeedSerdesPhyConfig+0x18f6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:911
	/* step14 [PEX-Only]  In order to configure RC/EP mode please write  to register 0x0060 bits */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 14: [PEX-Only]  In order to configure");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
			continue;
40006a50:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:909
	}

	/* step14 [PEX-Only]  In order to configure RC/EP mode please write  to register 0x0060 bits */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 14: [PEX-Only]  In order to configure");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
40006a52:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006a56:	f103 0301 	add.w	r3, r3, #1
40006a5a:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
40006a5e:	f897 45c2 	ldrb.w	r4, [r7, #1474]	; 0x5c2
40006a62:	f7fe faf9 	bl	40005058 <mvCtrlPexMaxUnitGet>
40006a66:	4603      	mov	r3, r0
40006a68:	429c      	cmp	r4, r3
40006a6a:	f4ff af2f 	bcc.w	400068cc <mvCtrlHighSpeedSerdesPhyConfig+0x1770>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:926
	}
		
	/* step 15 [PEX-Only] Only for EP mode set to Zero bits 19 and 16 of register 0x1a60 */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 15: [PEX-Only]  In order to configure");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
40006a6e:	f04f 0300 	mov.w	r3, #0
40006a72:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
40006a76:	e0bc      	b.n	40006bf2 <mvCtrlHighSpeedSerdesPhyConfig+0x1a96>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:927
		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
40006a78:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006a7c:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40006a80:	18d3      	adds	r3, r2, r3
40006a82:	7b1b      	ldrb	r3, [r3, #12]
40006a84:	2b00      	cmp	r3, #0
40006a86:	f000 80ad 	beq.w	40006be4 <mvCtrlHighSpeedSerdesPhyConfig+0x1a88>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:929
			continue;
		if ( pSerdesInfo->pexType == MV_PEX_END_POINT){
40006a8a:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40006a8e:	781b      	ldrb	r3, [r3, #0]
40006a90:	2b01      	cmp	r3, #1
40006a92:	f040 80a8 	bne.w	40006be6 <mvCtrlHighSpeedSerdesPhyConfig+0x1a8a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:930
			tmp = MV_REG_READ(PEX_DBG_CTRL_REG(MV_PEX_UNIT_TO_IF(pexUnit)));
40006a96:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006a9a:	2b02      	cmp	r3, #2
40006a9c:	d830      	bhi.n	40006b00 <mvCtrlHighSpeedSerdesPhyConfig+0x19a4>
40006a9e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006aa2:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006aa6:	2b07      	cmp	r3, #7
40006aa8:	dc2a      	bgt.n	40006b00 <mvCtrlHighSpeedSerdesPhyConfig+0x19a4>
40006aaa:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006aae:	2b02      	cmp	r3, #2
40006ab0:	d80f      	bhi.n	40006ad2 <mvCtrlHighSpeedSerdesPhyConfig+0x1976>
40006ab2:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006ab6:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006aba:	f103 0203 	add.w	r2, r3, #3
40006abe:	2b00      	cmp	r3, #0
40006ac0:	bfb8      	it	lt
40006ac2:	4613      	movlt	r3, r2
40006ac4:	ea4f 03a3 	mov.w	r3, r3, asr #2
40006ac8:	f103 0301 	add.w	r3, r3, #1
40006acc:	ea4f 4283 	mov.w	r2, r3, lsl #18
40006ad0:	e001      	b.n	40006ad6 <mvCtrlHighSpeedSerdesPhyConfig+0x197a>
40006ad2:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
40006ad6:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006ada:	2b02      	cmp	r3, #2
40006adc:	d808      	bhi.n	40006af0 <mvCtrlHighSpeedSerdesPhyConfig+0x1994>
40006ade:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006ae2:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006ae6:	f003 0303 	and.w	r3, r3, #3
40006aea:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006aee:	e001      	b.n	40006af4 <mvCtrlHighSpeedSerdesPhyConfig+0x1998>
40006af0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
40006af4:	18d3      	adds	r3, r2, r3
40006af6:	f503 53d3 	add.w	r3, r3, #6752	; 0x1a60
40006afa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006afe:	e016      	b.n	40006b2e <mvCtrlHighSpeedSerdesPhyConfig+0x19d2>
40006b00:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b04:	2b02      	cmp	r3, #2
40006b06:	d80e      	bhi.n	40006b26 <mvCtrlHighSpeedSerdesPhyConfig+0x19ca>
40006b08:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006b10:	f003 0307 	and.w	r3, r3, #7
40006b14:	ea4f 4383 	mov.w	r3, r3, lsl #18
40006b18:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
40006b1c:	f503 7318 	add.w	r3, r3, #608	; 0x260
40006b20:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006b24:	e003      	b.n	40006b2e <mvCtrlHighSpeedSerdesPhyConfig+0x19d2>
40006b26:	f643 2360 	movw	r3, #14944	; 0x3a60
40006b2a:	f2cd 0308 	movt	r3, #53256	; 0xd008
40006b2e:	4618      	mov	r0, r3
40006b30:	f7fe f828 	bl	40004b84 <MV_MEMIO_LE32_READ>
40006b34:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:932
			DEBUG_RD_REG(PEX_DBG_CTRL_REG(MV_PEX_UNIT_TO_IF(pexUnit)), tmp );
			tmp &= 0xfff6ffff;
40006b38:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40006b3c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
40006b40:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:933
			MV_REG_WRITE(PEX_DBG_CTRL_REG(MV_PEX_UNIT_TO_IF(pexUnit)),tmp);
40006b44:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b48:	2b02      	cmp	r3, #2
40006b4a:	d830      	bhi.n	40006bae <mvCtrlHighSpeedSerdesPhyConfig+0x1a52>
40006b4c:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b50:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006b54:	2b07      	cmp	r3, #7
40006b56:	dc2a      	bgt.n	40006bae <mvCtrlHighSpeedSerdesPhyConfig+0x1a52>
40006b58:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b5c:	2b02      	cmp	r3, #2
40006b5e:	d80f      	bhi.n	40006b80 <mvCtrlHighSpeedSerdesPhyConfig+0x1a24>
40006b60:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b64:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006b68:	f103 0203 	add.w	r2, r3, #3
40006b6c:	2b00      	cmp	r3, #0
40006b6e:	bfb8      	it	lt
40006b70:	4613      	movlt	r3, r2
40006b72:	ea4f 03a3 	mov.w	r3, r3, asr #2
40006b76:	f103 0301 	add.w	r3, r3, #1
40006b7a:	ea4f 4283 	mov.w	r2, r3, lsl #18
40006b7e:	e001      	b.n	40006b84 <mvCtrlHighSpeedSerdesPhyConfig+0x1a28>
40006b80:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
40006b84:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b88:	2b02      	cmp	r3, #2
40006b8a:	d808      	bhi.n	40006b9e <mvCtrlHighSpeedSerdesPhyConfig+0x1a42>
40006b8c:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006b90:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006b94:	f003 0303 	and.w	r3, r3, #3
40006b98:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006b9c:	e001      	b.n	40006ba2 <mvCtrlHighSpeedSerdesPhyConfig+0x1a46>
40006b9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
40006ba2:	18d3      	adds	r3, r2, r3
40006ba4:	f503 53d3 	add.w	r3, r3, #6752	; 0x1a60
40006ba8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006bac:	e016      	b.n	40006bdc <mvCtrlHighSpeedSerdesPhyConfig+0x1a80>
40006bae:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006bb2:	2b02      	cmp	r3, #2
40006bb4:	d80e      	bhi.n	40006bd4 <mvCtrlHighSpeedSerdesPhyConfig+0x1a78>
40006bb6:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006bba:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006bbe:	f003 0307 	and.w	r3, r3, #7
40006bc2:	ea4f 4383 	mov.w	r3, r3, lsl #18
40006bc6:	f503 2387 	add.w	r3, r3, #276480	; 0x43800
40006bca:	f503 7318 	add.w	r3, r3, #608	; 0x260
40006bce:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006bd2:	e003      	b.n	40006bdc <mvCtrlHighSpeedSerdesPhyConfig+0x1a80>
40006bd4:	f643 2360 	movw	r3, #14944	; 0x3a60
40006bd8:	f2cd 0308 	movt	r3, #53256	; 0xd008
40006bdc:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40006be0:	601a      	str	r2, [r3, #0]
40006be2:	e000      	b.n	40006be6 <mvCtrlHighSpeedSerdesPhyConfig+0x1a8a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:928
	/* step 15 [PEX-Only] Only for EP mode set to Zero bits 19 and 16 of register 0x1a60 */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 15: [PEX-Only]  In order to configure");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
		if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
			continue;
40006be4:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:926
	}
		
	/* step 15 [PEX-Only] Only for EP mode set to Zero bits 19 and 16 of register 0x1a60 */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 15: [PEX-Only]  In order to configure");
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
40006be6:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006bea:	f103 0301 	add.w	r3, r3, #1
40006bee:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
40006bf2:	f897 45c2 	ldrb.w	r4, [r7, #1474]	; 0x5c2
40006bf6:	f7fe fa2f 	bl	40005058 <mvCtrlPexMaxUnitGet>
40006bfa:	4603      	mov	r3, r0
40006bfc:	429c      	cmp	r4, r3
40006bfe:	f4ff af3b 	bcc.w	40006a78 <mvCtrlHighSpeedSerdesPhyConfig+0x191c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:939
			DEBUG_WR_REG(PEX_DBG_CTRL_REG(MV_PEX_UNIT_TO_IF(pexUnit)),tmp);
		}
	}

	/************************** */
	if (pSerdesInfo->serdesMphyChange)
40006c02:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40006c06:	695b      	ldr	r3, [r3, #20]
40006c08:	2b00      	cmp	r3, #0
40006c0a:	f000 81fa 	beq.w	40007002 <mvCtrlHighSpeedSerdesPhyConfig+0x1ea6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:943
	{
		MV_SERDES_CHANGE_M_PHY *pSserdesMphyChange;
		MV_U32 busSpeed;
		for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
40006c0e:	f04f 0300 	mov.w	r3, #0
40006c12:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40006c16:	e1ed      	b.n	40006ff4 <mvCtrlHighSpeedSerdesPhyConfig+0x1e98>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:944
			serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
40006c18:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006c1c:	4618      	mov	r0, r3
40006c1e:	f8d7 159c 	ldr.w	r1, [r7, #1436]	; 0x59c
40006c22:	f7fe fa77 	bl	40005114 <get_serdesLineCfg>
40006c26:	f8c7 0598 	str.w	r0, [r7, #1432]	; 0x598
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:945
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
40006c2a:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006c2e:	4b95      	ldr	r3, [pc, #596]	; (40006e84 <mvCtrlHighSpeedSerdesPhyConfig+0x1d28>)
40006c30:	447b      	add	r3, pc
40006c32:	4619      	mov	r1, r3
40006c34:	4613      	mov	r3, r2
40006c36:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006c3a:	189b      	adds	r3, r3, r2
40006c3c:	18cb      	adds	r3, r1, r3
40006c3e:	781b      	ldrb	r3, [r3, #0]
40006c40:	461a      	mov	r2, r3
40006c42:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006c46:	429a      	cmp	r2, r3
40006c48:	f000 81cd 	beq.w	40006fe6 <mvCtrlHighSpeedSerdesPhyConfig+0x1e8a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:947
				continue;
			pSserdesMphyChange = pSerdesInfo->serdesMphyChange;
40006c4c:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40006c50:	695b      	ldr	r3, [r3, #20]
40006c52:	f8c7 35ac 	str.w	r3, [r7, #1452]	; 0x5ac
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:948
			busSpeed = pSerdesInfo->busSpeed & (1 << serdesLineNum);
40006c56:	f8d7 359c 	ldr.w	r3, [r7, #1436]	; 0x59c
40006c5a:	691a      	ldr	r2, [r3, #16]
40006c5c:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006c60:	f04f 0101 	mov.w	r1, #1
40006c64:	fa01 f303 	lsl.w	r3, r1, r3
40006c68:	4013      	ands	r3, r2
40006c6a:	f8c7 358c 	str.w	r3, [r7, #1420]	; 0x58c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:949
			while (pSserdesMphyChange->serdesType != SERDES_UNIT_UNCONNECTED) {
40006c6e:	e1b3      	b.n	40006fd8 <mvCtrlHighSpeedSerdesPhyConfig+0x1e7c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:950
				switch (pSserdesMphyChange->serdesType) {
40006c70:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006c74:	781b      	ldrb	r3, [r3, #0]
40006c76:	f103 33ff 	add.w	r3, r3, #4294967295
40006c7a:	2b06      	cmp	r3, #6
40006c7c:	f200 8199 	bhi.w	40006fb2 <mvCtrlHighSpeedSerdesPhyConfig+0x1e56>
40006c80:	a202      	add	r2, pc, #8	; (adr r2, 40006c8c <mvCtrlHighSpeedSerdesPhyConfig+0x1b30>)
40006c82:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
40006c86:	4402      	add	r2, r0
40006c88:	4710      	bx	r2
40006c8a:	bf00      	nop
40006c8c:	0000001d 	andeq	r0, r0, sp, lsl r0
40006c90:	000000ef 	andeq	r0, r0, pc, ror #1
40006c94:	00000155 	andeq	r0, r0, r5, asr r1
40006c98:	00000155 	andeq	r0, r0, r5, asr r1
40006c9c:	00000155 	andeq	r0, r0, r5, asr r1
40006ca0:	00000155 	andeq	r0, r0, r5, asr r1
40006ca4:	000002ef 	andeq	r0, r0, pc, ror #5
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:952
				case SERDES_UNIT_PEX:
					if (serdesLineCfg != SERDES_UNIT_PEX) 
40006ca8:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006cac:	2b01      	cmp	r3, #1
40006cae:	f040 8182 	bne.w	40006fb6 <mvCtrlHighSpeedSerdesPhyConfig+0x1e5a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:954
						break;
					pexUnit    = serdesLineNum >> 2;
40006cb2:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006cb6:	ea4f 0393 	mov.w	r3, r3, lsr #2
40006cba:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:955
					pexLineNum = serdesLineNum % 4;
40006cbe:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006cc2:	f003 0303 	and.w	r3, r3, #3
40006cc6:	f887 3597 	strb.w	r3, [r7, #1431]	; 0x597
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:956
					if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
40006cca:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006cce:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40006cd2:	18d3      	adds	r3, r2, r3
40006cd4:	7b1b      	ldrb	r3, [r3, #12]
40006cd6:	2b00      	cmp	r3, #0
40006cd8:	f000 816f 	beq.w	40006fba <mvCtrlHighSpeedSerdesPhyConfig+0x1e5e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:958
						break;
					if ((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4) && pexLineNum)
40006cdc:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006ce0:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40006ce4:	18d3      	adds	r3, r2, r3
40006ce6:	7b1b      	ldrb	r3, [r3, #12]
40006ce8:	2b02      	cmp	r3, #2
40006cea:	d104      	bne.n	40006cf6 <mvCtrlHighSpeedSerdesPhyConfig+0x1b9a>
40006cec:	f897 3597 	ldrb.w	r3, [r7, #1431]	; 0x597
40006cf0:	2b00      	cmp	r3, #0
40006cf2:	f040 8164 	bne.w	40006fbe <mvCtrlHighSpeedSerdesPhyConfig+0x1e62>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:961
						break;

					if (busSpeed) {
40006cf6:	f8d7 358c 	ldr.w	r3, [r7, #1420]	; 0x58c
40006cfa:	2b00      	cmp	r3, #0
40006cfc:	d01e      	beq.n	40006d3c <mvCtrlHighSpeedSerdesPhyConfig+0x1be0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:962
						MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueHiSpeed);
40006cfe:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006d02:	f003 0301 	and.w	r3, r3, #1
40006d06:	f103 0301 	add.w	r3, r3, #1
40006d0a:	ea4f 1243 	mov.w	r2, r3, lsl #5
40006d0e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006d12:	ea4f 0353 	mov.w	r3, r3, lsr #1
40006d16:	b2db      	uxtb	r3, r3
40006d18:	18d3      	adds	r3, r2, r3
40006d1a:	ea4f 3343 	mov.w	r3, r3, lsl #13
40006d1e:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
40006d22:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006d26:	f897 2597 	ldrb.w	r2, [r7, #1431]	; 0x597
40006d2a:	ea4f 6202 	mov.w	r2, r2, lsl #24
40006d2e:	4611      	mov	r1, r2
40006d30:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006d34:	6912      	ldr	r2, [r2, #16]
40006d36:	430a      	orrs	r2, r1
40006d38:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:969
					}
					else {
						MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueLowSpeed);
						DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006d3a:	e147      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:966
					if (busSpeed) {
						MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueHiSpeed);
						DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueHiSpeed);
					}
					else {
						MV_REG_WRITE(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueLowSpeed);
40006d3c:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006d40:	f003 0301 	and.w	r3, r3, #1
40006d44:	f103 0301 	add.w	r3, r3, #1
40006d48:	ea4f 1243 	mov.w	r2, r3, lsl #5
40006d4c:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40006d50:	ea4f 0353 	mov.w	r3, r3, lsr #1
40006d54:	b2db      	uxtb	r3, r3
40006d56:	18d3      	adds	r3, r2, r3
40006d58:	ea4f 3343 	mov.w	r3, r3, lsl #13
40006d5c:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
40006d60:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006d64:	f897 2597 	ldrb.w	r2, [r7, #1431]	; 0x597
40006d68:	ea4f 6202 	mov.w	r2, r2, lsl #24
40006d6c:	4611      	mov	r1, r2
40006d6e:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006d72:	6892      	ldr	r2, [r2, #8]
40006d74:	430a      	orrs	r2, r1
40006d76:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:969
						DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006d78:	e128      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:971
				case SERDES_UNIT_SATA:
					if (serdesLineCfg != SERDES_UNIT_SATA) 
40006d7a:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006d7e:	2b02      	cmp	r3, #2
40006d80:	f040 811f 	bne.w	40006fc2 <mvCtrlHighSpeedSerdesPhyConfig+0x1e66>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:973
						break;
					sataPort =  serdesLineNum & 1; /* port 0 for serdes lines 4,6,  and port 1 for serdes lines 5*/
40006d84:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006d88:	f003 0301 	and.w	r3, r3, #1
40006d8c:	f887 35b6 	strb.w	r3, [r7, #1462]	; 0x5b6
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:974
					if (busSpeed) {
40006d90:	f8d7 358c 	ldr.w	r3, [r7, #1420]	; 0x58c
40006d94:	2b00      	cmp	r3, #0
40006d96:	d011      	beq.n	40006dbc <mvCtrlHighSpeedSerdesPhyConfig+0x1c60>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:975
						MV_REG_WRITE(SATA_BASE_REG(sataPort) | pSserdesMphyChange->serdesRegHiSpeed , pSserdesMphyChange->serdesValueLowSpeed);
40006d98:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
40006d9c:	f103 0351 	add.w	r3, r3, #81	; 0x51
40006da0:	ea4f 3343 	mov.w	r3, r3, lsl #13
40006da4:	461a      	mov	r2, r3
40006da6:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006daa:	68db      	ldr	r3, [r3, #12]
40006dac:	4313      	orrs	r3, r2
40006dae:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006db2:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006db6:	6892      	ldr	r2, [r2, #8]
40006db8:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:982
					}
					else {
						MV_REG_WRITE(SATA_BASE_REG(sataPort) | pSserdesMphyChange->serdesRegLowSpeed, pSserdesMphyChange->serdesValueLowSpeed);
						DEBUG_WR_REG(SATA_BASE_REG(sataPort) | pSserdesMphyChange->serdesRegLowSpeed, pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006dba:	e107      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:979
					if (busSpeed) {
						MV_REG_WRITE(SATA_BASE_REG(sataPort) | pSserdesMphyChange->serdesRegHiSpeed , pSserdesMphyChange->serdesValueLowSpeed);
						DEBUG_WR_REG(SATA_BASE_REG(sataPort) | pSserdesMphyChange->serdesRegHiSpeed , pSserdesMphyChange->serdesValueLowSpeed);
					}
					else {
						MV_REG_WRITE(SATA_BASE_REG(sataPort) | pSserdesMphyChange->serdesRegLowSpeed, pSserdesMphyChange->serdesValueLowSpeed);
40006dbc:	f897 35b6 	ldrb.w	r3, [r7, #1462]	; 0x5b6
40006dc0:	f103 0351 	add.w	r3, r3, #81	; 0x51
40006dc4:	ea4f 3343 	mov.w	r3, r3, lsl #13
40006dc8:	461a      	mov	r2, r3
40006dca:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006dce:	685b      	ldr	r3, [r3, #4]
40006dd0:	4313      	orrs	r3, r2
40006dd2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006dd6:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006dda:	6892      	ldr	r2, [r2, #8]
40006ddc:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:982
						DEBUG_WR_REG(SATA_BASE_REG(sataPort) | pSserdesMphyChange->serdesRegLowSpeed, pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006dde:	e0f5      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:987
				case SERDES_UNIT_SGMII0:
				case SERDES_UNIT_SGMII1:
				case SERDES_UNIT_SGMII2:
				case SERDES_UNIT_SGMII3:
					if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII0])
40006de0:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006de4:	4b28      	ldr	r3, [pc, #160]	; (40006e88 <mvCtrlHighSpeedSerdesPhyConfig+0x1d2c>)
40006de6:	447b      	add	r3, pc
40006de8:	4619      	mov	r1, r3
40006dea:	4613      	mov	r3, r2
40006dec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006df0:	189b      	adds	r3, r3, r2
40006df2:	18cb      	adds	r3, r1, r3
40006df4:	f103 0303 	add.w	r3, r3, #3
40006df8:	781b      	ldrb	r3, [r3, #0]
40006dfa:	461a      	mov	r2, r3
40006dfc:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006e00:	429a      	cmp	r2, r3
40006e02:	d104      	bne.n	40006e0e <mvCtrlHighSpeedSerdesPhyConfig+0x1cb2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:988
						sgmiiPort = 0;
40006e04:	f04f 0300 	mov.w	r3, #0
40006e08:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40006e0c:	e06d      	b.n	40006eea <mvCtrlHighSpeedSerdesPhyConfig+0x1d8e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:989
					else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII1])
40006e0e:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006e12:	4b1e      	ldr	r3, [pc, #120]	; (40006e8c <mvCtrlHighSpeedSerdesPhyConfig+0x1d30>)
40006e14:	447b      	add	r3, pc
40006e16:	4619      	mov	r1, r3
40006e18:	4613      	mov	r3, r2
40006e1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006e1e:	189b      	adds	r3, r3, r2
40006e20:	18cb      	adds	r3, r1, r3
40006e22:	f103 0304 	add.w	r3, r3, #4
40006e26:	781b      	ldrb	r3, [r3, #0]
40006e28:	461a      	mov	r2, r3
40006e2a:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006e2e:	429a      	cmp	r2, r3
40006e30:	d12e      	bne.n	40006e90 <mvCtrlHighSpeedSerdesPhyConfig+0x1d34>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:990
						sgmiiPort = 1;
40006e32:	f04f 0301 	mov.w	r3, #1
40006e36:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40006e3a:	e056      	b.n	40006eea <mvCtrlHighSpeedSerdesPhyConfig+0x1d8e>
40006e3c:	0000cb96 	muleq	r0, r6, fp
40006e40:	0000cb72 	andeq	ip, r0, r2, ror fp
40006e44:	0000caa0 	andeq	ip, r0, r0, lsr #21
40006e48:	0000c9da 	ldrdeq	ip, [r0], -sl
40006e4c:	0000c95e 	andeq	ip, r0, lr, asr r9
40006e50:	0000c92e 	andeq	ip, r0, lr, lsr #18
40006e54:	0000c8fe 	strdeq	ip, [r0], -lr
40006e58:	0000c8ce 	andeq	ip, r0, lr, asr #17
40006e5c:	0000c726 	andeq	ip, r0, r6, lsr #14
40006e60:	0000c704 	andeq	ip, r0, r4, lsl #14
40006e64:	0000c638 	andeq	ip, r0, r8, lsr r6
40006e68:	0000c614 	andeq	ip, r0, r4, lsl r6
40006e6c:	0000c5ec 	andeq	ip, r0, ip, ror #11
40006e70:	0000c584 	andeq	ip, r0, r4, lsl #11
40006e74:	0000c536 	andeq	ip, r0, r6, lsr r5
40006e78:	0000c506 	andeq	ip, r0, r6, lsl #10
40006e7c:	0000c4d6 	ldrdeq	ip, [r0], -r6
40006e80:	0000c4a6 	andeq	ip, r0, r6, lsr #9
40006e84:	0000c068 	andeq	ip, r0, r8, rrx
40006e88:	0000beb2 			; <UNDEFINED> instruction: 0x0000beb2
40006e8c:	0000be84 	andeq	fp, r0, r4, lsl #29
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:991
					else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
40006e90:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006e94:	4b7d      	ldr	r3, [pc, #500]	; (4000708c <mvCtrlHighSpeedSerdesPhyConfig+0x1f30>)
40006e96:	447b      	add	r3, pc
40006e98:	4619      	mov	r1, r3
40006e9a:	4613      	mov	r3, r2
40006e9c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006ea0:	189b      	adds	r3, r3, r2
40006ea2:	18cb      	adds	r3, r1, r3
40006ea4:	f103 0305 	add.w	r3, r3, #5
40006ea8:	781b      	ldrb	r3, [r3, #0]
40006eaa:	461a      	mov	r2, r3
40006eac:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006eb0:	429a      	cmp	r2, r3
40006eb2:	d104      	bne.n	40006ebe <mvCtrlHighSpeedSerdesPhyConfig+0x1d62>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:992
						sgmiiPort = 2;
40006eb4:	f04f 0302 	mov.w	r3, #2
40006eb8:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
40006ebc:	e015      	b.n	40006eea <mvCtrlHighSpeedSerdesPhyConfig+0x1d8e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:993
					else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
40006ebe:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006ec2:	4b73      	ldr	r3, [pc, #460]	; (40007090 <mvCtrlHighSpeedSerdesPhyConfig+0x1f34>)
40006ec4:	447b      	add	r3, pc
40006ec6:	4619      	mov	r1, r3
40006ec8:	4613      	mov	r3, r2
40006eca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006ece:	189b      	adds	r3, r3, r2
40006ed0:	18cb      	adds	r3, r1, r3
40006ed2:	f103 0306 	add.w	r3, r3, #6
40006ed6:	781b      	ldrb	r3, [r3, #0]
40006ed8:	461a      	mov	r2, r3
40006eda:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006ede:	429a      	cmp	r2, r3
40006ee0:	d171      	bne.n	40006fc6 <mvCtrlHighSpeedSerdesPhyConfig+0x1e6a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:994
						sgmiiPort = 3;
40006ee2:	f04f 0303 	mov.w	r3, #3
40006ee6:	f887 35c1 	strb.w	r3, [r7, #1473]	; 0x5c1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:997
					else
						break;
					if (busSpeed) {
40006eea:	f8d7 358c 	ldr.w	r3, [r7, #1420]	; 0x58c
40006eee:	2b00      	cmp	r3, #0
40006ef0:	d021      	beq.n	40006f36 <mvCtrlHighSpeedSerdesPhyConfig+0x1dda>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:998
						MV_REG_WRITE(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegHiSpeed  ,pSserdesMphyChange->serdesValueLowSpeed);
40006ef2:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006ef6:	ea4f 0353 	mov.w	r3, r3, lsr #1
40006efa:	b2db      	uxtb	r3, r3
40006efc:	461a      	mov	r2, r3
40006efe:	4613      	mov	r3, r2
40006f00:	ea4f 7303 	mov.w	r3, r3, lsl #28
40006f04:	1a9b      	subs	r3, r3, r2
40006f06:	ea4f 1303 	mov.w	r3, r3, lsl #4
40006f0a:	461a      	mov	r2, r3
40006f0c:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006f10:	f003 0301 	and.w	r3, r3, #1
40006f14:	18d3      	adds	r3, r2, r3
40006f16:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006f1a:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
40006f1e:	461a      	mov	r2, r3
40006f20:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006f24:	68db      	ldr	r3, [r3, #12]
40006f26:	4313      	orrs	r3, r2
40006f28:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006f2c:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006f30:	6892      	ldr	r2, [r2, #8]
40006f32:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1005
					}                                                                                                                       
					else {                                                                                                                  
						MV_REG_WRITE(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
						DEBUG_WR_REG(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006f34:	e04a      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1002
					if (busSpeed) {
						MV_REG_WRITE(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegHiSpeed  ,pSserdesMphyChange->serdesValueLowSpeed);
						DEBUG_WR_REG(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegHiSpeed  ,pSserdesMphyChange->serdesValueLowSpeed);
					}                                                                                                                       
					else {                                                                                                                  
						MV_REG_WRITE(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
40006f36:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006f3a:	ea4f 0353 	mov.w	r3, r3, lsr #1
40006f3e:	b2db      	uxtb	r3, r3
40006f40:	461a      	mov	r2, r3
40006f42:	4613      	mov	r3, r2
40006f44:	ea4f 7303 	mov.w	r3, r3, lsl #28
40006f48:	1a9b      	subs	r3, r3, r2
40006f4a:	ea4f 1303 	mov.w	r3, r3, lsl #4
40006f4e:	461a      	mov	r2, r3
40006f50:	f897 35c1 	ldrb.w	r3, [r7, #1473]	; 0x5c1
40006f54:	f003 0301 	and.w	r3, r3, #1
40006f58:	18d3      	adds	r3, r2, r3
40006f5a:	ea4f 3383 	mov.w	r3, r3, lsl #14
40006f5e:	f503 23e4 	add.w	r3, r3, #466944	; 0x72000
40006f62:	461a      	mov	r2, r3
40006f64:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006f68:	685b      	ldr	r3, [r3, #4]
40006f6a:	4313      	orrs	r3, r2
40006f6c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006f70:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006f74:	6892      	ldr	r2, [r2, #8]
40006f76:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1005
						DEBUG_WR_REG(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006f78:	e028      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1007
				case SERDES_UNIT_QSGMII:
					if (serdesLineCfg != SERDES_UNIT_QSGMII) 
40006f7a:	f8d7 3598 	ldr.w	r3, [r7, #1432]	; 0x598
40006f7e:	2b07      	cmp	r3, #7
40006f80:	d123      	bne.n	40006fca <mvCtrlHighSpeedSerdesPhyConfig+0x1e6e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1009
						break;
					if (busSpeed) {
40006f82:	f8d7 358c 	ldr.w	r3, [r7, #1420]	; 0x58c
40006f86:	2b00      	cmp	r3, #0
40006f88:	d009      	beq.n	40006f9e <mvCtrlHighSpeedSerdesPhyConfig+0x1e42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1010
						MV_REG_WRITE(pSserdesMphyChange->serdesRegHiSpeed  ,pSserdesMphyChange->serdesValueLowSpeed);
40006f8a:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006f8e:	68db      	ldr	r3, [r3, #12]
40006f90:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006f94:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006f98:	6892      	ldr	r2, [r2, #8]
40006f9a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1017
					}                                                                                              
					else {                                                                                         
						MV_REG_WRITE(pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
						DEBUG_WR_REG(pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006f9c:	e016      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1014
					if (busSpeed) {
						MV_REG_WRITE(pSserdesMphyChange->serdesRegHiSpeed  ,pSserdesMphyChange->serdesValueLowSpeed);
						DEBUG_WR_REG(pSserdesMphyChange->serdesRegHiSpeed  ,pSserdesMphyChange->serdesValueLowSpeed);
					}                                                                                              
					else {                                                                                         
						MV_REG_WRITE(pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
40006f9e:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006fa2:	685b      	ldr	r3, [r3, #4]
40006fa4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006fa8:	f8d7 25ac 	ldr.w	r2, [r7, #1452]	; 0x5ac
40006fac:	6892      	ldr	r2, [r2, #8]
40006fae:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1017
						DEBUG_WR_REG(pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
40006fb0:	e00c      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1019
				default:
					break;
40006fb2:	bf00      	nop
40006fb4:	e00a      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:953
			busSpeed = pSerdesInfo->busSpeed & (1 << serdesLineNum);
			while (pSserdesMphyChange->serdesType != SERDES_UNIT_UNCONNECTED) {
				switch (pSserdesMphyChange->serdesType) {
				case SERDES_UNIT_PEX:
					if (serdesLineCfg != SERDES_UNIT_PEX) 
						break;
40006fb6:	bf00      	nop
40006fb8:	e008      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:957
					pexUnit    = serdesLineNum >> 2;
					pexLineNum = serdesLineNum % 4;
					if (pSerdesInfo->pexMod[pexUnit] == PEX_BUS_DISABLED)
						break;
40006fba:	bf00      	nop
40006fbc:	e006      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:959
					if ((pSerdesInfo->pexMod[pexUnit] == PEX_BUS_MODE_X4) && pexLineNum)
						break;
40006fbe:	bf00      	nop
40006fc0:	e004      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:972
						DEBUG_WR_REG(PEX_PHY_ACCESS_REG(pexUnit) , (pexLineNum << 24) | pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
				case SERDES_UNIT_SATA:
					if (serdesLineCfg != SERDES_UNIT_SATA) 
						break;
40006fc2:	bf00      	nop
40006fc4:	e002      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:996
					else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII2])
						sgmiiPort = 2;
					else if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_SGMII3])
						sgmiiPort = 3;
					else
						break;
40006fc6:	bf00      	nop
40006fc8:	e000      	b.n	40006fcc <mvCtrlHighSpeedSerdesPhyConfig+0x1e70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1008
						DEBUG_WR_REG(MV_ETH_REGS_BASE(sgmiiPort) | pSserdesMphyChange->serdesRegLowSpeed ,pSserdesMphyChange->serdesValueLowSpeed);
					}
					break;
				case SERDES_UNIT_QSGMII:
					if (serdesLineCfg != SERDES_UNIT_QSGMII) 
						break;
40006fca:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1021
					}
					break;
				default:
					break;
				}
				pSserdesMphyChange++;
40006fcc:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006fd0:	f103 0314 	add.w	r3, r3, #20
40006fd4:	f8c7 35ac 	str.w	r3, [r7, #1452]	; 0x5ac
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:949
			serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
				continue;
			pSserdesMphyChange = pSerdesInfo->serdesMphyChange;
			busSpeed = pSerdesInfo->busSpeed & (1 << serdesLineNum);
			while (pSserdesMphyChange->serdesType != SERDES_UNIT_UNCONNECTED) {
40006fd8:	f8d7 35ac 	ldr.w	r3, [r7, #1452]	; 0x5ac
40006fdc:	781b      	ldrb	r3, [r3, #0]
40006fde:	2b00      	cmp	r3, #0
40006fe0:	f47f ae46 	bne.w	40006c70 <mvCtrlHighSpeedSerdesPhyConfig+0x1b14>
40006fe4:	e000      	b.n	40006fe8 <mvCtrlHighSpeedSerdesPhyConfig+0x1e8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:946
		MV_SERDES_CHANGE_M_PHY *pSserdesMphyChange;
		MV_U32 busSpeed;
		for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
			serdesLineCfg = get_serdesLineCfg(serdesLineNum,pSerdesInfo);
			if (serdesLineCfg == serdesCfg[serdesLineNum][SERDES_UNIT_UNCONNECTED])
				continue;
40006fe6:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:943
	/************************** */
	if (pSerdesInfo->serdesMphyChange)
	{
		MV_SERDES_CHANGE_M_PHY *pSserdesMphyChange;
		MV_U32 busSpeed;
		for (serdesLineNum = 0; serdesLineNum < maxSerdesLines; serdesLineNum++) {
40006fe8:	f897 35c3 	ldrb.w	r3, [r7, #1475]	; 0x5c3
40006fec:	f103 0301 	add.w	r3, r3, #1
40006ff0:	f887 35c3 	strb.w	r3, [r7, #1475]	; 0x5c3
40006ff4:	f897 25c3 	ldrb.w	r2, [r7, #1475]	; 0x5c3
40006ff8:	f897 35a7 	ldrb.w	r3, [r7, #1447]	; 0x5a7
40006ffc:	429a      	cmp	r2, r3
40006ffe:	f4ff ae0b 	bcc.w	40006c18 <mvCtrlHighSpeedSerdesPhyConfig+0x1abc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1028
		}
	}
	/* step 16 [PEX-Only] Training Enable */
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 16: [PEX-Only] Training Enable");
	tmp = MV_REG_READ(SOC_CTRL_REG);
40007002:	f248 2004 	movw	r0, #33284	; 0x8204
40007006:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000700a:	f7fd fdbb 	bl	40004b84 <MV_MEMIO_LE32_READ>
4000700e:	f8c7 05bc 	str.w	r0, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1030
	DEBUG_RD_REG(SOC_CTRL_REG, tmp );
	tmp &= ~(0x0F);
40007012:	f8d7 35bc 	ldr.w	r3, [r7, #1468]	; 0x5bc
40007016:	f023 030f 	bic.w	r3, r3, #15
4000701a:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1031
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
4000701e:	f04f 0300 	mov.w	r3, #0
40007022:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
40007026:	e018      	b.n	4000705a <mvCtrlHighSpeedSerdesPhyConfig+0x1efe>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1032
		if (pSerdesInfo->pexMod[pexUnit] != PEX_BUS_DISABLED)
40007028:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000702c:	f8d7 259c 	ldr.w	r2, [r7, #1436]	; 0x59c
40007030:	18d3      	adds	r3, r2, r3
40007032:	7b1b      	ldrb	r3, [r3, #12]
40007034:	2b00      	cmp	r3, #0
40007036:	d00a      	beq.n	4000704e <mvCtrlHighSpeedSerdesPhyConfig+0x1ef2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1033
			tmp |= (0x1<<pexUnit);
40007038:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
4000703c:	f04f 0201 	mov.w	r2, #1
40007040:	fa02 f303 	lsl.w	r3, r2, r3
40007044:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40007048:	4313      	orrs	r3, r2
4000704a:	f8c7 35bc 	str.w	r3, [r7, #1468]	; 0x5bc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1031
	/*----------------------------------------------*/
	DEBUG_INIT_FULL_S("Steps 16: [PEX-Only] Training Enable");
	tmp = MV_REG_READ(SOC_CTRL_REG);
	DEBUG_RD_REG(SOC_CTRL_REG, tmp );
	tmp &= ~(0x0F);
	for (pexUnit = 0; pexUnit < mvCtrlPexMaxUnitGet(); pexUnit++) {
4000704e:	f897 35c2 	ldrb.w	r3, [r7, #1474]	; 0x5c2
40007052:	f103 0301 	add.w	r3, r3, #1
40007056:	f887 35c2 	strb.w	r3, [r7, #1474]	; 0x5c2
4000705a:	f897 45c2 	ldrb.w	r4, [r7, #1474]	; 0x5c2
4000705e:	f7fd fffb 	bl	40005058 <mvCtrlPexMaxUnitGet>
40007062:	4603      	mov	r3, r0
40007064:	429c      	cmp	r4, r3
40007066:	d3df      	bcc.n	40007028 <mvCtrlHighSpeedSerdesPhyConfig+0x1ecc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1035
		if (pSerdesInfo->pexMod[pexUnit] != PEX_BUS_DISABLED)
			tmp |= (0x1<<pexUnit);
	}
	MV_REG_WRITE(SOC_CTRL_REG, tmp);
40007068:	f248 2304 	movw	r3, #33284	; 0x8204
4000706c:	f2cd 0301 	movt	r3, #53249	; 0xd001
40007070:	f8d7 25bc 	ldr.w	r2, [r7, #1468]	; 0x5bc
40007074:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1038
	DEBUG_WR_REG(SOC_CTRL_REG, tmp);

	return MV_OK;
40007076:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/mvHighSpeedEnvLib.c:1039
}
4000707a:	4618      	mov	r0, r3
4000707c:	f507 77e6 	add.w	r7, r7, #460	; 0x1cc
40007080:	f507 6780 	add.w	r7, r7, #1024	; 0x400
40007084:	46bd      	mov	sp, r7
40007086:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000708a:	4770      	bx	lr
4000708c:	0000be02 	andeq	fp, r0, r2, lsl #28
40007090:	0000bdd4 	ldrdeq	fp, [r0], -r4

40007094 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/bootstrap_os.h:393
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
40007094:	b480      	push	{r7}
40007096:	b085      	sub	sp, #20
40007098:	af00      	add	r7, sp, #0
4000709a:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/bootstrap_os.h:396
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
4000709c:	687b      	ldr	r3, [r7, #4]
4000709e:	681b      	ldr	r3, [r3, #0]
400070a0:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/bootstrap_os.h:398

	return (MV_U32)MV_32BIT_LE_FAST(data);
400070a2:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/bootstrap_os.h:399
}
400070a4:	4618      	mov	r0, r3
400070a6:	f107 0714 	add.w	r7, r7, #20
400070aa:	46bd      	mov	sp, r7
400070ac:	bc80      	pop	{r7}
400070ae:	4770      	bx	lr

400070b0 <mvUartInit>:
mvUartInit():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:90
*	None.
*
*******************************************************************************/

MV_VOID mvUartInit(void)
{
400070b0:	b580      	push	{r7, lr}
400070b2:	b084      	sub	sp, #16
400070b4:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:92
	MV_U32 uiReg;
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
400070b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
400070ba:	f2cd 0301 	movt	r3, #53249	; 0xd001
400070be:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:94
	MV_U32 	tmpTClkRate; 
	MV_U32 baudDivisor = 0;
400070c0:	f04f 0300 	mov.w	r3, #0
400070c4:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:96

	uiReg = (MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR) & (1 << REG_SAMPLE_RESET_TCLK_OFFS));
400070c6:	f248 2030 	movw	r0, #33328	; 0x8230
400070ca:	f2cd 0001 	movt	r0, #53249	; 0xd001
400070ce:	f7ff ffe1 	bl	40007094 <MV_MEMIO_LE32_READ>
400070d2:	4603      	mov	r3, r0
400070d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
400070d8:	603b      	str	r3, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:98
#ifdef MV88F78X60
	if(uiReg)
400070da:	683b      	ldr	r3, [r7, #0]
400070dc:	2b00      	cmp	r3, #0
400070de:	d005      	beq.n	400070ec <mvUartInit+0x3c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:99
		tmpTClkRate = _200MHZ;	/* 200; */
400070e0:	f44f 4342 	mov.w	r3, #49664	; 0xc200
400070e4:	f6c0 33eb 	movt	r3, #3051	; 0xbeb
400070e8:	60fb      	str	r3, [r7, #12]
400070ea:	e004      	b.n	400070f6 <mvUartInit+0x46>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:101
	else
		tmpTClkRate = _250MHZ;	/* 250;	*/
400070ec:	f24b 2380 	movw	r3, #45696	; 0xb280
400070f0:	f6c0 63e6 	movt	r3, #3814	; 0xee6
400070f4:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:110
	else
		tmpTClkRate = _166MHZ;	/* 166; */
#endif

	/*  UART Init */
	switch (tmpTClkRate)
400070f6:	68fa      	ldr	r2, [r7, #12]
400070f8:	f242 13ab 	movw	r3, #8619	; 0x21ab
400070fc:	f6c0 13ef 	movt	r3, #2543	; 0x9ef
40007100:	429a      	cmp	r2, r3
40007102:	d00f      	beq.n	40007124 <mvUartInit+0x74>
40007104:	f44f 4342 	mov.w	r3, #49664	; 0xc200
40007108:	f6c0 33eb 	movt	r3, #3051	; 0xbeb
4000710c:	429a      	cmp	r2, r3
4000710e:	d00d      	beq.n	4000712c <mvUartInit+0x7c>
40007110:	f647 0340 	movw	r3, #30784	; 0x7840
40007114:	f2c0 137d 	movt	r3, #381	; 0x17d
40007118:	429a      	cmp	r2, r3
4000711a:	d10b      	bne.n	40007134 <mvUartInit+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:113
	{
		case _25MHZ:
			baudDivisor =  13; /* actually 13.5 */
4000711c:	f04f 030d 	mov.w	r3, #13
40007120:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:114
			break;
40007122:	e00b      	b.n	4000713c <mvUartInit+0x8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:116
		case _166MHZ:
			baudDivisor =  90;
40007124:	f04f 035a 	mov.w	r3, #90	; 0x5a
40007128:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:117
			break;	
4000712a:	e007      	b.n	4000713c <mvUartInit+0x8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:119
		case _200MHZ:
			baudDivisor = 108;
4000712c:	f04f 036c 	mov.w	r3, #108	; 0x6c
40007130:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:120
			break;
40007132:	e003      	b.n	4000713c <mvUartInit+0x8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:123
		case _250MHZ:
		default:
			baudDivisor =  135;
40007134:	f04f 0387 	mov.w	r3, #135	; 0x87
40007138:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:124
			break;
4000713a:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:127
	}

	pUartPort->ier = 0x00;
4000713c:	687b      	ldr	r3, [r7, #4]
4000713e:	f04f 0200 	mov.w	r2, #0
40007142:	711a      	strb	r2, [r3, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:128
	pUartPort->lcr = LCR_DIVL_EN;           /* Access baud rate */
40007144:	687b      	ldr	r3, [r7, #4]
40007146:	f04f 0280 	mov.w	r2, #128	; 0x80
4000714a:	731a      	strb	r2, [r3, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:129
	pUartPort->dll = baudDivisor & 0xff;    /* 9600 baud */
4000714c:	68bb      	ldr	r3, [r7, #8]
4000714e:	b2da      	uxtb	r2, r3
40007150:	687b      	ldr	r3, [r7, #4]
40007152:	701a      	strb	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:130
	pUartPort->dlm = (baudDivisor >> 8) & 0xff;
40007154:	68bb      	ldr	r3, [r7, #8]
40007156:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000715a:	b2da      	uxtb	r2, r3
4000715c:	687b      	ldr	r3, [r7, #4]
4000715e:	711a      	strb	r2, [r3, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:131
	pUartPort->lcr = LCR_8N1;               /* 8 data, 1 stop, no parity */
40007160:	687b      	ldr	r3, [r7, #4]
40007162:	f04f 0203 	mov.w	r2, #3
40007166:	731a      	strb	r2, [r3, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:134

	/* Clear & enable FIFOs */
	pUartPort->fcr = FCR_FIFO_EN | FCR_RXSR | FCR_TXSR;
40007168:	687b      	ldr	r3, [r7, #4]
4000716a:	f04f 0207 	mov.w	r2, #7
4000716e:	721a      	strb	r2, [r3, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:136
	return;
}
40007170:	f107 0710 	add.w	r7, r7, #16
40007174:	46bd      	mov	sp, r7
40007176:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000717a:	4770      	bx	lr

4000717c <mvUartPutc>:
mvUartPutc():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:156
* RETURN:
*	None.
*
*******************************************************************************/
MV_VOID	mvUartPutc(MV_U8 c)
{
4000717c:	b480      	push	{r7}
4000717e:	b085      	sub	sp, #20
40007180:	af00      	add	r7, sp, #0
40007182:	4603      	mov	r3, r0
40007184:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:157
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
40007186:	f44f 5300 	mov.w	r3, #8192	; 0x2000
4000718a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000718e:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:158
	while ((pUartPort->lsr & LSR_THRE) == 0) ;
40007190:	bf00      	nop
40007192:	68fb      	ldr	r3, [r7, #12]
40007194:	7d1b      	ldrb	r3, [r3, #20]
40007196:	b2db      	uxtb	r3, r3
40007198:	f003 0320 	and.w	r3, r3, #32
4000719c:	2b00      	cmp	r3, #0
4000719e:	d0f8      	beq.n	40007192 <mvUartPutc+0x16>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:159
	pUartPort->thr = c;
400071a0:	68fb      	ldr	r3, [r7, #12]
400071a2:	79fa      	ldrb	r2, [r7, #7]
400071a4:	701a      	strb	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:161
	return;
}
400071a6:	f107 0714 	add.w	r7, r7, #20
400071aa:	46bd      	mov	sp, r7
400071ac:	bc80      	pop	{r7}
400071ae:	4770      	bx	lr

400071b0 <putstring>:
putstring():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:173
/* Input value:     char *str    		*/
/*		*/
/* Return Value:    none    		*/
/*-----------------------------------------------------------------------------------		*/
void putstring(char *str)
{
400071b0:	b580      	push	{r7, lr}
400071b2:	b082      	sub	sp, #8
400071b4:	af00      	add	r7, sp, #0
400071b6:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:176
#if !defined(MV_NO_PRINT)
/* For each character in the string...		*/
    while (*str != '\0')
400071b8:	e010      	b.n	400071dc <putstring+0x2c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:180
    {

        /* Write it to the serial port 	*/
        mvUartPutc(*str);
400071ba:	687b      	ldr	r3, [r7, #4]
400071bc:	781b      	ldrb	r3, [r3, #0]
400071be:	4618      	mov	r0, r3
400071c0:	f7ff ffdc 	bl	4000717c <mvUartPutc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:181
		if (*str == '\n') mvUartPutc('\r');
400071c4:	687b      	ldr	r3, [r7, #4]
400071c6:	781b      	ldrb	r3, [r3, #0]
400071c8:	2b0a      	cmp	r3, #10
400071ca:	d103      	bne.n	400071d4 <putstring+0x24>
400071cc:	f04f 000d 	mov.w	r0, #13
400071d0:	f7ff ffd4 	bl	4000717c <mvUartPutc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:183

		str++;
400071d4:	687b      	ldr	r3, [r7, #4]
400071d6:	f103 0301 	add.w	r3, r3, #1
400071da:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:176
/*-----------------------------------------------------------------------------------		*/
void putstring(char *str)
{
#if !defined(MV_NO_PRINT)
/* For each character in the string...		*/
    while (*str != '\0')
400071dc:	687b      	ldr	r3, [r7, #4]
400071de:	781b      	ldrb	r3, [r3, #0]
400071e0:	2b00      	cmp	r3, #0
400071e2:	d1ea      	bne.n	400071ba <putstring+0xa>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:186
		if (*str == '\n') mvUartPutc('\r');

		str++;
    }
#endif
}
400071e4:	f107 0708 	add.w	r7, r7, #8
400071e8:	46bd      	mov	sp, r7
400071ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400071ee:	4770      	bx	lr

400071f0 <putdata>:
putdata():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:199
/* Input value:     unit16 dec_num     	*/
/*	                                                                                    */
/* Return Value:    none    	*/
/*-----------------------------------------------------------------------------------	*/
void putdata (u32 dec_num,u32 length)
{
400071f0:	b580      	push	{r7, lr}
400071f2:	b088      	sub	sp, #32
400071f4:	af00      	add	r7, sp, #0
400071f6:	6078      	str	r0, [r7, #4]
400071f8:	6039      	str	r1, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:202
#if !defined(MV_NO_PRINT)
    char str[11];
    u32 i, flag = 0, mod_val;/*, length = 8;*/
400071fa:	f04f 0300 	mov.w	r3, #0
400071fe:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:205

    /* Initial the modular value	*/
    mod_val = dec_num;
40007200:	687b      	ldr	r3, [r7, #4]
40007202:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:206
    for (i=length; i > 0; i--)
40007204:	683b      	ldr	r3, [r7, #0]
40007206:	61fb      	str	r3, [r7, #28]
40007208:	e038      	b.n	4000727c <putdata+0x8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:209
    {
	/* compute 1 hex number at a time	*/
	if (dec_num >= 16)
4000720a:	687b      	ldr	r3, [r7, #4]
4000720c:	2b0f      	cmp	r3, #15
4000720e:	d908      	bls.n	40007222 <putdata+0x32>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:211
	{
	     mod_val = dec_num & (16 -1);
40007210:	687b      	ldr	r3, [r7, #4]
40007212:	f003 030f 	and.w	r3, r3, #15
40007216:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:212
	     dec_num = (dec_num >> 4);
40007218:	687b      	ldr	r3, [r7, #4]
4000721a:	ea4f 1313 	mov.w	r3, r3, lsr #4
4000721e:	607b      	str	r3, [r7, #4]
40007220:	e004      	b.n	4000722c <putdata+0x3c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:220
		dec_num = dec_num / 16; */
 	}	  
	/* set a flag to indicate the last digit	*/
	else
	{
	    mod_val = dec_num;
40007222:	687b      	ldr	r3, [r7, #4]
40007224:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:221
	    flag = 1;
40007226:	f04f 0301 	mov.w	r3, #1
4000722a:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:224
        }
	/* convert into ASCII hex number range from 0-9	*/
	if (mod_val <= 9)
4000722c:	697b      	ldr	r3, [r7, #20]
4000722e:	2b09      	cmp	r3, #9
40007230:	d80d      	bhi.n	4000724e <putdata+0x5e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:226
	{
	    str[i-1] = mod_val + 48;
40007232:	69fb      	ldr	r3, [r7, #28]
40007234:	f103 33ff 	add.w	r3, r3, #4294967295
40007238:	697a      	ldr	r2, [r7, #20]
4000723a:	b2d2      	uxtb	r2, r2
4000723c:	f102 0230 	add.w	r2, r2, #48	; 0x30
40007240:	b2d2      	uxtb	r2, r2
40007242:	f107 0120 	add.w	r1, r7, #32
40007246:	18cb      	adds	r3, r1, r3
40007248:	f803 2c18 	strb.w	r2, [r3, #-24]
4000724c:	e00c      	b.n	40007268 <putdata+0x78>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:231
	}
	/* convert into ASCII hex number range from A-F 	*/
	else
	{
	    str[i-1] = mod_val + 55;
4000724e:	69fb      	ldr	r3, [r7, #28]
40007250:	f103 33ff 	add.w	r3, r3, #4294967295
40007254:	697a      	ldr	r2, [r7, #20]
40007256:	b2d2      	uxtb	r2, r2
40007258:	f102 0237 	add.w	r2, r2, #55	; 0x37
4000725c:	b2d2      	uxtb	r2, r2
4000725e:	f107 0120 	add.w	r1, r7, #32
40007262:	18cb      	adds	r3, r1, r3
40007264:	f803 2c18 	strb.w	r2, [r3, #-24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:234
	}
	/* indicate the last computed digit, so set the remaining digit to 0	*/
	if (flag)
40007268:	69bb      	ldr	r3, [r7, #24]
4000726a:	2b00      	cmp	r3, #0
4000726c:	d002      	beq.n	40007274 <putdata+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:236
	{
	    dec_num = 0;
4000726e:	f04f 0300 	mov.w	r3, #0
40007272:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:206
    char str[11];
    u32 i, flag = 0, mod_val;/*, length = 8;*/

    /* Initial the modular value	*/
    mod_val = dec_num;
    for (i=length; i > 0; i--)
40007274:	69fb      	ldr	r3, [r7, #28]
40007276:	f103 33ff 	add.w	r3, r3, #4294967295
4000727a:	61fb      	str	r3, [r7, #28]
4000727c:	69fb      	ldr	r3, [r7, #28]
4000727e:	2b00      	cmp	r3, #0
40007280:	d1c3      	bne.n	4000720a <putdata+0x1a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:243
    }
	
    /*str[8] = '\n';
    str[9] = '';
    str[10] = '\0';*/
	str[length] = '\0';
40007282:	f107 0208 	add.w	r2, r7, #8
40007286:	683b      	ldr	r3, [r7, #0]
40007288:	18d3      	adds	r3, r2, r3
4000728a:	f04f 0200 	mov.w	r2, #0
4000728e:	701a      	strb	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:244
    putstring(str);
40007290:	f107 0308 	add.w	r3, r7, #8
40007294:	4618      	mov	r0, r3
40007296:	f7ff ff8b 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:247

#endif
}
4000729a:	f107 0720 	add.w	r7, r7, #32
4000729e:	46bd      	mov	sp, r7
400072a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400072a4:	4770      	bx	lr
400072a6:	bf00      	nop

400072a8 <mvUartGetc>:
mvUartGetc():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:266
* RETURN:
*	carachter from the uart port.
*
*******************************************************************************/
MV_U8	mvUartGetc()
{
400072a8:	b480      	push	{r7}
400072aa:	b083      	sub	sp, #12
400072ac:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:268
#if !defined(MV_NO_INPUT)
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
400072ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
400072b2:	f2cd 0301 	movt	r3, #53249	; 0xd001
400072b6:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:269
	while ((pUartPort->lsr & LSR_DR) == 0) ;
400072b8:	bf00      	nop
400072ba:	687b      	ldr	r3, [r7, #4]
400072bc:	7d1b      	ldrb	r3, [r3, #20]
400072be:	b2db      	uxtb	r3, r3
400072c0:	f003 0301 	and.w	r3, r3, #1
400072c4:	2b00      	cmp	r3, #0
400072c6:	d0f8      	beq.n	400072ba <mvUartGetc+0x12>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:270
	return (pUartPort->rbr);
400072c8:	687b      	ldr	r3, [r7, #4]
400072ca:	781b      	ldrb	r3, [r3, #0]
400072cc:	b2db      	uxtb	r3, r3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:274
#else
	return 0xff;
#endif
}
400072ce:	4618      	mov	r0, r3
400072d0:	f107 070c 	add.w	r7, r7, #12
400072d4:	46bd      	mov	sp, r7
400072d6:	bc80      	pop	{r7}
400072d8:	4770      	bx	lr
400072da:	bf00      	nop

400072dc <mvUartTstc>:
mvUartTstc():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:294
* RETURN:
*	None.
*
*******************************************************************************/
MV_BOOL mvUartTstc()
{
400072dc:	b480      	push	{r7}
400072de:	b083      	sub	sp, #12
400072e0:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:296
#if !defined(MV_NO_INPUT)
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
400072e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
400072e6:	f2cd 0301 	movt	r3, #53249	; 0xd001
400072ea:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:297
	return ((pUartPort->lsr & LSR_DR) != 0);
400072ec:	687b      	ldr	r3, [r7, #4]
400072ee:	7d1b      	ldrb	r3, [r3, #20]
400072f0:	b2db      	uxtb	r3, r3
400072f2:	f003 0301 	and.w	r3, r3, #1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/mvUart.c:301
#else
	return FALSE;
#endif /* #if !defined(MV_NO_INPUT) */
}
400072f6:	4618      	mov	r0, r3
400072f8:	f107 070c 	add.w	r7, r7, #12
400072fc:	46bd      	mov	sp, r7
400072fe:	bc80      	pop	{r7}
40007300:	4770      	bx	lr
40007302:	bf00      	nop

40007304 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
40007304:	b480      	push	{r7}
40007306:	b085      	sub	sp, #20
40007308:	af00      	add	r7, sp, #0
4000730a:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
4000730c:	687b      	ldr	r3, [r7, #4]
4000730e:	681b      	ldr	r3, [r3, #0]
40007310:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:391

	return (MV_U32)MV_32BIT_LE_FAST(data);
40007312:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
}
40007314:	4618      	mov	r0, r3
40007316:	f107 0714 	add.w	r7, r7, #20
4000731a:	46bd      	mov	sp, r7
4000731c:	bc80      	pop	{r7}
4000731e:	4770      	bx	lr

40007320 <twsiTimeoutChk>:
twsiTimeoutChk():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:101
static MV_STATUS twsiDataTransmit(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize);
static MV_STATUS twsiDataReceive(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize);
static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset, MV_BOOL moreThen256);
static MV_VOID mvTwsiDelay(MV_U32 uiDelay);
static MV_BOOL twsiTimeoutChk(MV_U32 timeout, const MV_8 *pString)
{
40007320:	b480      	push	{r7}
40007322:	b083      	sub	sp, #12
40007324:	af00      	add	r7, sp, #0
40007326:	6078      	str	r0, [r7, #4]
40007328:	6039      	str	r1, [r7, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:102
	if (timeout >= TWSI_TIMEOUT_VALUE) {
4000732a:	687a      	ldr	r2, [r7, #4]
4000732c:	f240 43ff 	movw	r3, #1279	; 0x4ff
40007330:	429a      	cmp	r2, r3
40007332:	d902      	bls.n	4000733a <twsiTimeoutChk+0x1a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:104
		/* DB(// mvOsPrintf("%s", pString));	*/
		return MV_TRUE;
40007334:	f04f 0301 	mov.w	r3, #1
40007338:	e001      	b.n	4000733e <twsiTimeoutChk+0x1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:106
	}
	return MV_FALSE;
4000733a:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:108

}
4000733e:	4618      	mov	r0, r3
40007340:	f107 070c 	add.w	r7, r7, #12
40007344:	46bd      	mov	sp, r7
40007346:	bc80      	pop	{r7}
40007348:	4770      	bx	lr
4000734a:	bf00      	nop

4000734c <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:135
*       MV_OK is start bit was set successfuly on the bus.
*       MV_FAIL if interrupt flag was set before setting start bit.
*
*******************************************************************************/
MV_STATUS mvTwsiStartBitSet(MV_U8 chanNum)
{
4000734c:	b580      	push	{r7, lr}
4000734e:	b086      	sub	sp, #24
40007350:	af00      	add	r7, sp, #0
40007352:	4603      	mov	r3, r0
40007354:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:136
	MV_BOOL isIntFlag = MV_FALSE;
40007356:	f04f 0300 	mov.w	r3, #0
4000735a:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:141
	MV_U32 timeout, temp;

	/* DB(// mvOsPrintf("TWSI: mvTwsiStartBitSet \n"));	*/
	/* check Int flag */
	if (twsiMainIntGet(chanNum))
4000735c:	79fb      	ldrb	r3, [r7, #7]
4000735e:	4618      	mov	r0, r3
40007360:	f000 f8f6 	bl	40007550 <twsiMainIntGet>
40007364:	4603      	mov	r3, r0
40007366:	2b00      	cmp	r3, #0
40007368:	d002      	beq.n	40007370 <mvTwsiStartBitSet+0x24>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:142
		isIntFlag = MV_TRUE;
4000736a:	f04f 0301 	mov.w	r3, #1
4000736e:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:144
	/* set start Bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
40007370:	79fb      	ldrb	r3, [r7, #7]
40007372:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007376:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000737a:	f103 0308 	add.w	r3, r3, #8
4000737e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007382:	4618      	mov	r0, r3
40007384:	f7ff ffbe 	bl	40007304 <MV_MEMIO_LE32_READ>
40007388:	60f8      	str	r0, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:147
	
//	add = TWSI_CONTROL_REG(chanNum);
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_START_BIT);
4000738a:	79fb      	ldrb	r3, [r7, #7]
4000738c:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007390:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007394:	f103 0308 	add.w	r3, r3, #8
40007398:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000739c:	68fa      	ldr	r2, [r7, #12]
4000739e:	f042 0220 	orr.w	r2, r2, #32
400073a2:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:150

	/* in case that the int flag was set before i.e. repeated start bit */
	if (isIntFlag) {
400073a4:	697b      	ldr	r3, [r7, #20]
400073a6:	2b00      	cmp	r3, #0
400073a8:	d003      	beq.n	400073b2 <mvTwsiStartBitSet+0x66>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:152
		/* DB(// mvOsPrintf("TWSI: mvTwsiStartBitSet repeated start Bit\n"));	*/
		twsiIntFlgClr(chanNum);
400073aa:	79fb      	ldrb	r3, [r7, #7]
400073ac:	4618      	mov	r0, r3
400073ae:	f000 f8f3 	bl	40007598 <twsiIntFlgClr>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:156
	}

	/* wait for interrupt */
	timeout = 0;
400073b2:	f04f 0300 	mov.w	r3, #0
400073b6:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:157
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
400073b8:	bf00      	nop
400073ba:	79fb      	ldrb	r3, [r7, #7]
400073bc:	4618      	mov	r0, r3
400073be:	f000 f8c7 	bl	40007550 <twsiMainIntGet>
400073c2:	4603      	mov	r3, r0
400073c4:	2b00      	cmp	r3, #0
400073c6:	d10d      	bne.n	400073e4 <mvTwsiStartBitSet+0x98>
400073c8:	693a      	ldr	r2, [r7, #16]
400073ca:	f240 43ff 	movw	r3, #1279	; 0x4ff
400073ce:	429a      	cmp	r2, r3
400073d0:	bf8c      	ite	hi
400073d2:	2300      	movhi	r3, #0
400073d4:	2301      	movls	r3, #1
400073d6:	b2db      	uxtb	r3, r3
400073d8:	693a      	ldr	r2, [r7, #16]
400073da:	f102 0201 	add.w	r2, r2, #1
400073de:	613a      	str	r2, [r7, #16]
400073e0:	2b00      	cmp	r3, #0
400073e2:	d1ea      	bne.n	400073ba <mvTwsiStartBitSet+0x6e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:161
		;

	/* check for timeout */
	if (MV_TRUE == twsiTimeoutChk(timeout,
400073e4:	6938      	ldr	r0, [r7, #16]
400073e6:	4b1b      	ldr	r3, [pc, #108]	; (40007454 <mvTwsiStartBitSet+0x108>)
400073e8:	447b      	add	r3, pc
400073ea:	4619      	mov	r1, r3
400073ec:	f7ff ff98 	bl	40007320 <twsiTimeoutChk>
400073f0:	4603      	mov	r3, r0
400073f2:	2b01      	cmp	r3, #1
400073f4:	d102      	bne.n	400073fc <mvTwsiStartBitSet+0xb0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:163
		"TWSI: mvTwsiStartBitSet ERROR - Start Clear bit TimeOut .\n"))
		return MV_TIMEOUT;
400073f6:	f04f 030e 	mov.w	r3, #14
400073fa:	e023      	b.n	40007444 <mvTwsiStartBitSet+0xf8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:166

	/* check that start bit went down */
	if ((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_START_BIT) != 0) {
400073fc:	79fb      	ldrb	r3, [r7, #7]
400073fe:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007402:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007406:	f103 0308 	add.w	r3, r3, #8
4000740a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000740e:	4618      	mov	r0, r3
40007410:	f7ff ff78 	bl	40007304 <MV_MEMIO_LE32_READ>
40007414:	4603      	mov	r3, r0
40007416:	f003 0320 	and.w	r3, r3, #32
4000741a:	2b00      	cmp	r3, #0
4000741c:	d002      	beq.n	40007424 <mvTwsiStartBitSet+0xd8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:168
		/* mvOsPrintf("TWSI: mvTwsiStartBitSet ERROR - start bit didn't went down\n");	*/
		return MV_FAIL;
4000741e:	f04f 0301 	mov.w	r3, #1
40007422:	e00f      	b.n	40007444 <mvTwsiStartBitSet+0xf8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:172
	}

	/* check the status */
	temp = twsiStsGet(chanNum);
40007424:	79fb      	ldrb	r3, [r7, #7]
40007426:	4618      	mov	r0, r3
40007428:	f000 fa14 	bl	40007854 <twsiStsGet>
4000742c:	60f8      	str	r0, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:173
	if ((temp != TWSI_START_CON_TRA) && (temp != TWSI_REPEATED_START_CON_TRA)) {
4000742e:	68fb      	ldr	r3, [r7, #12]
40007430:	2b08      	cmp	r3, #8
40007432:	d005      	beq.n	40007440 <mvTwsiStartBitSet+0xf4>
40007434:	68fb      	ldr	r3, [r7, #12]
40007436:	2b10      	cmp	r3, #16
40007438:	d002      	beq.n	40007440 <mvTwsiStartBitSet+0xf4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:175
		/* mvOsPrintf("TWSI: mvTwsiStartBitSet ERROR - status %x after Set Start Bit. \n", temp);	*/
		return MV_FAIL;
4000743a:	f04f 0301 	mov.w	r3, #1
4000743e:	e001      	b.n	40007444 <mvTwsiStartBitSet+0xf8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:178
	}

	return MV_OK;
40007440:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:180

}
40007444:	4618      	mov	r0, r3
40007446:	f107 0718 	add.w	r7, r7, #24
4000744a:	46bd      	mov	sp, r7
4000744c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007450:	4770      	bx	lr
40007452:	bf00      	nop
40007454:	0000b9e0 	andeq	fp, r0, r0, ror #19

40007458 <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:201
* RETURN:
*       MV_TRUE is stop bit was set successfuly on the bus.
*
*******************************************************************************/
MV_STATUS mvTwsiStopBitSet(MV_U8 chanNum)
{
40007458:	b580      	push	{r7, lr}
4000745a:	b084      	sub	sp, #16
4000745c:	af00      	add	r7, sp, #0
4000745e:	4603      	mov	r3, r0
40007460:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:205
	MV_U32 timeout, temp;

	/* Generate stop bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
40007462:	79fb      	ldrb	r3, [r7, #7]
40007464:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007468:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000746c:	f103 0308 	add.w	r3, r3, #8
40007470:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007474:	4618      	mov	r0, r3
40007476:	f7ff ff45 	bl	40007304 <MV_MEMIO_LE32_READ>
4000747a:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:208
	
//	add = TWSI_CONTROL_REG(chanNum);
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_STOP_BIT);
4000747c:	79fb      	ldrb	r3, [r7, #7]
4000747e:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007482:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007486:	f103 0308 	add.w	r3, r3, #8
4000748a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000748e:	68ba      	ldr	r2, [r7, #8]
40007490:	f042 0210 	orr.w	r2, r2, #16
40007494:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:210

	twsiIntFlgClr(chanNum);
40007496:	79fb      	ldrb	r3, [r7, #7]
40007498:	4618      	mov	r0, r3
4000749a:	f000 f87d 	bl	40007598 <twsiIntFlgClr>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:213

	/* wait for stop bit to come down */
	timeout = 0;
4000749e:	f04f 0300 	mov.w	r3, #0
400074a2:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:214
	while (((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0)
400074a4:	bf00      	nop
400074a6:	79fb      	ldrb	r3, [r7, #7]
400074a8:	f503 7388 	add.w	r3, r3, #272	; 0x110
400074ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
400074b0:	f103 0308 	add.w	r3, r3, #8
400074b4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400074b8:	4618      	mov	r0, r3
400074ba:	f7ff ff23 	bl	40007304 <MV_MEMIO_LE32_READ>
400074be:	4603      	mov	r3, r0
400074c0:	f003 0310 	and.w	r3, r3, #16
400074c4:	2b00      	cmp	r3, #0
400074c6:	d00d      	beq.n	400074e4 <mvTwsiStopBitSet+0x8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:215
				&& (timeout++ < TWSI_TIMEOUT_VALUE))
400074c8:	68fa      	ldr	r2, [r7, #12]
400074ca:	f240 43ff 	movw	r3, #1279	; 0x4ff
400074ce:	429a      	cmp	r2, r3
400074d0:	bf8c      	ite	hi
400074d2:	2300      	movhi	r3, #0
400074d4:	2301      	movls	r3, #1
400074d6:	b2db      	uxtb	r3, r3
400074d8:	68fa      	ldr	r2, [r7, #12]
400074da:	f102 0201 	add.w	r2, r2, #1
400074de:	60fa      	str	r2, [r7, #12]
400074e0:	2b00      	cmp	r3, #0
400074e2:	d1e0      	bne.n	400074a6 <mvTwsiStopBitSet+0x4e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:219
		;

	/* check for timeout */
	if (MV_TRUE == twsiTimeoutChk(timeout, "TWSI: mvTwsiStopBitSet ERROR - Stop bit TimeOut .\n"))
400074e4:	68f8      	ldr	r0, [r7, #12]
400074e6:	4b19      	ldr	r3, [pc, #100]	; (4000754c <mvTwsiStopBitSet+0xf4>)
400074e8:	447b      	add	r3, pc
400074ea:	4619      	mov	r1, r3
400074ec:	f7ff ff18 	bl	40007320 <twsiTimeoutChk>
400074f0:	4603      	mov	r3, r0
400074f2:	2b01      	cmp	r3, #1
400074f4:	d102      	bne.n	400074fc <mvTwsiStopBitSet+0xa4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:220
		return MV_TIMEOUT;
400074f6:	f04f 030e 	mov.w	r3, #14
400074fa:	e020      	b.n	4000753e <mvTwsiStopBitSet+0xe6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:223

	/* check that the stop bit went down */
	if ((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0) {
400074fc:	79fb      	ldrb	r3, [r7, #7]
400074fe:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007502:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007506:	f103 0308 	add.w	r3, r3, #8
4000750a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000750e:	4618      	mov	r0, r3
40007510:	f7ff fef8 	bl	40007304 <MV_MEMIO_LE32_READ>
40007514:	4603      	mov	r3, r0
40007516:	f003 0310 	and.w	r3, r3, #16
4000751a:	2b00      	cmp	r3, #0
4000751c:	d002      	beq.n	40007524 <mvTwsiStopBitSet+0xcc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:225
		/* mvOsPrintf("TWSI: mvTwsiStopBitSet ERROR - stop bit didn't went down. \n");	*/
		return MV_FAIL;
4000751e:	f04f 0301 	mov.w	r3, #1
40007522:	e00c      	b.n	4000753e <mvTwsiStopBitSet+0xe6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:229
	}

	/* check the status */
	temp = twsiStsGet(chanNum);
40007524:	79fb      	ldrb	r3, [r7, #7]
40007526:	4618      	mov	r0, r3
40007528:	f000 f994 	bl	40007854 <twsiStsGet>
4000752c:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:230
	if (temp != TWSI_NO_REL_STS_INT_FLAG_IS_KEPT_0) {
4000752e:	68bb      	ldr	r3, [r7, #8]
40007530:	2bf8      	cmp	r3, #248	; 0xf8
40007532:	d002      	beq.n	4000753a <mvTwsiStopBitSet+0xe2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:232
		/* mvOsPrintf("TWSI: mvTwsiStopBitSet ERROR - status %x after Stop Bit. \n", temp);	*/
		return MV_FAIL;
40007534:	f04f 0301 	mov.w	r3, #1
40007538:	e001      	b.n	4000753e <mvTwsiStopBitSet+0xe6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:235
	}

	return MV_OK;
4000753a:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:236
}
4000753e:	4618      	mov	r0, r3
40007540:	f107 0710 	add.w	r7, r7, #16
40007544:	46bd      	mov	sp, r7
40007546:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000754a:	4770      	bx	lr
4000754c:	0000b91c 	andeq	fp, r0, ip, lsl r9

40007550 <twsiMainIntGet>:
twsiMainIntGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:255
* RETURN:
*       MV_TRUE is interrupt flag is set, MV_FALSE otherwise.
*
*******************************************************************************/
static MV_BOOL twsiMainIntGet(MV_U8 chanNum)
{
40007550:	b580      	push	{r7, lr}
40007552:	b084      	sub	sp, #16
40007554:	af00      	add	r7, sp, #0
40007556:	4603      	mov	r3, r0
40007558:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:260
	MV_U32 temp;

	/* get the int flag bit */

	temp = MV_REG_READ(MV_TWSI_CPU_MAIN_INT_CASUE(chanNum));
4000755a:	f641 0084 	movw	r0, #6276	; 0x1884
4000755e:	f2cd 0002 	movt	r0, #53250	; 0xd002
40007562:	f7ff fecf 	bl	40007304 <MV_MEMIO_LE32_READ>
40007566:	60f8      	str	r0, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:261
	if (temp & (1<<CPU_MAIN_INT_TWSI_OFFS(chanNum))) /*   (TWSI_CPU_MAIN_INT_BIT(chanNum)))	*/
40007568:	79fb      	ldrb	r3, [r7, #7]
4000756a:	f103 0302 	add.w	r3, r3, #2
4000756e:	f04f 0201 	mov.w	r2, #1
40007572:	fa02 f303 	lsl.w	r3, r2, r3
40007576:	461a      	mov	r2, r3
40007578:	68fb      	ldr	r3, [r7, #12]
4000757a:	4013      	ands	r3, r2
4000757c:	2b00      	cmp	r3, #0
4000757e:	d002      	beq.n	40007586 <twsiMainIntGet+0x36>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:262
		return MV_TRUE;
40007580:	f04f 0301 	mov.w	r3, #1
40007584:	e001      	b.n	4000758a <twsiMainIntGet+0x3a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:264

	return MV_FALSE;
40007586:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:265
}
4000758a:	4618      	mov	r0, r3
4000758c:	f107 0710 	add.w	r7, r7, #16
40007590:	46bd      	mov	sp, r7
40007592:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007596:	4770      	bx	lr

40007598 <twsiIntFlgClr>:
twsiIntFlgClr():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:286
* RETURN:
*       None.
*
*******************************************************************************/
static MV_VOID twsiIntFlgClr(MV_U8 chanNum)
{
40007598:	b580      	push	{r7, lr}
4000759a:	b084      	sub	sp, #16
4000759c:	af00      	add	r7, sp, #0
4000759e:	4603      	mov	r3, r0
400075a0:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:289
	MV_U32 temp;

	mvTwsiDelay(1);
400075a2:	f04f 0001 	mov.w	r0, #1
400075a6:	f000 fd4b 	bl	40008040 <mvTwsiDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:291
	/* clear the int flag bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
400075aa:	79fb      	ldrb	r3, [r7, #7]
400075ac:	f503 7388 	add.w	r3, r3, #272	; 0x110
400075b0:	ea4f 2303 	mov.w	r3, r3, lsl #8
400075b4:	f103 0308 	add.w	r3, r3, #8
400075b8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400075bc:	4618      	mov	r0, r3
400075be:	f7ff fea1 	bl	40007304 <MV_MEMIO_LE32_READ>
400075c2:	60f8      	str	r0, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:292
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp & ~(TWSI_CONTROL_INT_FLAG_SET));
400075c4:	79fb      	ldrb	r3, [r7, #7]
400075c6:	f503 7388 	add.w	r3, r3, #272	; 0x110
400075ca:	ea4f 2303 	mov.w	r3, r3, lsl #8
400075ce:	f103 0308 	add.w	r3, r3, #8
400075d2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400075d6:	68fa      	ldr	r2, [r7, #12]
400075d8:	f022 0208 	bic.w	r2, r2, #8
400075dc:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:295

	/* wait for 1 mili sec for the clear to take effect */
	mvTwsiDelay(1);
400075de:	f04f 0001 	mov.w	r0, #1
400075e2:	f000 fd2d 	bl	40008040 <mvTwsiDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:298

	return;
}
400075e6:	f107 0710 	add.w	r7, r7, #16
400075ea:	46bd      	mov	sp, r7
400075ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400075f0:	4770      	bx	lr
400075f2:	bf00      	nop

400075f4 <twsiAckBitSet>:
twsiAckBitSet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:317
* RETURN:
*       None.
*
*******************************************************************************/
static MV_VOID twsiAckBitSet(MV_U8 chanNum)
{
400075f4:	b580      	push	{r7, lr}
400075f6:	b084      	sub	sp, #16
400075f8:	af00      	add	r7, sp, #0
400075fa:	4603      	mov	r3, r0
400075fc:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:321
	MV_U32 temp;

	/*Set the Ack bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
400075fe:	79fb      	ldrb	r3, [r7, #7]
40007600:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007604:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007608:	f103 0308 	add.w	r3, r3, #8
4000760c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007610:	4618      	mov	r0, r3
40007612:	f7ff fe77 	bl	40007304 <MV_MEMIO_LE32_READ>
40007616:	60f8      	str	r0, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:323
	
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_ACK);
40007618:	79fb      	ldrb	r3, [r7, #7]
4000761a:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000761e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007622:	f103 0308 	add.w	r3, r3, #8
40007626:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000762a:	68fa      	ldr	r2, [r7, #12]
4000762c:	f042 0204 	orr.w	r2, r2, #4
40007630:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:326

	/* Add delay of 1ms */
	mvTwsiDelay(1);
40007632:	f04f 0001 	mov.w	r0, #1
40007636:	f000 fd03 	bl	40008040 <mvTwsiDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:328
	return;
}
4000763a:	f107 0710 	add.w	r7, r7, #16
4000763e:	46bd      	mov	sp, r7
40007640:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007644:	4770      	bx	lr
40007646:	bf00      	nop

40007648 <mvTwsiInit>:
mvTwsiInit():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:353
* RETURN:
*       Actual frequancy.
*
*******************************************************************************/
MV_U32 mvTwsiInit(MV_U8 chanNum, MV_HZ frequancy, MV_U32 Tclk, MV_TWSI_ADDR *pTwsiAddr, MV_BOOL generalCallEnable)
{
40007648:	b580      	push	{r7, lr}
4000764a:	b08e      	sub	sp, #56	; 0x38
4000764c:	af00      	add	r7, sp, #0
4000764e:	60b9      	str	r1, [r7, #8]
40007650:	607a      	str	r2, [r7, #4]
40007652:	603b      	str	r3, [r7, #0]
40007654:	4603      	mov	r3, r0
40007656:	73fb      	strb	r3, [r7, #15]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:354
	MV_U32 n, m, freq, margin, minMargin = 0xffffffff;
40007658:	f04f 33ff 	mov.w	r3, #4294967295
4000765c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:356
	MV_U32 power;
	MV_U32 actualFreq = 0, actualN = 0, actualM = 0, val;
4000765e:	f04f 0300 	mov.w	r3, #0
40007662:	62bb      	str	r3, [r7, #40]	; 0x28
40007664:	f04f 0300 	mov.w	r3, #0
40007668:	627b      	str	r3, [r7, #36]	; 0x24
4000766a:	f04f 0300 	mov.w	r3, #0
4000766e:	623b      	str	r3, [r7, #32]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:370
		/* mvOsPrintf("Warning TWSI frequancy is too high, please use up tp 100Khz. \n");	*/
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - Tclk = %d freq = %d\n", Tclk, frequancy));	*/
	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
40007670:	f04f 0300 	mov.w	r3, #0
40007674:	637b      	str	r3, [r7, #52]	; 0x34
40007676:	e03d      	b.n	400076f4 <mvTwsiInit+0xac>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:371
		for (m = 0; m < 16; m++) {
40007678:	f04f 0300 	mov.w	r3, #0
4000767c:	633b      	str	r3, [r7, #48]	; 0x30
4000767e:	e032      	b.n	400076e6 <mvTwsiInit+0x9e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:372
			power = 2 << n;	/* power = 2^(n+1) */
40007680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40007682:	f04f 0202 	mov.w	r2, #2
40007686:	fa02 f303 	lsl.w	r3, r2, r3
4000768a:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:373
			freq = Tclk / (10 * (m + 1) * power);
4000768c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000768e:	f103 0301 	add.w	r3, r3, #1
40007692:	69ba      	ldr	r2, [r7, #24]
40007694:	fb02 f203 	mul.w	r2, r2, r3
40007698:	4613      	mov	r3, r2
4000769a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000769e:	189b      	adds	r3, r3, r2
400076a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
400076a4:	6878      	ldr	r0, [r7, #4]
400076a6:	4619      	mov	r1, r3
400076a8:	f00a efd6 	blx	40012658 <__aeabi_uidiv>
400076ac:	4603      	mov	r3, r0
400076ae:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:374
			margin = MV_ABS(frequancy - freq);
400076b0:	68ba      	ldr	r2, [r7, #8]
400076b2:	697b      	ldr	r3, [r7, #20]
400076b4:	1ad3      	subs	r3, r2, r3
400076b6:	2b00      	cmp	r3, #0
400076b8:	bfb8      	it	lt
400076ba:	425b      	neglt	r3, r3
400076bc:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:376

			if ((freq <= frequancy) && (margin < minMargin)) {
400076be:	697a      	ldr	r2, [r7, #20]
400076c0:	68bb      	ldr	r3, [r7, #8]
400076c2:	429a      	cmp	r2, r3
400076c4:	d80b      	bhi.n	400076de <mvTwsiInit+0x96>
400076c6:	693a      	ldr	r2, [r7, #16]
400076c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
400076ca:	429a      	cmp	r2, r3
400076cc:	d207      	bcs.n	400076de <mvTwsiInit+0x96>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:377
				minMargin = margin;
400076ce:	693b      	ldr	r3, [r7, #16]
400076d0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:378
				actualFreq = freq;
400076d2:	697b      	ldr	r3, [r7, #20]
400076d4:	62bb      	str	r3, [r7, #40]	; 0x28
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:379
				actualN = n;
400076d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400076d8:	627b      	str	r3, [r7, #36]	; 0x24
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:380
				actualM = m;
400076da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
400076dc:	623b      	str	r3, [r7, #32]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:371
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - Tclk = %d freq = %d\n", Tclk, frequancy));	*/
	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
		for (m = 0; m < 16; m++) {
400076de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
400076e0:	f103 0301 	add.w	r3, r3, #1
400076e4:	633b      	str	r3, [r7, #48]	; 0x30
400076e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
400076e8:	2b0f      	cmp	r3, #15
400076ea:	d9c9      	bls.n	40007680 <mvTwsiInit+0x38>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:370
		/* mvOsPrintf("Warning TWSI frequancy is too high, please use up tp 100Khz. \n");	*/
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - Tclk = %d freq = %d\n", Tclk, frequancy));	*/
	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
400076ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400076ee:	f103 0301 	add.w	r3, r3, #1
400076f2:	637b      	str	r3, [r7, #52]	; 0x34
400076f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400076f6:	2b07      	cmp	r3, #7
400076f8:	d9be      	bls.n	40007678 <mvTwsiInit+0x30>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:386
			}
		}
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - actN %d actM %d actFreq %d\n", actualN, actualM, actualFreq));	*/
	/* Reset the TWSI logic */
	twsiReset(chanNum);
400076fa:	7bfb      	ldrb	r3, [r7, #15]
400076fc:	4618      	mov	r0, r3
400076fe:	f000 f8c3 	bl	40007888 <twsiReset>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:389

	/* Set the baud rate */
	val = ((actualM << TWSI_BAUD_RATE_M_OFFS) | actualN << TWSI_BAUD_RATE_N_OFFS);
40007702:	6a3b      	ldr	r3, [r7, #32]
40007704:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40007708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000770a:	4313      	orrs	r3, r2
4000770c:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:391
//	add = TWSI_STATUS_BAUDE_RATE_REG(chanNum);
	MV_REG_WRITE(TWSI_STATUS_BAUDE_RATE_REG(chanNum), val);
4000770e:	7bfb      	ldrb	r3, [r7, #15]
40007710:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007714:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007718:	f103 030c 	add.w	r3, r3, #12
4000771c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007720:	69fa      	ldr	r2, [r7, #28]
40007722:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:395

	/* Enable the TWSI and slave */
//	add = TWSI_CONTROL_REG(chanNum);
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), TWSI_CONTROL_ENA | TWSI_CONTROL_ACK);
40007724:	7bfb      	ldrb	r3, [r7, #15]
40007726:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000772a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000772e:	f103 0308 	add.w	r3, r3, #8
40007732:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007736:	f04f 0244 	mov.w	r2, #68	; 0x44
4000773a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:398

	/* set the TWSI slave address */
	if (pTwsiAddr->type == ADDR10_BIT) {	/* 10 Bit deviceAddress */
4000773c:	683b      	ldr	r3, [r7, #0]
4000773e:	791b      	ldrb	r3, [r3, #4]
40007740:	2b01      	cmp	r3, #1
40007742:	d12a      	bne.n	4000779a <mvTwsiInit+0x152>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:400
		/* writing the 2 most significant bits of the 10 bit address */
		val = ((pTwsiAddr->address & TWSI_SLAVE_ADDR_10BIT_MASK) >> TWSI_SLAVE_ADDR_10BIT_OFFS);
40007744:	683b      	ldr	r3, [r7, #0]
40007746:	681b      	ldr	r3, [r3, #0]
40007748:	f403 7340 	and.w	r3, r3, #768	; 0x300
4000774c:	ea4f 13d3 	mov.w	r3, r3, lsr #7
40007750:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:402
		/* bits 7:3 must be 0x11110 */
		val |= TWSI_SLAVE_ADDR_10BIT_CONST;
40007752:	69fb      	ldr	r3, [r7, #28]
40007754:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
40007758:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:404
		/* set GCE bit */
		if (generalCallEnable)
4000775a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000775c:	2b00      	cmp	r3, #0
4000775e:	d003      	beq.n	40007768 <mvTwsiInit+0x120>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:405
			val |= TWSI_SLAVE_ADDR_GCE_ENA;
40007760:	69fb      	ldr	r3, [r7, #28]
40007762:	f043 0301 	orr.w	r3, r3, #1
40007766:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:408
		/* write slave address */
//		add = TWSI_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum), val);
40007768:	7bfb      	ldrb	r3, [r7, #15]
4000776a:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000776e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007772:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007776:	69fa      	ldr	r2, [r7, #28]
40007778:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:411

		/* writing the 8 least significant bits of the 10 bit address */
		val = (pTwsiAddr->address << TWSI_EXTENDED_SLAVE_OFFS) & TWSI_EXTENDED_SLAVE_MASK;
4000777a:	683b      	ldr	r3, [r7, #0]
4000777c:	681b      	ldr	r3, [r3, #0]
4000777e:	b2db      	uxtb	r3, r3
40007780:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:413
//		add = TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum), val);
40007782:	7bfb      	ldrb	r3, [r7, #15]
40007784:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007788:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000778c:	f103 0310 	add.w	r3, r3, #16
40007790:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007794:	69fa      	ldr	r2, [r7, #28]
40007796:	601a      	str	r2, [r3, #0]
40007798:	e01b      	b.n	400077d2 <mvTwsiInit+0x18a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:418
	} else {		/*7 bit address */

		/* set the 7 Bits address */
//		add = TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum), 0x0);
4000779a:	7bfb      	ldrb	r3, [r7, #15]
4000779c:	f503 7388 	add.w	r3, r3, #272	; 0x110
400077a0:	ea4f 2303 	mov.w	r3, r3, lsl #8
400077a4:	f103 0310 	add.w	r3, r3, #16
400077a8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400077ac:	f04f 0200 	mov.w	r2, #0
400077b0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:419
		val = (pTwsiAddr->address << TWSI_SLAVE_ADDR_7BIT_OFFS) & TWSI_SLAVE_ADDR_7BIT_MASK;
400077b2:	683b      	ldr	r3, [r7, #0]
400077b4:	681b      	ldr	r3, [r3, #0]
400077b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
400077ba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
400077be:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:421
//		add = TWSI_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum), val);
400077c0:	7bfb      	ldrb	r3, [r7, #15]
400077c2:	f503 7388 	add.w	r3, r3, #272	; 0x110
400077c6:	ea4f 2303 	mov.w	r3, r3, lsl #8
400077ca:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400077ce:	69fa      	ldr	r2, [r7, #28]
400077d0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:425
	}

	/* unmask twsi int */
	val = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
400077d2:	7bfb      	ldrb	r3, [r7, #15]
400077d4:	f503 7388 	add.w	r3, r3, #272	; 0x110
400077d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
400077dc:	f103 0308 	add.w	r3, r3, #8
400077e0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400077e4:	4618      	mov	r0, r3
400077e6:	f7ff fd8d 	bl	40007304 <MV_MEMIO_LE32_READ>
400077ea:	61f8      	str	r0, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:426
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), val | TWSI_CONTROL_INT_ENA);
400077ec:	7bfb      	ldrb	r3, [r7, #15]
400077ee:	f503 7388 	add.w	r3, r3, #272	; 0x110
400077f2:	ea4f 2303 	mov.w	r3, r3, lsl #8
400077f6:	f103 0308 	add.w	r3, r3, #8
400077fa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400077fe:	69fa      	ldr	r2, [r7, #28]
40007800:	f042 0280 	orr.w	r2, r2, #128	; 0x80
40007804:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:429
		
	/* unmask twsi int in Interrupt source control register */
	val = (MV_REG_READ(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum))) |
40007806:	7bfb      	ldrb	r3, [r7, #15]
40007808:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
4000780c:	f103 03df 	add.w	r3, r3, #223	; 0xdf
40007810:	ea4f 0383 	mov.w	r3, r3, lsl #2
40007814:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007818:	4618      	mov	r0, r3
4000781a:	f7ff fd73 	bl	40007304 <MV_MEMIO_LE32_READ>
4000781e:	4603      	mov	r3, r0
40007820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
40007824:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:431
			 (1<<CPU_INT_SOURCE_CONTROL_ENA_OFFS));
	MV_REG_WRITE(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum)),val);
40007826:	7bfb      	ldrb	r3, [r7, #15]
40007828:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
4000782c:	f103 03df 	add.w	r3, r3, #223	; 0xdf
40007830:	ea4f 0383 	mov.w	r3, r3, lsl #2
40007834:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007838:	69fa      	ldr	r2, [r7, #28]
4000783a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:434

	/* Add delay of 1ms */
	mvTwsiDelay(1);
4000783c:	f04f 0001 	mov.w	r0, #1
40007840:	f000 fbfe 	bl	40008040 <mvTwsiDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:436

	return actualFreq;
40007844:	6abb      	ldr	r3, [r7, #40]	; 0x28
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:437
}
40007846:	4618      	mov	r0, r3
40007848:	f107 0738 	add.w	r7, r7, #56	; 0x38
4000784c:	46bd      	mov	sp, r7
4000784e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007852:	4770      	bx	lr

40007854 <twsiStsGet>:
twsiStsGet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:456
* RETURN:
*       MV_U32 - the TWSI status.
*
*******************************************************************************/
static MV_U32 twsiStsGet(MV_U8 chanNum)
{
40007854:	b580      	push	{r7, lr}
40007856:	b082      	sub	sp, #8
40007858:	af00      	add	r7, sp, #0
4000785a:	4603      	mov	r3, r0
4000785c:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:457
	return MV_REG_READ(TWSI_STATUS_BAUDE_RATE_REG(chanNum));
4000785e:	79fb      	ldrb	r3, [r7, #7]
40007860:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007864:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007868:	f103 030c 	add.w	r3, r3, #12
4000786c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007870:	4618      	mov	r0, r3
40007872:	f7ff fd47 	bl	40007304 <MV_MEMIO_LE32_READ>
40007876:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:459

}
40007878:	4618      	mov	r0, r3
4000787a:	f107 0708 	add.w	r7, r7, #8
4000787e:	46bd      	mov	sp, r7
40007880:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007884:	4770      	bx	lr
40007886:	bf00      	nop

40007888 <twsiReset>:
twsiReset():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:478
* RETURN:
*       None
*
*******************************************************************************/
static MV_VOID twsiReset(MV_U8 chanNum)
{
40007888:	b580      	push	{r7, lr}
4000788a:	b082      	sub	sp, #8
4000788c:	af00      	add	r7, sp, #0
4000788e:	4603      	mov	r3, r0
40007890:	71fb      	strb	r3, [r7, #7]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:481

	/* Reset the TWSI logic */
	MV_REG_WRITE(TWSI_SOFT_RESET_REG(chanNum), 0);
40007892:	79fb      	ldrb	r3, [r7, #7]
40007894:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007898:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000789c:	f103 031c 	add.w	r3, r3, #28
400078a0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400078a4:	f04f 0200 	mov.w	r2, #0
400078a8:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:484

	/* wait for 2 mili sec */
	mvTwsiDelay(2);
400078aa:	f04f 0002 	mov.w	r0, #2
400078ae:	f000 fbc7 	bl	40008040 <mvTwsiDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:487

	return;
}
400078b2:	f107 0708 	add.w	r7, r7, #8
400078b6:	46bd      	mov	sp, r7
400078b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400078bc:	4770      	bx	lr
400078be:	bf00      	nop

400078c0 <mvTwsiAddrSet>:
mvTwsiAddrSet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:511
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
MV_STATUS mvTwsiAddrSet(MV_U8 chanNum, MV_TWSI_ADDR *pTwsiAddr, MV_TWSI_CMD command)
{
400078c0:	b580      	push	{r7, lr}
400078c2:	b082      	sub	sp, #8
400078c4:	af00      	add	r7, sp, #0
400078c6:	6039      	str	r1, [r7, #0]
400078c8:	4613      	mov	r3, r2
400078ca:	4602      	mov	r2, r0
400078cc:	71fa      	strb	r2, [r7, #7]
400078ce:	71bb      	strb	r3, [r7, #6]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:515
	/* DB(// mvOsPrintf("TWSI: mvTwsiAddr7BitSet addr %x , type %d, cmd is %s\n", pTwsiAddr->address,	*/
/*	   pTwsiAddr->type, ((command == MV_TWSI_WRITE) ? "Write" : "Read")));	*/
	/* 10 Bit address */
	if (pTwsiAddr->type == ADDR10_BIT) {
400078d0:	683b      	ldr	r3, [r7, #0]
400078d2:	791b      	ldrb	r3, [r3, #4]
400078d4:	2b01      	cmp	r3, #1
400078d6:	d10a      	bne.n	400078ee <mvTwsiAddrSet+0x2e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:516
		return twsiAddr10BitSet(chanNum, pTwsiAddr->address, command);
400078d8:	683b      	ldr	r3, [r7, #0]
400078da:	681a      	ldr	r2, [r3, #0]
400078dc:	79f9      	ldrb	r1, [r7, #7]
400078de:	79bb      	ldrb	r3, [r7, #6]
400078e0:	4608      	mov	r0, r1
400078e2:	4611      	mov	r1, r2
400078e4:	461a      	mov	r2, r3
400078e6:	f000 f813 	bl	40007910 <twsiAddr10BitSet>
400078ea:	4603      	mov	r3, r0
400078ec:	e009      	b.n	40007902 <mvTwsiAddrSet+0x42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:520
	}
	/* 7 Bit address */
	else {
		return twsiAddr7BitSet(chanNum, pTwsiAddr->address, command);
400078ee:	683b      	ldr	r3, [r7, #0]
400078f0:	681a      	ldr	r2, [r3, #0]
400078f2:	79f9      	ldrb	r1, [r7, #7]
400078f4:	79bb      	ldrb	r3, [r7, #6]
400078f6:	4608      	mov	r0, r1
400078f8:	4611      	mov	r1, r2
400078fa:	461a      	mov	r2, r3
400078fc:	f000 f8c6 	bl	40007a8c <twsiAddr7BitSet>
40007900:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:523
	}

}
40007902:	4618      	mov	r0, r3
40007904:	f107 0708 	add.w	r7, r7, #8
40007908:	46bd      	mov	sp, r7
4000790a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000790e:	4770      	bx	lr

40007910 <twsiAddr10BitSet>:
twsiAddr10BitSet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:554
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiAddr10BitSet(MV_U8 chanNum, MV_U32 deviceAddress, MV_TWSI_CMD command)
{
40007910:	b580      	push	{r7, lr}
40007912:	b084      	sub	sp, #16
40007914:	af00      	add	r7, sp, #0
40007916:	6039      	str	r1, [r7, #0]
40007918:	4613      	mov	r3, r2
4000791a:	4602      	mov	r2, r0
4000791c:	71fa      	strb	r2, [r7, #7]
4000791e:	71bb      	strb	r3, [r7, #6]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:558
	MV_U32 val, timeout;

	/* writing the 2 most significant bits of the 10 bit address */
	val = ((deviceAddress & TWSI_DATA_ADDR_10BIT_MASK) >> TWSI_DATA_ADDR_10BIT_OFFS);
40007920:	683b      	ldr	r3, [r7, #0]
40007922:	f403 7340 	and.w	r3, r3, #768	; 0x300
40007926:	ea4f 13d3 	mov.w	r3, r3, lsr #7
4000792a:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:560
	/* bits 7:3 must be 0x11110 */
	val |= TWSI_DATA_ADDR_10BIT_CONST;
4000792c:	68bb      	ldr	r3, [r7, #8]
4000792e:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
40007932:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:562
	/* set command */
	val |= command;
40007934:	79bb      	ldrb	r3, [r7, #6]
40007936:	68ba      	ldr	r2, [r7, #8]
40007938:	4313      	orrs	r3, r2
4000793a:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:563
	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
4000793c:	79fb      	ldrb	r3, [r7, #7]
4000793e:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007942:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007946:	f103 0304 	add.w	r3, r3, #4
4000794a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000794e:	68ba      	ldr	r2, [r7, #8]
40007950:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:565

	mvTwsiDelay(1);
40007952:	f04f 0001 	mov.w	r0, #1
40007956:	f000 fb73 	bl	40008040 <mvTwsiDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:568

	/* clear Int flag */
	twsiIntFlgClr(chanNum);
4000795a:	79fb      	ldrb	r3, [r7, #7]
4000795c:	4618      	mov	r0, r3
4000795e:	f7ff fe1b 	bl	40007598 <twsiIntFlgClr>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:571

	/* wait for Int to be Set */
	timeout = 0;
40007962:	f04f 0300 	mov.w	r3, #0
40007966:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:572
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40007968:	bf00      	nop
4000796a:	79fb      	ldrb	r3, [r7, #7]
4000796c:	4618      	mov	r0, r3
4000796e:	f7ff fdef 	bl	40007550 <twsiMainIntGet>
40007972:	4603      	mov	r3, r0
40007974:	2b00      	cmp	r3, #0
40007976:	d10d      	bne.n	40007994 <twsiAddr10BitSet+0x84>
40007978:	68fa      	ldr	r2, [r7, #12]
4000797a:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000797e:	429a      	cmp	r2, r3
40007980:	bf8c      	ite	hi
40007982:	2300      	movhi	r3, #0
40007984:	2301      	movls	r3, #1
40007986:	b2db      	uxtb	r3, r3
40007988:	68fa      	ldr	r2, [r7, #12]
4000798a:	f102 0201 	add.w	r2, r2, #1
4000798e:	60fa      	str	r2, [r7, #12]
40007990:	2b00      	cmp	r3, #0
40007992:	d1ea      	bne.n	4000796a <twsiAddr10BitSet+0x5a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:577
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 1st addr (10Bit) Int TimeOut.\n"))
40007994:	68f8      	ldr	r0, [r7, #12]
40007996:	4b3b      	ldr	r3, [pc, #236]	; (40007a84 <twsiAddr10BitSet+0x174>)
40007998:	447b      	add	r3, pc
4000799a:	4619      	mov	r1, r3
4000799c:	f7ff fcc0 	bl	40007320 <twsiTimeoutChk>
400079a0:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:576
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
400079a2:	2b01      	cmp	r3, #1
400079a4:	d102      	bne.n	400079ac <twsiAddr10BitSet+0x9c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:578
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 1st addr (10Bit) Int TimeOut.\n"))
		return MV_TIMEOUT;
400079a6:	f04f 030e 	mov.w	r3, #14
400079aa:	e063      	b.n	40007a74 <twsiAddr10BitSet+0x164>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:581

	/* check the status */
	val = twsiStsGet(chanNum);
400079ac:	79fb      	ldrb	r3, [r7, #7]
400079ae:	4618      	mov	r0, r3
400079b0:	f7ff ff50 	bl	40007854 <twsiStsGet>
400079b4:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:582
	if (((val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
400079b6:	68bb      	ldr	r3, [r7, #8]
400079b8:	2b40      	cmp	r3, #64	; 0x40
400079ba:	d002      	beq.n	400079c2 <twsiAddr10BitSet+0xb2>
400079bc:	79bb      	ldrb	r3, [r7, #6]
400079be:	2b01      	cmp	r3, #1
400079c0:	d005      	beq.n	400079ce <twsiAddr10BitSet+0xbe>
400079c2:	68bb      	ldr	r3, [r7, #8]
400079c4:	2b18      	cmp	r3, #24
400079c6:	d005      	beq.n	400079d4 <twsiAddr10BitSet+0xc4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:583
			 ((val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
400079c8:	79bb      	ldrb	r3, [r7, #6]
400079ca:	2b00      	cmp	r3, #0
400079cc:	d102      	bne.n	400079d4 <twsiAddr10BitSet+0xc4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:586
		/* mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 1st addr (10 Bit) in %s mode.\n", val,	*/
/*				   ((command == MV_TWSI_WRITE) ? "Write" : "Read"));	*/
		return MV_FAIL;
400079ce:	f04f 0301 	mov.w	r3, #1
400079d2:	e04f      	b.n	40007a74 <twsiAddr10BitSet+0x164>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:590
			 }

			 /* set  8 LSB of the address */
			 val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
400079d4:	683b      	ldr	r3, [r7, #0]
400079d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
400079da:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
400079de:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:591
			 MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
400079e0:	79fb      	ldrb	r3, [r7, #7]
400079e2:	f503 7388 	add.w	r3, r3, #272	; 0x110
400079e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
400079ea:	f103 0304 	add.w	r3, r3, #4
400079ee:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400079f2:	68ba      	ldr	r2, [r7, #8]
400079f4:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:594

			 /* clear Int flag */
			 twsiIntFlgClr(chanNum);
400079f6:	79fb      	ldrb	r3, [r7, #7]
400079f8:	4618      	mov	r0, r3
400079fa:	f7ff fdcd 	bl	40007598 <twsiIntFlgClr>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:597

			 /* wait for Int to be Set */
			 timeout = 0;
400079fe:	f04f 0300 	mov.w	r3, #0
40007a02:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:598
			 while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40007a04:	bf00      	nop
40007a06:	79fb      	ldrb	r3, [r7, #7]
40007a08:	4618      	mov	r0, r3
40007a0a:	f7ff fda1 	bl	40007550 <twsiMainIntGet>
40007a0e:	4603      	mov	r3, r0
40007a10:	2b00      	cmp	r3, #0
40007a12:	d10d      	bne.n	40007a30 <twsiAddr10BitSet+0x120>
40007a14:	68fa      	ldr	r2, [r7, #12]
40007a16:	f240 43ff 	movw	r3, #1279	; 0x4ff
40007a1a:	429a      	cmp	r2, r3
40007a1c:	bf8c      	ite	hi
40007a1e:	2300      	movhi	r3, #0
40007a20:	2301      	movls	r3, #1
40007a22:	b2db      	uxtb	r3, r3
40007a24:	68fa      	ldr	r2, [r7, #12]
40007a26:	f102 0201 	add.w	r2, r2, #1
40007a2a:	60fa      	str	r2, [r7, #12]
40007a2c:	2b00      	cmp	r3, #0
40007a2e:	d1ea      	bne.n	40007a06 <twsiAddr10BitSet+0xf6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:603
				 ;

			 /* check for timeout */
			 if (MV_TRUE ==
						  twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 2nd (10 Bit) Int TimOut.\n"))
40007a30:	68f8      	ldr	r0, [r7, #12]
40007a32:	4b15      	ldr	r3, [pc, #84]	; (40007a88 <twsiAddr10BitSet+0x178>)
40007a34:	447b      	add	r3, pc
40007a36:	4619      	mov	r1, r3
40007a38:	f7ff fc72 	bl	40007320 <twsiTimeoutChk>
40007a3c:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:602
			 timeout = 0;
			 while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
				 ;

			 /* check for timeout */
			 if (MV_TRUE ==
40007a3e:	2b01      	cmp	r3, #1
40007a40:	d102      	bne.n	40007a48 <twsiAddr10BitSet+0x138>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:604
						  twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 2nd (10 Bit) Int TimOut.\n"))
				 return MV_TIMEOUT;
40007a42:	f04f 030e 	mov.w	r3, #14
40007a46:	e015      	b.n	40007a74 <twsiAddr10BitSet+0x164>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:607

			 /* check the status */
			 val = twsiStsGet(chanNum);
40007a48:	79fb      	ldrb	r3, [r7, #7]
40007a4a:	4618      	mov	r0, r3
40007a4c:	f7ff ff02 	bl	40007854 <twsiStsGet>
40007a50:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:608
			 if (((val != TWSI_SEC_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
40007a52:	68bb      	ldr	r3, [r7, #8]
40007a54:	2be0      	cmp	r3, #224	; 0xe0
40007a56:	d002      	beq.n	40007a5e <twsiAddr10BitSet+0x14e>
40007a58:	79bb      	ldrb	r3, [r7, #6]
40007a5a:	2b01      	cmp	r3, #1
40007a5c:	d005      	beq.n	40007a6a <twsiAddr10BitSet+0x15a>
40007a5e:	68bb      	ldr	r3, [r7, #8]
40007a60:	2bd0      	cmp	r3, #208	; 0xd0
40007a62:	d005      	beq.n	40007a70 <twsiAddr10BitSet+0x160>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:609
							((val != TWSI_SEC_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
40007a64:	79bb      	ldrb	r3, [r7, #6]
40007a66:	2b00      	cmp	r3, #0
40007a68:	d102      	bne.n	40007a70 <twsiAddr10BitSet+0x160>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:612
				 /* mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 2nd addr(10 Bit) in %s mode.\n", val,	*/
/*							((command == MV_TWSI_WRITE) ? "Write" : "Read"));	*/
				 return MV_FAIL;
40007a6a:	f04f 0301 	mov.w	r3, #1
40007a6e:	e001      	b.n	40007a74 <twsiAddr10BitSet+0x164>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:615
							}

							return MV_OK;
40007a70:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:616
}
40007a74:	4618      	mov	r0, r3
40007a76:	f107 0710 	add.w	r7, r7, #16
40007a7a:	46bd      	mov	sp, r7
40007a7c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007a80:	4770      	bx	lr
40007a82:	bf00      	nop
40007a84:	0000b4a0 	andeq	fp, r0, r0, lsr #9
40007a88:	0000b444 	andeq	fp, r0, r4, asr #8

40007a8c <twsiAddr7BitSet>:
twsiAddr7BitSet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:641
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiAddr7BitSet(MV_U8 chanNum, MV_U32 deviceAddress, MV_TWSI_CMD command)
{
40007a8c:	b580      	push	{r7, lr}
40007a8e:	b084      	sub	sp, #16
40007a90:	af00      	add	r7, sp, #0
40007a92:	6039      	str	r1, [r7, #0]
40007a94:	4613      	mov	r3, r2
40007a96:	4602      	mov	r2, r0
40007a98:	71fa      	strb	r2, [r7, #7]
40007a9a:	71bb      	strb	r3, [r7, #6]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:645
	MV_U32 val, timeout;

	/* set the address */
	val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
40007a9c:	683b      	ldr	r3, [r7, #0]
40007a9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
40007aa2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
40007aa6:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:647
	/* set command */
	val |= command;
40007aa8:	79bb      	ldrb	r3, [r7, #6]
40007aaa:	68ba      	ldr	r2, [r7, #8]
40007aac:	4313      	orrs	r3, r2
40007aae:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:648
	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
40007ab0:	79fb      	ldrb	r3, [r7, #7]
40007ab2:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007ab6:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007aba:	f103 0304 	add.w	r3, r3, #4
40007abe:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007ac2:	68ba      	ldr	r2, [r7, #8]
40007ac4:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:650
	/* WA add a delay */
	mvTwsiDelay(1);
40007ac6:	f04f 0001 	mov.w	r0, #1
40007aca:	f000 fab9 	bl	40008040 <mvTwsiDelay>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:653

	/* clear Int flag */
	twsiIntFlgClr(chanNum);
40007ace:	79fb      	ldrb	r3, [r7, #7]
40007ad0:	4618      	mov	r0, r3
40007ad2:	f7ff fd61 	bl	40007598 <twsiIntFlgClr>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:656

	/* wait for Int to be Set */
	timeout = 0;
40007ad6:	f04f 0300 	mov.w	r3, #0
40007ada:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:657
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40007adc:	bf00      	nop
40007ade:	79fb      	ldrb	r3, [r7, #7]
40007ae0:	4618      	mov	r0, r3
40007ae2:	f7ff fd35 	bl	40007550 <twsiMainIntGet>
40007ae6:	4603      	mov	r3, r0
40007ae8:	2b00      	cmp	r3, #0
40007aea:	d10d      	bne.n	40007b08 <twsiAddr7BitSet+0x7c>
40007aec:	68fa      	ldr	r2, [r7, #12]
40007aee:	f240 43ff 	movw	r3, #1279	; 0x4ff
40007af2:	429a      	cmp	r2, r3
40007af4:	bf8c      	ite	hi
40007af6:	2300      	movhi	r3, #0
40007af8:	2301      	movls	r3, #1
40007afa:	b2db      	uxtb	r3, r3
40007afc:	68fa      	ldr	r2, [r7, #12]
40007afe:	f102 0201 	add.w	r2, r2, #1
40007b02:	60fa      	str	r2, [r7, #12]
40007b04:	2b00      	cmp	r3, #0
40007b06:	d1ea      	bne.n	40007ade <twsiAddr7BitSet+0x52>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:662
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr7BitSet ERROR - Addr (7 Bit) int TimeOut.\n"))
40007b08:	68f8      	ldr	r0, [r7, #12]
40007b0a:	4b14      	ldr	r3, [pc, #80]	; (40007b5c <twsiAddr7BitSet+0xd0>)
40007b0c:	447b      	add	r3, pc
40007b0e:	4619      	mov	r1, r3
40007b10:	f7ff fc06 	bl	40007320 <twsiTimeoutChk>
40007b14:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:661
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
40007b16:	2b01      	cmp	r3, #1
40007b18:	d102      	bne.n	40007b20 <twsiAddr7BitSet+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:663
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr7BitSet ERROR - Addr (7 Bit) int TimeOut.\n"))
		return MV_TIMEOUT;
40007b1a:	f04f 030e 	mov.w	r3, #14
40007b1e:	e015      	b.n	40007b4c <twsiAddr7BitSet+0xc0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:666

	/* check the status */
	val = twsiStsGet(chanNum);
40007b20:	79fb      	ldrb	r3, [r7, #7]
40007b22:	4618      	mov	r0, r3
40007b24:	f7ff fe96 	bl	40007854 <twsiStsGet>
40007b28:	60b8      	str	r0, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:667
	if (((val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
40007b2a:	68bb      	ldr	r3, [r7, #8]
40007b2c:	2b40      	cmp	r3, #64	; 0x40
40007b2e:	d002      	beq.n	40007b36 <twsiAddr7BitSet+0xaa>
40007b30:	79bb      	ldrb	r3, [r7, #6]
40007b32:	2b01      	cmp	r3, #1
40007b34:	d005      	beq.n	40007b42 <twsiAddr7BitSet+0xb6>
40007b36:	68bb      	ldr	r3, [r7, #8]
40007b38:	2b18      	cmp	r3, #24
40007b3a:	d005      	beq.n	40007b48 <twsiAddr7BitSet+0xbc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:668
			 ((val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
40007b3c:	79bb      	ldrb	r3, [r7, #6]
40007b3e:	2b00      	cmp	r3, #0
40007b40:	d102      	bne.n	40007b48 <twsiAddr7BitSet+0xbc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:674
		/* only in debug, since in boot we try to read the SPD of both DRAM, and we don't
		want error messeges in case DIMM doesn't exist. */
		/* DB(// mvOsPrintf	*/
			/*	("TWSI: twsiAddr7BitSet ERROR - status %x addr (7 Bit) in %s mode.\n", val,	*/
			/*	 ((command == MV_TWSI_WRITE) ? "Write" : "Read")));	*/
		return MV_FAIL;
40007b42:	f04f 0301 	mov.w	r3, #1
40007b46:	e001      	b.n	40007b4c <twsiAddr7BitSet+0xc0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:677
			 }

			 return MV_OK;
40007b48:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:678
}
40007b4c:	4618      	mov	r0, r3
40007b4e:	f107 0710 	add.w	r7, r7, #16
40007b52:	46bd      	mov	sp, r7
40007b54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007b58:	4770      	bx	lr
40007b5a:	bf00      	nop
40007b5c:	0000b3a8 	andeq	fp, r0, r8, lsr #7

40007b60 <twsiDataTransmit>:
twsiDataTransmit():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:708
*	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiDataTransmit(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
{
40007b60:	b580      	push	{r7, lr}
40007b62:	b088      	sub	sp, #32
40007b64:	af00      	add	r7, sp, #0
40007b66:	4603      	mov	r3, r0
40007b68:	60b9      	str	r1, [r7, #8]
40007b6a:	607a      	str	r2, [r7, #4]
40007b6c:	73fb      	strb	r3, [r7, #15]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:709
	MV_U32 timeout, temp, blockSizeWr = blockSize;
40007b6e:	687b      	ldr	r3, [r7, #4]
40007b70:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:711

	if (NULL == pBlock)
40007b72:	68bb      	ldr	r3, [r7, #8]
40007b74:	2b00      	cmp	r3, #0
40007b76:	d102      	bne.n	40007b7e <twsiDataTransmit+0x1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:712
		return MV_BAD_PARAM;
40007b78:	f04f 0304 	mov.w	r3, #4
40007b7c:	e071      	b.n	40007c62 <twsiDataTransmit+0x102>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:715

	/* wait for Int to be Set */
	timeout = 0;
40007b7e:	f04f 0300 	mov.w	r3, #0
40007b82:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:716
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40007b84:	bf00      	nop
40007b86:	7bfb      	ldrb	r3, [r7, #15]
40007b88:	4618      	mov	r0, r3
40007b8a:	f7ff fce1 	bl	40007550 <twsiMainIntGet>
40007b8e:	4603      	mov	r3, r0
40007b90:	2b00      	cmp	r3, #0
40007b92:	d10d      	bne.n	40007bb0 <twsiDataTransmit+0x50>
40007b94:	69fa      	ldr	r2, [r7, #28]
40007b96:	f240 43ff 	movw	r3, #1279	; 0x4ff
40007b9a:	429a      	cmp	r2, r3
40007b9c:	bf8c      	ite	hi
40007b9e:	2300      	movhi	r3, #0
40007ba0:	2301      	movls	r3, #1
40007ba2:	b2db      	uxtb	r3, r3
40007ba4:	69fa      	ldr	r2, [r7, #28]
40007ba6:	f102 0201 	add.w	r2, r2, #1
40007baa:	61fa      	str	r2, [r7, #28]
40007bac:	2b00      	cmp	r3, #0
40007bae:	d1ea      	bne.n	40007b86 <twsiDataTransmit+0x26>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:721
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
40007bb0:	69f8      	ldr	r0, [r7, #28]
40007bb2:	4b2f      	ldr	r3, [pc, #188]	; (40007c70 <twsiDataTransmit+0x110>)
40007bb4:	447b      	add	r3, pc
40007bb6:	4619      	mov	r1, r3
40007bb8:	f7ff fbb2 	bl	40007320 <twsiTimeoutChk>
40007bbc:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:720
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
40007bbe:	2b01      	cmp	r3, #1
40007bc0:	d14a      	bne.n	40007c58 <twsiDataTransmit+0xf8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:722
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
		return MV_TIMEOUT;
40007bc2:	f04f 030e 	mov.w	r3, #14
40007bc6:	e04c      	b.n	40007c62 <twsiDataTransmit+0x102>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:726

	while (blockSizeWr) {
		/* write the data */
		MV_REG_WRITE(TWSI_DATA_REG(chanNum), (MV_U32) *pBlock);
40007bc8:	7bfb      	ldrb	r3, [r7, #15]
40007bca:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007bce:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007bd2:	f103 0304 	add.w	r3, r3, #4
40007bd6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007bda:	68ba      	ldr	r2, [r7, #8]
40007bdc:	7812      	ldrb	r2, [r2, #0]
40007bde:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:728
		/* DB(// mvOsPrintf("TWSI: twsiDataTransmit place = %d write %x \n", blockSize - blockSizeWr, *pBlock));	*/
		pBlock++;
40007be0:	68bb      	ldr	r3, [r7, #8]
40007be2:	f103 0301 	add.w	r3, r3, #1
40007be6:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:729
		blockSizeWr--;
40007be8:	69bb      	ldr	r3, [r7, #24]
40007bea:	f103 33ff 	add.w	r3, r3, #4294967295
40007bee:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:731

		twsiIntFlgClr(chanNum);
40007bf0:	7bfb      	ldrb	r3, [r7, #15]
40007bf2:	4618      	mov	r0, r3
40007bf4:	f7ff fcd0 	bl	40007598 <twsiIntFlgClr>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:734

		/* wait for Int to be Set */
		timeout = 0;
40007bf8:	f04f 0300 	mov.w	r3, #0
40007bfc:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:735
		while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40007bfe:	bf00      	nop
40007c00:	7bfb      	ldrb	r3, [r7, #15]
40007c02:	4618      	mov	r0, r3
40007c04:	f7ff fca4 	bl	40007550 <twsiMainIntGet>
40007c08:	4603      	mov	r3, r0
40007c0a:	2b00      	cmp	r3, #0
40007c0c:	d10d      	bne.n	40007c2a <twsiDataTransmit+0xca>
40007c0e:	69fa      	ldr	r2, [r7, #28]
40007c10:	f240 43ff 	movw	r3, #1279	; 0x4ff
40007c14:	429a      	cmp	r2, r3
40007c16:	bf8c      	ite	hi
40007c18:	2300      	movhi	r3, #0
40007c1a:	2301      	movls	r3, #1
40007c1c:	b2db      	uxtb	r3, r3
40007c1e:	69fa      	ldr	r2, [r7, #28]
40007c20:	f102 0201 	add.w	r2, r2, #1
40007c24:	61fa      	str	r2, [r7, #28]
40007c26:	2b00      	cmp	r3, #0
40007c28:	d1ea      	bne.n	40007c00 <twsiDataTransmit+0xa0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:740
			;

		/* check for timeout */
		if (MV_TRUE ==
				  twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
40007c2a:	69f8      	ldr	r0, [r7, #28]
40007c2c:	4b11      	ldr	r3, [pc, #68]	; (40007c74 <twsiDataTransmit+0x114>)
40007c2e:	447b      	add	r3, pc
40007c30:	4619      	mov	r1, r3
40007c32:	f7ff fb75 	bl	40007320 <twsiTimeoutChk>
40007c36:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:739
		timeout = 0;
		while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
			;

		/* check for timeout */
		if (MV_TRUE ==
40007c38:	2b01      	cmp	r3, #1
40007c3a:	d102      	bne.n	40007c42 <twsiDataTransmit+0xe2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:741
				  twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
			return MV_TIMEOUT;
40007c3c:	f04f 030e 	mov.w	r3, #14
40007c40:	e00f      	b.n	40007c62 <twsiDataTransmit+0x102>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:744

		/* check the status */
		temp = twsiStsGet(chanNum);
40007c42:	7bfb      	ldrb	r3, [r7, #15]
40007c44:	4618      	mov	r0, r3
40007c46:	f7ff fe05 	bl	40007854 <twsiStsGet>
40007c4a:	6178      	str	r0, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:745
		if (temp != TWSI_M_TRAN_DATA_BYTE_ACK_REC) {
40007c4c:	697b      	ldr	r3, [r7, #20]
40007c4e:	2b28      	cmp	r3, #40	; 0x28
40007c50:	d002      	beq.n	40007c58 <twsiDataTransmit+0xf8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:747
			/* mvOsPrintf("TWSI: twsiDataTransmit ERROR - status %x in write trans\n", temp);	*/
			return MV_FAIL;
40007c52:	f04f 0301 	mov.w	r3, #1
40007c56:	e004      	b.n	40007c62 <twsiDataTransmit+0x102>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:724
	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
		return MV_TIMEOUT;

	while (blockSizeWr) {
40007c58:	69bb      	ldr	r3, [r7, #24]
40007c5a:	2b00      	cmp	r3, #0
40007c5c:	d1b4      	bne.n	40007bc8 <twsiDataTransmit+0x68>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:752
			return MV_FAIL;
		}

	}

	return MV_OK;
40007c5e:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:753
}
40007c62:	4618      	mov	r0, r3
40007c64:	f107 0720 	add.w	r7, r7, #32
40007c68:	46bd      	mov	sp, r7
40007c6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007c6e:	4770      	bx	lr
40007c70:	0000b33c 	andeq	fp, r0, ip, lsr r3
40007c74:	0000b2c2 	andeq	fp, r0, r2, asr #5

40007c78 <twsiDataReceive>:
twsiDataReceive():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:784
*	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiDataReceive(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
{
40007c78:	b580      	push	{r7, lr}
40007c7a:	b088      	sub	sp, #32
40007c7c:	af00      	add	r7, sp, #0
40007c7e:	4603      	mov	r3, r0
40007c80:	60b9      	str	r1, [r7, #8]
40007c82:	607a      	str	r2, [r7, #4]
40007c84:	73fb      	strb	r3, [r7, #15]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:785
	MV_U32 timeout, temp, blockSizeRd = blockSize;
40007c86:	687b      	ldr	r3, [r7, #4]
40007c88:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:787

	if (NULL == pBlock)
40007c8a:	68bb      	ldr	r3, [r7, #8]
40007c8c:	2b00      	cmp	r3, #0
40007c8e:	d102      	bne.n	40007c96 <twsiDataReceive+0x1e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:788
		return MV_BAD_PARAM;
40007c90:	f04f 0304 	mov.w	r3, #4
40007c94:	e0a0      	b.n	40007dd8 <twsiDataReceive+0x160>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:791

	/* wait for Int to be Set */
	timeout = 0;
40007c96:	f04f 0300 	mov.w	r3, #0
40007c9a:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:792
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40007c9c:	bf00      	nop
40007c9e:	7bfb      	ldrb	r3, [r7, #15]
40007ca0:	4618      	mov	r0, r3
40007ca2:	f7ff fc55 	bl	40007550 <twsiMainIntGet>
40007ca6:	4603      	mov	r3, r0
40007ca8:	2b00      	cmp	r3, #0
40007caa:	d10d      	bne.n	40007cc8 <twsiDataReceive+0x50>
40007cac:	69fa      	ldr	r2, [r7, #28]
40007cae:	f240 43ff 	movw	r3, #1279	; 0x4ff
40007cb2:	429a      	cmp	r2, r3
40007cb4:	bf8c      	ite	hi
40007cb6:	2300      	movhi	r3, #0
40007cb8:	2301      	movls	r3, #1
40007cba:	b2db      	uxtb	r3, r3
40007cbc:	69fa      	ldr	r2, [r7, #28]
40007cbe:	f102 0201 	add.w	r2, r2, #1
40007cc2:	61fa      	str	r2, [r7, #28]
40007cc4:	2b00      	cmp	r3, #0
40007cc6:	d1ea      	bne.n	40007c9e <twsiDataReceive+0x26>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:797
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
40007cc8:	69f8      	ldr	r0, [r7, #28]
40007cca:	4b47      	ldr	r3, [pc, #284]	; (40007de8 <twsiDataReceive+0x170>)
40007ccc:	447b      	add	r3, pc
40007cce:	4619      	mov	r1, r3
40007cd0:	f7ff fb26 	bl	40007320 <twsiTimeoutChk>
40007cd4:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:796
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
40007cd6:	2b01      	cmp	r3, #1
40007cd8:	d179      	bne.n	40007dce <twsiDataReceive+0x156>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:798
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
		return MV_TIMEOUT;
40007cda:	f04f 030e 	mov.w	r3, #14
40007cde:	e07b      	b.n	40007dd8 <twsiDataReceive+0x160>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:801

	while (blockSizeRd) {
		if (blockSizeRd == 1) {
40007ce0:	69bb      	ldr	r3, [r7, #24]
40007ce2:	2b01      	cmp	r3, #1
40007ce4:	d11b      	bne.n	40007d1e <twsiDataReceive+0xa6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:803
			/* clear ack and Int flag */
			temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
40007ce6:	7bfb      	ldrb	r3, [r7, #15]
40007ce8:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007cec:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007cf0:	f103 0308 	add.w	r3, r3, #8
40007cf4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007cf8:	4618      	mov	r0, r3
40007cfa:	f7ff fb03 	bl	40007304 <MV_MEMIO_LE32_READ>
40007cfe:	6178      	str	r0, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:804
			temp &= ~(TWSI_CONTROL_ACK);
40007d00:	697b      	ldr	r3, [r7, #20]
40007d02:	f023 0304 	bic.w	r3, r3, #4
40007d06:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:805
			MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp);
40007d08:	7bfb      	ldrb	r3, [r7, #15]
40007d0a:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007d0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007d12:	f103 0308 	add.w	r3, r3, #8
40007d16:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007d1a:	697a      	ldr	r2, [r7, #20]
40007d1c:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:807
		}
		twsiIntFlgClr(chanNum);
40007d1e:	7bfb      	ldrb	r3, [r7, #15]
40007d20:	4618      	mov	r0, r3
40007d22:	f7ff fc39 	bl	40007598 <twsiIntFlgClr>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:809
		/* wait for Int to be Set */
		timeout = 0;
40007d26:	f04f 0300 	mov.w	r3, #0
40007d2a:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:810
		while ((!twsiMainIntGet(chanNum)) && (timeout++ < TWSI_TIMEOUT_VALUE))
40007d2c:	bf00      	nop
40007d2e:	7bfb      	ldrb	r3, [r7, #15]
40007d30:	4618      	mov	r0, r3
40007d32:	f7ff fc0d 	bl	40007550 <twsiMainIntGet>
40007d36:	4603      	mov	r3, r0
40007d38:	2b00      	cmp	r3, #0
40007d3a:	d10d      	bne.n	40007d58 <twsiDataReceive+0xe0>
40007d3c:	69fa      	ldr	r2, [r7, #28]
40007d3e:	f240 43ff 	movw	r3, #1279	; 0x4ff
40007d42:	429a      	cmp	r2, r3
40007d44:	bf8c      	ite	hi
40007d46:	2300      	movhi	r3, #0
40007d48:	2301      	movls	r3, #1
40007d4a:	b2db      	uxtb	r3, r3
40007d4c:	69fa      	ldr	r2, [r7, #28]
40007d4e:	f102 0201 	add.w	r2, r2, #1
40007d52:	61fa      	str	r2, [r7, #28]
40007d54:	2b00      	cmp	r3, #0
40007d56:	d1ea      	bne.n	40007d2e <twsiDataReceive+0xb6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:815
			;

		/* check for timeout */
		if (MV_TRUE ==
				  twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data Int Time out .\n"))
40007d58:	69f8      	ldr	r0, [r7, #28]
40007d5a:	4b24      	ldr	r3, [pc, #144]	; (40007dec <twsiDataReceive+0x174>)
40007d5c:	447b      	add	r3, pc
40007d5e:	4619      	mov	r1, r3
40007d60:	f7ff fade 	bl	40007320 <twsiTimeoutChk>
40007d64:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:814
		timeout = 0;
		while ((!twsiMainIntGet(chanNum)) && (timeout++ < TWSI_TIMEOUT_VALUE))
			;

		/* check for timeout */
		if (MV_TRUE ==
40007d66:	2b01      	cmp	r3, #1
40007d68:	d102      	bne.n	40007d70 <twsiDataReceive+0xf8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:816
				  twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data Int Time out .\n"))
			return MV_TIMEOUT;
40007d6a:	f04f 030e 	mov.w	r3, #14
40007d6e:	e033      	b.n	40007dd8 <twsiDataReceive+0x160>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:819

		/* check the status */
		temp = twsiStsGet(chanNum);
40007d70:	7bfb      	ldrb	r3, [r7, #15]
40007d72:	4618      	mov	r0, r3
40007d74:	f7ff fd6e 	bl	40007854 <twsiStsGet>
40007d78:	6178      	str	r0, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:820
		if ((temp != TWSI_M_REC_RD_DATA_ACK_TRA) && (blockSizeRd != 1)) {
40007d7a:	697b      	ldr	r3, [r7, #20]
40007d7c:	2b50      	cmp	r3, #80	; 0x50
40007d7e:	d005      	beq.n	40007d8c <twsiDataReceive+0x114>
40007d80:	69bb      	ldr	r3, [r7, #24]
40007d82:	2b01      	cmp	r3, #1
40007d84:	d002      	beq.n	40007d8c <twsiDataReceive+0x114>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:822
			/* mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in read trans \n", temp);	*/
			return MV_FAIL;
40007d86:	f04f 0301 	mov.w	r3, #1
40007d8a:	e025      	b.n	40007dd8 <twsiDataReceive+0x160>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:823
		} else if ((temp != TWSI_M_REC_RD_DATA_ACK_NOT_TRA) && (blockSizeRd == 1)) {
40007d8c:	697b      	ldr	r3, [r7, #20]
40007d8e:	2b58      	cmp	r3, #88	; 0x58
40007d90:	d005      	beq.n	40007d9e <twsiDataReceive+0x126>
40007d92:	69bb      	ldr	r3, [r7, #24]
40007d94:	2b01      	cmp	r3, #1
40007d96:	d102      	bne.n	40007d9e <twsiDataReceive+0x126>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:825
			/* mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in Rd Terminate\n", temp);	*/
			return MV_FAIL;
40007d98:	f04f 0301 	mov.w	r3, #1
40007d9c:	e01c      	b.n	40007dd8 <twsiDataReceive+0x160>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:829
		}

		/* read the data */
		*pBlock = (MV_U8) MV_REG_READ(TWSI_DATA_REG(chanNum));
40007d9e:	7bfb      	ldrb	r3, [r7, #15]
40007da0:	f503 7388 	add.w	r3, r3, #272	; 0x110
40007da4:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007da8:	f103 0304 	add.w	r3, r3, #4
40007dac:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40007db0:	4618      	mov	r0, r3
40007db2:	f7ff faa7 	bl	40007304 <MV_MEMIO_LE32_READ>
40007db6:	4603      	mov	r3, r0
40007db8:	b2da      	uxtb	r2, r3
40007dba:	68bb      	ldr	r3, [r7, #8]
40007dbc:	701a      	strb	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:831
		/* DB(// mvOsPrintf("TWSI: twsiDataReceive  place %d read %x \n", blockSize - blockSizeRd, *pBlock));	*/
		pBlock++;
40007dbe:	68bb      	ldr	r3, [r7, #8]
40007dc0:	f103 0301 	add.w	r3, r3, #1
40007dc4:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:832
		blockSizeRd--;
40007dc6:	69bb      	ldr	r3, [r7, #24]
40007dc8:	f103 33ff 	add.w	r3, r3, #4294967295
40007dcc:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:800
	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
		return MV_TIMEOUT;

	while (blockSizeRd) {
40007dce:	69bb      	ldr	r3, [r7, #24]
40007dd0:	2b00      	cmp	r3, #0
40007dd2:	d185      	bne.n	40007ce0 <twsiDataReceive+0x68>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:835
		/* DB(// mvOsPrintf("TWSI: twsiDataReceive  place %d read %x \n", blockSize - blockSizeRd, *pBlock));	*/
		pBlock++;
		blockSizeRd--;
	}

	return MV_OK;
40007dd4:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:836
}
40007dd8:	4618      	mov	r0, r3
40007dda:	f107 0720 	add.w	r7, r7, #32
40007dde:	46bd      	mov	sp, r7
40007de0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007de4:	4770      	bx	lr
40007de6:	bf00      	nop
40007de8:	0000b25c 	andeq	fp, r0, ip, asr r2
40007dec:	0000b204 	andeq	fp, r0, r4, lsl #4

40007df0 <twsiTargetOffsSet>:
twsiTargetOffsSet():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:864
*       MV_OK - if setting the offset completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset, MV_BOOL moreThen256)
{
40007df0:	b580      	push	{r7, lr}
40007df2:	b086      	sub	sp, #24
40007df4:	af00      	add	r7, sp, #0
40007df6:	4603      	mov	r3, r0
40007df8:	60b9      	str	r1, [r7, #8]
40007dfa:	607a      	str	r2, [r7, #4]
40007dfc:	73fb      	strb	r3, [r7, #15]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:868
	MV_U8 offBlock[2];
	MV_U32 offSize;

	if (moreThen256 == MV_TRUE) {
40007dfe:	687b      	ldr	r3, [r7, #4]
40007e00:	2b01      	cmp	r3, #1
40007e02:	d10b      	bne.n	40007e1c <twsiTargetOffsSet+0x2c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:869
		offBlock[0] = (offset >> 8) & 0xff;
40007e04:	68bb      	ldr	r3, [r7, #8]
40007e06:	ea4f 2313 	mov.w	r3, r3, lsr #8
40007e0a:	b2db      	uxtb	r3, r3
40007e0c:	743b      	strb	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:870
		offBlock[1] = offset & 0xff;
40007e0e:	68bb      	ldr	r3, [r7, #8]
40007e10:	b2db      	uxtb	r3, r3
40007e12:	747b      	strb	r3, [r7, #17]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:871
		offSize = 2;
40007e14:	f04f 0302 	mov.w	r3, #2
40007e18:	617b      	str	r3, [r7, #20]
40007e1a:	e005      	b.n	40007e28 <twsiTargetOffsSet+0x38>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:873
	} else {
		offBlock[0] = offset & 0xff;
40007e1c:	68bb      	ldr	r3, [r7, #8]
40007e1e:	b2db      	uxtb	r3, r3
40007e20:	743b      	strb	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:874
		offSize = 1;
40007e22:	f04f 0301 	mov.w	r3, #1
40007e26:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:878
	}
	/* DB(// mvOsPrintf("TWSI: twsiTargetOffsSet offSize = %x addr1 = %x addr2 = %x\n",	*/
/*	   offSize, offBlock[0], offBlock[1]));	*/
	return twsiDataTransmit(chanNum, offBlock, offSize);
40007e28:	7bfa      	ldrb	r2, [r7, #15]
40007e2a:	f107 0310 	add.w	r3, r7, #16
40007e2e:	4610      	mov	r0, r2
40007e30:	4619      	mov	r1, r3
40007e32:	697a      	ldr	r2, [r7, #20]
40007e34:	f7ff fe94 	bl	40007b60 <twsiDataTransmit>
40007e38:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:880

}
40007e3a:	4618      	mov	r0, r3
40007e3c:	f107 0718 	add.w	r7, r7, #24
40007e40:	46bd      	mov	sp, r7
40007e42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007e46:	4770      	bx	lr

40007e48 <mvTwsiRead>:
mvTwsiRead():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:911
* 	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
MV_STATUS mvTwsiRead(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
{
40007e48:	b580      	push	{r7, lr}
40007e4a:	b084      	sub	sp, #16
40007e4c:	af00      	add	r7, sp, #0
40007e4e:	60b9      	str	r1, [r7, #8]
40007e50:	607a      	str	r2, [r7, #4]
40007e52:	603b      	str	r3, [r7, #0]
40007e54:	4603      	mov	r3, r0
40007e56:	73fb      	strb	r3, [r7, #15]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:912
	if ((NULL == pBlock) || (NULL == pTwsiSlave))
40007e58:	687b      	ldr	r3, [r7, #4]
40007e5a:	2b00      	cmp	r3, #0
40007e5c:	d002      	beq.n	40007e64 <mvTwsiRead+0x1c>
40007e5e:	68bb      	ldr	r3, [r7, #8]
40007e60:	2b00      	cmp	r3, #0
40007e62:	d102      	bne.n	40007e6a <mvTwsiRead+0x22>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:913
		return MV_BAD_PARAM;
40007e64:	f04f 0304 	mov.w	r3, #4
40007e68:	e077      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:914
	if (MV_OK != mvTwsiStartBitSet(chanNum)) {
40007e6a:	7bfb      	ldrb	r3, [r7, #15]
40007e6c:	4618      	mov	r0, r3
40007e6e:	f7ff fa6d 	bl	4000734c <mvTwsiStartBitSet>
40007e72:	4603      	mov	r3, r0
40007e74:	2b00      	cmp	r3, #0
40007e76:	d006      	beq.n	40007e86 <mvTwsiRead+0x3e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:915
		mvTwsiStopBitSet(chanNum);
40007e78:	7bfb      	ldrb	r3, [r7, #15]
40007e7a:	4618      	mov	r0, r3
40007e7c:	f7ff faec 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:916
		return MV_FAIL;
40007e80:	f04f 0301 	mov.w	r3, #1
40007e84:	e069      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:922
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStartBitSet\n"));	*/

	/* in case offset exsist (i.e. eeprom ) */
	if (MV_TRUE == pTwsiSlave->validOffset) {
40007e86:	68bb      	ldr	r3, [r7, #8]
40007e88:	689b      	ldr	r3, [r3, #8]
40007e8a:	2b01      	cmp	r3, #1
40007e8c:	d133      	bne.n	40007ef6 <mvTwsiRead+0xae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:923
		if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE)) {
40007e8e:	68bb      	ldr	r3, [r7, #8]
40007e90:	7bfa      	ldrb	r2, [r7, #15]
40007e92:	4610      	mov	r0, r2
40007e94:	4619      	mov	r1, r3
40007e96:	f04f 0200 	mov.w	r2, #0
40007e9a:	f7ff fd11 	bl	400078c0 <mvTwsiAddrSet>
40007e9e:	4603      	mov	r3, r0
40007ea0:	2b00      	cmp	r3, #0
40007ea2:	d006      	beq.n	40007eb2 <mvTwsiRead+0x6a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:924
			mvTwsiStopBitSet(chanNum);
40007ea4:	7bfb      	ldrb	r3, [r7, #15]
40007ea6:	4618      	mov	r0, r3
40007ea8:	f7ff fad6 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:925
			return MV_FAIL;
40007eac:	f04f 0301 	mov.w	r3, #1
40007eb0:	e053      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:928
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiAddrSet\n"));	*/
		if (MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) {
40007eb2:	68bb      	ldr	r3, [r7, #8]
40007eb4:	68da      	ldr	r2, [r3, #12]
40007eb6:	68bb      	ldr	r3, [r7, #8]
40007eb8:	691b      	ldr	r3, [r3, #16]
40007eba:	7bf9      	ldrb	r1, [r7, #15]
40007ebc:	4608      	mov	r0, r1
40007ebe:	4611      	mov	r1, r2
40007ec0:	461a      	mov	r2, r3
40007ec2:	f7ff ff95 	bl	40007df0 <twsiTargetOffsSet>
40007ec6:	4603      	mov	r3, r0
40007ec8:	2b00      	cmp	r3, #0
40007eca:	d006      	beq.n	40007eda <mvTwsiRead+0x92>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:929
			mvTwsiStopBitSet(chanNum);
40007ecc:	7bfb      	ldrb	r3, [r7, #15]
40007ece:	4618      	mov	r0, r3
40007ed0:	f7ff fac2 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:930
			return MV_FAIL;
40007ed4:	f04f 0301 	mov.w	r3, #1
40007ed8:	e03f      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:933
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after twsiTargetOffsSet\n"));	*/
		if (MV_OK != mvTwsiStartBitSet(chanNum)) {
40007eda:	7bfb      	ldrb	r3, [r7, #15]
40007edc:	4618      	mov	r0, r3
40007ede:	f7ff fa35 	bl	4000734c <mvTwsiStartBitSet>
40007ee2:	4603      	mov	r3, r0
40007ee4:	2b00      	cmp	r3, #0
40007ee6:	d006      	beq.n	40007ef6 <mvTwsiRead+0xae>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:934
			mvTwsiStopBitSet(chanNum);
40007ee8:	7bfb      	ldrb	r3, [r7, #15]
40007eea:	4618      	mov	r0, r3
40007eec:	f7ff fab4 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:935
			return MV_FAIL;
40007ef0:	f04f 0301 	mov.w	r3, #1
40007ef4:	e031      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:939
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStartBitSet\n"));	*/
	}
	if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_READ)) {
40007ef6:	68bb      	ldr	r3, [r7, #8]
40007ef8:	7bfa      	ldrb	r2, [r7, #15]
40007efa:	4610      	mov	r0, r2
40007efc:	4619      	mov	r1, r3
40007efe:	f04f 0201 	mov.w	r2, #1
40007f02:	f7ff fcdd 	bl	400078c0 <mvTwsiAddrSet>
40007f06:	4603      	mov	r3, r0
40007f08:	2b00      	cmp	r3, #0
40007f0a:	d006      	beq.n	40007f1a <mvTwsiRead+0xd2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:940
		mvTwsiStopBitSet(chanNum);
40007f0c:	7bfb      	ldrb	r3, [r7, #15]
40007f0e:	4618      	mov	r0, r3
40007f10:	f7ff faa2 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:941
		return MV_FAIL;
40007f14:	f04f 0301 	mov.w	r3, #1
40007f18:	e01f      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:944
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiAddrSet\n"));	*/
	if (MV_OK != twsiDataReceive(chanNum, pBlock, blockSize)) {
40007f1a:	7bfb      	ldrb	r3, [r7, #15]
40007f1c:	4618      	mov	r0, r3
40007f1e:	6879      	ldr	r1, [r7, #4]
40007f20:	683a      	ldr	r2, [r7, #0]
40007f22:	f7ff fea9 	bl	40007c78 <twsiDataReceive>
40007f26:	4603      	mov	r3, r0
40007f28:	2b00      	cmp	r3, #0
40007f2a:	d006      	beq.n	40007f3a <mvTwsiRead+0xf2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:945
		mvTwsiStopBitSet(chanNum);
40007f2c:	7bfb      	ldrb	r3, [r7, #15]
40007f2e:	4618      	mov	r0, r3
40007f30:	f7ff fa92 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:946
		return MV_FAIL;
40007f34:	f04f 0301 	mov.w	r3, #1
40007f38:	e00f      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:950
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after twsiDataReceive\n"));	*/

	if (MV_OK != mvTwsiStopBitSet(chanNum)) {
40007f3a:	7bfb      	ldrb	r3, [r7, #15]
40007f3c:	4618      	mov	r0, r3
40007f3e:	f7ff fa8b 	bl	40007458 <mvTwsiStopBitSet>
40007f42:	4603      	mov	r3, r0
40007f44:	2b00      	cmp	r3, #0
40007f46:	d002      	beq.n	40007f4e <mvTwsiRead+0x106>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:951
		return MV_FAIL;
40007f48:	f04f 0301 	mov.w	r3, #1
40007f4c:	e005      	b.n	40007f5a <mvTwsiRead+0x112>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:954
	}

	twsiAckBitSet(chanNum);
40007f4e:	7bfb      	ldrb	r3, [r7, #15]
40007f50:	4618      	mov	r0, r3
40007f52:	f7ff fb4f 	bl	400075f4 <twsiAckBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:958

	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStopBitSet\n"));	*/

	return MV_OK;
40007f56:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:959
}
40007f5a:	4618      	mov	r0, r3
40007f5c:	f107 0710 	add.w	r7, r7, #16
40007f60:	46bd      	mov	sp, r7
40007f62:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007f66:	4770      	bx	lr

40007f68 <mvTwsiWrite>:
mvTwsiWrite():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:991
*
* NOTE: Part of the EEPROM, required that the offset will be aligned to the
*	max write burst supported.
*******************************************************************************/
MV_STATUS mvTwsiWrite(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
{
40007f68:	b580      	push	{r7, lr}
40007f6a:	b084      	sub	sp, #16
40007f6c:	af00      	add	r7, sp, #0
40007f6e:	60b9      	str	r1, [r7, #8]
40007f70:	607a      	str	r2, [r7, #4]
40007f72:	603b      	str	r3, [r7, #0]
40007f74:	4603      	mov	r3, r0
40007f76:	73fb      	strb	r3, [r7, #15]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:992
	if ((NULL == pBlock) || (NULL == pTwsiSlave))
40007f78:	687b      	ldr	r3, [r7, #4]
40007f7a:	2b00      	cmp	r3, #0
40007f7c:	d002      	beq.n	40007f84 <mvTwsiWrite+0x1c>
40007f7e:	68bb      	ldr	r3, [r7, #8]
40007f80:	2b00      	cmp	r3, #0
40007f82:	d102      	bne.n	40007f8a <mvTwsiWrite+0x22>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:993
		return MV_BAD_PARAM;
40007f84:	f04f 0304 	mov.w	r3, #4
40007f88:	e053      	b.n	40008032 <mvTwsiWrite+0xca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:995

	if (MV_OK != mvTwsiStartBitSet(chanNum)) {
40007f8a:	7bfb      	ldrb	r3, [r7, #15]
40007f8c:	4618      	mov	r0, r3
40007f8e:	f7ff f9dd 	bl	4000734c <mvTwsiStartBitSet>
40007f92:	4603      	mov	r3, r0
40007f94:	2b00      	cmp	r3, #0
40007f96:	d006      	beq.n	40007fa6 <mvTwsiWrite+0x3e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:996
		mvTwsiStopBitSet(chanNum);
40007f98:	7bfb      	ldrb	r3, [r7, #15]
40007f9a:	4618      	mov	r0, r3
40007f9c:	f7ff fa5c 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:997
		return MV_FAIL;
40007fa0:	f04f 0301 	mov.w	r3, #1
40007fa4:	e045      	b.n	40008032 <mvTwsiWrite+0xca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1001
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after mvTwsiStartBitSet\n"));	*/
	if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE)) {
40007fa6:	68bb      	ldr	r3, [r7, #8]
40007fa8:	7bfa      	ldrb	r2, [r7, #15]
40007faa:	4610      	mov	r0, r2
40007fac:	4619      	mov	r1, r3
40007fae:	f04f 0200 	mov.w	r2, #0
40007fb2:	f7ff fc85 	bl	400078c0 <mvTwsiAddrSet>
40007fb6:	4603      	mov	r3, r0
40007fb8:	2b00      	cmp	r3, #0
40007fba:	d006      	beq.n	40007fca <mvTwsiWrite+0x62>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1002
		mvTwsiStopBitSet(chanNum);
40007fbc:	7bfb      	ldrb	r3, [r7, #15]
40007fbe:	4618      	mov	r0, r3
40007fc0:	f7ff fa4a 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1003
		return MV_FAIL;
40007fc4:	f04f 0301 	mov.w	r3, #1
40007fc8:	e033      	b.n	40008032 <mvTwsiWrite+0xca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1008
	}
	/* DB(// mvOsPrintf("TWSI :mvTwsiEepromWrite after mvTwsiAddrSet\n"));	*/

	/* in case offset exsist (i.e. eeprom ) */
	if (MV_TRUE == pTwsiSlave->validOffset) {
40007fca:	68bb      	ldr	r3, [r7, #8]
40007fcc:	689b      	ldr	r3, [r3, #8]
40007fce:	2b01      	cmp	r3, #1
40007fd0:	d113      	bne.n	40007ffa <mvTwsiWrite+0x92>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1009
		if (MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) {
40007fd2:	68bb      	ldr	r3, [r7, #8]
40007fd4:	68da      	ldr	r2, [r3, #12]
40007fd6:	68bb      	ldr	r3, [r7, #8]
40007fd8:	691b      	ldr	r3, [r3, #16]
40007fda:	7bf9      	ldrb	r1, [r7, #15]
40007fdc:	4608      	mov	r0, r1
40007fde:	4611      	mov	r1, r2
40007fe0:	461a      	mov	r2, r3
40007fe2:	f7ff ff05 	bl	40007df0 <twsiTargetOffsSet>
40007fe6:	4603      	mov	r3, r0
40007fe8:	2b00      	cmp	r3, #0
40007fea:	d006      	beq.n	40007ffa <mvTwsiWrite+0x92>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1010
			mvTwsiStopBitSet(chanNum);
40007fec:	7bfb      	ldrb	r3, [r7, #15]
40007fee:	4618      	mov	r0, r3
40007ff0:	f7ff fa32 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1011
			return MV_FAIL;
40007ff4:	f04f 0301 	mov.w	r3, #1
40007ff8:	e01b      	b.n	40008032 <mvTwsiWrite+0xca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1015
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after twsiTargetOffsSet\n"));	*/
	}
	if (MV_OK != twsiDataTransmit(chanNum, pBlock, blockSize)) {
40007ffa:	7bfb      	ldrb	r3, [r7, #15]
40007ffc:	4618      	mov	r0, r3
40007ffe:	6879      	ldr	r1, [r7, #4]
40008000:	683a      	ldr	r2, [r7, #0]
40008002:	f7ff fdad 	bl	40007b60 <twsiDataTransmit>
40008006:	4603      	mov	r3, r0
40008008:	2b00      	cmp	r3, #0
4000800a:	d006      	beq.n	4000801a <mvTwsiWrite+0xb2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1016
		mvTwsiStopBitSet(chanNum);
4000800c:	7bfb      	ldrb	r3, [r7, #15]
4000800e:	4618      	mov	r0, r3
40008010:	f7ff fa22 	bl	40007458 <mvTwsiStopBitSet>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1017
		return MV_FAIL;
40008014:	f04f 0301 	mov.w	r3, #1
40008018:	e00b      	b.n	40008032 <mvTwsiWrite+0xca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1020
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after twsiDataTransmit\n"));	*/
	if (MV_OK != mvTwsiStopBitSet(chanNum)) {
4000801a:	7bfb      	ldrb	r3, [r7, #15]
4000801c:	4618      	mov	r0, r3
4000801e:	f7ff fa1b 	bl	40007458 <mvTwsiStopBitSet>
40008022:	4603      	mov	r3, r0
40008024:	2b00      	cmp	r3, #0
40008026:	d002      	beq.n	4000802e <mvTwsiWrite+0xc6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1021
		return MV_FAIL;
40008028:	f04f 0301 	mov.w	r3, #1
4000802c:	e001      	b.n	40008032 <mvTwsiWrite+0xca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1025
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after mvTwsiStopBitSet\n"));	*/

	return MV_OK;
4000802e:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1026
}
40008032:	4618      	mov	r0, r3
40008034:	f107 0710 	add.w	r7, r7, #16
40008038:	46bd      	mov	sp, r7
4000803a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000803e:	4770      	bx	lr

40008040 <mvTwsiDelay>:
mvTwsiDelay():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1033

/*
 * Delay in 1 us
 */
MV_VOID mvTwsiDelay(MV_U32 uiDelay)
{
40008040:	b580      	push	{r7, lr}
40008042:	b086      	sub	sp, #24
40008044:	af00      	add	r7, sp, #0
40008046:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1037
	MV_U32 uiReg,uiTclk,uiCycles;

	/* Read Sample at reset to find TCLK frequency - 0x18230 [28] */
	uiReg = (MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR) & (1 << REG_SAMPLE_RESET_TCLK_OFFS));
40008048:	f248 2030 	movw	r0, #33328	; 0x8230
4000804c:	f2cd 0001 	movt	r0, #53249	; 0xd001
40008050:	f7ff f958 	bl	40007304 <MV_MEMIO_LE32_READ>
40008054:	4603      	mov	r3, r0
40008056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
4000805a:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1038
	if(uiReg)
4000805c:	693b      	ldr	r3, [r7, #16]
4000805e:	2b00      	cmp	r3, #0
40008060:	d003      	beq.n	4000806a <mvTwsiDelay+0x2a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1039
		uiTclk = 200;
40008062:	f04f 03c8 	mov.w	r3, #200	; 0xc8
40008066:	617b      	str	r3, [r7, #20]
40008068:	e002      	b.n	40008070 <mvTwsiDelay+0x30>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1041
	else
		uiTclk = 250;
4000806a:	f04f 03fa 	mov.w	r3, #250	; 0xfa
4000806e:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1044

	/* reset Timer configurations */
	MV_REG_WRITE(REG_TIMERS_CTRL_ADDR, 0);
40008070:	f44f 7340 	mov.w	r3, #768	; 0x300
40008074:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008078:	f04f 0200 	mov.w	r2, #0
4000807c:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1046
	/* From TCLK calculate the uiCycles needed for the requested us uiDelay */
	uiCycles = uiTclk * uiDelay * 1000;
4000807e:	697b      	ldr	r3, [r7, #20]
40008080:	687a      	ldr	r2, [r7, #4]
40008082:	fb02 f303 	mul.w	r3, r2, r3
40008086:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000808a:	fb02 f303 	mul.w	r3, r2, r3
4000808e:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1048
	/* Set the Timer value */
	MV_REG_WRITE(REG_TIMER0_VALUE_ADDR, uiCycles);
40008090:	f44f 7345 	mov.w	r3, #788	; 0x314
40008094:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008098:	68fa      	ldr	r2, [r7, #12]
4000809a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1050
	/* Enable the Timer */
	MV_REG_BIT_SET(REG_TIMERS_CTRL_ADDR, REG_TIMER0_ENABLE_MASK);
4000809c:	f44f 7340 	mov.w	r3, #768	; 0x300
400080a0:	f2cd 0302 	movt	r3, #53250	; 0xd002
400080a4:	f44f 7240 	mov.w	r2, #768	; 0x300
400080a8:	f2cd 0202 	movt	r2, #53250	; 0xd002
400080ac:	6812      	ldr	r2, [r2, #0]
400080ae:	f042 0201 	orr.w	r2, r2, #1
400080b2:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1052
	/* loop waiting for the timer to expire */
	while (MV_REG_READ(REG_TIMER0_VALUE_ADDR)) {}
400080b4:	bf00      	nop
400080b6:	f44f 7045 	mov.w	r0, #788	; 0x314
400080ba:	f2cd 0002 	movt	r0, #53250	; 0xd002
400080be:	f7ff f921 	bl	40007304 <MV_MEMIO_LE32_READ>
400080c2:	4603      	mov	r3, r0
400080c4:	2b00      	cmp	r3, #0
400080c6:	d1f6      	bne.n	400080b6 <mvTwsiDelay+0x76>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_hdr_twsi.c:1054

400080c8:	f107 0718 	add.w	r7, r7, #24
400080cc:	46bd      	mov	sp, r7
400080ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400080d2:	4770      	bx	lr

400080d4 <sramConfig>:
sramConfig():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:70
#include <stdlib.h>
#include <stdio.h>
#include "../ddr3_init.h"

MV_VOID sramConfig(void)
{
400080d4:	b580      	push	{r7, lr}
400080d6:	b082      	sub	sp, #8
400080d8:	af00      	add	r7, sp, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:74
	MV_U32 *ptr;

	/* disable DRAM Window */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0x1FFF0E00);	/*Close Mbus Window - 1G */
400080da:	f04f 03e8 	mov.w	r3, #232	; 0xe8
400080de:	f2cd 0302 	movt	r3, #53250	; 0xd002
400080e2:	f44f 6260 	mov.w	r2, #3584	; 0xe00
400080e6:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
400080ea:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:77

	/* Fix L2 way 0 size to 256KB */
	MV_REG_WRITE(0x20240,0x40000301); 
400080ec:	f44f 7310 	mov.w	r3, #576	; 0x240
400080f0:	f2cd 0302 	movt	r3, #53250	; 0xd002
400080f4:	f240 3201 	movw	r2, #769	; 0x301
400080f8:	f2c4 0200 	movt	r2, #16384	; 0x4000
400080fc:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:80
		
	/* set L2 way 3 to SRAM at 0 */
	MV_REG_WRITE(0x850C,0x1);
400080fe:	f248 530c 	movw	r3, #34060	; 0x850c
40008102:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008106:	f04f 0201 	mov.w	r2, #1
4000810a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:81
	MV_REG_WRITE(0x20244,0x001);
4000810c:	f44f 7311 	mov.w	r3, #580	; 0x244
40008110:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008114:	f04f 0201 	mov.w	r2, #1
40008118:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:83
	
	ptr = (void*)0x10;
4000811a:	f04f 0310 	mov.w	r3, #16
4000811e:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:84
	*ptr = 0xE3A0F02C;		/* mov pc,#0x2C */
40008120:	687a      	ldr	r2, [r7, #4]
40008122:	f24f 032c 	movw	r3, #61484	; 0xf02c
40008126:	f2ce 33a0 	movt	r3, #58272	; 0xe3a0
4000812a:	6013      	str	r3, [r2, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:85
	ptr = (void*)0x2C;		
4000812c:	f04f 032c 	mov.w	r3, #44	; 0x2c
40008130:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:86
	*ptr = 0xE24EE008;		/* sub r14,r14,#0x8 */
40008132:	687a      	ldr	r2, [r7, #4]
40008134:	f24e 0308 	movw	r3, #57352	; 0xe008
40008138:	f2ce 234e 	movt	r3, #57934	; 0xe24e
4000813c:	6013      	str	r3, [r2, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:87
	ptr = (void*)0x30;
4000813e:	f04f 0330 	mov.w	r3, #48	; 0x30
40008142:	607b      	str	r3, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:88
	*ptr = 0xE1B0F00E;		/* movs pc,r14 */
40008144:	687a      	ldr	r2, [r7, #4]
40008146:	f24f 030e 	movw	r3, #61454	; 0xf00e
4000814a:	f2ce 13b0 	movt	r3, #57776	; 0xe1b0
4000814e:	6013      	str	r3, [r2, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:90

	changeResetVecBase(0);
40008150:	f04f 0000 	mov.w	r0, #0
40008154:	f7fb ef96 	blx	40004084 <changeResetVecBase>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:93

	/* remove CPSR bit 8 - don't mask data abort - now we should get data abort */
	setCPSR(0);
40008158:	f04f 0000 	mov.w	r0, #0
4000815c:	f7fb ef9e 	blx	4000409c <setCPSR>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:95

	setCPSR(1<<8);
40008160:	f44f 7080 	mov.w	r0, #256	; 0x100
40008164:	f7fb ef9a 	blx	4000409c <setCPSR>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:97

	changeResetVecBase(1<<13);
40008168:	f44f 5000 	mov.w	r0, #8192	; 0x2000
4000816c:	f7fb ef8a 	blx	40004084 <changeResetVecBase>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:100

	/* close L2 way 3 to SRAM at 0 */
	MV_REG_WRITE(0x850C,0x0);
40008170:	f248 530c 	movw	r3, #34060	; 0x850c
40008174:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008178:	f04f 0200 	mov.w	r2, #0
4000817c:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:101
	MV_REG_WRITE(0x20244,0x000);
4000817e:	f44f 7311 	mov.w	r3, #580	; 0x244
40008182:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008186:	f04f 0200 	mov.w	r2, #0
4000818a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:104

	/* enable DRAM Window */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0x1FFF0E01);	/*Close Mbus Window - 1G */
4000818c:	f04f 03e8 	mov.w	r3, #232	; 0xe8
40008190:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008194:	f640 6201 	movw	r2, #3585	; 0xe01
40008198:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
4000819c:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/bin_sramcfg.c:105
}
4000819e:	f107 0708 	add.w	r7, r7, #8
400081a2:	46bd      	mov	sp, r7
400081a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400081a8:	4770      	bx	lr
400081aa:	bf00      	nop

400081ac <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
400081ac:	b480      	push	{r7}
400081ae:	b085      	sub	sp, #20
400081b0:	af00      	add	r7, sp, #0
400081b2:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
400081b4:	687b      	ldr	r3, [r7, #4]
400081b6:	681b      	ldr	r3, [r3, #0]
400081b8:	60fb      	str	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:391

	return (MV_U32)MV_32BIT_LE_FAST(data);
400081ba:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
}
400081bc:	4618      	mov	r0, r3
400081be:	f107 0714 	add.w	r7, r7, #20
400081c2:	46bd      	mov	sp, r7
400081c4:	bc80      	pop	{r7}
400081c6:	4770      	bx	lr

400081c8 <ddr3getDimmNum>:
ddr3getDimmNum():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:104
* Args:	 	auiDimmAddr - array of dimm addresses
* Notes:
* Returns:	None.
*/
MV_U32 ddr3getDimmNum(MV_U32 *auiDimmAddr)
{
400081c8:	b580      	push	{r7, lr}
400081ca:	b08a      	sub	sp, #40	; 0x28
400081cc:	af00      	add	r7, sp, #0
400081ce:	6078      	str	r0, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:113
	/* We only have one optional DIMM for the DB and we already got the SPD matching values */
	return 1;
#else	
	MV_U32 uiDimmCurAddr;
	MV_U8 ucData[3];
	MV_U32 uiDimmNum = 0;
400081d0:	f04f 0300 	mov.w	r3, #0
400081d4:	623b      	str	r3, [r7, #32]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:115
	MV_TWSI_SLAVE twsiSlave;
	twsiSlave.slaveAddr.type = ADDR7_BIT;
400081d6:	f04f 0300 	mov.w	r3, #0
400081da:	733b      	strb	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:116
	twsiSlave.validOffset = MV_TRUE;
400081dc:	f04f 0301 	mov.w	r3, #1
400081e0:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:117
	twsiSlave.offset = 0;
400081e2:	f04f 0300 	mov.w	r3, #0
400081e6:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:118
	twsiSlave.moreThen256 = MV_FALSE;
400081e8:	f04f 0300 	mov.w	r3, #0
400081ec:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:121

	/* read the dimm eeprom */
	for (uiDimmCurAddr = MAX_DIMM_ADDR; uiDimmCurAddr > MIN_DIMM_ADDR; uiDimmCurAddr--) {
400081ee:	f04f 0360 	mov.w	r3, #96	; 0x60
400081f2:	627b      	str	r3, [r7, #36]	; 0x24
400081f4:	e02e      	b.n	40008254 <ddr3getDimmNum+0x8c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:122
		ucData[SPD_DEV_TYPE_BYTE] = 0;
400081f6:	f04f 0300 	mov.w	r3, #0
400081fa:	77bb      	strb	r3, [r7, #30]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:123
		twsiSlave.slaveAddr.address = uiDimmCurAddr;
400081fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400081fe:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:126

		/* Far-End DIMM must be connected */
		if ((uiDimmNum == 0) && (uiDimmCurAddr < FAR_END_DIMM_ADDR))
40008200:	6a3b      	ldr	r3, [r7, #32]
40008202:	2b00      	cmp	r3, #0
40008204:	d105      	bne.n	40008212 <ddr3getDimmNum+0x4a>
40008206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008208:	2b4f      	cmp	r3, #79	; 0x4f
4000820a:	d802      	bhi.n	40008212 <ddr3getDimmNum+0x4a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:127
			return 0;
4000820c:	f04f 0300 	mov.w	r3, #0
40008210:	e024      	b.n	4000825c <ddr3getDimmNum+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:129
		 
		if (MV_OK == mvTwsiRead(0, &twsiSlave, ucData, 3)) {
40008212:	f107 0208 	add.w	r2, r7, #8
40008216:	f107 031c 	add.w	r3, r7, #28
4000821a:	f04f 0000 	mov.w	r0, #0
4000821e:	4611      	mov	r1, r2
40008220:	461a      	mov	r2, r3
40008222:	f04f 0303 	mov.w	r3, #3
40008226:	f7ff fe0f 	bl	40007e48 <mvTwsiRead>
4000822a:	4603      	mov	r3, r0
4000822c:	2b00      	cmp	r3, #0
4000822e:	d10d      	bne.n	4000824c <ddr3getDimmNum+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:130
			if (ucData[SPD_DEV_TYPE_BYTE] == SPD_MEM_TYPE_DDR3) {
40008230:	7fbb      	ldrb	r3, [r7, #30]
40008232:	2b0b      	cmp	r3, #11
40008234:	d10a      	bne.n	4000824c <ddr3getDimmNum+0x84>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:131
				auiDimmAddr[uiDimmNum] = uiDimmCurAddr;
40008236:	6a3b      	ldr	r3, [r7, #32]
40008238:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000823c:	687a      	ldr	r2, [r7, #4]
4000823e:	18d3      	adds	r3, r2, r3
40008240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40008242:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:132
				uiDimmNum++;
40008244:	6a3b      	ldr	r3, [r7, #32]
40008246:	f103 0301 	add.w	r3, r3, #1
4000824a:	623b      	str	r3, [r7, #32]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:121
	twsiSlave.validOffset = MV_TRUE;
	twsiSlave.offset = 0;
	twsiSlave.moreThen256 = MV_FALSE;

	/* read the dimm eeprom */
	for (uiDimmCurAddr = MAX_DIMM_ADDR; uiDimmCurAddr > MIN_DIMM_ADDR; uiDimmCurAddr--) {
4000824c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000824e:	f103 33ff 	add.w	r3, r3, #4294967295
40008252:	627b      	str	r3, [r7, #36]	; 0x24
40008254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008256:	2b50      	cmp	r3, #80	; 0x50
40008258:	d8cd      	bhi.n	400081f6 <ddr3getDimmNum+0x2e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:136
				auiDimmAddr[uiDimmNum] = uiDimmCurAddr;
				uiDimmNum++;
			}
		}
	}
	return uiDimmNum;
4000825a:	6a3b      	ldr	r3, [r7, #32]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:138
#endif
}
4000825c:	4618      	mov	r0, r3
4000825e:	f107 0728 	add.w	r7, r7, #40	; 0x28
40008262:	46bd      	mov	sp, r7
40008264:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008268:	4770      	bx	lr
4000826a:	bf00      	nop

4000826c <ddr3SpdInit>:
ddr3SpdInit():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:149
*  			pDimmInfo - DIMM information structure.
* Notes:
* Returns:	MV_OK if function could read DIMM parameters, MV_FALSE otherwise.
*/
MV_STATUS ddr3SpdInit(MV_DIMM_INFO *pDimmInfo, MV_U32 uiDimmAddr)
{
4000826c:	b5b0      	push	{r4, r5, r7, lr}
4000826e:	b08a      	sub	sp, #40	; 0x28
40008270:	af00      	add	r7, sp, #0
40008272:	6078      	str	r0, [r7, #4]
40008274:	6039      	str	r1, [r7, #0]
40008276:	f8df 4454 	ldr.w	r4, [pc, #1108]	; 400086cc <ddr3SpdInit+0x460>
4000827a:	447c      	add	r4, pc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:154
	MV_U32 uiTemp, uiRC;
	MV_U32 uiTimeBase;
	MV_TWSI_SLAVE twsiSlave;

	if (uiDimmAddr != 0) {
4000827c:	683b      	ldr	r3, [r7, #0]
4000827e:	2b00      	cmp	r3, #0
40008280:	d02c      	beq.n	400082dc <ddr3SpdInit+0x70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:155
		memset(ucData, 0, SPD_SIZE*sizeof(MV_U8));
40008282:	f8df 344c 	ldr.w	r3, [pc, #1100]	; 400086d0 <ddr3SpdInit+0x464>
40008286:	58e3      	ldr	r3, [r4, r3]
40008288:	461a      	mov	r2, r3
4000828a:	f04f 0380 	mov.w	r3, #128	; 0x80
4000828e:	4610      	mov	r0, r2
40008290:	f04f 0100 	mov.w	r1, #0
40008294:	461a      	mov	r2, r3
40008296:	f001 fdfb 	bl	40009e90 <memset>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:157
	
		twsiSlave.slaveAddr.type = ADDR7_BIT;
4000829a:	f04f 0300 	mov.w	r3, #0
4000829e:	733b      	strb	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:158
		twsiSlave.slaveAddr.address = uiDimmAddr;
400082a0:	683b      	ldr	r3, [r7, #0]
400082a2:	60bb      	str	r3, [r7, #8]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:160
	
		twsiSlave.validOffset = MV_TRUE;
400082a4:	f04f 0301 	mov.w	r3, #1
400082a8:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:161
		twsiSlave.offset = 0;
400082aa:	f04f 0300 	mov.w	r3, #0
400082ae:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:162
		twsiSlave.moreThen256 = MV_FALSE;
400082b0:	f04f 0300 	mov.w	r3, #0
400082b4:	61bb      	str	r3, [r7, #24]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:164
	
		if (MV_OK != mvTwsiRead(0, &twsiSlave, ucData, SPD_SIZE))
400082b6:	f107 0308 	add.w	r3, r7, #8
400082ba:	f04f 0000 	mov.w	r0, #0
400082be:	4619      	mov	r1, r3
400082c0:	f8df 340c 	ldr.w	r3, [pc, #1036]	; 400086d0 <ddr3SpdInit+0x464>
400082c4:	58e3      	ldr	r3, [r4, r3]
400082c6:	461a      	mov	r2, r3
400082c8:	f04f 0380 	mov.w	r3, #128	; 0x80
400082cc:	f7ff fdbc 	bl	40007e48 <mvTwsiRead>
400082d0:	4603      	mov	r3, r0
400082d2:	2b00      	cmp	r3, #0
400082d4:	d002      	beq.n	400082dc <ddr3SpdInit+0x70>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:165
			return MV_FAIL;
400082d6:	f04f 0301 	mov.w	r3, #1
400082da:	e1f0      	b.n	400086be <ddr3SpdInit+0x452>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:169
	}
	
	/* Check if DDR3 */
	if (ucData[SPD_DEV_TYPE_BYTE] != SPD_MEM_TYPE_DDR3)
400082dc:	4bfc      	ldr	r3, [pc, #1008]	; (400086d0 <ddr3SpdInit+0x464>)
400082de:	58e3      	ldr	r3, [r4, r3]
400082e0:	789b      	ldrb	r3, [r3, #2]
400082e2:	2b0b      	cmp	r3, #11
400082e4:	d002      	beq.n	400082ec <ddr3SpdInit+0x80>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:170
		return MV_FAIL;
400082e6:	f04f 0301 	mov.w	r3, #1
400082ea:	e1e8      	b.n	400086be <ddr3SpdInit+0x452>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:174

	/* Error Check Type */
	/* No byte for error check in DDR3 SPD, use DDR2 convention */
	pDimmInfo->errorCheckType = 0;
400082ec:	687b      	ldr	r3, [r7, #4]
400082ee:	f04f 0200 	mov.w	r2, #0
400082f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:176
	/* Check if ECC */
	if ((ucData[SPD_BUS_WIDTH_BYTE] & 0x18) >> 3)
400082f6:	4bf6      	ldr	r3, [pc, #984]	; (400086d0 <ddr3SpdInit+0x464>)
400082f8:	58e3      	ldr	r3, [r4, r3]
400082fa:	7a1b      	ldrb	r3, [r3, #8]
400082fc:	f003 0318 	and.w	r3, r3, #24
40008300:	ea4f 03e3 	mov.w	r3, r3, asr #3
40008304:	2b00      	cmp	r3, #0
40008306:	d004      	beq.n	40008312 <ddr3SpdInit+0xa6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:177
		pDimmInfo->errorCheckType = 1;
40008308:	687b      	ldr	r3, [r7, #4]
4000830a:	f04f 0201 	mov.w	r2, #1
4000830e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:180
	DEBUG_INIT_FULL_C("DRAM errorCheckType ", pDimmInfo->errorCheckType,1);

	pDimmInfo->dimmTypeInfo = (ucData[SPD_MODULE_TYPE_BYTE]);
40008312:	4bef      	ldr	r3, [pc, #956]	; (400086d0 <ddr3SpdInit+0x464>)
40008314:	58e3      	ldr	r3, [r4, r3]
40008316:	78db      	ldrb	r3, [r3, #3]
40008318:	461a      	mov	r2, r3
4000831a:	687b      	ldr	r3, [r7, #4]
4000831c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:185

/* Size Calculations: */

	/* Number Of Row Addresses - 12/13/14/15/16 */
	pDimmInfo->numOfRowAddr = ((ucData[SPD_ROW_NUM_BYTE] & SPD_ROW_NUM_MASK) >> SPD_ROW_NUM_OFF);
40008320:	4beb      	ldr	r3, [pc, #940]	; (400086d0 <ddr3SpdInit+0x464>)
40008322:	58e3      	ldr	r3, [r4, r3]
40008324:	795b      	ldrb	r3, [r3, #5]
40008326:	f003 0338 	and.w	r3, r3, #56	; 0x38
4000832a:	ea4f 03e3 	mov.w	r3, r3, asr #3
4000832e:	461a      	mov	r2, r3
40008330:	687b      	ldr	r3, [r7, #4]
40008332:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:186
	pDimmInfo->numOfRowAddr += SPD_ROW_NUM_MIN;
40008336:	687b      	ldr	r3, [r7, #4]
40008338:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
4000833c:	f103 020c 	add.w	r2, r3, #12
40008340:	687b      	ldr	r3, [r7, #4]
40008342:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:190
	DEBUG_INIT_FULL_C("DRAM numOfRowAddr ",pDimmInfo->numOfRowAddr,2);

	/* Number Of Column Addresses - 9/10/11/12 */
	pDimmInfo->numOfColAddr = ((ucData[SPD_COL_NUM_BYTE] & SPD_COL_NUM_MASK) >> SPD_COL_NUM_OFF);
40008346:	4be2      	ldr	r3, [pc, #904]	; (400086d0 <ddr3SpdInit+0x464>)
40008348:	58e3      	ldr	r3, [r4, r3]
4000834a:	795b      	ldrb	r3, [r3, #5]
4000834c:	f003 0207 	and.w	r2, r3, #7
40008350:	687b      	ldr	r3, [r7, #4]
40008352:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:191
	pDimmInfo->numOfColAddr += SPD_COL_NUM_MIN;
40008356:	687b      	ldr	r3, [r7, #4]
40008358:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
4000835c:	f103 0209 	add.w	r2, r3, #9
40008360:	687b      	ldr	r3, [r7, #4]
40008362:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:195
	DEBUG_INIT_FULL_C("DRAM numOfColAddr ",pDimmInfo->numOfColAddr,1);

	/* Number Of Ranks = number of CS on Dimm - 1/2/3/4 Ranks */
	pDimmInfo->numOfModuleRanks = ((ucData[SPD_MODULE_ORG_BYTE] & SPD_MODULE_BANK_NUM_MASK) >> SPD_MODULE_BANK_NUM_OFF);
40008366:	4bda      	ldr	r3, [pc, #872]	; (400086d0 <ddr3SpdInit+0x464>)
40008368:	58e3      	ldr	r3, [r4, r3]
4000836a:	79db      	ldrb	r3, [r3, #7]
4000836c:	f003 0338 	and.w	r3, r3, #56	; 0x38
40008370:	ea4f 03e3 	mov.w	r3, r3, asr #3
40008374:	461a      	mov	r2, r3
40008376:	687b      	ldr	r3, [r7, #4]
40008378:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:196
	pDimmInfo->numOfModuleRanks += SPD_MODULE_BANK_NUM_MIN;
4000837c:	687b      	ldr	r3, [r7, #4]
4000837e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
40008382:	f103 0201 	add.w	r2, r3, #1
40008386:	687b      	ldr	r3, [r7, #4]
40008388:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:200
	DEBUG_INIT_FULL_C("DRAM numOfModuleBanks ",pDimmInfo->numOfModuleRanks,1);

	/* Data Width - 8/16/32/64 bits */
	pDimmInfo->dataWidth = (1 << (3 + (ucData[SPD_BUS_WIDTH_BYTE] & SPD_BUS_WIDTH_MASK)));
4000838c:	4bd0      	ldr	r3, [pc, #832]	; (400086d0 <ddr3SpdInit+0x464>)
4000838e:	58e3      	ldr	r3, [r4, r3]
40008390:	7a1b      	ldrb	r3, [r3, #8]
40008392:	f003 0307 	and.w	r3, r3, #7
40008396:	f103 0303 	add.w	r3, r3, #3
4000839a:	f04f 0201 	mov.w	r2, #1
4000839e:	fa02 f303 	lsl.w	r3, r2, r3
400083a2:	461a      	mov	r2, r3
400083a4:	687b      	ldr	r3, [r7, #4]
400083a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:204
	DEBUG_INIT_FULL_C("DRAM dataWidth ", pDimmInfo->dataWidth,1);

	/* Number Of Banks On Each Device - 8/16/32/64 banks */
	pDimmInfo->numOfBanksOnEachDevice = (1 << (3 + ((ucData[SPD_DEV_DENSITY_BYTE]>>4) & 0x7)));
400083aa:	4bc9      	ldr	r3, [pc, #804]	; (400086d0 <ddr3SpdInit+0x464>)
400083ac:	58e3      	ldr	r3, [r4, r3]
400083ae:	791b      	ldrb	r3, [r3, #4]
400083b0:	ea4f 1313 	mov.w	r3, r3, lsr #4
400083b4:	b2db      	uxtb	r3, r3
400083b6:	f003 0307 	and.w	r3, r3, #7
400083ba:	f103 0303 	add.w	r3, r3, #3
400083be:	f04f 0201 	mov.w	r2, #1
400083c2:	fa02 f303 	lsl.w	r3, r2, r3
400083c6:	461a      	mov	r2, r3
400083c8:	687b      	ldr	r3, [r7, #4]
400083ca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:208
	DEBUG_INIT_FULL_C("DRAM numOfBanksOnEachDevice ",pDimmInfo->numOfBanksOnEachDevice,1);

	/* Total SDRAM capacity - 256Mb/512Mb/1Gb/2Gb/4Gb/8Gb/16Gb - MegaBits*/
	pDimmInfo->sdramCapacity = (ucData[SPD_DEV_DENSITY_BYTE] & SPD_DEV_DENSITY_MASK);
400083ce:	4bc0      	ldr	r3, [pc, #768]	; (400086d0 <ddr3SpdInit+0x464>)
400083d0:	58e3      	ldr	r3, [r4, r3]
400083d2:	791b      	ldrb	r3, [r3, #4]
400083d4:	f003 020f 	and.w	r2, r3, #15
400083d8:	687b      	ldr	r3, [r7, #4]
400083da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:211

	/* Sdram Width - 4/8/16/32 bits */
	pDimmInfo->sdramWidth = (1 << (2 + (ucData[SPD_MODULE_ORG_BYTE] & SPD_MODULE_SDRAM_DEV_WIDTH_MASK)));
400083de:	4bbc      	ldr	r3, [pc, #752]	; (400086d0 <ddr3SpdInit+0x464>)
400083e0:	58e3      	ldr	r3, [r4, r3]
400083e2:	79db      	ldrb	r3, [r3, #7]
400083e4:	f003 0307 	and.w	r3, r3, #7
400083e8:	f103 0302 	add.w	r3, r3, #2
400083ec:	f04f 0201 	mov.w	r2, #1
400083f0:	fa02 f303 	lsl.w	r3, r2, r3
400083f4:	461a      	mov	r2, r3
400083f6:	687b      	ldr	r3, [r7, #4]
400083f8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:218

	/* CS (Rank) Capacity - MB */
	/* DDR3 device uiDensity val are: (device capacity/8) * (Module_width/Device_width) */
	/* Jedec SPD DDR3 - page 7, Save ucData in Mb  - 2048=2GB*/
	pDimmInfo->dimmRankCapacity =
			(((1 << pDimmInfo->sdramCapacity) * 256 * (pDimmInfo->dataWidth / pDimmInfo->sdramWidth) *  0x2) << 16);
400083fc:	687b      	ldr	r3, [r7, #4]
400083fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
40008402:	f44f 7280 	mov.w	r2, #256	; 0x100
40008406:	fa02 f303 	lsl.w	r3, r2, r3
4000840a:	461d      	mov	r5, r3
4000840c:	687b      	ldr	r3, [r7, #4]
4000840e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
40008412:	687b      	ldr	r3, [r7, #4]
40008414:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
40008418:	4610      	mov	r0, r2
4000841a:	4619      	mov	r1, r3
4000841c:	f00a e91c 	blx	40012658 <__aeabi_uidiv>
40008420:	4603      	mov	r3, r0
40008422:	fb03 f305 	mul.w	r3, r3, r5
40008426:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000842a:	ea4f 4203 	mov.w	r2, r3, lsl #16
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:217
	DEBUG_INIT_FULL_C("DRAM sdramWidth ",pDimmInfo->sdramWidth,1);

	/* CS (Rank) Capacity - MB */
	/* DDR3 device uiDensity val are: (device capacity/8) * (Module_width/Device_width) */
	/* Jedec SPD DDR3 - page 7, Save ucData in Mb  - 2048=2GB*/
	pDimmInfo->dimmRankCapacity =
4000842e:	687b      	ldr	r3, [r7, #4]
40008430:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:222
			(((1 << pDimmInfo->sdramCapacity) * 256 * (pDimmInfo->dataWidth / pDimmInfo->sdramWidth) *  0x2) << 16);
	/* 0x2 =>  0x100000-1Mbit / 8-bit->byte / 0x10000  */
	 DEBUG_INIT_FULL_C("DRAM dimmRankCapacity[31] ",pDimmInfo->dimmRankCapacity,1);

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
40008434:	687b      	ldr	r3, [r7, #4]
40008436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
4000843a:	687a      	ldr	r2, [r7, #4]
4000843c:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
40008440:	fb02 f203 	mul.w	r2, r2, r3
40008444:	687b      	ldr	r3, [r7, #4]
40008446:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:226
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
4000844a:	687b      	ldr	r3, [r7, #4]
4000844c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
40008450:	687b      	ldr	r3, [r7, #4]
40008452:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
40008456:	4610      	mov	r0, r2
40008458:	4619      	mov	r1, r3
4000845a:	f00a e8fe 	blx	40012658 <__aeabi_uidiv>
4000845e:	4603      	mov	r3, r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:227
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
40008460:	687a      	ldr	r2, [r7, #4]
40008462:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:226

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40008466:	fb02 f203 	mul.w	r2, r2, r3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:227
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
4000846a:	687b      	ldr	r3, [r7, #4]
4000846c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
40008470:	18d2      	adds	r2, r2, r3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:226

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40008472:	687b      	ldr	r3, [r7, #4]
40008474:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:231
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
	DEBUG_INIT_FULL_C("DRAM numberOfDevices  ",pDimmInfo->numberOfDevices,1);

	/* Address Mapping from Edge connector to DRAM - mirroring option */
	pDimmInfo->addressMirroring = ucData[SPD_ADDR_MAP_BYTE] & (1 << SPD_ADDR_MAP_MIRROR_OFFS);
40008478:	4b95      	ldr	r3, [pc, #596]	; (400086d0 <ddr3SpdInit+0x464>)
4000847a:	58e3      	ldr	r3, [r4, r3]
4000847c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
40008480:	f003 0201 	and.w	r2, r3, #1
40008484:	687b      	ldr	r3, [r7, #4]
40008486:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:235

/* Timings - All in ps */

	uiTimeBase = (1000 * ucData[SPD_MTB_DIVIDEND_BYTE])/ucData[SPD_MTB_DIVISOR_BYTE];
4000848a:	4b91      	ldr	r3, [pc, #580]	; (400086d0 <ddr3SpdInit+0x464>)
4000848c:	58e3      	ldr	r3, [r4, r3]
4000848e:	7a9b      	ldrb	r3, [r3, #10]
40008490:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
40008494:	fb02 f203 	mul.w	r2, r2, r3
40008498:	4b8d      	ldr	r3, [pc, #564]	; (400086d0 <ddr3SpdInit+0x464>)
4000849a:	58e3      	ldr	r3, [r4, r3]
4000849c:	7adb      	ldrb	r3, [r3, #11]
4000849e:	4610      	mov	r0, r2
400084a0:	4619      	mov	r1, r3
400084a2:	f00a e9e0 	blx	40012864 <__aeabi_idiv>
400084a6:	4603      	mov	r3, r0
400084a8:	623b      	str	r3, [r7, #32]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:238

	/* Minimum Cycle Time At Max CasLatancy */
	pDimmInfo->minCycleTime = ucData[SPD_TCK_BYTE] * uiTimeBase;
400084aa:	4b89      	ldr	r3, [pc, #548]	; (400086d0 <ddr3SpdInit+0x464>)
400084ac:	58e3      	ldr	r3, [r4, r3]
400084ae:	7b1b      	ldrb	r3, [r3, #12]
400084b0:	6a3a      	ldr	r2, [r7, #32]
400084b2:	fb02 f203 	mul.w	r2, r2, r3
400084b6:	687b      	ldr	r3, [r7, #4]
400084b8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:244
	DEBUG_INIT_FULL_C("DRAM tCKmin ", pDimmInfo->minCycleTime,1);

	/* Refresh Interval */
	/* No byte for refresh interval in DDR3 SPD, use DDR2 convention */
	/* JEDEC param are 0 <= Tcase <= 85: 7.8uSec, 85 <= Tcase <= 95: 3.9uSec */
	pDimmInfo->refreshInterval = 7800000; /* Set to 7.8uSec */
400084bc:	687a      	ldr	r2, [r7, #4]
400084be:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
400084c2:	f2c0 0377 	movt	r3, #119	; 0x77
400084c6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:261
	*******-******-******-******-******-******-******-*******-*******
	CAS =     TBD  |  18  |  17  |  16  |  15  |  14  |  13  |  12  *
	*****************************************************************/

	/* DDR3 include 2 byte of CAS support */
	pDimmInfo->suportedCasLatencies = ((ucData[SPD_SUP_CAS_LAT_MSB_BYTE] << 8) | ucData[SPD_SUP_CAS_LAT_LSB_BYTE]);
400084ca:	4b81      	ldr	r3, [pc, #516]	; (400086d0 <ddr3SpdInit+0x464>)
400084cc:	58e3      	ldr	r3, [r4, r3]
400084ce:	7bdb      	ldrb	r3, [r3, #15]
400084d0:	ea4f 2203 	mov.w	r2, r3, lsl #8
400084d4:	4b7e      	ldr	r3, [pc, #504]	; (400086d0 <ddr3SpdInit+0x464>)
400084d6:	58e3      	ldr	r3, [r4, r3]
400084d8:	7b9b      	ldrb	r3, [r3, #14]
400084da:	4313      	orrs	r3, r2
400084dc:	461a      	mov	r2, r3
400084de:	687b      	ldr	r3, [r7, #4]
400084e0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:265
	DEBUG_INIT_FULL_C("DRAM suportedCasLatencies ",pDimmInfo->suportedCasLatencies,1);

	/* Minimum Cycle Time At Max CasLatancy */
	pDimmInfo->minCasLatTime = (ucData[SPD_TAA_BYTE] * uiTimeBase);
400084e4:	4b7a      	ldr	r3, [pc, #488]	; (400086d0 <ddr3SpdInit+0x464>)
400084e6:	58e3      	ldr	r3, [r4, r3]
400084e8:	7c1b      	ldrb	r3, [r3, #16]
400084ea:	6a3a      	ldr	r2, [r7, #32]
400084ec:	fb02 f203 	mul.w	r2, r2, r3
400084f0:	687b      	ldr	r3, [r7, #4]
400084f2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:269
	/* This field divided by the cycleTime will give us the CAS latency to config */

	/* For DDR3 and DDR2 includes Write Recovery Time field. Other SDRAM ignore     */
	pDimmInfo->minWriteRecoveryTime = ucData[SPD_TWR_BYTE] * uiTimeBase;
400084f6:	4b76      	ldr	r3, [pc, #472]	; (400086d0 <ddr3SpdInit+0x464>)
400084f8:	58e3      	ldr	r3, [r4, r3]
400084fa:	7c5b      	ldrb	r3, [r3, #17]
400084fc:	6a3a      	ldr	r2, [r7, #32]
400084fe:	fb02 f203 	mul.w	r2, r2, r3
40008502:	687b      	ldr	r3, [r7, #4]
40008504:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:273
	DEBUG_INIT_FULL_C("DRAM minWriteRecoveryTime ",pDimmInfo->minWriteRecoveryTime,1);

	/* Mininmum Ras to Cas Delay */
	pDimmInfo->minRasToCasDelay = ucData[SPD_TRCD_BYTE] * uiTimeBase;
40008508:	4b71      	ldr	r3, [pc, #452]	; (400086d0 <ddr3SpdInit+0x464>)
4000850a:	58e3      	ldr	r3, [r4, r3]
4000850c:	7c9b      	ldrb	r3, [r3, #18]
4000850e:	6a3a      	ldr	r2, [r7, #32]
40008510:	fb02 f203 	mul.w	r2, r2, r3
40008514:	687b      	ldr	r3, [r7, #4]
40008516:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:277
	DEBUG_INIT_FULL_C("DRAM minRasToCasDelay ", pDimmInfo->minRasToCasDelay,1);

	/* Minimum Row Active to Row Active Time */
	pDimmInfo->minRowActiveToRowActive = ucData[SPD_TRRD_BYTE] * uiTimeBase;
4000851a:	4b6d      	ldr	r3, [pc, #436]	; (400086d0 <ddr3SpdInit+0x464>)
4000851c:	58e3      	ldr	r3, [r4, r3]
4000851e:	7cdb      	ldrb	r3, [r3, #19]
40008520:	6a3a      	ldr	r2, [r7, #32]
40008522:	fb02 f203 	mul.w	r2, r2, r3
40008526:	687b      	ldr	r3, [r7, #4]
40008528:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:281
	DEBUG_INIT_FULL_C("DRAM minRowActiveToRowActive ",pDimmInfo->minRowActiveToRowActive,1);

	/* Minimum Row Precharge Delay Time */
	pDimmInfo->minRowPrechargeTime = ucData[SPD_TRP_BYTE] * uiTimeBase;
4000852c:	4b68      	ldr	r3, [pc, #416]	; (400086d0 <ddr3SpdInit+0x464>)
4000852e:	58e3      	ldr	r3, [r4, r3]
40008530:	7d1b      	ldrb	r3, [r3, #20]
40008532:	6a3a      	ldr	r2, [r7, #32]
40008534:	fb02 f203 	mul.w	r2, r2, r3
40008538:	687b      	ldr	r3, [r7, #4]
4000853a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:285
	DEBUG_INIT_FULL_C("DRAM minRowPrechargeTime ",pDimmInfo->minRowPrechargeTime,1);

	/* Minimum Active to Precharge Delay Time - tRAS   ps */
	pDimmInfo->minActiveToPrecharge = ((ucData[SPD_TRAS_MSB_BYTE] & SPD_TRAS_MSB_MASK) << 8);
4000853e:	4b64      	ldr	r3, [pc, #400]	; (400086d0 <ddr3SpdInit+0x464>)
40008540:	58e3      	ldr	r3, [r4, r3]
40008542:	7d5b      	ldrb	r3, [r3, #21]
40008544:	f003 030f 	and.w	r3, r3, #15
40008548:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000854c:	461a      	mov	r2, r3
4000854e:	687b      	ldr	r3, [r7, #4]
40008550:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:286
	pDimmInfo->minActiveToPrecharge |= ucData[SPD_TRAS_LSB_BYTE];
40008554:	687b      	ldr	r3, [r7, #4]
40008556:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
4000855a:	4b5d      	ldr	r3, [pc, #372]	; (400086d0 <ddr3SpdInit+0x464>)
4000855c:	58e3      	ldr	r3, [r4, r3]
4000855e:	7d9b      	ldrb	r3, [r3, #22]
40008560:	431a      	orrs	r2, r3
40008562:	687b      	ldr	r3, [r7, #4]
40008564:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:287
	pDimmInfo->minActiveToPrecharge *= uiTimeBase;
40008568:	687b      	ldr	r3, [r7, #4]
4000856a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
4000856e:	6a3a      	ldr	r2, [r7, #32]
40008570:	fb02 f203 	mul.w	r2, r2, r3
40008574:	687b      	ldr	r3, [r7, #4]
40008576:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:297
	/*	pDimmInfo->minActiveToPrecharge |= ucData[SPD_TRC_LSB_BYTE];*/
	/*	pDimmInfo->minActiveToPrecharge *= uiTimeBase;*/
	/* DEBUG_INIT_FULL_C("DRAM minActiveToPrecharge ",pDimmInfo->minActiveToPrecharge,1); */

	/* Minimum Refresh Recovery Delay Time - tRFC  ps*/
	pDimmInfo->minRefreshRecovery = (ucData[SPD_TRFC_MSB_BYTE] << 8);
4000857a:	4b55      	ldr	r3, [pc, #340]	; (400086d0 <ddr3SpdInit+0x464>)
4000857c:	58e3      	ldr	r3, [r4, r3]
4000857e:	7e5b      	ldrb	r3, [r3, #25]
40008580:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008584:	461a      	mov	r2, r3
40008586:	687b      	ldr	r3, [r7, #4]
40008588:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:298
	pDimmInfo->minRefreshRecovery |= ucData[SPD_TRFC_LSB_BYTE];
4000858c:	687b      	ldr	r3, [r7, #4]
4000858e:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
40008592:	4b4f      	ldr	r3, [pc, #316]	; (400086d0 <ddr3SpdInit+0x464>)
40008594:	58e3      	ldr	r3, [r4, r3]
40008596:	7e1b      	ldrb	r3, [r3, #24]
40008598:	431a      	orrs	r2, r3
4000859a:	687b      	ldr	r3, [r7, #4]
4000859c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:299
	pDimmInfo->minRefreshRecovery *= uiTimeBase;
400085a0:	687b      	ldr	r3, [r7, #4]
400085a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
400085a6:	6a3a      	ldr	r2, [r7, #32]
400085a8:	fb02 f203 	mul.w	r2, r2, r3
400085ac:	687b      	ldr	r3, [r7, #4]
400085ae:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:303
	DEBUG_INIT_FULL_C("DRAM minRefreshRecovery ",pDimmInfo->minRefreshRecovery,1);

	/* For DDR3 and DDR2 includes Internal Write To Read Command Delay field.       */
	pDimmInfo->minWriteToReadCmdDelay = ucData[SPD_TWTR_BYTE] * uiTimeBase;
400085b2:	4b47      	ldr	r3, [pc, #284]	; (400086d0 <ddr3SpdInit+0x464>)
400085b4:	58e3      	ldr	r3, [r4, r3]
400085b6:	7e9b      	ldrb	r3, [r3, #26]
400085b8:	6a3a      	ldr	r2, [r7, #32]
400085ba:	fb02 f203 	mul.w	r2, r2, r3
400085be:	687b      	ldr	r3, [r7, #4]
400085c0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:307
	DEBUG_INIT_FULL_C("DRAM minWriteToReadCmdDelay ",pDimmInfo->minWriteToReadCmdDelay,1);

	/* For DDR3 and DDR2 includes Internal Read To Precharge Command Delay field.   */
	pDimmInfo->minReadToPrechCmdDelay = ucData[SPD_TRTP_BYTE] * uiTimeBase;
400085c4:	4b42      	ldr	r3, [pc, #264]	; (400086d0 <ddr3SpdInit+0x464>)
400085c6:	58e3      	ldr	r3, [r4, r3]
400085c8:	7edb      	ldrb	r3, [r3, #27]
400085ca:	6a3a      	ldr	r2, [r7, #32]
400085cc:	fb02 f203 	mul.w	r2, r2, r3
400085d0:	687b      	ldr	r3, [r7, #4]
400085d2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:311
	DEBUG_INIT_FULL_C("DRAM minReadToPrechCmdDelay ",pDimmInfo->minReadToPrechCmdDelay,1);

	/* For DDR3 includes Minimum Activate to Activate/Refresh Command field */
	uiTemp = (((ucData[SPD_TFAW_MSB_BYTE] & SPD_TFAW_MSB_MASK) << 8) | ucData[SPD_TFAW_LSB_BYTE]);
400085d6:	4b3e      	ldr	r3, [pc, #248]	; (400086d0 <ddr3SpdInit+0x464>)
400085d8:	58e3      	ldr	r3, [r4, r3]
400085da:	7f1b      	ldrb	r3, [r3, #28]
400085dc:	f003 030f 	and.w	r3, r3, #15
400085e0:	ea4f 2203 	mov.w	r2, r3, lsl #8
400085e4:	4b3a      	ldr	r3, [pc, #232]	; (400086d0 <ddr3SpdInit+0x464>)
400085e6:	58e3      	ldr	r3, [r4, r3]
400085e8:	7f5b      	ldrb	r3, [r3, #29]
400085ea:	4313      	orrs	r3, r2
400085ec:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:312
	pDimmInfo->minFourActiveWinDelay = uiTemp * uiTimeBase;
400085ee:	69fb      	ldr	r3, [r7, #28]
400085f0:	6a3a      	ldr	r2, [r7, #32]
400085f2:	fb02 f203 	mul.w	r2, r2, r3
400085f6:	687b      	ldr	r3, [r7, #4]
400085f8:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:316
	DEBUG_INIT_FULL_C("DRAM minFourActiveWinDelay ",pDimmInfo->minFourActiveWinDelay,1);
#if defined(MV88F78X60)
	/* Registered DIMM support */
	if (pDimmInfo->dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
400085fc:	687b      	ldr	r3, [r7, #4]
400085fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
40008602:	2b01      	cmp	r3, #1
40008604:	d159      	bne.n	400086ba <ddr3SpdInit+0x44e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:317
		for (uiRC=3; uiRC<6; uiRC+=2) {
40008606:	f04f 0303 	mov.w	r3, #3
4000860a:	627b      	str	r3, [r7, #36]	; 0x24
4000860c:	e02f      	b.n	4000866e <ddr3SpdInit+0x402>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:318
			uiTemp = ucData[SPD_RDIMM_RC_BYTE + uiRC/2];
4000860e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008610:	ea4f 0353 	mov.w	r3, r3, lsr #1
40008614:	f103 0345 	add.w	r3, r3, #69	; 0x45
40008618:	4a2d      	ldr	r2, [pc, #180]	; (400086d0 <ddr3SpdInit+0x464>)
4000861a:	58a2      	ldr	r2, [r4, r2]
4000861c:	5cd3      	ldrb	r3, [r2, r3]
4000861e:	61fb      	str	r3, [r7, #28]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:319
			pDimmInfo->regDimmRC[uiRC] = (ucData[SPD_RDIMM_RC_BYTE + uiRC/2] & SPD_RDIMM_RC_NIBBLE_MASK);
40008620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008622:	ea4f 0353 	mov.w	r3, r3, lsr #1
40008626:	f103 0345 	add.w	r3, r3, #69	; 0x45
4000862a:	4a29      	ldr	r2, [pc, #164]	; (400086d0 <ddr3SpdInit+0x464>)
4000862c:	58a2      	ldr	r2, [r4, r2]
4000862e:	5cd3      	ldrb	r3, [r2, r3]
40008630:	f003 030f 	and.w	r3, r3, #15
40008634:	b2da      	uxtb	r2, r3
40008636:	6879      	ldr	r1, [r7, #4]
40008638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000863a:	18cb      	adds	r3, r1, r3
4000863c:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
40008640:	701a      	strb	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:320
			pDimmInfo->regDimmRC[uiRC + 1] = ((ucData[SPD_RDIMM_RC_BYTE + uiRC/2] >> 4) & SPD_RDIMM_RC_NIBBLE_MASK);
40008642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008644:	f103 0301 	add.w	r3, r3, #1
40008648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000864a:	ea4f 0252 	mov.w	r2, r2, lsr #1
4000864e:	f102 0245 	add.w	r2, r2, #69	; 0x45
40008652:	491f      	ldr	r1, [pc, #124]	; (400086d0 <ddr3SpdInit+0x464>)
40008654:	5861      	ldr	r1, [r4, r1]
40008656:	5c8a      	ldrb	r2, [r1, r2]
40008658:	ea4f 1212 	mov.w	r2, r2, lsr #4
4000865c:	b2d2      	uxtb	r2, r2
4000865e:	6879      	ldr	r1, [r7, #4]
40008660:	18cb      	adds	r3, r1, r3
40008662:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:317
	pDimmInfo->minFourActiveWinDelay = uiTemp * uiTimeBase;
	DEBUG_INIT_FULL_C("DRAM minFourActiveWinDelay ",pDimmInfo->minFourActiveWinDelay,1);
#if defined(MV88F78X60)
	/* Registered DIMM support */
	if (pDimmInfo->dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
		for (uiRC=3; uiRC<6; uiRC+=2) {
40008666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008668:	f103 0302 	add.w	r3, r3, #2
4000866c:	627b      	str	r3, [r7, #36]	; 0x24
4000866e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008670:	2b05      	cmp	r3, #5
40008672:	d9cc      	bls.n	4000860e <ddr3SpdInit+0x3a2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:323
			uiTemp = ucData[SPD_RDIMM_RC_BYTE + uiRC/2];
			pDimmInfo->regDimmRC[uiRC] = (ucData[SPD_RDIMM_RC_BYTE + uiRC/2] & SPD_RDIMM_RC_NIBBLE_MASK);
			pDimmInfo->regDimmRC[uiRC + 1] = ((ucData[SPD_RDIMM_RC_BYTE + uiRC/2] >> 4) & SPD_RDIMM_RC_NIBBLE_MASK);
		}

		pDimmInfo->regDimmRC[0] = RDIMM_RC0;
40008674:	687b      	ldr	r3, [r7, #4]
40008676:	f04f 0200 	mov.w	r2, #0
4000867a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:324
		pDimmInfo->regDimmRC[1] = RDIMM_RC1;
4000867e:	687b      	ldr	r3, [r7, #4]
40008680:	f04f 0200 	mov.w	r2, #0
40008684:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:325
		pDimmInfo->regDimmRC[2] = RDIMM_RC2;
40008688:	687b      	ldr	r3, [r7, #4]
4000868a:	f04f 0200 	mov.w	r2, #0
4000868e:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:326
		pDimmInfo->regDimmRC[8] = RDIMM_RC8;
40008692:	687b      	ldr	r3, [r7, #4]
40008694:	f04f 0200 	mov.w	r2, #0
40008698:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:327
		pDimmInfo->regDimmRC[9] = RDIMM_RC9;
4000869c:	687b      	ldr	r3, [r7, #4]
4000869e:	f04f 0200 	mov.w	r2, #0
400086a2:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:328
		pDimmInfo->regDimmRC[10] = RDIMM_RC10;
400086a6:	687b      	ldr	r3, [r7, #4]
400086a8:	f04f 0202 	mov.w	r2, #2
400086ac:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:329
		pDimmInfo->regDimmRC[11] = RDIMM_RC11;
400086b0:	687b      	ldr	r3, [r7, #4]
400086b2:	f04f 0200 	mov.w	r2, #0
400086b6:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:332
	}
#endif
	return MV_OK;
400086ba:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:333
}
400086be:	4618      	mov	r0, r3
400086c0:	f107 0728 	add.w	r7, r7, #40	; 0x28
400086c4:	46bd      	mov	sp, r7
400086c6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
400086ca:	4770      	bx	lr
400086cc:	000109de 	ldrdeq	r0, [r1], -lr
400086d0:	00000034 	andeq	r0, r0, r4, lsr r0

400086d4 <ddr3SpdSumInit>:
ddr3SpdSumInit():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:344
*  			pDimmInfo - DIMM information structure.
* Notes:
* Returns:	MV_OK if function could read DIMM parameters, MV_FALSE otherwise.
*/

MV_STATUS ddr3SpdSumInit(MV_DIMM_INFO *pDimmInfo, MV_DIMM_INFO *pDimmSumInfo, MV_U32 uiDimm) {
400086d4:	b580      	push	{r7, lr}
400086d6:	b084      	sub	sp, #16
400086d8:	af00      	add	r7, sp, #0
400086da:	60f8      	str	r0, [r7, #12]
400086dc:	60b9      	str	r1, [r7, #8]
400086de:	607a      	str	r2, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:346

	if (uiDimm == 0) {
400086e0:	687b      	ldr	r3, [r7, #4]
400086e2:	2b00      	cmp	r3, #0
400086e4:	d10d      	bne.n	40008702 <ddr3SpdSumInit+0x2e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:347
		memcpy(pDimmSumInfo, pDimmInfo, sizeof(MV_DIMM_INFO));
400086e6:	68ba      	ldr	r2, [r7, #8]
400086e8:	68fb      	ldr	r3, [r7, #12]
400086ea:	4611      	mov	r1, r2
400086ec:	461a      	mov	r2, r3
400086ee:	f44f 7380 	mov.w	r3, #256	; 0x100
400086f2:	4608      	mov	r0, r1
400086f4:	4611      	mov	r1, r2
400086f6:	461a      	mov	r2, r3
400086f8:	f001 fbee 	bl	40009ed8 <memcpy>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:348
		return MV_OK;
400086fc:	f04f 0300 	mov.w	r3, #0
40008700:	e0f4      	b.n	400088ec <ddr3SpdSumInit+0x218>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:350
	}
	if (pDimmSumInfo->dimmTypeInfo != pDimmInfo->dimmTypeInfo) {
40008702:	68bb      	ldr	r3, [r7, #8]
40008704:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
40008708:	68fb      	ldr	r3, [r7, #12]
4000870a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
4000870e:	429a      	cmp	r2, r3
40008710:	d007      	beq.n	40008722 <ddr3SpdSumInit+0x4e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:351
		DEBUG_INIT_S("DDR3 Dimm Compare - DIMM type does not match - FAIL \n");
40008712:	4b7a      	ldr	r3, [pc, #488]	; (400088fc <ddr3SpdSumInit+0x228>)
40008714:	447b      	add	r3, pc
40008716:	4618      	mov	r0, r3
40008718:	f7fe fd4a 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:352
		return MV_FAIL;
4000871c:	f04f 0301 	mov.w	r3, #1
40008720:	e0e4      	b.n	400088ec <ddr3SpdSumInit+0x218>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:354
	}
	if (pDimmSumInfo->errorCheckType > pDimmInfo->errorCheckType) {
40008722:	68bb      	ldr	r3, [r7, #8]
40008724:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
40008728:	68fb      	ldr	r3, [r7, #12]
4000872a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
4000872e:	429a      	cmp	r2, r3
40008730:	d90a      	bls.n	40008748 <ddr3SpdSumInit+0x74>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:355
		pDimmSumInfo->errorCheckType = pDimmInfo->errorCheckType;
40008732:	68fb      	ldr	r3, [r7, #12]
40008734:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
40008738:	68bb      	ldr	r3, [r7, #8]
4000873a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:356
		DEBUG_INIT_S("DDR3 Dimm Compare - ECC does not match. ECC is disabled \n");
4000873e:	4b70      	ldr	r3, [pc, #448]	; (40008900 <ddr3SpdSumInit+0x22c>)
40008740:	447b      	add	r3, pc
40008742:	4618      	mov	r0, r3
40008744:	f7fe fd34 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:358
	}
	if (pDimmSumInfo->dataWidth != pDimmInfo->dataWidth) {
40008748:	68bb      	ldr	r3, [r7, #8]
4000874a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
4000874e:	68fb      	ldr	r3, [r7, #12]
40008750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
40008754:	429a      	cmp	r2, r3
40008756:	d007      	beq.n	40008768 <ddr3SpdSumInit+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:359
		DEBUG_INIT_S("DDR3 Dimm Compare - DRAM bus width does not match - FAIL \n");
40008758:	4b6a      	ldr	r3, [pc, #424]	; (40008904 <ddr3SpdSumInit+0x230>)
4000875a:	447b      	add	r3, pc
4000875c:	4618      	mov	r0, r3
4000875e:	f7fe fd27 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:360
		return MV_FAIL;
40008762:	f04f 0301 	mov.w	r3, #1
40008766:	e0c1      	b.n	400088ec <ddr3SpdSumInit+0x218>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:362
	}
	if (pDimmSumInfo->minCycleTime < pDimmInfo->minCycleTime)
40008768:	68bb      	ldr	r3, [r7, #8]
4000876a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
4000876e:	68fb      	ldr	r3, [r7, #12]
40008770:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
40008774:	429a      	cmp	r2, r3
40008776:	d205      	bcs.n	40008784 <ddr3SpdSumInit+0xb0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:363
		pDimmSumInfo->minCycleTime = pDimmInfo->minCycleTime;
40008778:	68fb      	ldr	r3, [r7, #12]
4000877a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
4000877e:	68bb      	ldr	r3, [r7, #8]
40008780:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:364
	if (pDimmSumInfo->refreshInterval < pDimmInfo->refreshInterval)
40008784:	68bb      	ldr	r3, [r7, #8]
40008786:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
4000878a:	68fb      	ldr	r3, [r7, #12]
4000878c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
40008790:	429a      	cmp	r2, r3
40008792:	d205      	bcs.n	400087a0 <ddr3SpdSumInit+0xcc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:365
		pDimmSumInfo->refreshInterval = pDimmInfo->refreshInterval;
40008794:	68fb      	ldr	r3, [r7, #12]
40008796:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
4000879a:	68bb      	ldr	r3, [r7, #8]
4000879c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:366
	pDimmSumInfo->suportedCasLatencies &= pDimmInfo->suportedCasLatencies;
400087a0:	68bb      	ldr	r3, [r7, #8]
400087a2:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
400087a6:	68fb      	ldr	r3, [r7, #12]
400087a8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
400087ac:	401a      	ands	r2, r3
400087ae:	68bb      	ldr	r3, [r7, #8]
400087b0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:367
	if (pDimmSumInfo->minCasLatTime < pDimmInfo->minCasLatTime)
400087b4:	68bb      	ldr	r3, [r7, #8]
400087b6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
400087ba:	68fb      	ldr	r3, [r7, #12]
400087bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
400087c0:	429a      	cmp	r2, r3
400087c2:	d205      	bcs.n	400087d0 <ddr3SpdSumInit+0xfc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:368
		pDimmSumInfo->minCasLatTime = pDimmInfo->minCasLatTime;
400087c4:	68fb      	ldr	r3, [r7, #12]
400087c6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
400087ca:	68bb      	ldr	r3, [r7, #8]
400087cc:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:369
	if (pDimmSumInfo->minWriteRecoveryTime < pDimmInfo->minWriteRecoveryTime)
400087d0:	68bb      	ldr	r3, [r7, #8]
400087d2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
400087d6:	68fb      	ldr	r3, [r7, #12]
400087d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
400087dc:	429a      	cmp	r2, r3
400087de:	d205      	bcs.n	400087ec <ddr3SpdSumInit+0x118>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:370
		pDimmSumInfo->minWriteRecoveryTime = pDimmInfo->minWriteRecoveryTime;
400087e0:	68fb      	ldr	r3, [r7, #12]
400087e2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
400087e6:	68bb      	ldr	r3, [r7, #8]
400087e8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:371
	if (pDimmSumInfo->minRasToCasDelay < pDimmInfo->minRasToCasDelay)
400087ec:	68bb      	ldr	r3, [r7, #8]
400087ee:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
400087f2:	68fb      	ldr	r3, [r7, #12]
400087f4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
400087f8:	429a      	cmp	r2, r3
400087fa:	d205      	bcs.n	40008808 <ddr3SpdSumInit+0x134>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:372
		pDimmSumInfo->minRasToCasDelay = pDimmInfo->minRasToCasDelay;
400087fc:	68fb      	ldr	r3, [r7, #12]
400087fe:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
40008802:	68bb      	ldr	r3, [r7, #8]
40008804:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:373
	if (pDimmSumInfo->minRowActiveToRowActive < pDimmInfo->minRowActiveToRowActive)
40008808:	68bb      	ldr	r3, [r7, #8]
4000880a:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
4000880e:	68fb      	ldr	r3, [r7, #12]
40008810:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
40008814:	429a      	cmp	r2, r3
40008816:	d205      	bcs.n	40008824 <ddr3SpdSumInit+0x150>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:374
		pDimmSumInfo->minRowActiveToRowActive = pDimmInfo->minRowActiveToRowActive;
40008818:	68fb      	ldr	r3, [r7, #12]
4000881a:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
4000881e:	68bb      	ldr	r3, [r7, #8]
40008820:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:375
	if (pDimmSumInfo->minRowPrechargeTime < pDimmInfo->minRowPrechargeTime)
40008824:	68bb      	ldr	r3, [r7, #8]
40008826:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
4000882a:	68fb      	ldr	r3, [r7, #12]
4000882c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
40008830:	429a      	cmp	r2, r3
40008832:	d205      	bcs.n	40008840 <ddr3SpdSumInit+0x16c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:376
		pDimmSumInfo->minRowPrechargeTime = pDimmInfo->minRowPrechargeTime;
40008834:	68fb      	ldr	r3, [r7, #12]
40008836:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
4000883a:	68bb      	ldr	r3, [r7, #8]
4000883c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:377
	if (pDimmSumInfo->minActiveToPrecharge < pDimmInfo->minActiveToPrecharge)
40008840:	68bb      	ldr	r3, [r7, #8]
40008842:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
40008846:	68fb      	ldr	r3, [r7, #12]
40008848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
4000884c:	429a      	cmp	r2, r3
4000884e:	d205      	bcs.n	4000885c <ddr3SpdSumInit+0x188>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:378
		pDimmSumInfo->minActiveToPrecharge = pDimmInfo->minActiveToPrecharge;
40008850:	68fb      	ldr	r3, [r7, #12]
40008852:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
40008856:	68bb      	ldr	r3, [r7, #8]
40008858:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:379
	if (pDimmSumInfo->minRefreshRecovery < pDimmInfo->minRefreshRecovery)
4000885c:	68bb      	ldr	r3, [r7, #8]
4000885e:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
40008862:	68fb      	ldr	r3, [r7, #12]
40008864:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
40008868:	429a      	cmp	r2, r3
4000886a:	d205      	bcs.n	40008878 <ddr3SpdSumInit+0x1a4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:380
		pDimmSumInfo->minRefreshRecovery = pDimmInfo->minRefreshRecovery;
4000886c:	68fb      	ldr	r3, [r7, #12]
4000886e:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
40008872:	68bb      	ldr	r3, [r7, #8]
40008874:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:381
	if (pDimmSumInfo->minWriteToReadCmdDelay < pDimmInfo->minWriteToReadCmdDelay)
40008878:	68bb      	ldr	r3, [r7, #8]
4000887a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
4000887e:	68fb      	ldr	r3, [r7, #12]
40008880:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
40008884:	429a      	cmp	r2, r3
40008886:	d205      	bcs.n	40008894 <ddr3SpdSumInit+0x1c0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:382
		pDimmSumInfo->minWriteToReadCmdDelay = pDimmInfo->minWriteToReadCmdDelay;
40008888:	68fb      	ldr	r3, [r7, #12]
4000888a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
4000888e:	68bb      	ldr	r3, [r7, #8]
40008890:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:383
	if (pDimmSumInfo->minReadToPrechCmdDelay < pDimmInfo->minReadToPrechCmdDelay)
40008894:	68bb      	ldr	r3, [r7, #8]
40008896:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
4000889a:	68fb      	ldr	r3, [r7, #12]
4000889c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
400088a0:	429a      	cmp	r2, r3
400088a2:	d205      	bcs.n	400088b0 <ddr3SpdSumInit+0x1dc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:384
		pDimmSumInfo->minReadToPrechCmdDelay = pDimmInfo->minReadToPrechCmdDelay;
400088a4:	68fb      	ldr	r3, [r7, #12]
400088a6:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
400088aa:	68bb      	ldr	r3, [r7, #8]
400088ac:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:385
	if (pDimmSumInfo->minFourActiveWinDelay < pDimmInfo->minFourActiveWinDelay)
400088b0:	68bb      	ldr	r3, [r7, #8]
400088b2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
400088b6:	68fb      	ldr	r3, [r7, #12]
400088b8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
400088bc:	429a      	cmp	r2, r3
400088be:	d205      	bcs.n	400088cc <ddr3SpdSumInit+0x1f8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:386
		pDimmSumInfo->minFourActiveWinDelay = pDimmInfo->minFourActiveWinDelay;
400088c0:	68fb      	ldr	r3, [r7, #12]
400088c2:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
400088c6:	68bb      	ldr	r3, [r7, #8]
400088c8:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:387
	if (pDimmSumInfo->minWriteToReadCmdDelay < pDimmInfo->minWriteToReadCmdDelay)
400088cc:	68bb      	ldr	r3, [r7, #8]
400088ce:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
400088d2:	68fb      	ldr	r3, [r7, #12]
400088d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
400088d8:	429a      	cmp	r2, r3
400088da:	d205      	bcs.n	400088e8 <ddr3SpdSumInit+0x214>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:388
		pDimmSumInfo->minWriteToReadCmdDelay = pDimmInfo->minWriteToReadCmdDelay;
400088dc:	68fb      	ldr	r3, [r7, #12]
400088de:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
400088e2:	68bb      	ldr	r3, [r7, #8]
400088e4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:390

	return MV_OK;
400088e8:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:391
}
400088ec:	4618      	mov	r0, r3
400088ee:	f107 0710 	add.w	r7, r7, #16
400088f2:	46bd      	mov	sp, r7
400088f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400088f8:	4770      	bx	lr
400088fa:	bf00      	nop
400088fc:	0000a884 	andeq	sl, r0, r4, lsl #17
40008900:	0000a890 	muleq	r0, r0, r8
40008904:	0000a8b2 			; <UNDEFINED> instruction: 0x0000a8b2

40008908 <ddr3DunitSetup>:
ddr3DunitSetup():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:401
* Args:	 	uiEccEna - User ECC setup
* Notes:
* Returns:
*/
MV_STATUS ddr3DunitSetup(MV_U32 uiEccEna, MV_U32 uiHClkTime, MV_U32 *pUiDdrWidth)
{
40008908:	b590      	push	{r4, r7, lr}
4000890a:	f5ad 7d59 	sub.w	sp, sp, #868	; 0x364
4000890e:	af02      	add	r7, sp, #8
40008910:	f107 030c 	add.w	r3, r7, #12
40008914:	6018      	str	r0, [r3, #0]
40008916:	f107 0308 	add.w	r3, r7, #8
4000891a:	6019      	str	r1, [r3, #0]
4000891c:	f107 0304 	add.w	r3, r7, #4
40008920:	601a      	str	r2, [r3, #0]
40008922:	f8df 4e54 	ldr.w	r4, [pc, #3668]	; 40009778 <ddr3DunitSetup+0xe70>
40008926:	447c      	add	r4, pc
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:408
	MV_U32 uiDDRClkTime;
	MV_DIMM_INFO dimmInfo[2];
	MV_DIMM_INFO dimmSumInfo;
	MV_U32 uiStaticVal, uiSpdVal;
	MV_U32 uiCs, uiCL, uiCsNum, uiCsEna;
	MV_U32 uiDimmNum = 0;
40008928:	f04f 0300 	mov.w	r3, #0
4000892c:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:411
#ifdef DUNIT_SPD
	MV_U32 uiDimmCount, uiCsCount, uiDimm;
	MV_U32 auiDimmAddr[2] = {0, 0};
40008930:	f107 0314 	add.w	r3, r7, #20
40008934:	f04f 0200 	mov.w	r2, #0
40008938:	601a      	str	r2, [r3, #0]
4000893a:	f107 0314 	add.w	r3, r7, #20
4000893e:	f04f 0200 	mov.w	r2, #0
40008942:	605a      	str	r2, [r3, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:427
		dimmInfo[0].numOfModuleRanks = 1;
	ddr3SpdSumInit(&dimmInfo[0], &dimmSumInfo, 0);
#else	
	/* Dynamic D-Unit Setup - Read SPD values */
#ifdef DUNIT_SPD
	uiDimmNum = ddr3getDimmNum(auiDimmAddr);
40008944:	f107 0314 	add.w	r3, r7, #20
40008948:	4618      	mov	r0, r3
4000894a:	f7ff fc3d 	bl	400081c8 <ddr3getDimmNum>
4000894e:	f8c7 0324 	str.w	r0, [r7, #804]	; 0x324
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:428
	if (uiDimmNum == 0) {
40008952:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
40008956:	2b00      	cmp	r3, #0
40008958:	d109      	bne.n	4000896e <ddr3DunitSetup+0x66>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:432
#ifdef MIXED_DIMM_STATIC
		DEBUG_INIT_S("DDR3 Training Sequence - No DIMMs detected \n");
#else	
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED (Wrong DIMMs Setup) \n");
4000895a:	f8df 3e20 	ldr.w	r3, [pc, #3616]	; 4000977c <ddr3DunitSetup+0xe74>
4000895e:	447b      	add	r3, pc
40008960:	4618      	mov	r0, r3
40008962:	f7fe fc25 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:433
		return MV_FAIL;
40008966:	f04f 0301 	mov.w	r3, #1
4000896a:	f001 ba44 	b.w	40009df6 <ddr3DunitSetup+0x14ee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:436
#endif
	} else {
		DEBUG_INIT_C("DDR3 Training Sequence - Number of DIMMs detected: ", uiDimmNum, 1);	
4000896e:	f8df 3e10 	ldr.w	r3, [pc, #3600]	; 40009780 <ddr3DunitSetup+0xe78>
40008972:	447b      	add	r3, pc
40008974:	4618      	mov	r0, r3
40008976:	f7fe fc1b 	bl	400071b0 <putstring>
4000897a:	f8d7 0324 	ldr.w	r0, [r7, #804]	; 0x324
4000897e:	f04f 0101 	mov.w	r1, #1
40008982:	f7fe fc35 	bl	400071f0 <putdata>
40008986:	f8df 3dfc 	ldr.w	r3, [pc, #3580]	; 40009784 <ddr3DunitSetup+0xe7c>
4000898a:	447b      	add	r3, pc
4000898c:	4618      	mov	r0, r3
4000898e:	f7fe fc0f 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:439
	}

	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++) {
40008992:	f04f 0300 	mov.w	r3, #0
40008996:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
4000899a:	e025      	b.n	400089e8 <ddr3DunitSetup+0xe0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:440
		ddr3SpdInit(&dimmInfo[uiDimm], auiDimmAddr[uiDimm]);
4000899c:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
400089a0:	ea4f 2303 	mov.w	r3, r3, lsl #8
400089a4:	f507 728e 	add.w	r2, r7, #284	; 0x11c
400089a8:	18d2      	adds	r2, r2, r3
400089aa:	f107 0314 	add.w	r3, r7, #20
400089ae:	f8d7 132c 	ldr.w	r1, [r7, #812]	; 0x32c
400089b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
400089b6:	4610      	mov	r0, r2
400089b8:	4619      	mov	r1, r3
400089ba:	f7ff fc57 	bl	4000826c <ddr3SpdInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:441
		ddr3SpdSumInit(&dimmInfo[uiDimm], &dimmSumInfo, uiDimm);
400089be:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
400089c2:	ea4f 2303 	mov.w	r3, r3, lsl #8
400089c6:	f507 728e 	add.w	r2, r7, #284	; 0x11c
400089ca:	18d2      	adds	r2, r2, r3
400089cc:	f107 031c 	add.w	r3, r7, #28
400089d0:	4610      	mov	r0, r2
400089d2:	4619      	mov	r1, r3
400089d4:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
400089d8:	f7ff fe7c 	bl	400086d4 <ddr3SpdSumInit>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:439
#endif
	} else {
		DEBUG_INIT_C("DDR3 Training Sequence - Number of DIMMs detected: ", uiDimmNum, 1);	
	}

	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++) {
400089dc:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
400089e0:	f103 0301 	add.w	r3, r3, #1
400089e4:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
400089e8:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
400089ec:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400089f0:	429a      	cmp	r2, r3
400089f2:	d3d3      	bcc.n	4000899c <ddr3DunitSetup+0x94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:447
	}
#endif
#endif

	/* Set number of enabled CS */
	uiCsNum = 0;
400089f4:	f04f 0300 	mov.w	r3, #0
400089f8:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:452
#ifdef DUNIT_STATIC
	uiCsNum = ddr3GetCSNumFromReg();
#endif
#ifdef DUNIT_SPD
	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++)
400089fc:	f04f 0300 	mov.w	r3, #0
40008a00:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
40008a04:	e014      	b.n	40008a30 <ddr3DunitSetup+0x128>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:453
		uiCsNum += dimmInfo[uiDimm].numOfModuleRanks;
40008a06:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40008a0a:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40008a0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008a12:	18d3      	adds	r3, r2, r3
40008a14:	f103 0384 	add.w	r3, r3, #132	; 0x84
40008a18:	681b      	ldr	r3, [r3, #0]
40008a1a:	f8d7 233c 	ldr.w	r2, [r7, #828]	; 0x33c
40008a1e:	18d3      	adds	r3, r2, r3
40008a20:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:452
	uiCsNum = 0;
#ifdef DUNIT_STATIC
	uiCsNum = ddr3GetCSNumFromReg();
#endif
#ifdef DUNIT_SPD
	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++)
40008a24:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40008a28:	f103 0301 	add.w	r3, r3, #1
40008a2c:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
40008a30:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
40008a34:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
40008a38:	429a      	cmp	r2, r3
40008a3a:	d3e4      	bcc.n	40008a06 <ddr3DunitSetup+0xfe>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:455
		uiCsNum += dimmInfo[uiDimm].numOfModuleRanks;
#endif
	if (uiCsNum > MAX_CS) {
40008a3c:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40008a40:	2b04      	cmp	r3, #4
40008a42:	d915      	bls.n	40008a70 <ddr3DunitSetup+0x168>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:456
		DEBUG_INIT_C("DDR3 Training Sequence - Number of CS exceed limit -  ", MAX_CS, 1);
40008a44:	f8df 3d40 	ldr.w	r3, [pc, #3392]	; 40009788 <ddr3DunitSetup+0xe80>
40008a48:	447b      	add	r3, pc
40008a4a:	4618      	mov	r0, r3
40008a4c:	f7fe fbb0 	bl	400071b0 <putstring>
40008a50:	f04f 0004 	mov.w	r0, #4
40008a54:	f04f 0101 	mov.w	r1, #1
40008a58:	f7fe fbca 	bl	400071f0 <putdata>
40008a5c:	f8df 3d2c 	ldr.w	r3, [pc, #3372]	; 4000978c <ddr3DunitSetup+0xe84>
40008a60:	447b      	add	r3, pc
40008a62:	4618      	mov	r0, r3
40008a64:	f7fe fba4 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:457
		return MV_FAIL;
40008a68:	f04f 0301 	mov.w	r3, #1
40008a6c:	f001 b9c3 	b.w	40009df6 <ddr3DunitSetup+0x14ee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:461
	}

	/* Set bitmap of enabled CS */
	uiCsEna = 0;
40008a70:	f04f 0300 	mov.w	r3, #0
40008a74:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:466
#ifdef DUNIT_STATIC
	uiCsEna = ddr3GetCSEnaFromReg();
#endif
#ifdef DUNIT_SPD
	uiDimm = 0;
40008a78:	f04f 0300 	mov.w	r3, #0
40008a7c:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:468

	if (uiDimmNum) {
40008a80:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
40008a84:	2b00      	cmp	r3, #0
40008a86:	f000 8094 	beq.w	40008bb2 <ddr3DunitSetup+0x2aa>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:469
		for (uiCs = 0; uiCs < MAX_CS; uiCs+=2) {
40008a8a:	f04f 0300 	mov.w	r3, #0
40008a8e:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40008a92:	e087      	b.n	40008ba4 <ddr3DunitSetup+0x29c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:470
			if (((1 << uiCs) & DIMM_CS_BITMAP) && !(uiCsEna & (1 << uiCs))) {
40008a94:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008a98:	f04f 020f 	mov.w	r2, #15
40008a9c:	fa42 f303 	asr.w	r3, r2, r3
40008aa0:	f003 0301 	and.w	r3, r3, #1
40008aa4:	b2db      	uxtb	r3, r3
40008aa6:	2b00      	cmp	r3, #0
40008aa8:	d076      	beq.n	40008b98 <ddr3DunitSetup+0x290>
40008aaa:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008aae:	f04f 0201 	mov.w	r2, #1
40008ab2:	fa02 f303 	lsl.w	r3, r2, r3
40008ab6:	461a      	mov	r2, r3
40008ab8:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40008abc:	4013      	ands	r3, r2
40008abe:	2b00      	cmp	r3, #0
40008ac0:	d16a      	bne.n	40008b98 <ddr3DunitSetup+0x290>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:471
				if (dimmInfo[uiDimm].numOfModuleRanks == 1)
40008ac2:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40008ac6:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40008aca:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008ace:	18d3      	adds	r3, r2, r3
40008ad0:	f103 0384 	add.w	r3, r3, #132	; 0x84
40008ad4:	681b      	ldr	r3, [r3, #0]
40008ad6:	2b01      	cmp	r3, #1
40008ad8:	d10b      	bne.n	40008af2 <ddr3DunitSetup+0x1ea>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:472
					uiCsEna |= (0x1 << uiCs);
40008ada:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008ade:	f04f 0201 	mov.w	r2, #1
40008ae2:	fa02 f303 	lsl.w	r3, r2, r3
40008ae6:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40008aea:	4313      	orrs	r3, r2
40008aec:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
40008af0:	e046      	b.n	40008b80 <ddr3DunitSetup+0x278>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:473
				else if (dimmInfo[uiDimm].numOfModuleRanks == 2)
40008af2:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40008af6:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40008afa:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008afe:	18d3      	adds	r3, r2, r3
40008b00:	f103 0384 	add.w	r3, r3, #132	; 0x84
40008b04:	681b      	ldr	r3, [r3, #0]
40008b06:	2b02      	cmp	r3, #2
40008b08:	d10b      	bne.n	40008b22 <ddr3DunitSetup+0x21a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:474
					uiCsEna |= (0x3 << uiCs);
40008b0a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008b0e:	f04f 0203 	mov.w	r2, #3
40008b12:	fa02 f303 	lsl.w	r3, r2, r3
40008b16:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40008b1a:	4313      	orrs	r3, r2
40008b1c:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
40008b20:	e02e      	b.n	40008b80 <ddr3DunitSetup+0x278>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:475
				else if (dimmInfo[uiDimm].numOfModuleRanks == 3)
40008b22:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40008b26:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40008b2a:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008b2e:	18d3      	adds	r3, r2, r3
40008b30:	f103 0384 	add.w	r3, r3, #132	; 0x84
40008b34:	681b      	ldr	r3, [r3, #0]
40008b36:	2b03      	cmp	r3, #3
40008b38:	d10b      	bne.n	40008b52 <ddr3DunitSetup+0x24a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:476
					uiCsEna |= (0x7 << uiCs);
40008b3a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008b3e:	f04f 0207 	mov.w	r2, #7
40008b42:	fa02 f303 	lsl.w	r3, r2, r3
40008b46:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40008b4a:	4313      	orrs	r3, r2
40008b4c:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
40008b50:	e016      	b.n	40008b80 <ddr3DunitSetup+0x278>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:477
				else if (dimmInfo[uiDimm].numOfModuleRanks == 4)
40008b52:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40008b56:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40008b5a:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008b5e:	18d3      	adds	r3, r2, r3
40008b60:	f103 0384 	add.w	r3, r3, #132	; 0x84
40008b64:	681b      	ldr	r3, [r3, #0]
40008b66:	2b04      	cmp	r3, #4
40008b68:	d10a      	bne.n	40008b80 <ddr3DunitSetup+0x278>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:478
					uiCsEna |= (0xF << uiCs);
40008b6a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008b6e:	f04f 020f 	mov.w	r2, #15
40008b72:	fa02 f303 	lsl.w	r3, r2, r3
40008b76:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40008b7a:	4313      	orrs	r3, r2
40008b7c:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:480

				uiDimm++;
40008b80:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40008b84:	f103 0301 	add.w	r3, r3, #1
40008b88:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:481
				if (uiDimm == uiDimmNum)
40008b8c:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
40008b90:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
40008b94:	429a      	cmp	r2, r3
40008b96:	d00b      	beq.n	40008bb0 <ddr3DunitSetup+0x2a8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:469
#endif
#ifdef DUNIT_SPD
	uiDimm = 0;

	if (uiDimmNum) {
		for (uiCs = 0; uiCs < MAX_CS; uiCs+=2) {
40008b98:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008b9c:	f103 0302 	add.w	r3, r3, #2
40008ba0:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40008ba4:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40008ba8:	2b03      	cmp	r3, #3
40008baa:	f67f af73 	bls.w	40008a94 <ddr3DunitSetup+0x18c>
40008bae:	e000      	b.n	40008bb2 <ddr3DunitSetup+0x2aa>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:482
				else if (dimmInfo[uiDimm].numOfModuleRanks == 4)
					uiCsEna |= (0xF << uiCs);

				uiDimm++;
				if (uiDimm == uiDimmNum)
				break;
40008bb0:	bf00      	nop
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:487
			}
		}
	}
#endif
	if (uiCsEna > 0xF) {
40008bb2:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40008bb6:	2b0f      	cmp	r3, #15
40008bb8:	d915      	bls.n	40008be6 <ddr3DunitSetup+0x2de>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:488
		DEBUG_INIT_C("DDR3 Training Sequence - Number of enabled CS exceed limit -  ", MAX_CS, 1);
40008bba:	f8df 3bd4 	ldr.w	r3, [pc, #3028]	; 40009790 <ddr3DunitSetup+0xe88>
40008bbe:	447b      	add	r3, pc
40008bc0:	4618      	mov	r0, r3
40008bc2:	f7fe faf5 	bl	400071b0 <putstring>
40008bc6:	f04f 0004 	mov.w	r0, #4
40008bca:	f04f 0101 	mov.w	r1, #1
40008bce:	f7fe fb0f 	bl	400071f0 <putdata>
40008bd2:	f8df 3bc0 	ldr.w	r3, [pc, #3008]	; 40009794 <ddr3DunitSetup+0xe8c>
40008bd6:	447b      	add	r3, pc
40008bd8:	4618      	mov	r0, r3
40008bda:	f7fe fae9 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:489
		return MV_FAIL;
40008bde:	f04f 0301 	mov.w	r3, #1
40008be2:	f001 b908 	b.w	40009df6 <ddr3DunitSetup+0x14ee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:495
	}
	
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - Number of CS = ", uiCsNum, 1);

/* Check Ratio - '1' - 2:1, '0' - 1:1 */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS))
40008be6:	f241 5024 	movw	r0, #5412	; 0x1524
40008bea:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008bee:	f7ff fadd 	bl	400081ac <MV_MEMIO_LE32_READ>
40008bf2:	4603      	mov	r3, r0
40008bf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40008bf8:	2b00      	cmp	r3, #0
40008bfa:	d007      	beq.n	40008c0c <ddr3DunitSetup+0x304>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:496
		uiDDRClkTime = uiHClkTime / 2;
40008bfc:	f107 0308 	add.w	r3, r7, #8
40008c00:	681b      	ldr	r3, [r3, #0]
40008c02:	ea4f 0353 	mov.w	r3, r3, lsr #1
40008c06:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
40008c0a:	e004      	b.n	40008c16 <ddr3DunitSetup+0x30e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:498
	else
		uiDDRClkTime = uiHClkTime;
40008c0c:	f107 0308 	add.w	r3, r7, #8
40008c10:	681b      	ldr	r3, [r3, #0]
40008c12:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:507
	uiReg = (MV_REG_READ(REG_DDR3_MR0_ADDR) >> 2);
	uiReg = ((((uiReg >> 1) & 0xE)) | (uiReg & 0x1)) & 0xF;

	uiCL = ddr3GetMaxValue(ddr3DivFunc(dimmSumInfo.minCasLatTime, uiDDRClkTime, 0), uiDimmNum, ddr3ValidCLtoCL(uiReg));
#else
	uiCL = ddr3DivFunc(dimmSumInfo.minCasLatTime, uiDDRClkTime, 0);
40008c16:	f107 031c 	add.w	r3, r7, #28
40008c1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
40008c1e:	4618      	mov	r0, r3
40008c20:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008c24:	f04f 0200 	mov.w	r2, #0
40008c28:	f001 f8f2 	bl	40009e10 <ddr3DivFunc>
40008c2c:	f8c7 0340 	str.w	r0, [r7, #832]	; 0x340
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:509
#endif
	if (uiCL < 5)
40008c30:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
40008c34:	2b04      	cmp	r3, #4
40008c36:	d803      	bhi.n	40008c40 <ddr3DunitSetup+0x338>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:510
		uiCL = 5;
40008c38:	f04f 0305 	mov.w	r3, #5
40008c3c:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:515
	
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - Cas Latency = ", uiCL, 1);

/* {0x00001400} -	DDR SDRAM Configuration Register */
	uiReg = 0x73004000;
40008c40:	f44f 4380 	mov.w	r3, #16384	; 0x4000
40008c44:	f2c7 3300 	movt	r3, #29440	; 0x7300
40008c48:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:516
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_CONFIG_ADDR, REG_SDRAM_CONFIG_ECC_OFFS, 0x1, 0, 0);
40008c4c:	f04f 0300 	mov.w	r3, #0
40008c50:	9300      	str	r3, [sp, #0]
40008c52:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40008c56:	f04f 0112 	mov.w	r1, #18
40008c5a:	f04f 0201 	mov.w	r2, #1
40008c5e:	f04f 0300 	mov.w	r3, #0
40008c62:	f7fb fcb9 	bl	400045d8 <ddr3GetStaticMCValue>
40008c66:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:517
	if (uiEccEna && ddr3GetMinValue(dimmSumInfo.errorCheckType, uiDimmNum, uiStaticVal)) {
40008c6a:	f107 030c 	add.w	r3, r7, #12
40008c6e:	681b      	ldr	r3, [r3, #0]
40008c70:	2b00      	cmp	r3, #0
40008c72:	d019      	beq.n	40008ca8 <ddr3DunitSetup+0x3a0>
40008c74:	f107 031c 	add.w	r3, r7, #28
40008c78:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
40008c7c:	4618      	mov	r0, r3
40008c7e:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008c82:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008c86:	f001 f8f5 	bl	40009e74 <ddr3GetMinValue>
40008c8a:	4603      	mov	r3, r0
40008c8c:	2b00      	cmp	r3, #0
40008c8e:	d00b      	beq.n	40008ca8 <ddr3DunitSetup+0x3a0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:518
		uiReg |= (1 << REG_SDRAM_CONFIG_ECC_OFFS);
40008c90:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40008c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
40008c98:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:519
		uiReg |= (1 << REG_SDRAM_CONFIG_IERR_OFFS);
40008c9c:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40008ca0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
40008ca4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:524
		DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - ECC Enabled \n");
	} else
		DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - ECC Disabled \n");
	
	if (dimmSumInfo.dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
40008ca8:	f107 031c 	add.w	r3, r7, #28
40008cac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
40008cb0:	2b01      	cmp	r3, #1
40008cb2:	d105      	bne.n	40008cc0 <ddr3DunitSetup+0x3b8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:529
#ifdef DUNIT_STATIC
		DEBUG_INIT_S("DDR3 Training Sequence - FAIL - Illegal R-DIMM setup \n");
		return MV_FAIL;
#endif
		uiReg |= (1 << REG_SDRAM_CONFIG_REGDIMM_OFFS);
40008cb4:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40008cb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
40008cbc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:538

#ifndef MV88F67XX
#ifdef DUNIT_STATIC
	if (ddr3GetMinValue(dimmSumInfo.dataWidth, uiDimmNum, BUS_WIDTH) == 64)  {
#else
	if (*pUiDdrWidth == 64) {
40008cc0:	f107 0304 	add.w	r3, r7, #4
40008cc4:	681b      	ldr	r3, [r3, #0]
40008cc6:	681b      	ldr	r3, [r3, #0]
40008cc8:	2b40      	cmp	r3, #64	; 0x40
40008cca:	d105      	bne.n	40008cd8 <ddr3DunitSetup+0x3d0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:540
#endif
		uiReg |= (1 << REG_SDRAM_CONFIG_WIDTH_OFFS);
40008ccc:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40008cd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
40008cd4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:549
	}
#else
	DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - Datawidth - 16Bits \n");
#endif
	
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_CONFIG_ADDR, 0, REG_SDRAM_CONFIG_RFRS_MASK, 0, 0);
40008cd8:	f04f 0300 	mov.w	r3, #0
40008cdc:	9300      	str	r3, [sp, #0]
40008cde:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40008ce2:	f04f 0100 	mov.w	r1, #0
40008ce6:	f643 72ff 	movw	r2, #16383	; 0x3fff
40008cea:	f04f 0300 	mov.w	r3, #0
40008cee:	f7fb fc73 	bl	400045d8 <ddr3GetStaticMCValue>
40008cf2:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:550
	uiTemp = ddr3GetMaxValue(dimmSumInfo.refreshInterval/uiHClkTime, uiDimmNum, uiStaticVal);
40008cf6:	f107 031c 	add.w	r3, r7, #28
40008cfa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
40008cfe:	f107 0308 	add.w	r3, r7, #8
40008d02:	4610      	mov	r0, r2
40008d04:	6819      	ldr	r1, [r3, #0]
40008d06:	f009 eca8 	blx	40012658 <__aeabi_uidiv>
40008d0a:	4603      	mov	r3, r0
40008d0c:	4618      	mov	r0, r3
40008d0e:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008d12:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008d16:	f001 f89f 	bl	40009e58 <ddr3GetMaxValue>
40008d1a:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:552
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - RefreshInterval/Hclk = ", uiTemp, 4);
	uiReg |= uiTemp;
40008d1e:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008d22:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008d26:	4313      	orrs	r3, r2
40008d28:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:554

	if (uiCL != 3)
40008d2c:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
40008d30:	2b03      	cmp	r3, #3
40008d32:	d005      	beq.n	40008d40 <ddr3DunitSetup+0x438>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:555
		uiReg |= (1<<16);	/*  If 2:1 need to set P2DWr */
40008d34:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40008d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
40008d3c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:557

	MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg);
40008d40:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008d44:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008d48:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008d4c:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:560

/*{0x00001404}	-	DDR SDRAM Configuration Register */
	uiReg = 0x3630B800;
40008d4e:	f44f 4338 	mov.w	r3, #47104	; 0xb800
40008d52:	f2c3 6330 	movt	r3, #13872	; 0x3630
40008d56:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:564
#ifdef DUNIT_SPD
	uiReg |= (DRAM_2T << REG_DUNIT_CTRL_LOW_2T_OFFS);
#endif
	MV_REG_WRITE(REG_DUNIT_CTRL_LOW_ADDR, uiReg);
40008d5a:	f241 4304 	movw	r3, #5124	; 0x1404
40008d5e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008d62:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008d66:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:567

/*{0x00001408}	- 	DDR SDRAM Timing (Low) Register */
	uiReg = 0x0;
40008d68:	f04f 0300 	mov.w	r3, #0
40008d6c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:570

	/*tRAS - (0:3,20) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minActiveToPrecharge, uiDDRClkTime, 1);
40008d70:	f107 031c 	add.w	r3, r7, #28
40008d74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
40008d78:	4618      	mov	r0, r3
40008d7a:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008d7e:	f04f 0201 	mov.w	r2, #1
40008d82:	f001 f845 	bl	40009e10 <ddr3DivFunc>
40008d86:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:571
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 0, 0xF, 16, 0x10);
40008d8a:	f04f 0310 	mov.w	r3, #16
40008d8e:	9300      	str	r3, [sp, #0]
40008d90:	f241 4008 	movw	r0, #5128	; 0x1408
40008d94:	f04f 0100 	mov.w	r1, #0
40008d98:	f04f 020f 	mov.w	r2, #15
40008d9c:	f04f 0310 	mov.w	r3, #16
40008da0:	f7fb fc1a 	bl	400045d8 <ddr3GetStaticMCValue>
40008da4:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:572
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40008da8:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40008dac:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008db0:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008db4:	f001 f850 	bl	40009e58 <ddr3GetMaxValue>
40008db8:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:574
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRAS-1 = ", uiTemp, 1);
	uiReg |= (uiTemp & 0xF);
40008dbc:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008dc0:	f003 030f 	and.w	r3, r3, #15
40008dc4:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008dc8:	4313      	orrs	r3, r2
40008dca:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:575
	uiReg |= ((uiTemp & 0x10) << 16); /* to bit 20 */
40008dce:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008dd2:	f003 0310 	and.w	r3, r3, #16
40008dd6:	ea4f 4303 	mov.w	r3, r3, lsl #16
40008dda:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008dde:	4313      	orrs	r3, r2
40008de0:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:578

	/*tRCD - (4:7) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRasToCasDelay, uiDDRClkTime, 1);
40008de4:	f107 031c 	add.w	r3, r7, #28
40008de8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
40008dec:	4618      	mov	r0, r3
40008dee:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008df2:	f04f 0201 	mov.w	r2, #1
40008df6:	f001 f80b 	bl	40009e10 <ddr3DivFunc>
40008dfa:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:579
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 4, 0xF, 0, 0);
40008dfe:	f04f 0300 	mov.w	r3, #0
40008e02:	9300      	str	r3, [sp, #0]
40008e04:	f241 4008 	movw	r0, #5128	; 0x1408
40008e08:	f04f 0104 	mov.w	r1, #4
40008e0c:	f04f 020f 	mov.w	r2, #15
40008e10:	f04f 0300 	mov.w	r3, #0
40008e14:	f7fb fbe0 	bl	400045d8 <ddr3GetStaticMCValue>
40008e18:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:580
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40008e1c:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40008e20:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008e24:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008e28:	f001 f816 	bl	40009e58 <ddr3GetMaxValue>
40008e2c:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:582
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRCD-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 4);
40008e30:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008e34:	ea4f 1303 	mov.w	r3, r3, lsl #4
40008e38:	b2db      	uxtb	r3, r3
40008e3a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008e3e:	4313      	orrs	r3, r2
40008e40:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:585

	/*tRP - (8:11) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRowPrechargeTime, uiDDRClkTime, 1);
40008e44:	f107 031c 	add.w	r3, r7, #28
40008e48:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
40008e4c:	4618      	mov	r0, r3
40008e4e:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008e52:	f04f 0201 	mov.w	r2, #1
40008e56:	f000 ffdb 	bl	40009e10 <ddr3DivFunc>
40008e5a:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:586
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 8, 0xF, 0, 0);
40008e5e:	f04f 0300 	mov.w	r3, #0
40008e62:	9300      	str	r3, [sp, #0]
40008e64:	f241 4008 	movw	r0, #5128	; 0x1408
40008e68:	f04f 0108 	mov.w	r1, #8
40008e6c:	f04f 020f 	mov.w	r2, #15
40008e70:	f04f 0300 	mov.w	r3, #0
40008e74:	f7fb fbb0 	bl	400045d8 <ddr3GetStaticMCValue>
40008e78:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:587
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40008e7c:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40008e80:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008e84:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008e88:	f000 ffe6 	bl	40009e58 <ddr3GetMaxValue>
40008e8c:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:589
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRP-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 8);
40008e90:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008e94:	f003 030f 	and.w	r3, r3, #15
40008e98:	ea4f 2303 	mov.w	r3, r3, lsl #8
40008e9c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008ea0:	4313      	orrs	r3, r2
40008ea2:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:592

	/*tWR - (12:15) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minWriteRecoveryTime, uiDDRClkTime, 1);
40008ea6:	f107 031c 	add.w	r3, r7, #28
40008eaa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
40008eae:	4618      	mov	r0, r3
40008eb0:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008eb4:	f04f 0201 	mov.w	r2, #1
40008eb8:	f000 ffaa 	bl	40009e10 <ddr3DivFunc>
40008ebc:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:593
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 12, 0xF, 0, 0);
40008ec0:	f04f 0300 	mov.w	r3, #0
40008ec4:	9300      	str	r3, [sp, #0]
40008ec6:	f241 4008 	movw	r0, #5128	; 0x1408
40008eca:	f04f 010c 	mov.w	r1, #12
40008ece:	f04f 020f 	mov.w	r2, #15
40008ed2:	f04f 0300 	mov.w	r3, #0
40008ed6:	f7fb fb7f 	bl	400045d8 <ddr3GetStaticMCValue>
40008eda:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:594
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40008ede:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40008ee2:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008ee6:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008eea:	f000 ffb5 	bl	40009e58 <ddr3GetMaxValue>
40008eee:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:596
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tWR-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 12);
40008ef2:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008ef6:	ea4f 3303 	mov.w	r3, r3, lsl #12
40008efa:	ea4f 4303 	mov.w	r3, r3, lsl #16
40008efe:	ea4f 4313 	mov.w	r3, r3, lsr #16
40008f02:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008f06:	4313      	orrs	r3, r2
40008f08:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:599

	/*tWTR - (16:19) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minWriteToReadCmdDelay, uiDDRClkTime, 1);
40008f0c:	f107 031c 	add.w	r3, r7, #28
40008f10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
40008f14:	4618      	mov	r0, r3
40008f16:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008f1a:	f04f 0201 	mov.w	r2, #1
40008f1e:	f000 ff77 	bl	40009e10 <ddr3DivFunc>
40008f22:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:600
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 16, 0xF, 0, 0);
40008f26:	f04f 0300 	mov.w	r3, #0
40008f2a:	9300      	str	r3, [sp, #0]
40008f2c:	f241 4008 	movw	r0, #5128	; 0x1408
40008f30:	f04f 0110 	mov.w	r1, #16
40008f34:	f04f 020f 	mov.w	r2, #15
40008f38:	f04f 0300 	mov.w	r3, #0
40008f3c:	f7fb fb4c 	bl	400045d8 <ddr3GetStaticMCValue>
40008f40:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:601
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40008f44:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40008f48:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008f4c:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008f50:	f000 ff82 	bl	40009e58 <ddr3GetMaxValue>
40008f54:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:603
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tWTR-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 16);
40008f58:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008f5c:	f003 030f 	and.w	r3, r3, #15
40008f60:	ea4f 4303 	mov.w	r3, r3, lsl #16
40008f64:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008f68:	4313      	orrs	r3, r2
40008f6a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:606

	/*tRRD - (24:27) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRowActiveToRowActive, uiDDRClkTime, 1);
40008f6e:	f107 031c 	add.w	r3, r7, #28
40008f72:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
40008f76:	4618      	mov	r0, r3
40008f78:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008f7c:	f04f 0201 	mov.w	r2, #1
40008f80:	f000 ff46 	bl	40009e10 <ddr3DivFunc>
40008f84:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:607
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 24, 0xF, 0, 0);
40008f88:	f04f 0300 	mov.w	r3, #0
40008f8c:	9300      	str	r3, [sp, #0]
40008f8e:	f241 4008 	movw	r0, #5128	; 0x1408
40008f92:	f04f 0118 	mov.w	r1, #24
40008f96:	f04f 020f 	mov.w	r2, #15
40008f9a:	f04f 0300 	mov.w	r3, #0
40008f9e:	f7fb fb1b 	bl	400045d8 <ddr3GetStaticMCValue>
40008fa2:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:608
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40008fa6:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40008faa:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40008fae:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40008fb2:	f000 ff51 	bl	40009e58 <ddr3GetMaxValue>
40008fb6:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:610
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRRD-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 24);
40008fba:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40008fbe:	f003 030f 	and.w	r3, r3, #15
40008fc2:	ea4f 6303 	mov.w	r3, r3, lsl #24
40008fc6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40008fca:	4313      	orrs	r3, r2
40008fcc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:613

	/*tRTP - (28:31) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minReadToPrechCmdDelay, uiDDRClkTime, 1);
40008fd0:	f107 031c 	add.w	r3, r7, #28
40008fd4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
40008fd8:	4618      	mov	r0, r3
40008fda:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
40008fde:	f04f 0201 	mov.w	r2, #1
40008fe2:	f000 ff15 	bl	40009e10 <ddr3DivFunc>
40008fe6:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:614
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 28, 0xF, 0, 0);
40008fea:	f04f 0300 	mov.w	r3, #0
40008fee:	9300      	str	r3, [sp, #0]
40008ff0:	f241 4008 	movw	r0, #5128	; 0x1408
40008ff4:	f04f 011c 	mov.w	r1, #28
40008ff8:	f04f 020f 	mov.w	r2, #15
40008ffc:	f04f 0300 	mov.w	r3, #0
40009000:	f7fb faea 	bl	400045d8 <ddr3GetStaticMCValue>
40009004:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:615
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009008:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
4000900c:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
40009010:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009014:	f000 ff20 	bl	40009e58 <ddr3GetMaxValue>
40009018:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:617
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRTP-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 28);
4000901c:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009020:	ea4f 7303 	mov.w	r3, r3, lsl #28
40009024:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009028:	4313      	orrs	r3, r2
4000902a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:619

	if (uiCL < 7)
4000902e:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
40009032:	2b06      	cmp	r3, #6
40009034:	d805      	bhi.n	40009042 <ddr3DunitSetup+0x73a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:620
		uiReg = 0x33137663;
40009036:	f247 6363 	movw	r3, #30307	; 0x7663
4000903a:	f2c3 3313 	movt	r3, #13075	; 0x3313
4000903e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:622
		
	MV_REG_WRITE(REG_SDRAM_TIMING_LOW_ADDR, uiReg);
40009042:	f241 4308 	movw	r3, #5128	; 0x1408
40009046:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000904a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000904e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:627

/*{0x0000140C}	-	DDR SDRAM Timing (High) Register */
/*	uiReg = 0x38000C00; */
	/* Add cycles to R2R W2W */
	uiReg = 0x39F8FF80;
40009050:	f64f 7380 	movw	r3, #65408	; 0xff80
40009054:	f6c3 13f8 	movt	r3, #14840	; 0x39f8
40009058:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:630

	/* tRFC - (0:6,16:18) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRefreshRecovery, uiDDRClkTime, 1);
4000905c:	f107 031c 	add.w	r3, r7, #28
40009060:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
40009064:	4618      	mov	r0, r3
40009066:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
4000906a:	f04f 0201 	mov.w	r2, #1
4000906e:	f000 fecf 	bl	40009e10 <ddr3DivFunc>
40009072:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:631
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_HIGH_ADDR, 0, 0x7F, 9, 0x380);
40009076:	f44f 7360 	mov.w	r3, #896	; 0x380
4000907a:	9300      	str	r3, [sp, #0]
4000907c:	f241 400c 	movw	r0, #5132	; 0x140c
40009080:	f04f 0100 	mov.w	r1, #0
40009084:	f04f 027f 	mov.w	r2, #127	; 0x7f
40009088:	f04f 0309 	mov.w	r3, #9
4000908c:	f7fb faa4 	bl	400045d8 <ddr3GetStaticMCValue>
40009090:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:632
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009094:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40009098:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
4000909c:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
400090a0:	f000 feda 	bl	40009e58 <ddr3GetMaxValue>
400090a4:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:634
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRFC-1 = ", uiTemp, 1);
	uiReg |= (uiTemp & 0x7F);
400090a8:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
400090ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
400090b0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400090b4:	4313      	orrs	r3, r2
400090b6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:635
	uiReg |= ((uiTemp & 0x380) << 9); /* to bit 16 */
400090ba:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
400090be:	f403 7360 	and.w	r3, r3, #896	; 0x380
400090c2:	ea4f 2343 	mov.w	r3, r3, lsl #9
400090c6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400090ca:	4313      	orrs	r3, r2
400090cc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:637

	MV_REG_WRITE(REG_SDRAM_TIMING_HIGH_ADDR, uiReg);
400090d0:	f241 430c 	movw	r3, #5132	; 0x140c
400090d4:	f2cd 0300 	movt	r3, #53248	; 0xd000
400090d8:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400090dc:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:640

/*{0x00001410}	-	DDR SDRAM Address Control Register */
	uiReg = 0x000F0000;
400090de:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
400090e2:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:644

	/*tFAW - (24:28)  */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiTemp = dimmSumInfo.minFourActiveWinDelay;
400090e6:	f107 031c 	add.w	r3, r7, #28
400090ea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
400090ee:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:645
	uiSpdVal = ddr3DivFunc(uiTemp, uiDDRClkTime, 0);
400090f2:	f8d7 0350 	ldr.w	r0, [r7, #848]	; 0x350
400090f6:	f8d7 1348 	ldr.w	r1, [r7, #840]	; 0x348
400090fa:	f04f 0200 	mov.w	r2, #0
400090fe:	f000 fe87 	bl	40009e10 <ddr3DivFunc>
40009102:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:646
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_ADDRESS_CTRL_ADDR, 24, 0x3F, 0, 0);
40009106:	f04f 0300 	mov.w	r3, #0
4000910a:	9300      	str	r3, [sp, #0]
4000910c:	f241 4010 	movw	r0, #5136	; 0x1410
40009110:	f04f 0118 	mov.w	r1, #24
40009114:	f04f 023f 	mov.w	r2, #63	; 0x3f
40009118:	f04f 0300 	mov.w	r3, #0
4000911c:	f7fb fa5c 	bl	400045d8 <ddr3GetStaticMCValue>
40009120:	f8c7 0320 	str.w	r0, [r7, #800]	; 0x320
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:647
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40009124:	f8d7 031c 	ldr.w	r0, [r7, #796]	; 0x31c
40009128:	f8d7 1324 	ldr.w	r1, [r7, #804]	; 0x324
4000912c:	f8d7 2320 	ldr.w	r2, [r7, #800]	; 0x320
40009130:	f000 fe92 	bl	40009e58 <ddr3GetMaxValue>
40009134:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:649
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tFAW = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0x3F) << 24);
40009138:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
4000913c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40009140:	ea4f 6303 	mov.w	r3, r3, lsl #24
40009144:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009148:	4313      	orrs	r3, r2
4000914a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:664
	/* SDRAM device capacity */
#ifdef DUNIT_STATIC
	uiReg |= (MV_REG_READ(REG_SDRAM_ADDRESS_CTRL_ADDR) & 0xF0FFFF);
#endif
#ifdef DUNIT_SPD
	uiCsCount = 0;
4000914e:	f04f 0300 	mov.w	r3, #0
40009152:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:665
	uiDimmCount = 0;
40009156:	f04f 0300 	mov.w	r3, #0
4000915a:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:666
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000915e:	f04f 0300 	mov.w	r3, #0
40009162:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009166:	e093      	b.n	40009290 <ddr3DunitSetup+0x988>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:667
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
40009168:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000916c:	f04f 0201 	mov.w	r2, #1
40009170:	fa02 f303 	lsl.w	r3, r2, r3
40009174:	461a      	mov	r2, r3
40009176:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000917a:	4013      	ands	r3, r2
4000917c:	f003 030f 	and.w	r3, r3, #15
40009180:	2b00      	cmp	r3, #0
40009182:	d07f      	beq.n	40009284 <ddr3DunitSetup+0x97c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:668
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40009184:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009188:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
4000918c:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009190:	18d3      	adds	r3, r2, r3
40009192:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009196:	681a      	ldr	r2, [r3, #0]
40009198:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
4000919c:	429a      	cmp	r2, r3
4000919e:	d109      	bne.n	400091b4 <ddr3DunitSetup+0x8ac>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:669
				uiDimmCount++;
400091a0:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
400091a4:	f103 0301 	add.w	r3, r3, #1
400091a8:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:670
				uiCsCount = 0;
400091ac:	f04f 0300 	mov.w	r3, #0
400091b0:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:672
			}
			uiCsCount++;
400091b4:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
400091b8:	f103 0301 	add.w	r3, r3, #1
400091bc:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:673
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
400091c0:	f507 728e 	add.w	r2, r7, #284	; 0x11c
400091c4:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
400091c8:	ea4f 2303 	mov.w	r3, r3, lsl #8
400091cc:	18d3      	adds	r3, r2, r3
400091ce:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
400091d2:	681b      	ldr	r3, [r3, #0]
400091d4:	2b02      	cmp	r3, #2
400091d6:	d819      	bhi.n	4000920c <ddr3DunitSetup+0x904>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:674
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
400091d8:	f507 728e 	add.w	r2, r7, #284	; 0x11c
400091dc:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
400091e0:	ea4f 2303 	mov.w	r3, r3, lsl #8
400091e4:	18d3      	adds	r3, r2, r3
400091e6:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
400091ea:	681b      	ldr	r3, [r3, #0]
400091ec:	f103 0201 	add.w	r2, r3, #1
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:675
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
400091f0:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400091f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400091f8:	f103 0302 	add.w	r3, r3, #2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:674
				uiDimmCount++;
				uiCsCount = 0;
			}
			uiCsCount++;
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
400091fc:	fa02 f303 	lsl.w	r3, r2, r3
40009200:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009204:	4313      	orrs	r3, r2
40009206:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
4000920a:	e03b      	b.n	40009284 <ddr3DunitSetup+0x97c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:676
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
			} else if (dimmInfo[uiDimmCount].sdramCapacity > 0x3) {
4000920c:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009210:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009214:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009218:	18d3      	adds	r3, r2, r3
4000921a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
4000921e:	681b      	ldr	r3, [r3, #0]
40009220:	2b03      	cmp	r3, #3
40009222:	d92f      	bls.n	40009284 <ddr3DunitSetup+0x97c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:677
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x3) << 
40009224:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009228:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
4000922c:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009230:	18d3      	adds	r3, r2, r3
40009232:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40009236:	681b      	ldr	r3, [r3, #0]
40009238:	f003 0203 	and.w	r2, r3, #3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:678
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
4000923c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009240:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009244:	f103 0302 	add.w	r3, r3, #2
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:677
			uiCsCount++;
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
			} else if (dimmInfo[uiDimmCount].sdramCapacity > 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x3) << 
40009248:	fa02 f303 	lsl.w	r3, r2, r3
4000924c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009250:	4313      	orrs	r3, r2
40009252:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:679
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x4) << (REG_SDRAM_ADDRESS_SIZE_HIGH_OFFS + uiCs));
40009256:	f507 728e 	add.w	r2, r7, #284	; 0x11c
4000925a:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
4000925e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009262:	18d3      	adds	r3, r2, r3
40009264:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40009268:	681b      	ldr	r3, [r3, #0]
4000926a:	f003 0204 	and.w	r2, r3, #4
4000926e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009272:	f103 0312 	add.w	r3, r3, #18
40009276:	fa02 f303 	lsl.w	r3, r2, r3
4000927a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000927e:	4313      	orrs	r3, r2
40009280:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:666
	uiReg |= (MV_REG_READ(REG_SDRAM_ADDRESS_CTRL_ADDR) & 0xF0FFFF);
#endif
#ifdef DUNIT_SPD
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009284:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009288:	f103 0301 	add.w	r3, r3, #1
4000928c:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009290:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009294:	2b03      	cmp	r3, #3
40009296:	f67f af67 	bls.w	40009168 <ddr3DunitSetup+0x860>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:685
			}
		}
	}

	/* SDRAM device structure */
	uiCsCount = 0;
4000929a:	f04f 0300 	mov.w	r3, #0
4000929e:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:686
	uiDimmCount = 0;
400092a2:	f04f 0300 	mov.w	r3, #0
400092a6:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:687
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400092aa:	f04f 0300 	mov.w	r3, #0
400092ae:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400092b2:	e04a      	b.n	4000934a <ddr3DunitSetup+0xa42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:688
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
400092b4:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400092b8:	f04f 0201 	mov.w	r2, #1
400092bc:	fa02 f303 	lsl.w	r3, r2, r3
400092c0:	461a      	mov	r2, r3
400092c2:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
400092c6:	4013      	ands	r3, r2
400092c8:	f003 030f 	and.w	r3, r3, #15
400092cc:	2b00      	cmp	r3, #0
400092ce:	d036      	beq.n	4000933e <ddr3DunitSetup+0xa36>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:689
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
400092d0:	f507 728e 	add.w	r2, r7, #284	; 0x11c
400092d4:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
400092d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
400092dc:	18d3      	adds	r3, r2, r3
400092de:	f103 0384 	add.w	r3, r3, #132	; 0x84
400092e2:	681a      	ldr	r2, [r3, #0]
400092e4:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
400092e8:	429a      	cmp	r2, r3
400092ea:	d109      	bne.n	40009300 <ddr3DunitSetup+0x9f8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:690
				uiDimmCount++;
400092ec:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
400092f0:	f103 0301 	add.w	r3, r3, #1
400092f4:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:691
				uiCsCount = 0;
400092f8:	f04f 0300 	mov.w	r3, #0
400092fc:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:693
			}
			uiCsCount++;
40009300:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009304:	f103 0301 	add.w	r3, r3, #1
40009308:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:694
			if (dimmInfo[uiDimmCount].sdramWidth == 16)
4000930c:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009310:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009314:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009318:	18d3      	adds	r3, r2, r3
4000931a:	f103 0398 	add.w	r3, r3, #152	; 0x98
4000931e:	681b      	ldr	r3, [r3, #0]
40009320:	2b10      	cmp	r3, #16
40009322:	d10c      	bne.n	4000933e <ddr3DunitSetup+0xa36>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:695
			uiReg |= (1 << (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs));
40009324:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009328:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000932c:	f04f 0201 	mov.w	r2, #1
40009330:	fa02 f303 	lsl.w	r3, r2, r3
40009334:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009338:	4313      	orrs	r3, r2
4000933a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:687
	}

	/* SDRAM device structure */
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000933e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009342:	f103 0301 	add.w	r3, r3, #1
40009346:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000934a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000934e:	2b03      	cmp	r3, #3
40009350:	d9b0      	bls.n	400092b4 <ddr3DunitSetup+0x9ac>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:699
			if (dimmInfo[uiDimmCount].sdramWidth == 16)
			uiReg |= (1 << (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs));
		}
	}
#endif
	MV_REG_WRITE(REG_SDRAM_ADDRESS_CTRL_ADDR, uiReg);
40009352:	f241 4310 	movw	r3, #5136	; 0x1410
40009356:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000935a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000935e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:702

/*{0x00001418}	-	DDR SDRAM Operation Register */
	uiReg = 0xF00;
40009360:	f44f 6370 	mov.w	r3, #3840	; 0xf00
40009364:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:703
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009368:	f04f 0300 	mov.w	r3, #0
4000936c:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009370:	e020      	b.n	400093b4 <ddr3DunitSetup+0xaac>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:704
		if (uiCsEna & (1<<uiCs))
40009372:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009376:	f04f 0201 	mov.w	r2, #1
4000937a:	fa02 f303 	lsl.w	r3, r2, r3
4000937e:	461a      	mov	r2, r3
40009380:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009384:	4013      	ands	r3, r2
40009386:	2b00      	cmp	r3, #0
40009388:	d00e      	beq.n	400093a8 <ddr3DunitSetup+0xaa0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:705
			uiReg &= ~(1<<(uiCs+REG_SDRAM_OPERATION_CS_OFFS));
4000938a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000938e:	f103 0308 	add.w	r3, r3, #8
40009392:	f04f 0201 	mov.w	r2, #1
40009396:	fa02 f303 	lsl.w	r3, r2, r3
4000939a:	ea6f 0303 	mvn.w	r3, r3
4000939e:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400093a2:	4013      	ands	r3, r2
400093a4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:703
#endif
	MV_REG_WRITE(REG_SDRAM_ADDRESS_CTRL_ADDR, uiReg);

/*{0x00001418}	-	DDR SDRAM Operation Register */
	uiReg = 0xF00;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400093a8:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400093ac:	f103 0301 	add.w	r3, r3, #1
400093b0:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400093b4:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400093b8:	2b03      	cmp	r3, #3
400093ba:	d9da      	bls.n	40009372 <ddr3DunitSetup+0xa6a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:707
		if (uiCsEna & (1<<uiCs))
			uiReg &= ~(1<<(uiCs+REG_SDRAM_OPERATION_CS_OFFS));
	}
	MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);
400093bc:	f241 4318 	movw	r3, #5144	; 0x1418
400093c0:	f2cd 0300 	movt	r3, #53248	; 0xd000
400093c4:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400093c8:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:710

/*{0x00001420}	-	DDR SDRAM Extended Mode Register */
	uiReg = 0x00000004;
400093ca:	f04f 0304 	mov.w	r3, #4
400093ce:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:711
	MV_REG_WRITE(REG_SDRAM_EXT_MODE_ADDR, uiReg);
400093d2:	f44f 53a1 	mov.w	r3, #5152	; 0x1420
400093d6:	f2cd 0300 	movt	r3, #53248	; 0xd000
400093da:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400093de:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:715

/*{0x00001424}	-	DDR Controller Control (High) Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0x0000D3FF;
400093e0:	f24d 33ff 	movw	r3, #54271	; 0xd3ff
400093e4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:719
#else
	uiReg = 0x0100D1FF;
#endif
	MV_REG_WRITE(REG_DDR_CONT_HIGH_ADDR	, uiReg);
400093e8:	f241 4324 	movw	r3, #5156	; 0x1424
400093ec:	f2cd 0300 	movt	r3, #53248	; 0xd000
400093f0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400093f4:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:723

/*{0x0000142C}	-	DDR3 Timing Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0x014C2F38;
400093f6:	f642 7338 	movw	r3, #12088	; 0x2f38
400093fa:	f2c0 134c 	movt	r3, #332	; 0x14c
400093fe:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:730
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))	
		uiReg = 0x214C2F38;
	else
		uiReg = 0x014C2F38;
#endif
	MV_REG_WRITE(0x142C, uiReg);
40009402:	f241 432c 	movw	r3, #5164	; 0x142c
40009406:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000940a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000940e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:733

/*{0x0000147C}	-	DDR ODT Timing (High) Register */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))
40009410:	f241 5024 	movw	r0, #5412	; 0x1524
40009414:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009418:	f7fe fec8 	bl	400081ac <MV_MEMIO_LE32_READ>
4000941c:	4603      	mov	r3, r0
4000941e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40009422:	2b00      	cmp	r3, #0
40009424:	d004      	beq.n	40009430 <ddr3DunitSetup+0xb28>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:734
		uiReg = 0x0000c671;
40009426:	f24c 6371 	movw	r3, #50801	; 0xc671
4000942a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
4000942e:	e003      	b.n	40009438 <ddr3DunitSetup+0xb30>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:736
	else
		uiReg = 0x00006571;
40009430:	f246 5371 	movw	r3, #25969	; 0x6571
40009434:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:737
	MV_REG_WRITE(REG_ODT_TIME_HIGH_ADDR, uiReg);
40009438:	f241 437c 	movw	r3, #5244	; 0x147c
4000943c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009440:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009444:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:747
		MV_REG_WRITE(REG_MBUS_CPU_BLOCK_ADDR, 0x0000E907);
#endif

/* In case of mixed dimm and on-board devices setup paramters will be taken statically */
/*{0x00001494}	-	DDR SDRAM ODT Control (Low) Register */
	uiReg = auiODTConfig[uiCsEna];
40009446:	4bd4      	ldr	r3, [pc, #848]	; (40009798 <ddr3DunitSetup+0xe90>)
40009448:	58e3      	ldr	r3, [r4, r3]
4000944a:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
4000944e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40009452:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:748
	MV_REG_WRITE(REG_SDRAM_ODT_CTRL_LOW_ADDR, uiReg);
40009456:	f241 4394 	movw	r3, #5268	; 0x1494
4000945a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000945e:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009462:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:751

/*{0x00001498}	-	DDR SDRAM ODT Control (High) Register */
	uiReg = 0x00000000;
40009464:	f04f 0300 	mov.w	r3, #0
40009468:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:752
	MV_REG_WRITE(REG_SDRAM_ODT_CTRL_HIGH_ADDR, uiReg);
4000946c:	f241 4398 	movw	r3, #5272	; 0x1498
40009470:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009474:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009478:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:755

/*{0x0000149C}	-	DDR Dunit ODT Control Register */
	uiReg = uiCsEna;
4000947a:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000947e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:756
	MV_REG_WRITE(REG_DUNIT_ODT_CTRL_ADDR, uiReg);
40009482:	f241 439c 	movw	r3, #5276	; 0x149c
40009486:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000948a:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000948e:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:760

/*{0x000014A0}	-	DDR Dunit ODT Control Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)	
	if (mvCtrlRevGet() == MV_78XX0_A0_REV) {
40009490:	f7fb fa6e 	bl	40004970 <mvCtrlRevGet>
40009494:	4603      	mov	r3, r0
40009496:	2b01      	cmp	r3, #1
40009498:	d10a      	bne.n	400094b0 <ddr3DunitSetup+0xba8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:761
	uiReg = 0x000006A9;
4000949a:	f240 63a9 	movw	r3, #1705	; 0x6a9
4000949e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:762
	MV_REG_WRITE(REG_DRAM_FIFO_CTRL_ADDR, uiReg);
400094a2:	f44f 53a5 	mov.w	r3, #5280	; 0x14a0
400094a6:	f2cd 0300 	movt	r3, #53248	; 0xd000
400094aa:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400094ae:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:767
	}
#endif

/*{0x000014C0}	-	DRAM address and Control Driving Strenght */
	MV_REG_WRITE(REG_DRAM_ADDR_CTRL_DRIVE_STRENGTH_ADDR, 0x192435e9);
400094b0:	f44f 53a6 	mov.w	r3, #5312	; 0x14c0
400094b4:	f2cd 0300 	movt	r3, #53248	; 0xd000
400094b8:	f243 52e9 	movw	r2, #13801	; 0x35e9
400094bc:	f6c1 1224 	movt	r2, #6436	; 0x1924
400094c0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:770

/*{0x000014C4}	-	DRAM Data and DQS Driving Strenght */
	MV_REG_WRITE(REG_DRAM_DATA_DQS_DRIVE_STRENGTH_ADDR, 0xB2C35E9);
400094c2:	f241 43c4 	movw	r3, #5316	; 0x14c4
400094c6:	f2cd 0300 	movt	r3, #53248	; 0xd000
400094ca:	f243 52e9 	movw	r2, #13801	; 0x35e9
400094ce:	f6c0 322c 	movt	r2, #2860	; 0xb2c
400094d2:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:773

#ifdef DUNIT_SPD
		uiCsCount = 0;
400094d4:	f04f 0300 	mov.w	r3, #0
400094d8:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:774
		uiDimmCount = 0;
400094dc:	f04f 0300 	mov.w	r3, #0
400094e0:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:775
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400094e4:	f04f 0300 	mov.w	r3, #0
400094e8:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400094ec:	e07f      	b.n	400095ee <ddr3DunitSetup+0xce6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:776
			if ((1<<uiCs) & DIMM_CS_BITMAP) {
400094ee:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400094f2:	f04f 020f 	mov.w	r2, #15
400094f6:	fa42 f303 	asr.w	r3, r2, r3
400094fa:	f003 0301 	and.w	r3, r3, #1
400094fe:	b2db      	uxtb	r3, r3
40009500:	2b00      	cmp	r3, #0
40009502:	d06e      	beq.n	400095e2 <ddr3DunitSetup+0xcda>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:777
				if ((1<<uiCs) & uiCsEna) {
40009504:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009508:	f04f 0201 	mov.w	r2, #1
4000950c:	fa02 f303 	lsl.w	r3, r2, r3
40009510:	461a      	mov	r2, r3
40009512:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009516:	4013      	ands	r3, r2
40009518:	2b00      	cmp	r3, #0
4000951a:	d055      	beq.n	400095c8 <ddr3DunitSetup+0xcc0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:778
					if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
4000951c:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009520:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009524:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009528:	18d3      	adds	r3, r2, r3
4000952a:	f103 0384 	add.w	r3, r3, #132	; 0x84
4000952e:	681a      	ldr	r2, [r3, #0]
40009530:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009534:	429a      	cmp	r2, r3
40009536:	d109      	bne.n	4000954c <ddr3DunitSetup+0xc44>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:779
						uiDimmCount++;
40009538:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
4000953c:	f103 0301 	add.w	r3, r3, #1
40009540:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:780
						uiCsCount = 0;
40009544:	f04f 0300 	mov.w	r3, #0
40009548:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:782
					}
					uiCsCount++;
4000954c:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009550:	f103 0301 	add.w	r3, r3, #1
40009554:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:783
					if (*pUiDdrWidth == 32)
40009558:	f107 0304 	add.w	r3, r7, #4
4000955c:	681b      	ldr	r3, [r3, #0]
4000955e:	681b      	ldr	r3, [r3, #0]
40009560:	2b20      	cmp	r3, #32
40009562:	d119      	bne.n	40009598 <ddr3DunitSetup+0xc90>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:784
						MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8),
40009564:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009568:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000956c:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
40009570:	f103 0304 	add.w	r3, r3, #4
40009574:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40009578:	f507 718e 	add.w	r1, r7, #284	; 0x11c
4000957c:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
40009580:	ea4f 2202 	mov.w	r2, r2, lsl #8
40009584:	188a      	adds	r2, r1, r2
40009586:	f102 028c 	add.w	r2, r2, #140	; 0x8c
4000958a:	6812      	ldr	r2, [r2, #0]
4000958c:	ea4f 0252 	mov.w	r2, r2, lsr #1
40009590:	f102 32ff 	add.w	r2, r2, #4294967295
40009594:	601a      	str	r2, [r3, #0]
40009596:	e024      	b.n	400095e2 <ddr3DunitSetup+0xcda>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:787
							((dimmInfo[uiDimmCount].dimmRankCapacity >> 1)-1));
					else
						MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8),
40009598:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000959c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400095a0:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
400095a4:	f103 0304 	add.w	r3, r3, #4
400095a8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400095ac:	f507 718e 	add.w	r1, r7, #284	; 0x11c
400095b0:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
400095b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
400095b8:	188a      	adds	r2, r1, r2
400095ba:	f102 028c 	add.w	r2, r2, #140	; 0x8c
400095be:	6812      	ldr	r2, [r2, #0]
400095c0:	f102 32ff 	add.w	r2, r2, #4294967295
400095c4:	601a      	str	r2, [r3, #0]
400095c6:	e00c      	b.n	400095e2 <ddr3DunitSetup+0xcda>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:790
							(dimmInfo[uiDimmCount].dimmRankCapacity-1));
				} else
					MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8), 0);
400095c8:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400095cc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400095d0:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
400095d4:	f103 0304 	add.w	r3, r3, #4
400095d8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400095dc:	f04f 0200 	mov.w	r2, #0
400095e0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:775
	MV_REG_WRITE(REG_DRAM_DATA_DQS_DRIVE_STRENGTH_ADDR, 0xB2C35E9);

#ifdef DUNIT_SPD
		uiCsCount = 0;
		uiDimmCount = 0;
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400095e2:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400095e6:	f103 0301 	add.w	r3, r3, #1
400095ea:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400095ee:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400095f2:	2b03      	cmp	r3, #3
400095f4:	f67f af7b 	bls.w	400094ee <ddr3DunitSetup+0xbe6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:796
			}
		}
#endif

/*{0x00020184}	-	Close FastPath - 2G */
	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, 0);
400095f8:	f44f 73c2 	mov.w	r3, #388	; 0x184
400095fc:	f2cd 0302 	movt	r3, #53250	; 0xd002
40009600:	f04f 0200 	mov.w	r2, #0
40009604:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:799
	
/*{0x00001538}	-	 Read Data Sample Delays Register */
	uiReg = 0;
40009606:	f04f 0300 	mov.w	r3, #0
4000960a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:800
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000960e:	f04f 0300 	mov.w	r3, #0
40009612:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009616:	e01e      	b.n	40009656 <ddr3DunitSetup+0xd4e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:801
		if (uiCsEna & (1<<uiCs))
40009618:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000961c:	f04f 0201 	mov.w	r2, #1
40009620:	fa02 f303 	lsl.w	r3, r2, r3
40009624:	461a      	mov	r2, r3
40009626:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000962a:	4013      	ands	r3, r2
4000962c:	2b00      	cmp	r3, #0
4000962e:	d00c      	beq.n	4000964a <ddr3DunitSetup+0xd42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:802
			uiReg |= (uiCL << (REG_READ_DATA_SAMPLE_DELAYS_OFFS*uiCs));
40009630:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009634:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40009638:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
4000963c:	fa02 f303 	lsl.w	r3, r2, r3
40009640:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009644:	4313      	orrs	r3, r2
40009646:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:800
/*{0x00020184}	-	Close FastPath - 2G */
	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, 0);
	
/*{0x00001538}	-	 Read Data Sample Delays Register */
	uiReg = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000964a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000964e:	f103 0301 	add.w	r3, r3, #1
40009652:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009656:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000965a:	2b03      	cmp	r3, #3
4000965c:	d9dc      	bls.n	40009618 <ddr3DunitSetup+0xd10>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:804
		if (uiCsEna & (1<<uiCs))
			uiReg |= (uiCL << (REG_READ_DATA_SAMPLE_DELAYS_OFFS*uiCs));
	}
	MV_REG_WRITE(REG_READ_DATA_SAMPLE_DELAYS_ADDR, uiReg);
4000965e:	f241 5338 	movw	r3, #5432	; 0x1538
40009662:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009666:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000966a:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:808
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Sample Delays = ", uiReg, 1);

/*{0x0000153C}	-	Read Data Ready Delay Register */
	uiReg = 0;
4000966c:	f04f 0300 	mov.w	r3, #0
40009670:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:809
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009674:	f04f 0300 	mov.w	r3, #0
40009678:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000967c:	e020      	b.n	400096c0 <ddr3DunitSetup+0xdb8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:810
		if (uiCsEna & (1<<uiCs))
4000967e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009682:	f04f 0201 	mov.w	r2, #1
40009686:	fa02 f303 	lsl.w	r3, r2, r3
4000968a:	461a      	mov	r2, r3
4000968c:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009690:	4013      	ands	r3, r2
40009692:	2b00      	cmp	r3, #0
40009694:	d00e      	beq.n	400096b4 <ddr3DunitSetup+0xdac>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:811
			uiReg |= ((uiCL+2) << (REG_READ_DATA_READY_DELAYS_OFFS*uiCs));
40009696:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
4000969a:	f103 0202 	add.w	r2, r3, #2
4000969e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400096a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400096a6:	fa02 f303 	lsl.w	r3, r2, r3
400096aa:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400096ae:	4313      	orrs	r3, r2
400096b0:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:809
	MV_REG_WRITE(REG_READ_DATA_SAMPLE_DELAYS_ADDR, uiReg);
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Sample Delays = ", uiReg, 1);

/*{0x0000153C}	-	Read Data Ready Delay Register */
	uiReg = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400096b4:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400096b8:	f103 0301 	add.w	r3, r3, #1
400096bc:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400096c0:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400096c4:	2b03      	cmp	r3, #3
400096c6:	d9da      	bls.n	4000967e <ddr3DunitSetup+0xd76>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:813
		if (uiCsEna & (1<<uiCs))
			uiReg |= ((uiCL+2) << (REG_READ_DATA_READY_DELAYS_OFFS*uiCs));
	}
	MV_REG_WRITE(REG_READ_DATA_READY_DELAYS_ADDR, uiReg);
400096c8:	f241 533c 	movw	r3, #5436	; 0x153c
400096cc:	f2cd 0300 	movt	r3, #53248	; 0xd000
400096d0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400096d4:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:818
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Ready Delays = ", uiReg, 1);

/* Set MR registers */
	/* MR0 */
	uiReg = 0x00000600;
400096d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
400096da:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:819
	uiTemp = ddr3CLtoValidCL(uiCL);
400096de:	f8d7 0340 	ldr.w	r0, [r7, #832]	; 0x340
400096e2:	f7fb f873 	bl	400047cc <ddr3CLtoValidCL>
400096e6:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:820
	uiReg |= ((uiTemp & 0x1) << 2);
400096ea:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
400096ee:	f003 0301 	and.w	r3, r3, #1
400096f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
400096f6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400096fa:	4313      	orrs	r3, r2
400096fc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:821
	uiReg |= ((uiTemp & 0xE) << 3); /* to bit 4 */
40009700:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009704:	f003 030e 	and.w	r3, r3, #14
40009708:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000970c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009710:	4313      	orrs	r3, r2
40009712:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:823
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
40009716:	f04f 0300 	mov.w	r3, #0
4000971a:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000971e:	e01e      	b.n	4000975e <ddr3DunitSetup+0xe56>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:824
			if (uiCsEna & (1<<uiCs))
40009720:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009724:	f04f 0201 	mov.w	r2, #1
40009728:	fa02 f303 	lsl.w	r3, r2, r3
4000972c:	461a      	mov	r2, r3
4000972e:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009732:	4013      	ands	r3, r2
40009734:	2b00      	cmp	r3, #0
40009736:	d00c      	beq.n	40009752 <ddr3DunitSetup+0xe4a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:825
				MV_REG_WRITE(REG_DDR3_MR0_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
40009738:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
4000973c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40009740:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40009744:	f103 0310 	add.w	r3, r3, #16
40009748:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000974c:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009750:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:823
	uiReg = 0x00000600;
	uiTemp = ddr3CLtoValidCL(uiCL);
	uiReg |= ((uiTemp & 0x1) << 2);
	uiReg |= ((uiTemp & 0xE) << 3); /* to bit 4 */
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
40009752:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009756:	f103 0301 	add.w	r3, r3, #1
4000975a:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000975e:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009762:	2b03      	cmp	r3, #3
40009764:	d9dc      	bls.n	40009720 <ddr3DunitSetup+0xe18>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:831
#else
	MV_REG_WRITE(REG_DDR3_MR0_ADDR, uiReg);
#endif

	/* MR1 */
		uiReg = 0x00000046 & REG_DDR3_MR1_ODT_MASK;
40009766:	f04f 0302 	mov.w	r3, #2
4000976a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:833
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000976e:	f04f 0300 	mov.w	r3, #0
40009772:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009776:	e041      	b.n	400097fc <ddr3DunitSetup+0xef4>
40009778:	00010332 	andeq	r0, r1, r2, lsr r3
4000977c:	0000a6ea 	andeq	sl, r0, sl, ror #13
40009780:	0000a70e 	andeq	sl, r0, lr, lsl #14
40009784:	0000a72a 	andeq	sl, r0, sl, lsr #14
40009788:	0000a670 	andeq	sl, r0, r0, ror r6
4000978c:	0000a654 	andeq	sl, r0, r4, asr r6
40009790:	0000a532 	andeq	sl, r0, r2, lsr r5
40009794:	0000a4de 	ldrdeq	sl, [r0], -lr
40009798:	00000018 	andeq	r0, r0, r8, lsl r0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:834
			if (uiCsEna & (1<<uiCs)) {
4000979c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400097a0:	f04f 0201 	mov.w	r2, #1
400097a4:	fa02 f303 	lsl.w	r3, r2, r3
400097a8:	461a      	mov	r2, r3
400097aa:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
400097ae:	4013      	ands	r3, r2
400097b0:	2b00      	cmp	r3, #0
400097b2:	d01d      	beq.n	400097f0 <ddr3DunitSetup+0xee8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:835
				uiReg |= auiODTStatic[uiCsEna][uiCs];
400097b4:	f8df 364c 	ldr.w	r3, [pc, #1612]	; 40009e04 <ddr3DunitSetup+0x14fc>
400097b8:	58e3      	ldr	r3, [r4, r3]
400097ba:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
400097be:	ea4f 0182 	mov.w	r1, r2, lsl #2
400097c2:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
400097c6:	188a      	adds	r2, r1, r2
400097c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
400097cc:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400097d0:	4313      	orrs	r3, r2
400097d2:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:836
				MV_REG_WRITE(REG_DDR3_MR1_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
400097d6:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400097da:	ea4f 1303 	mov.w	r3, r3, lsl #4
400097de:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
400097e2:	f103 0314 	add.w	r3, r3, #20
400097e6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400097ea:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400097ee:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:833
#endif

	/* MR1 */
		uiReg = 0x00000046 & REG_DDR3_MR1_ODT_MASK;
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400097f0:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400097f4:	f103 0301 	add.w	r3, r3, #1
400097f8:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400097fc:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009800:	2b03      	cmp	r3, #3
40009802:	d9cb      	bls.n	4000979c <ddr3DunitSetup+0xe94>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:844
#else
	MV_REG_WRITE(REG_DDR3_MR1_ADDR, uiReg);
#endif

	/* MR2 */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))
40009804:	f241 5024 	movw	r0, #5412	; 0x1524
40009808:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000980c:	f7fe fcce 	bl	400081ac <MV_MEMIO_LE32_READ>
40009810:	4603      	mov	r3, r0
40009812:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40009816:	2b00      	cmp	r3, #0
40009818:	d007      	beq.n	4000982a <ddr3DunitSetup+0xf22>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:845
		uiTemp = uiHClkTime / 2;
4000981a:	f107 0308 	add.w	r3, r7, #8
4000981e:	681b      	ldr	r3, [r3, #0]
40009820:	ea4f 0353 	mov.w	r3, r3, lsr #1
40009824:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
40009828:	e004      	b.n	40009834 <ddr3DunitSetup+0xf2c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:847
	else
		uiTemp = uiHClkTime;
4000982a:	f107 0308 	add.w	r3, r7, #8
4000982e:	681b      	ldr	r3, [r3, #0]
40009830:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:849
		
		if (uiTemp >= 2500)
40009834:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
40009838:	f640 13c3 	movw	r3, #2499	; 0x9c3
4000983c:	429a      	cmp	r2, r3
4000983e:	d904      	bls.n	4000984a <ddr3DunitSetup+0xf42>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:850
			uiCWL = 5; /* CWL = 5 */
40009840:	f04f 0305 	mov.w	r3, #5
40009844:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
40009848:	e073      	b.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:851
		else if (uiTemp >= 1875 && uiTemp < 2500)
4000984a:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000984e:	f240 7352 	movw	r3, #1874	; 0x752
40009852:	429a      	cmp	r2, r3
40009854:	d90a      	bls.n	4000986c <ddr3DunitSetup+0xf64>
40009856:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000985a:	f640 13c3 	movw	r3, #2499	; 0x9c3
4000985e:	429a      	cmp	r2, r3
40009860:	d804      	bhi.n	4000986c <ddr3DunitSetup+0xf64>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:852
			uiCWL = 6; /* CWL = 6 */
40009862:	f04f 0306 	mov.w	r3, #6
40009866:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000986a:	e062      	b.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:853
		else if (uiTemp >= 1500 && uiTemp < 1875)
4000986c:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
40009870:	f240 53db 	movw	r3, #1499	; 0x5db
40009874:	429a      	cmp	r2, r3
40009876:	d90a      	bls.n	4000988e <ddr3DunitSetup+0xf86>
40009878:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000987c:	f240 7352 	movw	r3, #1874	; 0x752
40009880:	429a      	cmp	r2, r3
40009882:	d804      	bhi.n	4000988e <ddr3DunitSetup+0xf86>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:854
			uiCWL = 7; /* CWL = 7 */
40009884:	f04f 0307 	mov.w	r3, #7
40009888:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
4000988c:	e051      	b.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:855
		else if (uiTemp >= 1250 && uiTemp < 1500)
4000988e:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
40009892:	f240 43e1 	movw	r3, #1249	; 0x4e1
40009896:	429a      	cmp	r2, r3
40009898:	d90a      	bls.n	400098b0 <ddr3DunitSetup+0xfa8>
4000989a:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
4000989e:	f240 53db 	movw	r3, #1499	; 0x5db
400098a2:	429a      	cmp	r2, r3
400098a4:	d804      	bhi.n	400098b0 <ddr3DunitSetup+0xfa8>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:856
			uiCWL = 8; /* CWL = 8 */
400098a6:	f04f 0308 	mov.w	r3, #8
400098aa:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
400098ae:	e040      	b.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:857
		else if (uiTemp >= 1070 && uiTemp < 1250)
400098b0:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
400098b4:	f240 432d 	movw	r3, #1069	; 0x42d
400098b8:	429a      	cmp	r2, r3
400098ba:	d90a      	bls.n	400098d2 <ddr3DunitSetup+0xfca>
400098bc:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
400098c0:	f240 43e1 	movw	r3, #1249	; 0x4e1
400098c4:	429a      	cmp	r2, r3
400098c6:	d804      	bhi.n	400098d2 <ddr3DunitSetup+0xfca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:858
			uiCWL = 9; /* CWL = 9 */
400098c8:	f04f 0309 	mov.w	r3, #9
400098cc:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
400098d0:	e02f      	b.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:859
		else if (uiTemp >= 935 && uiTemp < 1070)
400098d2:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
400098d6:	f240 33a6 	movw	r3, #934	; 0x3a6
400098da:	429a      	cmp	r2, r3
400098dc:	d90a      	bls.n	400098f4 <ddr3DunitSetup+0xfec>
400098de:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
400098e2:	f240 432d 	movw	r3, #1069	; 0x42d
400098e6:	429a      	cmp	r2, r3
400098e8:	d804      	bhi.n	400098f4 <ddr3DunitSetup+0xfec>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:860
			uiCWL = 10; /* CWL = 10 */
400098ea:	f04f 030a 	mov.w	r3, #10
400098ee:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
400098f2:	e01e      	b.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:861
		else if (uiTemp >= 833 && uiTemp < 935)
400098f4:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
400098f8:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
400098fc:	d90a      	bls.n	40009914 <ddr3DunitSetup+0x100c>
400098fe:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
40009902:	f240 33a6 	movw	r3, #934	; 0x3a6
40009906:	429a      	cmp	r2, r3
40009908:	d804      	bhi.n	40009914 <ddr3DunitSetup+0x100c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:862
			uiCWL = 11; /* CWL = 11 */
4000990a:	f04f 030b 	mov.w	r3, #11
4000990e:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
40009912:	e00e      	b.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:863
		else if (uiTemp >= 750 && uiTemp < 833)
40009914:	f8d7 2350 	ldr.w	r2, [r7, #848]	; 0x350
40009918:	f240 23ed 	movw	r3, #749	; 0x2ed
4000991c:	429a      	cmp	r2, r3
4000991e:	d908      	bls.n	40009932 <ddr3DunitSetup+0x102a>
40009920:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
40009924:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
40009928:	d803      	bhi.n	40009932 <ddr3DunitSetup+0x102a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:864
			uiCWL = 12; /* CWL = 12 */
4000992a:	f04f 030c 	mov.w	r3, #12
4000992e:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:866
		
		uiReg = ((uiCWL - 5) << REG_DDR3_MR2_CWL_OFFS);
40009932:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
40009936:	f1a3 0305 	sub.w	r3, r3, #5
4000993a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000993e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:869

#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009942:	f04f 0300 	mov.w	r3, #0
40009946:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
4000994a:	e035      	b.n	400099b8 <ddr3DunitSetup+0x10b0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:870
			if (uiCsEna & (1<<uiCs)) {
4000994c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009950:	f04f 0201 	mov.w	r2, #1
40009954:	fa02 f303 	lsl.w	r3, r2, r3
40009958:	461a      	mov	r2, r3
4000995a:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000995e:	4013      	ands	r3, r2
40009960:	2b00      	cmp	r3, #0
40009962:	d023      	beq.n	400099ac <ddr3DunitSetup+0x10a4>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:871
				uiReg &= REG_DDR3_MR2_ODT_MASK;
40009964:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009968:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
4000996c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:872
				uiReg |= auiODTDynamic[uiCsEna][uiCs];
40009970:	f8df 3494 	ldr.w	r3, [pc, #1172]	; 40009e08 <ddr3DunitSetup+0x1500>
40009974:	58e3      	ldr	r3, [r4, r3]
40009976:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
4000997a:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000997e:	f8d7 2344 	ldr.w	r2, [r7, #836]	; 0x344
40009982:	188a      	adds	r2, r1, r2
40009984:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
40009988:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
4000998c:	4313      	orrs	r3, r2
4000998e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:873
				MV_REG_WRITE(REG_DDR3_MR2_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
40009992:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009996:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000999a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4000999e:	f103 0318 	add.w	r3, r3, #24
400099a2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400099a6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
400099aa:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:869
			uiCWL = 12; /* CWL = 12 */
		
		uiReg = ((uiCWL - 5) << REG_DDR3_MR2_CWL_OFFS);

#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400099ac:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400099b0:	f103 0301 	add.w	r3, r3, #1
400099b4:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400099b8:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400099bc:	2b03      	cmp	r3, #3
400099be:	d9c5      	bls.n	4000994c <ddr3DunitSetup+0x1044>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:881
#else
	MV_REG_WRITE(REG_DDR3_MR2_ADDR, uiReg);
#endif

	/* MR3 */
	uiReg = 0x00000000;
400099c0:	f04f 0300 	mov.w	r3, #0
400099c4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:883
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
400099c8:	f04f 0300 	mov.w	r3, #0
400099cc:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400099d0:	e01e      	b.n	40009a10 <ddr3DunitSetup+0x1108>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:884
			if (uiCsEna & (1<<uiCs))
400099d2:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400099d6:	f04f 0201 	mov.w	r2, #1
400099da:	fa02 f303 	lsl.w	r3, r2, r3
400099de:	461a      	mov	r2, r3
400099e0:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
400099e4:	4013      	ands	r3, r2
400099e6:	2b00      	cmp	r3, #0
400099e8:	d00c      	beq.n	40009a04 <ddr3DunitSetup+0x10fc>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:885
				MV_REG_WRITE(REG_DDR3_MR3_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
400099ea:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400099ee:	ea4f 1303 	mov.w	r3, r3, lsl #4
400099f2:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
400099f6:	f103 031c 	add.w	r3, r3, #28
400099fa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400099fe:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009a02:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:883
#endif

	/* MR3 */
	uiReg = 0x00000000;
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
40009a04:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009a08:	f103 0301 	add.w	r3, r3, #1
40009a0c:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009a10:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009a14:	2b03      	cmp	r3, #3
40009a16:	d9dc      	bls.n	400099d2 <ddr3DunitSetup+0x10ca>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:891
#else
	MV_REG_WRITE(REG_DDR3_MR3_ADDR, uiReg);
#endif

/*{0x00001428}	-	DDR ODT Timing (Low) Register */
	uiReg = 0;
40009a18:	f04f 0300 	mov.w	r3, #0
40009a1c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:892
	uiReg |= (((uiCL - uiCWL + 1) & 0xF) << 4);
40009a20:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
40009a24:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
40009a28:	1ad3      	subs	r3, r2, r3
40009a2a:	f103 0301 	add.w	r3, r3, #1
40009a2e:	ea4f 1303 	mov.w	r3, r3, lsl #4
40009a32:	b2db      	uxtb	r3, r3
40009a34:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009a38:	4313      	orrs	r3, r2
40009a3a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:893
	uiReg |= (((uiCL - uiCWL + 6) & 0xF) << 8);
40009a3e:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
40009a42:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
40009a46:	1ad3      	subs	r3, r2, r3
40009a48:	f103 0306 	add.w	r3, r3, #6
40009a4c:	f003 030f 	and.w	r3, r3, #15
40009a50:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009a54:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009a58:	4313      	orrs	r3, r2
40009a5a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:894
	uiReg |= ((((uiCL - uiCWL + 6) >> 4) & 0x1) << 21);
40009a5e:	f8d7 2340 	ldr.w	r2, [r7, #832]	; 0x340
40009a62:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
40009a66:	1ad3      	subs	r3, r2, r3
40009a68:	f103 0306 	add.w	r3, r3, #6
40009a6c:	ea4f 1313 	mov.w	r3, r3, lsr #4
40009a70:	f003 0301 	and.w	r3, r3, #1
40009a74:	ea4f 5343 	mov.w	r3, r3, lsl #21
40009a78:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009a7c:	4313      	orrs	r3, r2
40009a7e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:895
	uiReg |= (((uiCL - 1) & 0xF) << 12);
40009a82:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
40009a86:	f103 33ff 	add.w	r3, r3, #4294967295
40009a8a:	ea4f 3303 	mov.w	r3, r3, lsl #12
40009a8e:	ea4f 4303 	mov.w	r3, r3, lsl #16
40009a92:	ea4f 4313 	mov.w	r3, r3, lsr #16
40009a96:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009a9a:	4313      	orrs	r3, r2
40009a9c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:896
	uiReg |= (((uiCL + 6) & 0x1F) << 16);
40009aa0:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
40009aa4:	f103 0306 	add.w	r3, r3, #6
40009aa8:	f003 031f 	and.w	r3, r3, #31
40009aac:	ea4f 4303 	mov.w	r3, r3, lsl #16
40009ab0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009ab4:	4313      	orrs	r3, r2
40009ab6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:897
	MV_REG_WRITE(REG_ODT_TIME_LOW_ADDR, uiReg);
40009aba:	f241 4328 	movw	r3, #5160	; 0x1428
40009abe:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009ac2:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009ac6:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:901

#ifdef DUNIT_SPD
/*{0x000015E0} - DDR3 Rank Control Register */
	uiReg = uiCsEna;
40009ac8:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009acc:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:902
	uiCsCount = 0;
40009ad0:	f04f 0300 	mov.w	r3, #0
40009ad4:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:903
	uiDimmCount = 0;
40009ad8:	f04f 0300 	mov.w	r3, #0
40009adc:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:904
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009ae0:	f04f 0300 	mov.w	r3, #0
40009ae4:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009ae8:	e058      	b.n	40009b9c <ddr3DunitSetup+0x1294>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:905
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
40009aea:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009aee:	f04f 0201 	mov.w	r2, #1
40009af2:	fa02 f303 	lsl.w	r3, r2, r3
40009af6:	461a      	mov	r2, r3
40009af8:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40009afc:	4013      	ands	r3, r2
40009afe:	f003 030f 	and.w	r3, r3, #15
40009b02:	2b00      	cmp	r3, #0
40009b04:	d044      	beq.n	40009b90 <ddr3DunitSetup+0x1288>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:906
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40009b06:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009b0a:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009b0e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009b12:	18d3      	adds	r3, r2, r3
40009b14:	f103 0384 	add.w	r3, r3, #132	; 0x84
40009b18:	681a      	ldr	r2, [r3, #0]
40009b1a:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009b1e:	429a      	cmp	r2, r3
40009b20:	d109      	bne.n	40009b36 <ddr3DunitSetup+0x122e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:907
				uiDimmCount++;
40009b22:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009b26:	f103 0301 	add.w	r3, r3, #1
40009b2a:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:908
				uiCsCount = 0;
40009b2e:	f04f 0300 	mov.w	r3, #0
40009b32:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:910
			}
			uiCsCount++;
40009b36:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40009b3a:	f103 0301 	add.w	r3, r3, #1
40009b3e:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:911
			if (dimmInfo[uiDimmCount].addressMirroring && (uiCs == 1 || uiCs == 3) &&
40009b42:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009b46:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
40009b4a:	ea4f 2303 	mov.w	r3, r3, lsl #8
40009b4e:	18d3      	adds	r3, r2, r3
40009b50:	f103 03ac 	add.w	r3, r3, #172	; 0xac
40009b54:	681b      	ldr	r3, [r3, #0]
40009b56:	2b00      	cmp	r3, #0
40009b58:	d01a      	beq.n	40009b90 <ddr3DunitSetup+0x1288>
40009b5a:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009b5e:	2b01      	cmp	r3, #1
40009b60:	d003      	beq.n	40009b6a <ddr3DunitSetup+0x1262>
40009b62:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009b66:	2b03      	cmp	r3, #3
40009b68:	d112      	bne.n	40009b90 <ddr3DunitSetup+0x1288>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:912
							(dimmSumInfo.dimmTypeInfo != SPD_MODULE_TYPE_RDIMM)) {
40009b6a:	f107 031c 	add.w	r3, r7, #28
40009b6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:911
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
				uiDimmCount++;
				uiCsCount = 0;
			}
			uiCsCount++;
			if (dimmInfo[uiDimmCount].addressMirroring && (uiCs == 1 || uiCs == 3) &&
40009b72:	2b01      	cmp	r3, #1
40009b74:	d00c      	beq.n	40009b90 <ddr3DunitSetup+0x1288>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:913
							(dimmSumInfo.dimmTypeInfo != SPD_MODULE_TYPE_RDIMM)) {
				uiReg |= (1<<(REG_DDR3_RANK_CTRL_MIRROR_OFFS+uiCs));
40009b76:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009b7a:	f103 0304 	add.w	r3, r3, #4
40009b7e:	f04f 0201 	mov.w	r2, #1
40009b82:	fa02 f303 	lsl.w	r3, r2, r3
40009b86:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009b8a:	4313      	orrs	r3, r2
40009b8c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:904
#ifdef DUNIT_SPD
/*{0x000015E0} - DDR3 Rank Control Register */
	uiReg = uiCsEna;
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40009b90:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009b94:	f103 0301 	add.w	r3, r3, #1
40009b98:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40009b9c:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40009ba0:	2b03      	cmp	r3, #3
40009ba2:	d9a2      	bls.n	40009aea <ddr3DunitSetup+0x11e2>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:918
				uiReg |= (1<<(REG_DDR3_RANK_CTRL_MIRROR_OFFS+uiCs));
				DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Setting Address Mirroring for CS = ", uiCs, 1);
			}
		}
	}
	MV_REG_WRITE(REG_DDR3_RANK_CTRL_ADDR, uiReg);
40009ba4:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40009ba8:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009bac:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009bb0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:922
#endif

/*{0xD00015E4}	-	ZQDS Configuration Register */
	uiReg = 0x00203c18;
40009bb2:	f643 4318 	movw	r3, #15384	; 0x3c18
40009bb6:	f2c0 0320 	movt	r3, #32
40009bba:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:923
	MV_REG_WRITE(REG_ZQC_CONF_ADDR, uiReg);
40009bbe:	f241 53e4 	movw	r3, #5604	; 0x15e4
40009bc2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009bc6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009bca:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:927

/* {0x00015EC}	-	DDR PHY */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0xF800AAA5;
40009bcc:	f64a 23a5 	movw	r3, #43685	; 0xaaa5
40009bd0:	f6cf 0300 	movt	r3, #63488	; 0xf800
40009bd4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:928
	if (mvCtrlRevGet() == MV_78XX0_B0_REV) {
40009bd8:	f7fa feca 	bl	40004970 <mvCtrlRevGet>
40009bdc:	4603      	mov	r3, r0
40009bde:	2b02      	cmp	r3, #2
40009be0:	d105      	bne.n	40009bee <ddr3DunitSetup+0x12e6>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:929
		uiReg = 0xF800A225;
40009be2:	f24a 2325 	movw	r3, #41509	; 0xa225
40009be6:	f6cf 0300 	movt	r3, #63488	; 0xf800
40009bea:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:934
	}
#else	
	uiReg = 0xDE000025;
#endif
	MV_REG_WRITE(REG_DRAM_PHY_CONFIG_ADDR, uiReg);
40009bee:	f241 53ec 	movw	r3, #5612	; 0x15ec
40009bf2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009bf6:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009bfa:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:942
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	/* Registered DIMM support - supported only in AXP A0 devices */
	/* Currently supported for SPD detection only */
	/* Flow is according to the Registered DIMM chapter in the Functional Spec */

	if (dimmSumInfo.dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
40009bfc:	f107 031c 	add.w	r3, r7, #28
40009c00:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
40009c04:	2b01      	cmp	r3, #1
40009c06:	f040 808f 	bne.w	40009d28 <ddr3DunitSetup+0x1420>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:943
		DEBUG_INIT_S("DDR3 Training Sequence - Registered DIMM detected \n");
40009c0a:	4b80      	ldr	r3, [pc, #512]	; (40009e0c <ddr3DunitSetup+0x1504>)
40009c0c:	447b      	add	r3, pc
40009c0e:	4618      	mov	r0, r3
40009c10:	f7fd face 	bl	400071b0 <putstring>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:946
		
		/* Set commands parity completion */
		uiReg = MV_REG_READ(REG_REGISTERED_DRAM_CTRL_ADDR);
40009c14:	f241 60d0 	movw	r0, #5840	; 0x16d0
40009c18:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009c1c:	f7fe fac6 	bl	400081ac <MV_MEMIO_LE32_READ>
40009c20:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:947
		uiReg &= ~REG_REGISTERED_DRAM_CTRL_PARITY_MASK;
40009c24:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009c28:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
40009c2c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:948
		uiReg |= 0x8;
40009c30:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009c34:	f043 0308 	orr.w	r3, r3, #8
40009c38:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:949
		MV_REG_WRITE(REG_REGISTERED_DRAM_CTRL_ADDR, uiReg);
40009c3c:	f241 63d0 	movw	r3, #5840	; 0x16d0
40009c40:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009c44:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009c48:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:951

		MV_REG_WRITE(REG_SDRAM_INIT_CTRL_ADDR, 1 << REG_SDRAM_INIT_CKE_ASSERT_OFFS);	/* De-assert M_RESETn and assert M_CKE */
40009c4a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40009c4e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009c52:	f04f 0204 	mov.w	r2, #4
40009c56:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:953
		do {
			uiReg = ((MV_REG_READ(REG_SDRAM_INIT_CTRL_ADDR)) & (1 << REG_SDRAM_INIT_CKE_ASSERT_OFFS));
40009c58:	f44f 50a4 	mov.w	r0, #5248	; 0x1480
40009c5c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009c60:	f7fe faa4 	bl	400081ac <MV_MEMIO_LE32_READ>
40009c64:	4603      	mov	r3, r0
40009c66:	f003 0304 	and.w	r3, r3, #4
40009c6a:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:954
		} while (uiReg);
40009c6e:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009c72:	2b00      	cmp	r3, #0
40009c74:	d1f0      	bne.n	40009c58 <ddr3DunitSetup+0x1350>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:958

		{
			MV_U32 uiRC;
			for (uiRC=0; uiRC<SPD_RDIMM_RC_NUM; uiRC++) {
40009c76:	f04f 0300 	mov.w	r3, #0
40009c7a:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
40009c7e:	e04f      	b.n	40009d20 <ddr3DunitSetup+0x1418>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:959
				if (uiRC != 6 && uiRC != 7) {
40009c80:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009c84:	2b06      	cmp	r3, #6
40009c86:	d045      	beq.n	40009d14 <ddr3DunitSetup+0x140c>
40009c88:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009c8c:	2b07      	cmp	r3, #7
40009c8e:	d041      	beq.n	40009d14 <ddr3DunitSetup+0x140c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:963
#if 0
					uiReg = (REG_SDRAM_OPERATION_CMD_CWA & ~(uiCsEna << REG_SDRAM_OPERATION_CS_OFFS)); /* Set CWA Command */
#endif 
					uiReg = (REG_SDRAM_OPERATION_CMD_CWA & ~(0xF << REG_SDRAM_OPERATION_CS_OFFS)); /* Set CWA Command */
40009c90:	f04f 030e 	mov.w	r3, #14
40009c94:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:964
					uiReg |= ((dimmInfo[0].regDimmRC[uiRC] & REG_SDRAM_OPERATION_CWA_DATA_MASK) << REG_SDRAM_OPERATION_CWA_DATA_OFFS);
40009c98:	f507 728e 	add.w	r2, r7, #284	; 0x11c
40009c9c:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009ca0:	18d3      	adds	r3, r2, r3
40009ca2:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
40009ca6:	781b      	ldrb	r3, [r3, #0]
40009ca8:	f003 030f 	and.w	r3, r3, #15
40009cac:	ea4f 5303 	mov.w	r3, r3, lsl #20
40009cb0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009cb4:	4313      	orrs	r3, r2
40009cb6:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:965
					uiReg |= uiRC << REG_SDRAM_OPERATION_CWA_RC_OFFS;
40009cba:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009cbe:	ea4f 4303 	mov.w	r3, r3, lsl #16
40009cc2:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009cc6:	4313      	orrs	r3, r2
40009cc8:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:967
					/* Configure - Set Delay - tSTAB/tMRD */
					if (uiRC == 2 || uiRC == 10)
40009ccc:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009cd0:	2b02      	cmp	r3, #2
40009cd2:	d003      	beq.n	40009cdc <ddr3DunitSetup+0x13d4>
40009cd4:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009cd8:	2b0a      	cmp	r3, #10
40009cda:	d105      	bne.n	40009ce8 <ddr3DunitSetup+0x13e0>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:968
						uiReg |= (0x1 << REG_SDRAM_OPERATION_CWA_DELAY_SEL_OFFS);
40009cdc:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009ce0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
40009ce4:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:970
	
					MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);  	/* 0x1418 - SDRAM Operation Register */
40009ce8:	f241 4318 	movw	r3, #5144	; 0x1418
40009cec:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009cf0:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009cf4:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:973
						/* Poll the "cmd" field in the SDRAM OP register for 0x0 */
					do {
						uiReg = (MV_REG_READ(REG_SDRAM_OPERATION_ADDR) & (REG_SDRAM_OPERATION_CMD_MASK));
40009cf6:	f241 4018 	movw	r0, #5144	; 0x1418
40009cfa:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009cfe:	f7fe fa55 	bl	400081ac <MV_MEMIO_LE32_READ>
40009d02:	4603      	mov	r3, r0
40009d04:	f003 030f 	and.w	r3, r3, #15
40009d08:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:974
					} while (uiReg);
40009d0c:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009d10:	2b00      	cmp	r3, #0
40009d12:	d1f0      	bne.n	40009cf6 <ddr3DunitSetup+0x13ee>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:958
			uiReg = ((MV_REG_READ(REG_SDRAM_INIT_CTRL_ADDR)) & (1 << REG_SDRAM_INIT_CKE_ASSERT_OFFS));
		} while (uiReg);

		{
			MV_U32 uiRC;
			for (uiRC=0; uiRC<SPD_RDIMM_RC_NUM; uiRC++) {
40009d14:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009d18:	f103 0301 	add.w	r3, r3, #1
40009d1c:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
40009d20:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40009d24:	2b0f      	cmp	r3, #15
40009d26:	d9ab      	bls.n	40009c80 <ddr3DunitSetup+0x1378>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:986
#if defined(MV88F78X60)
	/* DLB Enable */
#if defined(MV88F78X60_Z1)
	MV_REG_WRITE(DLB_BUS_OPTIMIZATION_WEIGHTS_REG, 0x18C01E);
#else 
	if (mvCtrlRevGet() == MV_78XX0_B0_REV)
40009d28:	f7fa fe22 	bl	40004970 <mvCtrlRevGet>
40009d2c:	4603      	mov	r3, r0
40009d2e:	2b02      	cmp	r3, #2
40009d30:	d107      	bne.n	40009d42 <ddr3DunitSetup+0x143a>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:987
		MV_REG_WRITE(DLB_BUS_OPTIMIZATION_WEIGHTS_REG, 0xc19e);
40009d32:	f241 7304 	movw	r3, #5892	; 0x1704
40009d36:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009d3a:	f24c 129e 	movw	r2, #49566	; 0xc19e
40009d3e:	601a      	str	r2, [r3, #0]
40009d40:	e008      	b.n	40009d54 <ddr3DunitSetup+0x144c>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:989
	else
		MV_REG_WRITE(DLB_BUS_OPTIMIZATION_WEIGHTS_REG, 0x18C01E);
40009d42:	f241 7304 	movw	r3, #5892	; 0x1704
40009d46:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009d4a:	f24c 021e 	movw	r2, #49182	; 0xc01e
40009d4e:	f2c0 0218 	movt	r2, #24
40009d52:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:992

#endif
	MV_REG_WRITE(DLB_AGING_REGISTER , 0x0f7f007f);
40009d54:	f241 7308 	movw	r3, #5896	; 0x1708
40009d58:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009d5c:	f04f 027f 	mov.w	r2, #127	; 0x7f
40009d60:	f6c0 727f 	movt	r2, #3967	; 0xf7f
40009d64:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:993
	MV_REG_WRITE(DLB_EVICTION_CONTROL_REG, 0x0);
40009d66:	f241 730c 	movw	r3, #5900	; 0x170c
40009d6a:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009d6e:	f04f 0200 	mov.w	r2, #0
40009d72:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:994
	MV_REG_WRITE(DLB_EVICTION_TIMERS_REGISTER_REG, 0x00FF3C1F);
40009d74:	f241 7310 	movw	r3, #5904	; 0x1710
40009d78:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009d7c:	f643 421f 	movw	r2, #15391	; 0x3c1f
40009d80:	f2c0 02ff 	movt	r2, #255	; 0xff
40009d84:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:996

	MV_REG_WRITE(MBUS_UNITS_PRIORITY_CONTROL_REG, 0x55555555);
40009d86:	f44f 6384 	mov.w	r3, #1056	; 0x420
40009d8a:	f2cd 0302 	movt	r3, #53250	; 0xd002
40009d8e:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
40009d92:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:997
	MV_REG_WRITE(FABRIC_UNITS_PRIORITY_CONTROL_REG , 0xAA);
40009d94:	f240 4324 	movw	r3, #1060	; 0x424
40009d98:	f2cd 0302 	movt	r3, #53250	; 0xd002
40009d9c:	f04f 02aa 	mov.w	r2, #170	; 0xaa
40009da0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:998
	MV_REG_WRITE(MBUS_UNITS_PREFETCH_CONTROL_REG, 0xffff);
40009da2:	f44f 6385 	mov.w	r3, #1064	; 0x428
40009da6:	f2cd 0302 	movt	r3, #53250	; 0xd002
40009daa:	f64f 72ff 	movw	r2, #65535	; 0xffff
40009dae:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:999
	MV_REG_WRITE(FABRIC_UNITS_PREFETCH_CONTROL_REG, 0xf0f);
40009db0:	f240 432c 	movw	r3, #1068	; 0x42c
40009db4:	f2cd 0302 	movt	r3, #53250	; 0xd002
40009db8:	f640 720f 	movw	r2, #3855	; 0xf0f
40009dbc:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1001

	if (mvCtrlRevGet() == MV_78XX0_B0_REV) {
40009dbe:	f7fa fdd7 	bl	40004970 <mvCtrlRevGet>
40009dc2:	4603      	mov	r3, r0
40009dc4:	2b02      	cmp	r3, #2
40009dc6:	d114      	bne.n	40009df2 <ddr3DunitSetup+0x14ea>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1002
		uiReg = MV_REG_READ(REG_STATIC_DRAM_DLB_CONTROL);
40009dc8:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
40009dcc:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009dd0:	f7fe f9ec 	bl	400081ac <MV_MEMIO_LE32_READ>
40009dd4:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1003
		uiReg |= DLB_ENABLE;
40009dd8:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
40009ddc:	f043 0301 	orr.w	r3, r3, #1
40009de0:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1004
		MV_REG_WRITE(REG_STATIC_DRAM_DLB_CONTROL, uiReg);
40009de4:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
40009de8:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009dec:	f8d7 2354 	ldr.w	r2, [r7, #852]	; 0x354
40009df0:	601a      	str	r2, [r3, #0]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1008
	}
#endif

	return MV_OK;
40009df2:	f04f 0300 	mov.w	r3, #0
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1009
}
40009df6:	4618      	mov	r0, r3
40009df8:	f507 7757 	add.w	r7, r7, #860	; 0x35c
40009dfc:	46bd      	mov	sp, r7
40009dfe:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40009e02:	4770      	bx	lr
40009e04:	0000003c 	andeq	r0, r0, ip, lsr r0
40009e08:	00000014 	andeq	r0, r0, r4, lsl r0
40009e0c:	00009524 	andeq	r9, r0, r4, lsr #10

40009e10 <ddr3DivFunc>:
ddr3DivFunc():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1021
*			uiSub - substruction value
* Notes:
* Returns:	required value
*/
MV_U32 ddr3DivFunc(MV_U32 uiValue, MV_U32 uiDivider, MV_U32 uiSub)
{
40009e10:	b590      	push	{r4, r7, lr}
40009e12:	b085      	sub	sp, #20
40009e14:	af00      	add	r7, sp, #0
40009e16:	60f8      	str	r0, [r7, #12]
40009e18:	60b9      	str	r1, [r7, #8]
40009e1a:	607a      	str	r2, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1022
	return (uiValue/uiDivider + (uiValue % uiDivider > 0 ? 1 : 0) - uiSub);
40009e1c:	68f8      	ldr	r0, [r7, #12]
40009e1e:	68b9      	ldr	r1, [r7, #8]
40009e20:	f008 ec1a 	blx	40012658 <__aeabi_uidiv>
40009e24:	4603      	mov	r3, r0
40009e26:	461c      	mov	r4, r3
40009e28:	68fb      	ldr	r3, [r7, #12]
40009e2a:	4618      	mov	r0, r3
40009e2c:	68b9      	ldr	r1, [r7, #8]
40009e2e:	f008 ed0a 	blx	40012844 <__aeabi_uidivmod>
40009e32:	460b      	mov	r3, r1
40009e34:	2b00      	cmp	r3, #0
40009e36:	d002      	beq.n	40009e3e <ddr3DivFunc+0x2e>
40009e38:	f04f 0301 	mov.w	r3, #1
40009e3c:	e001      	b.n	40009e42 <ddr3DivFunc+0x32>
40009e3e:	f04f 0300 	mov.w	r3, #0
40009e42:	18e2      	adds	r2, r4, r3
40009e44:	687b      	ldr	r3, [r7, #4]
40009e46:	1ad3      	subs	r3, r2, r3
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1023
}
40009e48:	4618      	mov	r0, r3
40009e4a:	f107 0714 	add.w	r7, r7, #20
40009e4e:	46bd      	mov	sp, r7
40009e50:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40009e54:	4770      	bx	lr
40009e56:	bf00      	nop

40009e58 <ddr3GetMaxValue>:
ddr3GetMaxValue():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1033
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetMaxValue(MV_U32 spdVal, MV_U32 uiDimmNum, MV_U32 staticVal)
{
40009e58:	b480      	push	{r7}
40009e5a:	b085      	sub	sp, #20
40009e5c:	af00      	add	r7, sp, #0
40009e5e:	60f8      	str	r0, [r7, #12]
40009e60:	60b9      	str	r1, [r7, #8]
40009e62:	607a      	str	r2, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1043
		else
			return staticVal;
	} else
		return staticVal;
#else
	return spdVal;
40009e64:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1045
#endif
}
40009e66:	4618      	mov	r0, r3
40009e68:	f107 0714 	add.w	r7, r7, #20
40009e6c:	46bd      	mov	sp, r7
40009e6e:	bc80      	pop	{r7}
40009e70:	4770      	bx	lr
40009e72:	bf00      	nop

40009e74 <ddr3GetMinValue>:
ddr3GetMinValue():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1055
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetMinValue(MV_U32 spdVal, MV_U32 uiDimmNum, MV_U32 staticVal)
{
40009e74:	b480      	push	{r7}
40009e76:	b085      	sub	sp, #20
40009e78:	af00      	add	r7, sp, #0
40009e7a:	60f8      	str	r0, [r7, #12]
40009e7c:	60b9      	str	r1, [r7, #8]
40009e7e:	607a      	str	r2, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1065
		else
			return staticVal;
	} else
		return staticVal;
#else
	return spdVal;
40009e80:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/ddr3_spd.c:1067
#endif
}
40009e82:	4618      	mov	r0, r3
40009e84:	f107 0714 	add.w	r7, r7, #20
40009e88:	46bd      	mov	sp, r7
40009e8a:	bc80      	pop	{r7}
40009e8c:	4770      	bx	lr
40009e8e:	bf00      	nop

40009e90 <memset>:
memset():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:2
void *memset(void *s, int c, int n)
{
40009e90:	b480      	push	{r7}
40009e92:	b087      	sub	sp, #28
40009e94:	af00      	add	r7, sp, #0
40009e96:	60f8      	str	r0, [r7, #12]
40009e98:	60b9      	str	r1, [r7, #8]
40009e9a:	607a      	str	r2, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:3
    unsigned char* p=s;
40009e9c:	68fb      	ldr	r3, [r7, #12]
40009e9e:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:4
    while(n--)
40009ea0:	e007      	b.n	40009eb2 <memset+0x22>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:5
        *p++ = (unsigned char)c;
40009ea2:	68bb      	ldr	r3, [r7, #8]
40009ea4:	b2da      	uxtb	r2, r3
40009ea6:	697b      	ldr	r3, [r7, #20]
40009ea8:	701a      	strb	r2, [r3, #0]
40009eaa:	697b      	ldr	r3, [r7, #20]
40009eac:	f103 0301 	add.w	r3, r3, #1
40009eb0:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:4
void *memset(void *s, int c, int n)
{
    unsigned char* p=s;
    while(n--)
40009eb2:	687b      	ldr	r3, [r7, #4]
40009eb4:	2b00      	cmp	r3, #0
40009eb6:	bf0c      	ite	eq
40009eb8:	2300      	moveq	r3, #0
40009eba:	2301      	movne	r3, #1
40009ebc:	b2db      	uxtb	r3, r3
40009ebe:	687a      	ldr	r2, [r7, #4]
40009ec0:	f102 32ff 	add.w	r2, r2, #4294967295
40009ec4:	607a      	str	r2, [r7, #4]
40009ec6:	2b00      	cmp	r3, #0
40009ec8:	d1eb      	bne.n	40009ea2 <memset+0x12>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:6
        *p++ = (unsigned char)c;
    return s;
40009eca:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:7
}
40009ecc:	4618      	mov	r0, r3
40009ece:	f107 071c 	add.w	r7, r7, #28
40009ed2:	46bd      	mov	sp, r7
40009ed4:	bc80      	pop	{r7}
40009ed6:	4770      	bx	lr

40009ed8 <memcpy>:
memcpy():
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:10

void *memcpy(void *dest, const void *src, int n)
{
40009ed8:	b480      	push	{r7}
40009eda:	b087      	sub	sp, #28
40009edc:	af00      	add	r7, sp, #0
40009ede:	60f8      	str	r0, [r7, #12]
40009ee0:	60b9      	str	r1, [r7, #8]
40009ee2:	607a      	str	r2, [r7, #4]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:11
    char *dp = dest;
40009ee4:	68fb      	ldr	r3, [r7, #12]
40009ee6:	617b      	str	r3, [r7, #20]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:12
    const char *sp = src;
40009ee8:	68bb      	ldr	r3, [r7, #8]
40009eea:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:13
    while (n--)
40009eec:	e00b      	b.n	40009f06 <memcpy+0x2e>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:14
        *dp++ = *sp++;
40009eee:	693b      	ldr	r3, [r7, #16]
40009ef0:	781a      	ldrb	r2, [r3, #0]
40009ef2:	697b      	ldr	r3, [r7, #20]
40009ef4:	701a      	strb	r2, [r3, #0]
40009ef6:	697b      	ldr	r3, [r7, #20]
40009ef8:	f103 0301 	add.w	r3, r3, #1
40009efc:	617b      	str	r3, [r7, #20]
40009efe:	693b      	ldr	r3, [r7, #16]
40009f00:	f103 0301 	add.w	r3, r3, #1
40009f04:	613b      	str	r3, [r7, #16]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:13

void *memcpy(void *dest, const void *src, int n)
{
    char *dp = dest;
    const char *sp = src;
    while (n--)
40009f06:	687b      	ldr	r3, [r7, #4]
40009f08:	2b00      	cmp	r3, #0
40009f0a:	bf0c      	ite	eq
40009f0c:	2300      	moveq	r3, #0
40009f0e:	2301      	movne	r3, #1
40009f10:	b2db      	uxtb	r3, r3
40009f12:	687a      	ldr	r2, [r7, #4]
40009f14:	f102 32ff 	add.w	r2, r2, #4294967295
40009f18:	607a      	str	r2, [r7, #4]
40009f1a:	2b00      	cmp	r3, #0
40009f1c:	d1e7      	bne.n	40009eee <memcpy+0x16>
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:15
        *dp++ = *sp++;
    return dest;
40009f1e:	68fb      	ldr	r3, [r7, #12]
/home/tawfik/work/UBoot/syssw/u-boot/tools/bin_hdr_armada_xp/src/utils.c:16
}
40009f20:	4618      	mov	r0, r3
40009f22:	f107 071c 	add.w	r7, r7, #28
40009f26:	46bd      	mov	sp, r7
40009f28:	bc80      	pop	{r7}
40009f2a:	4770      	bx	lr

40009f2c <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
40009f2c:	b480      	push	{r7}
40009f2e:	b085      	sub	sp, #20
40009f30:	af00      	add	r7, sp, #0
40009f32:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
40009f34:	687b      	ldr	r3, [r7, #4]
40009f36:	681b      	ldr	r3, [r3, #0]
40009f38:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
40009f3a:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
40009f3c:	4618      	mov	r0, r3
40009f3e:	f107 0714 	add.w	r7, r7, #20
40009f42:	46bd      	mov	sp, r7
40009f44:	bc80      	pop	{r7}
40009f46:	4770      	bx	lr

40009f48 <ddr3PrintVersion>:
ddr3PrintVersion():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:106
40009f48:	b580      	push	{r7, lr}
40009f4a:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:107
40009f4c:	4b04      	ldr	r3, [pc, #16]	; (40009f60 <ddr3PrintVersion+0x18>)
40009f4e:	447b      	add	r3, pc
40009f50:	4618      	mov	r0, r3
40009f52:	f7fd f92d 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:108
40009f56:	46bd      	mov	sp, r7
40009f58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40009f5c:	4770      	bx	lr
40009f5e:	bf00      	nop
40009f60:	00009216 	andeq	r9, r0, r6, lsl r2

40009f64 <ddr3HwTraining>:
ddr3HwTraining():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:112
40009f64:	b590      	push	{r4, r7, lr}
40009f66:	f6ad 0d5c 	subw	sp, sp, #2140	; 0x85c
40009f6a:	af02      	add	r7, sp, #8
40009f6c:	f107 040c 	add.w	r4, r7, #12
40009f70:	6020      	str	r0, [r4, #0]
40009f72:	f107 0008 	add.w	r0, r7, #8
40009f76:	6001      	str	r1, [r0, #0]
40009f78:	f107 0104 	add.w	r1, r7, #4
40009f7c:	600a      	str	r2, [r1, #0]
40009f7e:	463a      	mov	r2, r7
40009f80:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:115
40009f82:	f04f 0300 	mov.w	r3, #0
40009f86:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:117
40009f8a:	f04f 0300 	mov.w	r3, #0
40009f8e:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:118
40009f92:	f04f 0301 	mov.w	r3, #1
40009f96:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:120
40009f9a:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40009f9e:	2b00      	cmp	r3, #0
40009fa0:	d005      	beq.n	40009fae <ddr3HwTraining+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:121
40009fa2:	f8df 3628 	ldr.w	r3, [pc, #1576]	; 4000a5cc <ddr3HwTraining+0x668>
40009fa6:	447b      	add	r3, pc
40009fa8:	4618      	mov	r0, r3
40009faa:	f7fd f901 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:123
40009fae:	f107 0310 	add.w	r3, r7, #16
40009fb2:	461a      	mov	r2, r3
40009fb4:	f640 032c 	movw	r3, #2092	; 0x82c
40009fb8:	4610      	mov	r0, r2
40009fba:	f04f 0100 	mov.w	r1, #0
40009fbe:	461a      	mov	r2, r3
40009fc0:	f7ff ff66 	bl	40009e90 <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:124
40009fc4:	f7fa fc9a 	bl	400048fc <ddr3GetCSNumFromReg>
40009fc8:	4603      	mov	r3, r0
40009fca:	461a      	mov	r2, r3
40009fcc:	f107 0310 	add.w	r3, r7, #16
40009fd0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:125
40009fd2:	f7fa fcbd 	bl	40004950 <ddr3GetCSEnaFromReg>
40009fd6:	4603      	mov	r3, r0
40009fd8:	461a      	mov	r2, r3
40009fda:	f107 0310 	add.w	r3, r7, #16
40009fde:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:126
40009fe0:	f107 0310 	add.w	r3, r7, #16
40009fe4:	f107 020c 	add.w	r2, r7, #12
40009fe8:	6812      	ldr	r2, [r2, #0]
40009fea:	611a      	str	r2, [r3, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:127
40009fec:	f107 0310 	add.w	r3, r7, #16
40009ff0:	f107 0208 	add.w	r2, r7, #8
40009ff4:	6812      	ldr	r2, [r2, #0]
40009ff6:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:128
40009ff8:	f107 0308 	add.w	r3, r7, #8
40009ffc:	681b      	ldr	r3, [r3, #0]
40009ffe:	ea4f 02d3 	mov.w	r2, r3, lsr #3
4000a002:	f107 0310 	add.w	r3, r7, #16
4000a006:	609a      	str	r2, [r3, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:129
4000a008:	f107 0310 	add.w	r3, r7, #16
4000a00c:	f04f 0200 	mov.w	r2, #0
4000a010:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:130
4000a014:	f107 0310 	add.w	r3, r7, #16
4000a018:	f04f 0200 	mov.w	r2, #0
4000a01c:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:135
4000a020:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000a024:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a028:	f7ff ff80 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a02c:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:136
4000a030:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a034:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
4000a038:	2b00      	cmp	r3, #0
4000a03a:	d012      	beq.n	4000a062 <ddr3HwTraining+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:137
4000a03c:	f107 0310 	add.w	r3, r7, #16
4000a040:	f04f 0201 	mov.w	r2, #1
4000a044:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:138
4000a046:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a04a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
4000a04e:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:139
4000a052:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000a056:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a05a:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
4000a05e:	601a      	str	r2, [r3, #0]
4000a060:	e004      	b.n	4000a06c <ddr3HwTraining+0x108>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:141
4000a062:	f107 0310 	add.w	r3, r7, #16
4000a066:	f04f 0200 	mov.w	r2, #0
4000a06a:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:143
4000a06c:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000a070:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a074:	f7ff ff5a 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a078:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:144
4000a07c:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
4000a084:	2b00      	cmp	r3, #0
4000a086:	d006      	beq.n	4000a096 <ddr3HwTraining+0x132>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:145
4000a088:	f107 0310 	add.w	r3, r7, #16
4000a08c:	f04f 0201 	mov.w	r2, #1
4000a090:	f8c3 2828 	str.w	r2, [r3, #2088]	; 0x828
4000a094:	e005      	b.n	4000a0a2 <ddr3HwTraining+0x13e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:147
4000a096:	f107 0310 	add.w	r3, r7, #16
4000a09a:	f04f 0200 	mov.w	r2, #0
4000a09e:	f8c3 2828 	str.w	r2, [r3, #2088]	; 0x828
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:149
4000a0a2:	f107 0308 	add.w	r3, r7, #8
4000a0a6:	681b      	ldr	r3, [r3, #0]
4000a0a8:	ea4f 02d3 	mov.w	r2, r3, lsr #3
4000a0ac:	f107 0310 	add.w	r3, r7, #16
4000a0b0:	699b      	ldr	r3, [r3, #24]
4000a0b2:	18d2      	adds	r2, r2, r3
4000a0b4:	f107 0310 	add.w	r3, r7, #16
4000a0b8:	60da      	str	r2, [r3, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:152
4000a0ba:	f241 4004 	movw	r0, #5124	; 0x1404
4000a0be:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a0c2:	f7ff ff33 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a0c6:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:153
4000a0ca:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a0ce:	ea4f 03d3 	mov.w	r3, r3, lsr #3
4000a0d2:	f003 0203 	and.w	r2, r3, #3
4000a0d6:	f107 0310 	add.w	r3, r7, #16
4000a0da:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:159
4000a0de:	f641 0070 	movw	r0, #6256	; 0x1870
4000a0e2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a0e6:	f7ff ff21 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a0ea:	4603      	mov	r3, r0
4000a0ec:	ea4f 0393 	mov.w	r3, r3, lsr #2
4000a0f0:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:162
4000a0f4:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a0f8:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000a0fc:	f003 020e 	and.w	r2, r3, #14
4000a100:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a104:	f003 0301 	and.w	r3, r3, #1
4000a108:	4313      	orrs	r3, r2
4000a10a:	f003 030f 	and.w	r3, r3, #15
4000a10e:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:163
4000a112:	f8d7 083c 	ldr.w	r0, [r7, #2108]	; 0x83c
4000a116:	f7fa fba1 	bl	4000485c <ddr3ValidCLtoCL>
4000a11a:	4602      	mov	r2, r0
4000a11c:	f107 0310 	add.w	r3, r7, #16
4000a120:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:169
4000a124:	f641 0078 	movw	r0, #6264	; 0x1878
4000a128:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a12c:	f7ff fefe 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a130:	4603      	mov	r3, r0
4000a132:	ea4f 03d3 	mov.w	r3, r3, lsr #3
4000a136:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:172
4000a13a:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a13e:	f003 0307 	and.w	r3, r3, #7
4000a142:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:173
4000a146:	f107 0310 	add.w	r3, r7, #16
4000a14a:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
4000a14e:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:175
4000a152:	f107 0310 	add.w	r3, r7, #16
4000a156:	691b      	ldr	r3, [r3, #16]
4000a158:	2b08      	cmp	r3, #8
4000a15a:	d903      	bls.n	4000a164 <ddr3HwTraining+0x200>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:176
4000a15c:	f04f 0301 	mov.w	r3, #1
4000a160:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:178
4000a164:	f107 0310 	add.w	r3, r7, #16
4000a168:	691b      	ldr	r3, [r3, #16]
4000a16a:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:181
4000a16e:	f107 0310 	add.w	r3, r7, #16
4000a172:	4618      	mov	r0, r3
4000a174:	f005 febc 	bl	4000fef0 <mvSysXorInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:184
4000a178:	f241 5024 	movw	r0, #5412	; 0x1524
4000a17c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a180:	f7ff fed4 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a184:	4603      	mov	r3, r0
4000a186:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
4000a18a:	2b00      	cmp	r3, #0
4000a18c:	d003      	beq.n	4000a196 <ddr3HwTraining+0x232>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:185
4000a18e:	f04f 0301 	mov.w	r3, #1
4000a192:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:189
4000a196:	f7fa fbeb 	bl	40004970 <mvCtrlRevGet>
4000a19a:	4603      	mov	r3, r0
4000a19c:	2b02      	cmp	r3, #2
4000a19e:	d11a      	bne.n	4000a1d6 <ddr3HwTraining+0x272>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:190
4000a1a0:	f241 50c8 	movw	r0, #5576	; 0x15c8
4000a1a4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a1a8:	f7ff fec0 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a1ac:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:191
4000a1b0:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a1b4:	f023 0338 	bic.w	r3, r3, #56	; 0x38
4000a1b8:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:192
4000a1bc:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
4000a1c0:	f043 0320 	orr.w	r3, r3, #32
4000a1c4:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:193
4000a1c8:	f241 53c8 	movw	r3, #5576	; 0x15c8
4000a1cc:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a1d0:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
4000a1d4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:201
4000a1d6:	f107 0304 	add.w	r3, r7, #4
4000a1da:	681b      	ldr	r3, [r3, #0]
4000a1dc:	2b00      	cmp	r3, #0
4000a1de:	f040 81a9 	bne.w	4000a534 <ddr3HwTraining+0x5d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:203
4000a1e2:	f107 0310 	add.w	r3, r7, #16
4000a1e6:	691b      	ldr	r3, [r3, #16]
4000a1e8:	2b00      	cmp	r3, #0
4000a1ea:	d046      	beq.n	4000a27a <ddr3HwTraining+0x316>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:204
4000a1ec:	f04f 0300 	mov.w	r3, #0
4000a1f0:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:205
4000a1f4:	f04f 0300 	mov.w	r3, #0
4000a1f8:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:207
4000a1fc:	f107 0310 	add.w	r3, r7, #16
4000a200:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
4000a204:	2b01      	cmp	r3, #1
4000a206:	d103      	bne.n	4000a210 <ddr3HwTraining+0x2ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:208
4000a208:	f04f 0301 	mov.w	r3, #1
4000a20c:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:210
4000a210:	f107 0310 	add.w	r3, r7, #16
4000a214:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000a218:	4619      	mov	r1, r3
4000a21a:	f006 fbfb 	bl	40010a14 <ddr3DfsHigh2Low>
4000a21e:	4603      	mov	r3, r0
4000a220:	2b00      	cmp	r3, #0
4000a222:	d007      	beq.n	4000a234 <ddr3HwTraining+0x2d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:212
4000a224:	4bea      	ldr	r3, [pc, #936]	; (4000a5d0 <ddr3HwTraining+0x66c>)
4000a226:	447b      	add	r3, pc
4000a228:	4618      	mov	r0, r3
4000a22a:	f7fc ffc1 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:213
4000a22e:	f04f 0301 	mov.w	r3, #1
4000a232:	e1c1      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:215
4000a234:	f107 0310 	add.w	r3, r7, #16
4000a238:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
4000a23c:	2b01      	cmp	r3, #1
4000a23e:	d112      	bne.n	4000a266 <ddr3HwTraining+0x302>
4000a240:	f8d7 386c 	ldr.w	r3, [r7, #2156]	; 0x86c
4000a244:	2b00      	cmp	r3, #0
4000a246:	d10e      	bne.n	4000a266 <ddr3HwTraining+0x302>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:216
4000a248:	f107 0310 	add.w	r3, r7, #16
4000a24c:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000a250:	4619      	mov	r1, r3
4000a252:	f005 f83b 	bl	4000f2cc <ddr3WriteLevelingHwRegDIMM>
4000a256:	4603      	mov	r3, r0
4000a258:	2b00      	cmp	r3, #0
4000a25a:	d004      	beq.n	4000a266 <ddr3HwTraining+0x302>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:217
4000a25c:	4bdd      	ldr	r3, [pc, #884]	; (4000a5d4 <ddr3HwTraining+0x670>)
4000a25e:	447b      	add	r3, pc
4000a260:	4618      	mov	r0, r3
4000a262:	f7fc ffa5 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:221
4000a266:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a26a:	2b00      	cmp	r3, #0
4000a26c:	d024      	beq.n	4000a2b8 <ddr3HwTraining+0x354>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:222
4000a26e:	4bda      	ldr	r3, [pc, #872]	; (4000a5d8 <ddr3HwTraining+0x674>)
4000a270:	447b      	add	r3, pc
4000a272:	4618      	mov	r0, r3
4000a274:	f7fc ff9c 	bl	400071b0 <putstring>
4000a278:	e01e      	b.n	4000a2b8 <ddr3HwTraining+0x354>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:224
4000a27a:	f8d7 3864 	ldr.w	r3, [r7, #2148]	; 0x864
4000a27e:	2b00      	cmp	r3, #0
4000a280:	d111      	bne.n	4000a2a6 <ddr3HwTraining+0x342>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:241
4000a282:	f107 0310 	add.w	r3, r7, #16
4000a286:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000a28a:	4619      	mov	r1, r3
4000a28c:	f004 fc76 	bl	4000eb7c <ddr3WriteLevelingHw>
4000a290:	4603      	mov	r3, r0
4000a292:	2b00      	cmp	r3, #0
4000a294:	d007      	beq.n	4000a2a6 <ddr3HwTraining+0x342>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:242
4000a296:	4bd1      	ldr	r3, [pc, #836]	; (4000a5dc <ddr3HwTraining+0x678>)
4000a298:	447b      	add	r3, pc
4000a29a:	4618      	mov	r0, r3
4000a29c:	f7fc ff88 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:243
4000a2a0:	f04f 0301 	mov.w	r3, #1
4000a2a4:	e188      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:247
4000a2a6:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a2aa:	2b00      	cmp	r3, #0
4000a2ac:	d004      	beq.n	4000a2b8 <ddr3HwTraining+0x354>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:248
4000a2ae:	4bcc      	ldr	r3, [pc, #816]	; (4000a5e0 <ddr3HwTraining+0x67c>)
4000a2b0:	447b      	add	r3, pc
4000a2b2:	4618      	mov	r0, r3
4000a2b4:	f7fc ff7c 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:252
4000a2b8:	f107 0310 	add.w	r3, r7, #16
4000a2bc:	4618      	mov	r0, r3
4000a2be:	f000 fb7b 	bl	4000a9b8 <ddr3LoadHWPatterns>
4000a2c2:	4603      	mov	r3, r0
4000a2c4:	2b00      	cmp	r3, #0
4000a2c6:	d007      	beq.n	4000a2d8 <ddr3HwTraining+0x374>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:253
4000a2c8:	4bc6      	ldr	r3, [pc, #792]	; (4000a5e4 <ddr3HwTraining+0x680>)
4000a2ca:	447b      	add	r3, pc
4000a2cc:	4618      	mov	r0, r3
4000a2ce:	f7fc ff6f 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:254
4000a2d2:	f04f 0301 	mov.w	r3, #1
4000a2d6:	e16f      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:258
4000a2d8:	f107 0310 	add.w	r3, r7, #16
4000a2dc:	691b      	ldr	r3, [r3, #16]
4000a2de:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:259
4000a2e2:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
4000a2e6:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:262
4000a2ea:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
4000a2ee:	2b00      	cmp	r3, #0
4000a2f0:	d007      	beq.n	4000a302 <ddr3HwTraining+0x39e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:263
4000a2f2:	f04f 0303 	mov.w	r3, #3
4000a2f6:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:264
4000a2fa:	f04f 0300 	mov.w	r3, #0
4000a2fe:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:267
4000a302:	f04f 0300 	mov.w	r3, #0
4000a306:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:269
4000a30a:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000a30e:	2b00      	cmp	r3, #0
4000a310:	d013      	beq.n	4000a33a <ddr3HwTraining+0x3d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:270
4000a312:	f107 0310 	add.w	r3, r7, #16
4000a316:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000a31a:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
4000a31e:	461a      	mov	r2, r3
4000a320:	f006 fe1c 	bl	40010f5c <ddr3DfsLow2High>
4000a324:	4603      	mov	r3, r0
4000a326:	2b00      	cmp	r3, #0
4000a328:	d007      	beq.n	4000a33a <ddr3HwTraining+0x3d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:271
4000a32a:	4baf      	ldr	r3, [pc, #700]	; (4000a5e8 <ddr3HwTraining+0x684>)
4000a32c:	447b      	add	r3, pc
4000a32e:	4618      	mov	r0, r3
4000a330:	f7fc ff3e 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:272
4000a334:	f04f 0301 	mov.w	r3, #1
4000a338:	e13e      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:275
4000a33a:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a33e:	2b00      	cmp	r3, #0
4000a340:	d004      	beq.n	4000a34c <ddr3HwTraining+0x3e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:276
4000a342:	4baa      	ldr	r3, [pc, #680]	; (4000a5ec <ddr3HwTraining+0x688>)
4000a344:	447b      	add	r3, pc
4000a346:	4618      	mov	r0, r3
4000a348:	f7fc ff32 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:279
4000a34c:	f8d7 3864 	ldr.w	r3, [r7, #2148]	; 0x864
4000a350:	2b00      	cmp	r3, #0
4000a352:	d11a      	bne.n	4000a38a <ddr3HwTraining+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:294
4000a354:	f107 0310 	add.w	r3, r7, #16
4000a358:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000a35c:	4619      	mov	r1, r3
4000a35e:	f004 fc0d 	bl	4000eb7c <ddr3WriteLevelingHw>
4000a362:	4603      	mov	r3, r0
4000a364:	2b00      	cmp	r3, #0
4000a366:	d007      	beq.n	4000a378 <ddr3HwTraining+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:295
4000a368:	4ba1      	ldr	r3, [pc, #644]	; (4000a5f0 <ddr3HwTraining+0x68c>)
4000a36a:	447b      	add	r3, pc
4000a36c:	4618      	mov	r0, r3
4000a36e:	f7fc ff1f 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:296
4000a372:	f04f 0301 	mov.w	r3, #1
4000a376:	e11f      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:299
4000a378:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a37c:	2b00      	cmp	r3, #0
4000a37e:	d004      	beq.n	4000a38a <ddr3HwTraining+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:300
4000a380:	4b9c      	ldr	r3, [pc, #624]	; (4000a5f4 <ddr3HwTraining+0x690>)
4000a382:	447b      	add	r3, pc
4000a384:	4618      	mov	r0, r3
4000a386:	f7fc ff13 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:305
4000a38a:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000a38e:	2b03      	cmp	r3, #3
4000a390:	d119      	bne.n	4000a3c6 <ddr3HwTraining+0x462>
4000a392:	f107 0310 	add.w	r3, r7, #16
4000a396:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
4000a39a:	2b00      	cmp	r3, #0
4000a39c:	d013      	beq.n	4000a3c6 <ddr3HwTraining+0x462>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:307
4000a39e:	f107 0310 	add.w	r3, r7, #16
4000a3a2:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000a3a6:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
4000a3aa:	461a      	mov	r2, r3
4000a3ac:	f003 f8c6 	bl	4000d53c <ddr3ReadLevelingSw>
4000a3b0:	4603      	mov	r3, r0
4000a3b2:	2b00      	cmp	r3, #0
4000a3b4:	d019      	beq.n	4000a3ea <ddr3HwTraining+0x486>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:308
4000a3b6:	4b90      	ldr	r3, [pc, #576]	; (4000a5f8 <ddr3HwTraining+0x694>)
4000a3b8:	447b      	add	r3, pc
4000a3ba:	4618      	mov	r0, r3
4000a3bc:	f7fc fef8 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:309
4000a3c0:	f04f 0301 	mov.w	r3, #1
4000a3c4:	e0f8      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:313
4000a3c6:	f107 0310 	add.w	r3, r7, #16
4000a3ca:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
4000a3ce:	4619      	mov	r1, r3
4000a3d0:	f002 ff8c 	bl	4000d2ec <ddr3ReadLevelingHw>
4000a3d4:	4603      	mov	r3, r0
4000a3d6:	2b00      	cmp	r3, #0
4000a3d8:	d007      	beq.n	4000a3ea <ddr3HwTraining+0x486>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:314
4000a3da:	4b88      	ldr	r3, [pc, #544]	; (4000a5fc <ddr3HwTraining+0x698>)
4000a3dc:	447b      	add	r3, pc
4000a3de:	4618      	mov	r0, r3
4000a3e0:	f7fc fee6 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:315
4000a3e4:	f04f 0301 	mov.w	r3, #1
4000a3e8:	e0e6      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:318
4000a3ea:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a3ee:	2b00      	cmp	r3, #0
4000a3f0:	d004      	beq.n	4000a3fc <ddr3HwTraining+0x498>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:319
4000a3f2:	4b83      	ldr	r3, [pc, #524]	; (4000a600 <ddr3HwTraining+0x69c>)
4000a3f4:	447b      	add	r3, pc
4000a3f6:	4618      	mov	r0, r3
4000a3f8:	f7fc feda 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:321
4000a3fc:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000a400:	2b03      	cmp	r3, #3
4000a402:	d90f      	bls.n	4000a424 <ddr3HwTraining+0x4c0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:322
4000a404:	f107 0310 	add.w	r3, r7, #16
4000a408:	4618      	mov	r0, r3
4000a40a:	f004 fcad 	bl	4000ed68 <ddr3WriteHiFreqSup>
4000a40e:	4603      	mov	r3, r0
4000a410:	2b00      	cmp	r3, #0
4000a412:	d007      	beq.n	4000a424 <ddr3HwTraining+0x4c0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:323
4000a414:	4b7b      	ldr	r3, [pc, #492]	; (4000a604 <ddr3HwTraining+0x6a0>)
4000a416:	447b      	add	r3, pc
4000a418:	4618      	mov	r0, r3
4000a41a:	f7fc fec9 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:324
4000a41e:	f04f 0301 	mov.w	r3, #1
4000a422:	e0c9      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:327
4000a424:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a428:	2b00      	cmp	r3, #0
4000a42a:	d004      	beq.n	4000a436 <ddr3HwTraining+0x4d2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:328
4000a42c:	4b76      	ldr	r3, [pc, #472]	; (4000a608 <ddr3HwTraining+0x6a4>)
4000a42e:	447b      	add	r3, pc
4000a430:	4618      	mov	r0, r3
4000a432:	f7fc febd 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:331
4000a436:	f107 0310 	add.w	r3, r7, #16
4000a43a:	691b      	ldr	r3, [r3, #16]
4000a43c:	2b07      	cmp	r3, #7
4000a43e:	d93a      	bls.n	4000a4b6 <ddr3HwTraining+0x552>
4000a440:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000a444:	2b03      	cmp	r3, #3
4000a446:	d836      	bhi.n	4000a4b6 <ddr3HwTraining+0x552>
4000a448:	f107 0310 	add.w	r3, r7, #16
4000a44c:	681b      	ldr	r3, [r3, #0]
4000a44e:	2b01      	cmp	r3, #1
4000a450:	d131      	bne.n	4000a4b6 <ddr3HwTraining+0x552>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:332
4000a452:	f107 0310 	add.w	r3, r7, #16
4000a456:	4618      	mov	r0, r3
4000a458:	f001 fa18 	bl	4000b88c <ddr3PbsRx>
4000a45c:	4603      	mov	r3, r0
4000a45e:	2b00      	cmp	r3, #0
4000a460:	d007      	beq.n	4000a472 <ddr3HwTraining+0x50e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:333
4000a462:	4b6a      	ldr	r3, [pc, #424]	; (4000a60c <ddr3HwTraining+0x6a8>)
4000a464:	447b      	add	r3, pc
4000a466:	4618      	mov	r0, r3
4000a468:	f7fc fea2 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:334
4000a46c:	f04f 0301 	mov.w	r3, #1
4000a470:	e0a2      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:336
4000a472:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a476:	2b00      	cmp	r3, #0
4000a478:	d004      	beq.n	4000a484 <ddr3HwTraining+0x520>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:337
4000a47a:	4b65      	ldr	r3, [pc, #404]	; (4000a610 <ddr3HwTraining+0x6ac>)
4000a47c:	447b      	add	r3, pc
4000a47e:	4618      	mov	r0, r3
4000a480:	f7fc fe96 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:338
4000a484:	f107 0310 	add.w	r3, r7, #16
4000a488:	4618      	mov	r0, r3
4000a48a:	f000 fd71 	bl	4000af70 <ddr3PbsTx>
4000a48e:	4603      	mov	r3, r0
4000a490:	2b00      	cmp	r3, #0
4000a492:	d007      	beq.n	4000a4a4 <ddr3HwTraining+0x540>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:339
4000a494:	4b5f      	ldr	r3, [pc, #380]	; (4000a614 <ddr3HwTraining+0x6b0>)
4000a496:	447b      	add	r3, pc
4000a498:	4618      	mov	r0, r3
4000a49a:	f7fc fe89 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:340
4000a49e:	f04f 0301 	mov.w	r3, #1
4000a4a2:	e089      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:342
4000a4a4:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a4a8:	2b00      	cmp	r3, #0
4000a4aa:	d004      	beq.n	4000a4b6 <ddr3HwTraining+0x552>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:343
4000a4ac:	4b5a      	ldr	r3, [pc, #360]	; (4000a618 <ddr3HwTraining+0x6b4>)
4000a4ae:	447b      	add	r3, pc
4000a4b0:	4618      	mov	r0, r3
4000a4b2:	f7fc fe7d 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:347
4000a4b6:	f107 0310 	add.w	r3, r7, #16
4000a4ba:	691a      	ldr	r2, [r3, #16]
4000a4bc:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
4000a4c0:	429a      	cmp	r2, r3
4000a4c2:	f47f af09 	bne.w	4000a2d8 <ddr3HwTraining+0x374>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:349
4000a4c6:	f107 0310 	add.w	r3, r7, #16
4000a4ca:	691b      	ldr	r3, [r3, #16]
4000a4cc:	2b03      	cmp	r3, #3
4000a4ce:	d931      	bls.n	4000a534 <ddr3HwTraining+0x5d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:350
4000a4d0:	f107 0310 	add.w	r3, r7, #16
4000a4d4:	4618      	mov	r0, r3
4000a4d6:	f007 f883 	bl	400115e0 <ddr3DqsCentralizationRx>
4000a4da:	4603      	mov	r3, r0
4000a4dc:	2b00      	cmp	r3, #0
4000a4de:	d007      	beq.n	4000a4f0 <ddr3HwTraining+0x58c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:351
4000a4e0:	4b4e      	ldr	r3, [pc, #312]	; (4000a61c <ddr3HwTraining+0x6b8>)
4000a4e2:	447b      	add	r3, pc
4000a4e4:	4618      	mov	r0, r3
4000a4e6:	f7fc fe63 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:352
4000a4ea:	f04f 0301 	mov.w	r3, #1
4000a4ee:	e063      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:355
4000a4f0:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a4f4:	2b00      	cmp	r3, #0
4000a4f6:	d004      	beq.n	4000a502 <ddr3HwTraining+0x59e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:356
4000a4f8:	4b49      	ldr	r3, [pc, #292]	; (4000a620 <ddr3HwTraining+0x6bc>)
4000a4fa:	447b      	add	r3, pc
4000a4fc:	4618      	mov	r0, r3
4000a4fe:	f7fc fe57 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:357
4000a502:	f107 0310 	add.w	r3, r7, #16
4000a506:	4618      	mov	r0, r3
4000a508:	f007 f91c 	bl	40011744 <ddr3DqsCentralizationTx>
4000a50c:	4603      	mov	r3, r0
4000a50e:	2b00      	cmp	r3, #0
4000a510:	d007      	beq.n	4000a522 <ddr3HwTraining+0x5be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:358
4000a512:	4b44      	ldr	r3, [pc, #272]	; (4000a624 <ddr3HwTraining+0x6c0>)
4000a514:	447b      	add	r3, pc
4000a516:	4618      	mov	r0, r3
4000a518:	f7fc fe4a 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:359
4000a51c:	f04f 0301 	mov.w	r3, #1
4000a520:	e04a      	b.n	4000a5b8 <ddr3HwTraining+0x654>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:361
4000a522:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a526:	2b00      	cmp	r3, #0
4000a528:	d004      	beq.n	4000a534 <ddr3HwTraining+0x5d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:362
4000a52a:	4b3f      	ldr	r3, [pc, #252]	; (4000a628 <ddr3HwTraining+0x6c4>)
4000a52c:	447b      	add	r3, pc
4000a52e:	4618      	mov	r0, r3
4000a530:	f7fc fe3e 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:372
4000a534:	4b3d      	ldr	r3, [pc, #244]	; (4000a62c <ddr3HwTraining+0x6c8>)
4000a536:	447b      	add	r3, pc
4000a538:	f107 0210 	add.w	r2, r7, #16
4000a53c:	4610      	mov	r0, r2
4000a53e:	4798      	blx	r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:374
4000a540:	f107 0310 	add.w	r3, r7, #16
4000a544:	699b      	ldr	r3, [r3, #24]
4000a546:	2b00      	cmp	r3, #0
4000a548:	d032      	beq.n	4000a5b0 <ddr3HwTraining+0x64c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:376
4000a54a:	f005 fdd5 	bl	400100f8 <mvSysXorFinish>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:377
4000a54e:	f107 0310 	add.w	r3, r7, #16
4000a552:	f04f 0201 	mov.w	r2, #1
4000a556:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:378
4000a558:	f107 0310 	add.w	r3, r7, #16
4000a55c:	f04f 0201 	mov.w	r2, #1
4000a560:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:379
4000a562:	f107 0310 	add.w	r3, r7, #16
4000a566:	4618      	mov	r0, r3
4000a568:	f005 fcc2 	bl	4000fef0 <mvSysXorInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:380
4000a56c:	463a      	mov	r2, r7
4000a56e:	f64b 63ef 	movw	r3, #48879	; 0xbeef
4000a572:	f6cd 63ad 	movt	r3, #57005	; 0xdead
4000a576:	9300      	str	r3, [sp, #0]
4000a578:	f04f 0000 	mov.w	r0, #0
4000a57c:	6811      	ldr	r1, [r2, #0]
4000a57e:	f8d7 2860 	ldr.w	r2, [r7, #2144]	; 0x860
4000a582:	f64b 63ef 	movw	r3, #48879	; 0xbeef
4000a586:	f6cd 63ad 	movt	r3, #57005	; 0xdead
4000a58a:	f005 ff49 	bl	40010420 <mvXorMemInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:382
4000a58e:	bf00      	nop
4000a590:	f04f 0000 	mov.w	r0, #0
4000a594:	f006 f868 	bl	40010668 <mvXorStateGet>
4000a598:	4603      	mov	r3, r0
4000a59a:	2b00      	cmp	r3, #0
4000a59c:	d1f8      	bne.n	4000a590 <ddr3HwTraining+0x62c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:383
4000a59e:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
4000a5a2:	2b00      	cmp	r3, #0
4000a5a4:	d004      	beq.n	4000a5b0 <ddr3HwTraining+0x64c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:384
4000a5a6:	4b22      	ldr	r3, [pc, #136]	; (4000a630 <ddr3HwTraining+0x6cc>)
4000a5a8:	447b      	add	r3, pc
4000a5aa:	4618      	mov	r0, r3
4000a5ac:	f7fc fe00 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:388
4000a5b0:	f005 fda2 	bl	400100f8 <mvSysXorFinish>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:390
4000a5b4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:391
4000a5b8:	4618      	mov	r0, r3
4000a5ba:	f107 0754 	add.w	r7, r7, #84	; 0x54
4000a5be:	f507 6700 	add.w	r7, r7, #2048	; 0x800
4000a5c2:	46bd      	mov	sp, r7
4000a5c4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000a5c8:	4770      	bx	lr
4000a5ca:	bf00      	nop
4000a5cc:	000091e2 	andeq	r9, r0, r2, ror #3
4000a5d0:	00008f8a 	andeq	r8, r0, sl, lsl #31
4000a5d4:	00008f86 	andeq	r8, r0, r6, lsl #31
4000a5d8:	00008fac 	andeq	r8, r0, ip, lsr #31
4000a5dc:	00008fac 	andeq	r8, r0, ip, lsr #31
4000a5e0:	00008fcc 	andeq	r8, r0, ip, asr #31
4000a5e4:	00008fda 	ldrdeq	r8, [r0], -sl
4000a5e8:	00008fb0 			; <UNDEFINED> instruction: 0x00008fb0
4000a5ec:	00008fcc 	andeq	r8, r0, ip, asr #31
4000a5f0:	00008eda 	ldrdeq	r8, [r0], -sl
4000a5f4:	00008fb6 			; <UNDEFINED> instruction: 0x00008fb6
4000a5f8:	00008fa8 	andeq	r8, r0, r8, lsr #31
4000a5fc:	00008fbc 			; <UNDEFINED> instruction: 0x00008fbc
4000a600:	00008fdc 	ldrdeq	r8, [r0], -ip
4000a604:	00008fe2 	andeq	r8, r0, r2, ror #31
4000a608:	0000900a 	andeq	r9, r0, sl
4000a60c:	00008ffc 	strdeq	r8, [r0], -ip
4000a610:	00008ffc 	strdeq	r8, [r0], -ip
4000a614:	0000900a 	andeq	r9, r0, sl
4000a618:	0000900a 	andeq	r9, r0, sl
4000a61c:	00008ffe 	strdeq	r8, [r0], -lr
4000a620:	00009022 	andeq	r9, r0, r2, lsr #32
4000a624:	00009030 	andeq	r9, r0, r0, lsr r0
4000a628:	00009054 	andeq	r9, r0, r4, asr r0
4000a62c:	000000fb 	strdeq	r0, [r0], -fp
4000a630:	00009000 	andeq	r9, r0, r0

4000a634 <ddr3SetPerformanceParams>:
ddr3SetPerformanceParams():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:395
4000a634:	b580      	push	{r7, lr}
4000a636:	b088      	sub	sp, #32
4000a638:	af00      	add	r7, sp, #0
4000a63a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:404
4000a63c:	687b      	ldr	r3, [r7, #4]
4000a63e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
4000a642:	2b01      	cmp	r3, #1
4000a644:	d803      	bhi.n	4000a64e <ddr3SetPerformanceParams+0x1a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:405
4000a646:	f04f 0302 	mov.w	r3, #2
4000a64a:	61fb      	str	r3, [r7, #28]
4000a64c:	e002      	b.n	4000a654 <ddr3SetPerformanceParams+0x20>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:407
4000a64e:	f04f 0303 	mov.w	r3, #3
4000a652:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:409
4000a654:	687b      	ldr	r3, [r7, #4]
4000a656:	f8d3 37fc 	ldr.w	r3, [r3, #2044]	; 0x7fc
4000a65a:	f103 0301 	add.w	r3, r3, #1
4000a65e:	ea4f 0253 	mov.w	r2, r3, lsr #1
4000a662:	687b      	ldr	r3, [r7, #4]
4000a664:	f8d3 37fc 	ldr.w	r3, [r3, #2044]	; 0x7fc
4000a668:	f103 0301 	add.w	r3, r3, #1
4000a66c:	f003 0301 	and.w	r3, r3, #1
4000a670:	18d3      	adds	r3, r2, r3
4000a672:	f103 0301 	add.w	r3, r3, #1
4000a676:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:411
4000a678:	687b      	ldr	r3, [r7, #4]
4000a67a:	f8d3 27fc 	ldr.w	r2, [r3, #2044]	; 0x7fc
4000a67e:	687b      	ldr	r3, [r7, #4]
4000a680:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
4000a684:	1ad3      	subs	r3, r2, r3
4000a686:	ea4f 0253 	mov.w	r2, r3, lsr #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:412
4000a68a:	687b      	ldr	r3, [r7, #4]
4000a68c:	f8d3 17fc 	ldr.w	r1, [r3, #2044]	; 0x7fc
4000a690:	687b      	ldr	r3, [r7, #4]
4000a692:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
4000a696:	1acb      	subs	r3, r1, r3
4000a698:	f003 0301 	and.w	r3, r3, #1
4000a69c:	b2db      	uxtb	r3, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:411
4000a69e:	2b00      	cmp	r3, #0
4000a6a0:	d002      	beq.n	4000a6a8 <ddr3SetPerformanceParams+0x74>
4000a6a2:	f04f 0301 	mov.w	r3, #1
4000a6a6:	e001      	b.n	4000a6ac <ddr3SetPerformanceParams+0x78>
4000a6a8:	f04f 0300 	mov.w	r3, #0
4000a6ac:	18d3      	adds	r3, r2, r3
4000a6ae:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:413
4000a6b0:	687b      	ldr	r3, [r7, #4]
4000a6b2:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
4000a6b6:	687b      	ldr	r3, [r7, #4]
4000a6b8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
4000a6bc:	1ad3      	subs	r3, r2, r3
4000a6be:	ea4f 0253 	mov.w	r2, r3, lsr #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:414
4000a6c2:	687b      	ldr	r3, [r7, #4]
4000a6c4:	f8d3 1804 	ldr.w	r1, [r3, #2052]	; 0x804
4000a6c8:	687b      	ldr	r3, [r7, #4]
4000a6ca:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
4000a6ce:	1acb      	subs	r3, r1, r3
4000a6d0:	f003 0301 	and.w	r3, r3, #1
4000a6d4:	b2db      	uxtb	r3, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:413
4000a6d6:	2b00      	cmp	r3, #0
4000a6d8:	d002      	beq.n	4000a6e0 <ddr3SetPerformanceParams+0xac>
4000a6da:	f04f 0301 	mov.w	r3, #1
4000a6de:	e001      	b.n	4000a6e4 <ddr3SetPerformanceParams+0xb0>
4000a6e0:	f04f 0300 	mov.w	r3, #0
4000a6e4:	18d3      	adds	r3, r2, r3
4000a6e6:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:415
4000a6e8:	697a      	ldr	r2, [r7, #20]
4000a6ea:	693b      	ldr	r3, [r7, #16]
4000a6ec:	429a      	cmp	r2, r3
4000a6ee:	bfa8      	it	ge
4000a6f0:	4613      	movge	r3, r2
4000a6f2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:421
4000a6f4:	f241 400c 	movw	r0, #5132	; 0x140c
4000a6f8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a6fc:	f7ff fc16 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a700:	4603      	mov	r3, r0
4000a702:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:423
4000a704:	68bb      	ldr	r3, [r7, #8]
4000a706:	f423 4378 	bic.w	r3, r3, #63488	; 0xf800
4000a70a:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:424
4000a70c:	69fb      	ldr	r3, [r7, #28]
4000a70e:	ea4f 23c3 	mov.w	r3, r3, lsl #11
4000a712:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000a716:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000a71a:	68ba      	ldr	r2, [r7, #8]
4000a71c:	4313      	orrs	r3, r2
4000a71e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:426
4000a720:	68bb      	ldr	r3, [r7, #8]
4000a722:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
4000a726:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:427
4000a728:	68bb      	ldr	r3, [r7, #8]
4000a72a:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
4000a72e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:428
4000a730:	69bb      	ldr	r3, [r7, #24]
4000a732:	f003 0303 	and.w	r3, r3, #3
4000a736:	ea4f 13c3 	mov.w	r3, r3, lsl #7
4000a73a:	68ba      	ldr	r2, [r7, #8]
4000a73c:	4313      	orrs	r3, r2
4000a73e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:429
4000a740:	69bb      	ldr	r3, [r7, #24]
4000a742:	ea4f 03a3 	mov.w	r3, r3, asr #2
4000a746:	f003 0307 	and.w	r3, r3, #7
4000a74a:	ea4f 43c3 	mov.w	r3, r3, lsl #19
4000a74e:	68ba      	ldr	r2, [r7, #8]
4000a750:	4313      	orrs	r3, r2
4000a752:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:431
4000a754:	68bb      	ldr	r3, [r7, #8]
4000a756:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
4000a75a:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:432
4000a75c:	68bb      	ldr	r3, [r7, #8]
4000a75e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
4000a762:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:433
4000a764:	68fb      	ldr	r3, [r7, #12]
4000a766:	f003 0303 	and.w	r3, r3, #3
4000a76a:	ea4f 2343 	mov.w	r3, r3, lsl #9
4000a76e:	68ba      	ldr	r2, [r7, #8]
4000a770:	4313      	orrs	r3, r2
4000a772:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:434
4000a774:	68fb      	ldr	r3, [r7, #12]
4000a776:	ea4f 03a3 	mov.w	r3, r3, asr #2
4000a77a:	f003 0307 	and.w	r3, r3, #7
4000a77e:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000a782:	68ba      	ldr	r2, [r7, #8]
4000a784:	4313      	orrs	r3, r2
4000a786:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:436
4000a788:	f241 430c 	movw	r3, #5132	; 0x140c
4000a78c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a790:	68ba      	ldr	r2, [r7, #8]
4000a792:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:437
4000a794:	f107 0720 	add.w	r7, r7, #32
4000a798:	46bd      	mov	sp, r7
4000a79a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000a79e:	4770      	bx	lr

4000a7a0 <uDelay>:
uDelay():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:443
4000a7a0:	b580      	push	{r7, lr}
4000a7a2:	b084      	sub	sp, #16
4000a7a4:	af00      	add	r7, sp, #0
4000a7a6:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:447
4000a7a8:	f44f 7340 	mov.w	r3, #768	; 0x300
4000a7ac:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a7b0:	f04f 0200 	mov.w	r2, #0
4000a7b4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:450
4000a7b6:	687b      	ldr	r3, [r7, #4]
4000a7b8:	f44f 7216 	mov.w	r2, #600	; 0x258
4000a7bc:	fb02 f303 	mul.w	r3, r2, r3
4000a7c0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:452
4000a7c2:	f44f 7345 	mov.w	r3, #788	; 0x314
4000a7c6:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a7ca:	68fa      	ldr	r2, [r7, #12]
4000a7cc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:454
4000a7ce:	f44f 7340 	mov.w	r3, #768	; 0x300
4000a7d2:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000a7d6:	f44f 7240 	mov.w	r2, #768	; 0x300
4000a7da:	f2cd 0202 	movt	r2, #53250	; 0xd002
4000a7de:	6812      	ldr	r2, [r2, #0]
4000a7e0:	f042 0201 	orr.w	r2, r2, #1
4000a7e4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:456
4000a7e6:	bf00      	nop
4000a7e8:	f44f 7045 	mov.w	r0, #788	; 0x314
4000a7ec:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000a7f0:	f7ff fb9c 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a7f4:	4603      	mov	r3, r0
4000a7f6:	2b00      	cmp	r3, #0
4000a7f8:	d1f6      	bne.n	4000a7e8 <uDelay+0x48>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:457
4000a7fa:	f107 0710 	add.w	r7, r7, #16
4000a7fe:	46bd      	mov	sp, r7
4000a800:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000a804:	4770      	bx	lr
4000a806:	bf00      	nop

4000a808 <ddr3WritePupReg>:
ddr3WritePupReg():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:463
4000a808:	b580      	push	{r7, lr}
4000a80a:	b086      	sub	sp, #24
4000a80c:	af00      	add	r7, sp, #0
4000a80e:	60f8      	str	r0, [r7, #12]
4000a810:	60b9      	str	r1, [r7, #8]
4000a812:	607a      	str	r2, [r7, #4]
4000a814:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:464
4000a816:	f04f 0300 	mov.w	r3, #0
4000a81a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:466
4000a81c:	687b      	ldr	r3, [r7, #4]
4000a81e:	2b0a      	cmp	r3, #10
4000a820:	d104      	bne.n	4000a82c <ddr3WritePupReg+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:467
4000a822:	697b      	ldr	r3, [r7, #20]
4000a824:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
4000a828:	617b      	str	r3, [r7, #20]
4000a82a:	e005      	b.n	4000a838 <ddr3WritePupReg+0x30>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:469
4000a82c:	687b      	ldr	r3, [r7, #4]
4000a82e:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000a832:	697a      	ldr	r2, [r7, #20]
4000a834:	4313      	orrs	r3, r2
4000a836:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:471
4000a838:	68bb      	ldr	r3, [r7, #8]
4000a83a:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000a83e:	68fb      	ldr	r3, [r7, #12]
4000a840:	18d3      	adds	r3, r2, r3
4000a842:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000a846:	697a      	ldr	r2, [r7, #20]
4000a848:	4313      	orrs	r3, r2
4000a84a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:472
4000a84c:	683b      	ldr	r3, [r7, #0]
4000a84e:	ea4f 2203 	mov.w	r2, r3, lsl #8
4000a852:	6a3b      	ldr	r3, [r7, #32]
4000a854:	4313      	orrs	r3, r2
4000a856:	697a      	ldr	r2, [r7, #20]
4000a858:	4313      	orrs	r3, r2
4000a85a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:474
4000a85c:	68fb      	ldr	r3, [r7, #12]
4000a85e:	2b00      	cmp	r3, #0
4000a860:	d107      	bne.n	4000a872 <ddr3WritePupReg+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:475
4000a862:	6a3b      	ldr	r3, [r7, #32]
4000a864:	f103 030d 	add.w	r3, r3, #13
4000a868:	ea4f 2383 	mov.w	r3, r3, lsl #10
4000a86c:	697a      	ldr	r2, [r7, #20]
4000a86e:	4313      	orrs	r3, r2
4000a870:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:477
4000a872:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a876:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a87a:	697a      	ldr	r2, [r7, #20]
4000a87c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:478
4000a87e:	697b      	ldr	r3, [r7, #20]
4000a880:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000a884:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:479
4000a886:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a88a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a88e:	697a      	ldr	r2, [r7, #20]
4000a890:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:482
4000a892:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000a896:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a89a:	f7ff fb47 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a89e:	4603      	mov	r3, r0
4000a8a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000a8a4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:483
4000a8a6:	697b      	ldr	r3, [r7, #20]
4000a8a8:	2b00      	cmp	r3, #0
4000a8aa:	d1f2      	bne.n	4000a892 <ddr3WritePupReg+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:486
4000a8ac:	68fb      	ldr	r3, [r7, #12]
4000a8ae:	2b02      	cmp	r3, #2
4000a8b0:	d13d      	bne.n	4000a92e <ddr3WritePupReg+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:487
4000a8b2:	f04f 0300 	mov.w	r3, #0
4000a8b6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:489
4000a8b8:	687b      	ldr	r3, [r7, #4]
4000a8ba:	2b0a      	cmp	r3, #10
4000a8bc:	d104      	bne.n	4000a8c8 <ddr3WritePupReg+0xc0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:490
4000a8be:	697b      	ldr	r3, [r7, #20]
4000a8c0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
4000a8c4:	617b      	str	r3, [r7, #20]
4000a8c6:	e005      	b.n	4000a8d4 <ddr3WritePupReg+0xcc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:492
4000a8c8:	687b      	ldr	r3, [r7, #4]
4000a8ca:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000a8ce:	697a      	ldr	r2, [r7, #20]
4000a8d0:	4313      	orrs	r3, r2
4000a8d2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:494
4000a8d4:	68bb      	ldr	r3, [r7, #8]
4000a8d6:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000a8da:	68fb      	ldr	r3, [r7, #12]
4000a8dc:	18d3      	adds	r3, r2, r3
4000a8de:	f103 0301 	add.w	r3, r3, #1
4000a8e2:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000a8e6:	697a      	ldr	r2, [r7, #20]
4000a8e8:	4313      	orrs	r3, r2
4000a8ea:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:495
4000a8ec:	697b      	ldr	r3, [r7, #20]
4000a8ee:	f043 030f 	orr.w	r3, r3, #15
4000a8f2:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:497
4000a8f4:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a8f8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a8fc:	697a      	ldr	r2, [r7, #20]
4000a8fe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:498
4000a900:	697b      	ldr	r3, [r7, #20]
4000a902:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000a906:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:499
4000a908:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a90c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a910:	697a      	ldr	r2, [r7, #20]
4000a912:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:502
4000a914:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000a918:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a91c:	f7ff fb06 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a920:	4603      	mov	r3, r0
4000a922:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000a926:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:503
4000a928:	697b      	ldr	r3, [r7, #20]
4000a92a:	2b00      	cmp	r3, #0
4000a92c:	d1f2      	bne.n	4000a914 <ddr3WritePupReg+0x10c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:505
4000a92e:	f107 0718 	add.w	r7, r7, #24
4000a932:	46bd      	mov	sp, r7
4000a934:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000a938:	4770      	bx	lr
4000a93a:	bf00      	nop

4000a93c <ddr3ReadPupReg>:
ddr3ReadPupReg():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:511
4000a93c:	b580      	push	{r7, lr}
4000a93e:	b086      	sub	sp, #24
4000a940:	af00      	add	r7, sp, #0
4000a942:	60f8      	str	r0, [r7, #12]
4000a944:	60b9      	str	r1, [r7, #8]
4000a946:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:513
4000a948:	687b      	ldr	r3, [r7, #4]
4000a94a:	ea4f 5283 	mov.w	r2, r3, lsl #22
4000a94e:	68bb      	ldr	r3, [r7, #8]
4000a950:	ea4f 0183 	mov.w	r1, r3, lsl #2
4000a954:	68fb      	ldr	r3, [r7, #12]
4000a956:	18cb      	adds	r3, r1, r3
4000a958:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000a95c:	4313      	orrs	r3, r2
4000a95e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:514
4000a960:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a964:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a968:	697a      	ldr	r2, [r7, #20]
4000a96a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:516
4000a96c:	697b      	ldr	r3, [r7, #20]
4000a96e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000a972:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:517
4000a974:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000a978:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a97c:	697a      	ldr	r2, [r7, #20]
4000a97e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:520
4000a980:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000a984:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a988:	f7ff fad0 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a98c:	4603      	mov	r3, r0
4000a98e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000a992:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:521
4000a994:	697b      	ldr	r3, [r7, #20]
4000a996:	2b00      	cmp	r3, #0
4000a998:	d1f2      	bne.n	4000a980 <ddr3ReadPupReg+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:523
4000a99a:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000a99e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a9a2:	f7ff fac3 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000a9a6:	4603      	mov	r3, r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:524
4000a9a8:	4618      	mov	r0, r3
4000a9aa:	f107 0718 	add.w	r7, r7, #24
4000a9ae:	46bd      	mov	sp, r7
4000a9b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000a9b4:	4770      	bx	lr
4000a9b6:	bf00      	nop

4000a9b8 <ddr3LoadHWPatterns>:
ddr3LoadHWPatterns():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:530
4000a9b8:	b580      	push	{r7, lr}
4000a9ba:	b084      	sub	sp, #16
4000a9bc:	af00      	add	r7, sp, #0
4000a9be:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:534
4000a9c0:	f241 53bc 	movw	r3, #5564	; 0x15bc
4000a9c4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a9c8:	f04f 0200 	mov.w	r2, #0
4000a9cc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:537
4000a9ce:	687b      	ldr	r3, [r7, #4]
4000a9d0:	685b      	ldr	r3, [r3, #4]
4000a9d2:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000a9d6:	f043 0310 	orr.w	r3, r3, #16
4000a9da:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:538
4000a9dc:	68fb      	ldr	r3, [r7, #12]
4000a9de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000a9e2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:540
4000a9e4:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000a9e8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a9ec:	68fa      	ldr	r2, [r7, #12]
4000a9ee:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:542
4000a9f0:	f04f 0064 	mov.w	r0, #100	; 0x64
4000a9f4:	f7ff fed4 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:545
4000a9f8:	f241 50b0 	movw	r0, #5552	; 0x15b0
4000a9fc:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000aa00:	f7ff fa94 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000aa04:	4603      	mov	r3, r0
4000aa06:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000aa0a:	2b00      	cmp	r3, #0
4000aa0c:	d002      	beq.n	4000aa14 <ddr3LoadHWPatterns+0x5c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:546
4000aa0e:	f04f 0300 	mov.w	r3, #0
4000aa12:	e001      	b.n	4000aa18 <ddr3LoadHWPatterns+0x60>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:548
4000aa14:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:549
4000aa18:	4618      	mov	r0, r3
4000aa1a:	f107 0710 	add.w	r7, r7, #16
4000aa1e:	46bd      	mov	sp, r7
4000aa20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000aa24:	4770      	bx	lr
4000aa26:	bf00      	nop

4000aa28 <ddr3StartTimer>:
ddr3StartTimer():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:553
4000aa28:	b480      	push	{r7}
4000aa2a:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:554
4000aa2c:	f44f 7341 	mov.w	r3, #772	; 0x304
4000aa30:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000aa34:	f04f 0200 	mov.w	r2, #0
4000aa38:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:555
4000aa3a:	f44f 7347 	mov.w	r3, #796	; 0x31c
4000aa3e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000aa42:	f04f 32ff 	mov.w	r2, #4294967295
4000aa46:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:556
4000aa48:	f44f 7340 	mov.w	r3, #768	; 0x300
4000aa4c:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000aa50:	f241 0204 	movw	r2, #4100	; 0x1004
4000aa54:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:558
4000aa56:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:559
4000aa5a:	4618      	mov	r0, r3
4000aa5c:	46bd      	mov	sp, r7
4000aa5e:	bc80      	pop	{r7}
4000aa60:	4770      	bx	lr
4000aa62:	bf00      	nop

4000aa64 <ddr3StopTimer>:
ddr3StopTimer():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:562
4000aa64:	b580      	push	{r7, lr}
4000aa66:	b082      	sub	sp, #8
4000aa68:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:565
4000aa6a:	f44f 7340 	mov.w	r3, #768	; 0x300
4000aa6e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000aa72:	f04f 0200 	mov.w	r2, #0
4000aa76:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:566
4000aa78:	f44f 7047 	mov.w	r0, #796	; 0x31c
4000aa7c:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000aa80:	f7ff fa54 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000aa84:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:570
4000aa86:	f44f 7041 	mov.w	r0, #772	; 0x304
4000aa8a:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000aa8e:	f7ff fa4d 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000aa92:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:571
4000aa94:	687b      	ldr	r3, [r7, #4]
4000aa96:	f403 7380 	and.w	r3, r3, #256	; 0x100
4000aa9a:	2b00      	cmp	r3, #0
4000aa9c:	d004      	beq.n	4000aaa8 <ddr3StopTimer+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:572
4000aa9e:	4b07      	ldr	r3, [pc, #28]	; (4000aabc <ddr3StopTimer+0x58>)
4000aaa0:	447b      	add	r3, pc
4000aaa2:	4618      	mov	r0, r3
4000aaa4:	f7fc fb84 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:574
4000aaa8:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:575
4000aaac:	4618      	mov	r0, r3
4000aaae:	f107 0708 	add.w	r7, r7, #8
4000aab2:	46bd      	mov	sp, r7
4000aab4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000aab8:	4770      	bx	lr
4000aaba:	bf00      	nop
4000aabc:	00008b30 	andeq	r8, r0, r0, lsr fp

4000aac0 <ddr3PrintPhyValues>:
ddr3PrintPhyValues():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:578
4000aac0:	b580      	push	{r7, lr}
4000aac2:	b084      	sub	sp, #16
4000aac4:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:581
4000aac6:	4b49      	ldr	r3, [pc, #292]	; (4000abec <ddr3PrintPhyValues+0x12c>)
4000aac8:	447b      	add	r3, pc
4000aaca:	4618      	mov	r0, r3
4000aacc:	f7fc fb70 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:582
4000aad0:	f04f 0300 	mov.w	r3, #0
4000aad4:	60fb      	str	r3, [r7, #12]
4000aad6:	e030      	b.n	4000ab3a <ddr3PrintPhyValues+0x7a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:583
4000aad8:	4b45      	ldr	r3, [pc, #276]	; (4000abf0 <ddr3PrintPhyValues+0x130>)
4000aada:	447b      	add	r3, pc
4000aadc:	4618      	mov	r0, r3
4000aade:	f7fc fb67 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:584
4000aae2:	f04f 0000 	mov.w	r0, #0
4000aae6:	f04f 0100 	mov.w	r1, #0
4000aaea:	68fa      	ldr	r2, [r7, #12]
4000aaec:	f7ff ff26 	bl	4000a93c <ddr3ReadPupReg>
4000aaf0:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:585
4000aaf2:	f04f 0001 	mov.w	r0, #1
4000aaf6:	f04f 0100 	mov.w	r1, #0
4000aafa:	68fa      	ldr	r2, [r7, #12]
4000aafc:	f7ff ff1e 	bl	4000a93c <ddr3ReadPupReg>
4000ab00:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:586
4000ab02:	68bb      	ldr	r3, [r7, #8]
4000ab04:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
4000ab08:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:587
4000ab0a:	687b      	ldr	r3, [r7, #4]
4000ab0c:	ea4f 2383 	mov.w	r3, r3, lsl #10
4000ab10:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000ab14:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000ab18:	68ba      	ldr	r2, [r7, #8]
4000ab1a:	4313      	orrs	r3, r2
4000ab1c:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:588
4000ab1e:	68b8      	ldr	r0, [r7, #8]
4000ab20:	f04f 0107 	mov.w	r1, #7
4000ab24:	f7fc fb64 	bl	400071f0 <putdata>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:589
4000ab28:	4b32      	ldr	r3, [pc, #200]	; (4000abf4 <ddr3PrintPhyValues+0x134>)
4000ab2a:	447b      	add	r3, pc
4000ab2c:	4618      	mov	r0, r3
4000ab2e:	f7fc fb3f 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:582
4000ab32:	68fb      	ldr	r3, [r7, #12]
4000ab34:	f103 0301 	add.w	r3, r3, #1
4000ab38:	60fb      	str	r3, [r7, #12]
4000ab3a:	68fb      	ldr	r3, [r7, #12]
4000ab3c:	2b08      	cmp	r3, #8
4000ab3e:	d9cb      	bls.n	4000aad8 <ddr3PrintPhyValues+0x18>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:591
4000ab40:	4b2d      	ldr	r3, [pc, #180]	; (4000abf8 <ddr3PrintPhyValues+0x138>)
4000ab42:	447b      	add	r3, pc
4000ab44:	4618      	mov	r0, r3
4000ab46:	f7fc fb33 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:592
4000ab4a:	f04f 0300 	mov.w	r3, #0
4000ab4e:	60fb      	str	r3, [r7, #12]
4000ab50:	e01a      	b.n	4000ab88 <ddr3PrintPhyValues+0xc8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:593
4000ab52:	4b2a      	ldr	r3, [pc, #168]	; (4000abfc <ddr3PrintPhyValues+0x13c>)
4000ab54:	447b      	add	r3, pc
4000ab56:	4618      	mov	r0, r3
4000ab58:	f7fc fb2a 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:594
4000ab5c:	f04f 0002 	mov.w	r0, #2
4000ab60:	f04f 0100 	mov.w	r1, #0
4000ab64:	68fa      	ldr	r2, [r7, #12]
4000ab66:	f7ff fee9 	bl	4000a93c <ddr3ReadPupReg>
4000ab6a:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:595
4000ab6c:	68b8      	ldr	r0, [r7, #8]
4000ab6e:	f04f 0107 	mov.w	r1, #7
4000ab72:	f7fc fb3d 	bl	400071f0 <putdata>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:596
4000ab76:	4b22      	ldr	r3, [pc, #136]	; (4000ac00 <ddr3PrintPhyValues+0x140>)
4000ab78:	447b      	add	r3, pc
4000ab7a:	4618      	mov	r0, r3
4000ab7c:	f7fc fb18 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:592
4000ab80:	68fb      	ldr	r3, [r7, #12]
4000ab82:	f103 0301 	add.w	r3, r3, #1
4000ab86:	60fb      	str	r3, [r7, #12]
4000ab88:	68fb      	ldr	r3, [r7, #12]
4000ab8a:	2b08      	cmp	r3, #8
4000ab8c:	d9e1      	bls.n	4000ab52 <ddr3PrintPhyValues+0x92>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:598
4000ab8e:	4b1d      	ldr	r3, [pc, #116]	; (4000ac04 <ddr3PrintPhyValues+0x144>)
4000ab90:	447b      	add	r3, pc
4000ab92:	4618      	mov	r0, r3
4000ab94:	f7fc fb0c 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:599
4000ab98:	f04f 0300 	mov.w	r3, #0
4000ab9c:	60fb      	str	r3, [r7, #12]
4000ab9e:	e01a      	b.n	4000abd6 <ddr3PrintPhyValues+0x116>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:600
4000aba0:	4b19      	ldr	r3, [pc, #100]	; (4000ac08 <ddr3PrintPhyValues+0x148>)
4000aba2:	447b      	add	r3, pc
4000aba4:	4618      	mov	r0, r3
4000aba6:	f7fc fb03 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:601
4000abaa:	f04f 0003 	mov.w	r0, #3
4000abae:	f04f 0100 	mov.w	r1, #0
4000abb2:	68fa      	ldr	r2, [r7, #12]
4000abb4:	f7ff fec2 	bl	4000a93c <ddr3ReadPupReg>
4000abb8:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:602
4000abba:	68b8      	ldr	r0, [r7, #8]
4000abbc:	f04f 0107 	mov.w	r1, #7
4000abc0:	f7fc fb16 	bl	400071f0 <putdata>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:603
4000abc4:	4b11      	ldr	r3, [pc, #68]	; (4000ac0c <ddr3PrintPhyValues+0x14c>)
4000abc6:	447b      	add	r3, pc
4000abc8:	4618      	mov	r0, r3
4000abca:	f7fc faf1 	bl	400071b0 <putstring>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:599
4000abce:	68fb      	ldr	r3, [r7, #12]
4000abd0:	f103 0301 	add.w	r3, r3, #1
4000abd4:	60fb      	str	r3, [r7, #12]
4000abd6:	68fb      	ldr	r3, [r7, #12]
4000abd8:	2b08      	cmp	r3, #8
4000abda:	d9e1      	bls.n	4000aba0 <ddr3PrintPhyValues+0xe0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:605
4000abdc:	4618      	mov	r0, r3
4000abde:	f107 0710 	add.w	r7, r7, #16
4000abe2:	46bd      	mov	sp, r7
4000abe4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000abe8:	4770      	bx	lr
4000abea:	bf00      	nop
4000abec:	00008b18 	andeq	r8, r0, r8, lsl fp
4000abf0:	00008b22 	andeq	r8, r0, r2, lsr #22
4000abf4:	00008ad6 	ldrdeq	r8, [r0], -r6
4000abf8:	00008ac2 	andeq	r8, r0, r2, asr #21
4000abfc:	00008aa8 	andeq	r8, r0, r8, lsr #21
4000ac00:	00008a88 	andeq	r8, r0, r8, lsl #21
4000ac04:	00008a90 	muleq	r0, r0, sl
4000ac08:	00008a5a 	andeq	r8, r0, sl, asr sl
4000ac0c:	00008a3a 	andeq	r8, r0, sl, lsr sl

4000ac10 <fixPLLValue>:
fixPLLValue():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:619
4000ac10:	b580      	push	{r7, lr}
4000ac12:	b088      	sub	sp, #32
4000ac14:	af00      	add	r7, sp, #0
4000ac16:	4603      	mov	r3, r0
4000ac18:	71fb      	strb	r3, [r7, #7]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:622
4000ac1a:	f04f 0300 	mov.w	r3, #0
4000ac1e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:625
4000ac20:	f640 0058 	movw	r0, #2136	; 0x858
4000ac24:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ac28:	f7ff f980 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ac2c:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:626
4000ac2e:	f640 0358 	movw	r3, #2136	; 0x858
4000ac32:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ac36:	69ba      	ldr	r2, [r7, #24]
4000ac38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
4000ac3c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:628
4000ac3e:	79fb      	ldrb	r3, [r7, #7]
4000ac40:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:631
4000ac42:	f248 2034 	movw	r0, #33332	; 0x8234
4000ac46:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ac4a:	f7ff f96f 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ac4e:	4603      	mov	r3, r0
4000ac50:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
4000ac54:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:632
4000ac56:	69fb      	ldr	r3, [r7, #28]
4000ac58:	f003 0310 	and.w	r3, r3, #16
4000ac5c:	ea4f 1313 	mov.w	r3, r3, lsr #4
4000ac60:	ea4f 43c3 	mov.w	r3, r3, lsl #19
4000ac64:	69ba      	ldr	r2, [r7, #24]
4000ac66:	4313      	orrs	r3, r2
4000ac68:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:633
4000ac6a:	f248 2334 	movw	r3, #33332	; 0x8234
4000ac6e:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ac72:	69ba      	ldr	r2, [r7, #24]
4000ac74:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:634
4000ac76:	f248 2030 	movw	r0, #33328	; 0x8230
4000ac7a:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ac7e:	f7ff f955 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ac82:	4603      	mov	r3, r0
4000ac84:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
4000ac88:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:635
4000ac8a:	f248 2330 	movw	r3, #33328	; 0x8230
4000ac8e:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ac92:	69fa      	ldr	r2, [r7, #28]
4000ac94:	f002 020f 	and.w	r2, r2, #15
4000ac98:	ea4f 6102 	mov.w	r1, r2, lsl #24
4000ac9c:	69ba      	ldr	r2, [r7, #24]
4000ac9e:	430a      	orrs	r2, r1
4000aca0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:637
4000aca2:	f248 7308 	movw	r3, #34568	; 0x8708
4000aca6:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000acaa:	4aa7      	ldr	r2, [pc, #668]	; (4000af48 <fixPLLValue+0x338>)
4000acac:	447a      	add	r2, pc
4000acae:	69f9      	ldr	r1, [r7, #28]
4000acb0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
4000acb4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:638
4000acb6:	f248 730c 	movw	r3, #34572	; 0x870c
4000acba:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000acbe:	f240 2201 	movw	r2, #513	; 0x201
4000acc2:	f2c0 2202 	movt	r2, #514	; 0x202
4000acc6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:641
4000acc8:	f248 7010 	movw	r0, #34576	; 0x8710
4000accc:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000acd0:	f7ff f92c 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000acd4:	4603      	mov	r3, r0
4000acd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
4000acda:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:642
4000acdc:	f248 7310 	movw	r3, #34576	; 0x8710
4000ace0:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ace4:	69ba      	ldr	r2, [r7, #24]
4000ace6:	f042 0204 	orr.w	r2, r2, #4
4000acea:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:645
4000acec:	f44f 4007 	mov.w	r0, #34560	; 0x8700
4000acf0:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000acf4:	f7ff f91a 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000acf8:	4603      	mov	r3, r0
4000acfa:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
4000acfe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
4000ad02:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:647
4000ad04:	69bb      	ldr	r3, [r7, #24]
4000ad06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
4000ad0a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:648
4000ad0c:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000ad10:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ad14:	69ba      	ldr	r2, [r7, #24]
4000ad16:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
4000ad1a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
4000ad1e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:652
4000ad20:	f641 00c4 	movw	r0, #6340	; 0x18c4
4000ad24:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ad28:	f7ff f900 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ad2c:	4603      	mov	r3, r0
4000ad2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
4000ad32:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:653
4000ad34:	f641 03c4 	movw	r3, #6340	; 0x18c4
4000ad38:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ad3c:	69ba      	ldr	r2, [r7, #24]
4000ad3e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:654
4000ad40:	f640 330c 	movw	r3, #2828	; 0xb0c
4000ad44:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ad48:	f04f 0201 	mov.w	r2, #1
4000ad4c:	f2c9 1200 	movt	r2, #37120	; 0x9100
4000ad50:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:656
4000ad52:	f24c 20a4 	movw	r0, #49828	; 0xc2a4
4000ad56:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ad5a:	f7ff f8e7 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ad5e:	4603      	mov	r3, r0
4000ad60:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:657
4000ad62:	f24c 23a4 	movw	r3, #49828	; 0xc2a4
4000ad66:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ad6a:	68ba      	ldr	r2, [r7, #8]
4000ad6c:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
4000ad70:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:659
4000ad72:	f24c 20ac 	movw	r0, #49836	; 0xc2ac
4000ad76:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ad7a:	f7ff f8d7 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ad7e:	4603      	mov	r3, r0
4000ad80:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:660
4000ad82:	f24c 23ac 	movw	r3, #49836	; 0xc2ac
4000ad86:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ad8a:	68fa      	ldr	r2, [r7, #12]
4000ad8c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
4000ad90:	f042 0264 	orr.w	r2, r2, #100	; 0x64
4000ad94:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:662
4000ad96:	f24c 20b0 	movw	r0, #49840	; 0xc2b0
4000ad9a:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ad9e:	f7ff f8c5 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ada2:	4603      	mov	r3, r0
4000ada4:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:663
4000ada6:	f24c 23b0 	movw	r3, #49840	; 0xc2b0
4000adaa:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000adae:	693a      	ldr	r2, [r7, #16]
4000adb0:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
4000adb4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:665
4000adb6:	f242 100c 	movw	r0, #8460	; 0x210c
4000adba:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000adbe:	f7ff f8b5 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000adc2:	4603      	mov	r3, r0
4000adc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000adc8:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:666
4000adca:	f242 130c 	movw	r3, #8460	; 0x210c
4000adce:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000add2:	69ba      	ldr	r2, [r7, #24]
4000add4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:668
4000add6:	f242 1020 	movw	r0, #8480	; 0x2120
4000adda:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000adde:	f7ff f8a5 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ade2:	4603      	mov	r3, r0
4000ade4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
4000ade8:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:669
4000adea:	f242 1320 	movw	r3, #8480	; 0x2120
4000adee:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000adf2:	69ba      	ldr	r2, [r7, #24]
4000adf4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:671
4000adf6:	f242 1004 	movw	r0, #8452	; 0x2104
4000adfa:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000adfe:	f7ff f895 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ae02:	4603      	mov	r3, r0
4000ae04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
4000ae08:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:672
4000ae0a:	f242 1304 	movw	r3, #8452	; 0x2104
4000ae0e:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ae12:	69ba      	ldr	r2, [r7, #24]
4000ae14:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:675
4000ae16:	bf30      	wfi
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:678
4000ae18:	f641 00c4 	movw	r0, #6340	; 0x18c4
4000ae1c:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ae20:	f7ff f884 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ae24:	4603      	mov	r3, r0
4000ae26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
4000ae2a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:679
4000ae2c:	f641 03c4 	movw	r3, #6340	; 0x18c4
4000ae30:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ae34:	69ba      	ldr	r2, [r7, #24]
4000ae36:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:680
4000ae38:	f640 330c 	movw	r3, #2828	; 0xb0c
4000ae3c:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ae40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
4000ae44:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:683
4000ae46:	f24c 23a4 	movw	r3, #49828	; 0xc2a4
4000ae4a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ae4e:	68ba      	ldr	r2, [r7, #8]
4000ae50:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:684
4000ae52:	f24c 23ac 	movw	r3, #49836	; 0xc2ac
4000ae56:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ae5a:	68fa      	ldr	r2, [r7, #12]
4000ae5c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:685
4000ae5e:	f24c 23b0 	movw	r3, #49840	; 0xc2b0
4000ae62:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ae66:	693a      	ldr	r2, [r7, #16]
4000ae68:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:687
4000ae6a:	f242 100c 	movw	r0, #8460	; 0x210c
4000ae6e:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ae72:	f7ff f85b 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ae76:	4603      	mov	r3, r0
4000ae78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
4000ae7c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:688
4000ae7e:	f242 130c 	movw	r3, #8460	; 0x210c
4000ae82:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000ae86:	69ba      	ldr	r2, [r7, #24]
4000ae88:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:690
4000ae8a:	f242 1020 	movw	r0, #8480	; 0x2120
4000ae8e:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000ae92:	f7ff f84b 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000ae96:	4603      	mov	r3, r0
4000ae98:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
4000ae9c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:691
4000ae9e:	f242 1320 	movw	r3, #8480	; 0x2120
4000aea2:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000aea6:	69ba      	ldr	r2, [r7, #24]
4000aea8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:693
4000aeaa:	f242 1004 	movw	r0, #8452	; 0x2104
4000aeae:	f2cd 0002 	movt	r0, #53250	; 0xd002
4000aeb2:	f7ff f83b 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000aeb6:	4603      	mov	r3, r0
4000aeb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
4000aebc:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:694
4000aebe:	f242 1304 	movw	r3, #8452	; 0x2104
4000aec2:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000aec6:	69ba      	ldr	r2, [r7, #24]
4000aec8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:696
4000aeca:	f241 5024 	movw	r0, #5412	; 0x1524
4000aece:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000aed2:	f7ff f82b 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000aed6:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:697
4000aed8:	4b1c      	ldr	r3, [pc, #112]	; (4000af4c <fixPLLValue+0x33c>)
4000aeda:	447b      	add	r3, pc
4000aedc:	69fa      	ldr	r2, [r7, #28]
4000aede:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000aee2:	4b1b      	ldr	r3, [pc, #108]	; (4000af50 <fixPLLValue+0x340>)
4000aee4:	447b      	add	r3, pc
4000aee6:	69f9      	ldr	r1, [r7, #28]
4000aee8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000aeec:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000aef0:	4053      	eors	r3, r2
4000aef2:	b2db      	uxtb	r3, r3
4000aef4:	2b00      	cmp	r3, #0
4000aef6:	d008      	beq.n	4000af0a <fixPLLValue+0x2fa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:698
4000aef8:	f241 5324 	movw	r3, #5412	; 0x1524
4000aefc:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000af00:	69ba      	ldr	r2, [r7, #24]
4000af02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
4000af06:	601a      	str	r2, [r3, #0]
4000af08:	e007      	b.n	4000af1a <fixPLLValue+0x30a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:700
4000af0a:	f241 5324 	movw	r3, #5412	; 0x1524
4000af0e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000af12:	69ba      	ldr	r2, [r7, #24]
4000af14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
4000af18:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:703
4000af1a:	f44f 4007 	mov.w	r0, #34560	; 0x8700
4000af1e:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000af22:	f7ff f803 	bl	40009f2c <MV_MEMIO_LE32_READ>
4000af26:	4603      	mov	r3, r0
4000af28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
4000af2c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:704
4000af2e:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000af32:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000af36:	69ba      	ldr	r2, [r7, #24]
4000af38:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_hw_training.c:705
4000af3a:	f107 0720 	add.w	r7, r7, #32
4000af3e:	46bd      	mov	sp, r7
4000af40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000af44:	4770      	bx	lr
4000af46:	bf00      	nop
4000af48:	0000d3f0 	strdeq	sp, [r0], -r0
4000af4c:	0000d1c2 	andeq	sp, r0, r2, asr #3
4000af50:	0000d1b8 			; <UNDEFINED> instruction: 0x0000d1b8

4000af54 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000af54:	b480      	push	{r7}
4000af56:	b085      	sub	sp, #20
4000af58:	af00      	add	r7, sp, #0
4000af5a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000af5c:	687b      	ldr	r3, [r7, #4]
4000af5e:	681b      	ldr	r3, [r3, #0]
4000af60:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000af62:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000af64:	4618      	mov	r0, r3
4000af66:	f107 0714 	add.w	r7, r7, #20
4000af6a:	46bd      	mov	sp, r7
4000af6c:	bc80      	pop	{r7}
4000af6e:	4770      	bx	lr

4000af70 <ddr3PbsTx>:
ddr3PbsTx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:119
4000af70:	b590      	push	{r4, r7, lr}
4000af72:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
4000af76:	af02      	add	r7, sp, #8
4000af78:	f107 0304 	add.w	r3, r7, #4
4000af7c:	6018      	str	r0, [r3, #0]
4000af7e:	f8df 46a8 	ldr.w	r4, [pc, #1704]	; 4000b628 <ddr3PbsTx+0x6b8>
4000af82:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:123
4000af84:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000af88:	461a      	mov	r2, r3
4000af8a:	f44f 7390 	mov.w	r3, #288	; 0x120
4000af8e:	4610      	mov	r0, r2
4000af90:	f04f 0100 	mov.w	r1, #0
4000af94:	461a      	mov	r2, r3
4000af96:	f7fe ff7b 	bl	40009e90 <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:126
4000af9a:	f107 0314 	add.w	r3, r7, #20
4000af9e:	461a      	mov	r2, r3
4000afa0:	f44f 7390 	mov.w	r3, #288	; 0x120
4000afa4:	4610      	mov	r0, r2
4000afa6:	f04f 0100 	mov.w	r1, #0
4000afaa:	461a      	mov	r2, r3
4000afac:	f7fe ff70 	bl	40009e90 <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:128
4000afb0:	f04f 0300 	mov.w	r3, #0
4000afb4:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:140
4000afb8:	f107 0304 	add.w	r3, r7, #4
4000afbc:	681b      	ldr	r3, [r3, #0]
4000afbe:	68db      	ldr	r3, [r3, #12]
4000afc0:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:141
4000afc4:	f107 0304 	add.w	r3, r7, #4
4000afc8:	681b      	ldr	r3, [r3, #0]
4000afca:	68db      	ldr	r3, [r3, #12]
4000afcc:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:145
4000afd0:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000afd4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000afd8:	f7ff ffbc 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000afdc:	4603      	mov	r3, r0
4000afde:	f043 0301 	orr.w	r3, r3, #1
4000afe2:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:147
4000afe6:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000afea:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000afee:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000aff2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:150
4000aff4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000aff8:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:151
4000affc:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000b000:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b004:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b008:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:154
4000b00a:	f04f 0300 	mov.w	r3, #0
4000b00e:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000b012:	e24a      	b.n	4000b4aa <ddr3PbsTx+0x53a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:159
4000b014:	f04f 0300 	mov.w	r3, #0
4000b018:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b01c:	e021      	b.n	4000b062 <ddr3PbsTx+0xf2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:160
4000b01e:	f04f 0300 	mov.w	r3, #0
4000b022:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b026:	e012      	b.n	4000b04e <ddr3PbsTx+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:161
4000b028:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000b02c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b030:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000b034:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000b038:	188a      	adds	r2, r1, r2
4000b03a:	f04f 0100 	mov.w	r1, #0
4000b03e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:160
4000b042:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b046:	f103 0301 	add.w	r3, r3, #1
4000b04a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b04e:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b052:	2b07      	cmp	r3, #7
4000b054:	d9e8      	bls.n	4000b028 <ddr3PbsTx+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:159
4000b056:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b05a:	f103 0301 	add.w	r3, r3, #1
4000b05e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b062:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b066:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
4000b06a:	429a      	cmp	r2, r3
4000b06c:	d3d7      	bcc.n	4000b01e <ddr3PbsTx+0xae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:167
4000b06e:	f04f 0300 	mov.w	r3, #0
4000b072:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000b076:	e1a3      	b.n	4000b3c0 <ddr3PbsTx+0x450>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:168
4000b078:	f04f 0300 	mov.w	r3, #0
4000b07c:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000b080:	e18d      	b.n	4000b39e <ddr3PbsTx+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:171
4000b082:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b086:	f1c3 0301 	rsb	r3, r3, #1
4000b08a:	f107 0204 	add.w	r2, r7, #4
4000b08e:	6812      	ldr	r2, [r2, #0]
4000b090:	6892      	ldr	r2, [r2, #8]
4000b092:	fb02 f203 	mul.w	r2, r2, r3
4000b096:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b09a:	18d3      	adds	r3, r2, r3
4000b09c:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:173
4000b0a0:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b0a4:	2b00      	cmp	r3, #0
4000b0a6:	d004      	beq.n	4000b0b2 <ddr3PbsTx+0x142>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:174
4000b0a8:	f04f 0301 	mov.w	r3, #1
4000b0ac:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000b0b0:	e015      	b.n	4000b0de <ddr3PbsTx+0x16e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:175
4000b0b2:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000b0b6:	2b04      	cmp	r3, #4
4000b0b8:	d904      	bls.n	4000b0c4 <ddr3PbsTx+0x154>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:176
4000b0ba:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000b0be:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000b0c2:	e00c      	b.n	4000b0de <ddr3PbsTx+0x16e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:177
4000b0c4:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000b0c8:	2b04      	cmp	r3, #4
4000b0ca:	d104      	bne.n	4000b0d6 <ddr3PbsTx+0x166>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:178
4000b0cc:	f04f 030f 	mov.w	r3, #15
4000b0d0:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000b0d4:	e003      	b.n	4000b0de <ddr3PbsTx+0x16e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:180
4000b0d6:	f04f 0303 	mov.w	r3, #3
4000b0da:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:183
4000b0de:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000b0e2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b0e6:	f7ff ff35 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000b0ea:	4603      	mov	r3, r0
4000b0ec:	f023 0302 	bic.w	r3, r3, #2
4000b0f0:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:184
4000b0f4:	f107 0304 	add.w	r3, r7, #4
4000b0f8:	681b      	ldr	r3, [r3, #0]
4000b0fa:	699b      	ldr	r3, [r3, #24]
4000b0fc:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000b100:	fb02 f303 	mul.w	r3, r2, r3
4000b104:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b108:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b10c:	4313      	orrs	r3, r2
4000b10e:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:185
4000b112:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b116:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b11a:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b11e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:194
4000b120:	f04f 0300 	mov.w	r3, #0
4000b124:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b128:	e02b      	b.n	4000b182 <ddr3PbsTx+0x212>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:195
4000b12a:	f04f 0300 	mov.w	r3, #0
4000b12e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b132:	e01c      	b.n	4000b16e <ddr3PbsTx+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:196
4000b134:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b138:	f103 33ff 	add.w	r3, r3, #4294967295
4000b13c:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000b140:	fb02 f203 	mul.w	r2, r2, r3
4000b144:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b148:	18d2      	adds	r2, r2, r3
4000b14a:	f8df 34e0 	ldr.w	r3, [pc, #1248]	; 4000b62c <ddr3PbsTx+0x6bc>
4000b14e:	58e3      	ldr	r3, [r4, r3]
4000b150:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000b154:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000b158:	188a      	adds	r2, r1, r2
4000b15a:	f04f 0100 	mov.w	r1, #0
4000b15e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:195
4000b162:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b166:	f103 0301 	add.w	r3, r3, #1
4000b16a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b16e:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b172:	2b07      	cmp	r3, #7
4000b174:	d9de      	bls.n	4000b134 <ddr3PbsTx+0x1c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:194
4000b176:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b17a:	f103 0301 	add.w	r3, r3, #1
4000b17e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b182:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b186:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000b18a:	429a      	cmp	r2, r3
4000b18c:	d3cd      	bcc.n	4000b12a <ddr3PbsTx+0x1ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:199
4000b18e:	f04f 0300 	mov.w	r3, #0
4000b192:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:200
4000b196:	f107 0310 	add.w	r3, r7, #16
4000b19a:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
4000b19e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:201
4000b1a0:	f107 030c 	add.w	r3, r7, #12
4000b1a4:	f04f 0200 	mov.w	r2, #0
4000b1a8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:213
4000b1aa:	f04f 0300 	mov.w	r3, #0
4000b1ae:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b1b2:	e01e      	b.n	4000b1f2 <ddr3PbsTx+0x282>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:214
4000b1b4:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b1b8:	f103 0110 	add.w	r1, r3, #16
4000b1bc:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000b1c0:	4613      	mov	r3, r2
4000b1c2:	ea4f 73c3 	mov.w	r3, r3, lsl #31
4000b1c6:	1a9b      	subs	r3, r3, r2
4000b1c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b1cc:	f103 030a 	add.w	r3, r3, #10
4000b1d0:	f04f 0200 	mov.w	r2, #0
4000b1d4:	9200      	str	r2, [sp, #0]
4000b1d6:	4608      	mov	r0, r1
4000b1d8:	f04f 0100 	mov.w	r1, #0
4000b1dc:	461a      	mov	r2, r3
4000b1de:	f04f 0300 	mov.w	r3, #0
4000b1e2:	f7ff fb11 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:213
4000b1e6:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b1ea:	f103 0301 	add.w	r3, r3, #1
4000b1ee:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b1f2:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b1f6:	2b07      	cmp	r3, #7
4000b1f8:	d9dc      	bls.n	4000b1b4 <ddr3PbsTx+0x244>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:219
4000b1fa:	f107 0310 	add.w	r3, r7, #16
4000b1fe:	681b      	ldr	r3, [r3, #0]
4000b200:	f107 0204 	add.w	r2, r7, #4
4000b204:	6810      	ldr	r0, [r2, #0]
4000b206:	4619      	mov	r1, r3
4000b208:	f8d7 2268 	ldr.w	r2, [r7, #616]	; 0x268
4000b20c:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b210:	f000 fa12 	bl	4000b638 <ddr3TxShiftDqAdllStepBeforeFail>
4000b214:	4603      	mov	r3, r0
4000b216:	2b00      	cmp	r3, #0
4000b218:	d002      	beq.n	4000b220 <ddr3PbsTx+0x2b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:220
4000b21a:	f04f 0301 	mov.w	r3, #1
4000b21e:	e1fc      	b.n	4000b61a <ddr3PbsTx+0x6aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:226
4000b220:	f107 0104 	add.w	r1, r7, #4
4000b224:	f107 020c 	add.w	r2, r7, #12
4000b228:	f107 0310 	add.w	r3, r7, #16
4000b22c:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
4000b230:	9000      	str	r0, [sp, #0]
4000b232:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
4000b236:	9001      	str	r0, [sp, #4]
4000b238:	6808      	ldr	r0, [r1, #0]
4000b23a:	4611      	mov	r1, r2
4000b23c:	f04f 0201 	mov.w	r2, #1
4000b240:	f001 f800 	bl	4000c244 <ddr3PbsPerBit>
4000b244:	4603      	mov	r3, r0
4000b246:	2b00      	cmp	r3, #0
4000b248:	d002      	beq.n	4000b250 <ddr3PbsTx+0x2e0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:227
4000b24a:	f04f 0301 	mov.w	r3, #1
4000b24e:	e1e4      	b.n	4000b61a <ddr3PbsTx+0x6aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:229
4000b250:	f107 030c 	add.w	r3, r7, #12
4000b254:	681b      	ldr	r3, [r3, #0]
4000b256:	2b01      	cmp	r3, #1
4000b258:	d109      	bne.n	4000b26e <ddr3PbsTx+0x2fe>
4000b25a:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000b25e:	f103 0301 	add.w	r3, r3, #1
4000b262:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
4000b266:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000b26a:	2b01      	cmp	r3, #1
4000b26c:	d99d      	bls.n	4000b1aa <ddr3PbsTx+0x23a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:231
4000b26e:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000b272:	2b02      	cmp	r3, #2
4000b274:	d107      	bne.n	4000b286 <ddr3PbsTx+0x316>
4000b276:	f107 030c 	add.w	r3, r7, #12
4000b27a:	681b      	ldr	r3, [r3, #0]
4000b27c:	2b01      	cmp	r3, #1
4000b27e:	d102      	bne.n	4000b286 <ddr3PbsTx+0x316>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:233
4000b280:	f04f 0301 	mov.w	r3, #1
4000b284:	e1c9      	b.n	4000b61a <ddr3PbsTx+0x6aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:237
4000b286:	f04f 0300 	mov.w	r3, #0
4000b28a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b28e:	e014      	b.n	4000b2ba <ddr3PbsTx+0x34a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:244
4000b290:	f04f 0300 	mov.w	r3, #0
4000b294:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b298:	e005      	b.n	4000b2a6 <ddr3PbsTx+0x336>
4000b29a:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b29e:	f103 0301 	add.w	r3, r3, #1
4000b2a2:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b2a6:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b2aa:	2b07      	cmp	r3, #7
4000b2ac:	d9f5      	bls.n	4000b29a <ddr3PbsTx+0x32a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:237
4000b2ae:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b2b2:	f103 0301 	add.w	r3, r3, #1
4000b2b6:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b2ba:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b2be:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000b2c2:	429a      	cmp	r2, r3
4000b2c4:	d3e4      	bcc.n	4000b290 <ddr3PbsTx+0x320>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:257
4000b2c6:	f04f 0300 	mov.w	r3, #0
4000b2ca:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b2ce:	e048      	b.n	4000b362 <ddr3PbsTx+0x3f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:258
4000b2d0:	f04f 0300 	mov.w	r3, #0
4000b2d4:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b2d8:	e039      	b.n	4000b34e <ddr3PbsTx+0x3de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:259
4000b2da:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b2de:	f103 33ff 	add.w	r3, r3, #4294967295
4000b2e2:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000b2e6:	fb02 f203 	mul.w	r2, r2, r3
4000b2ea:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b2ee:	18d2      	adds	r2, r2, r3
4000b2f0:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b2f4:	f103 33ff 	add.w	r3, r3, #4294967295
4000b2f8:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
4000b2fc:	fb01 f103 	mul.w	r1, r1, r3
4000b300:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b304:	18c9      	adds	r1, r1, r3
4000b306:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000b30a:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000b30e:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000b312:	1841      	adds	r1, r0, r1
4000b314:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000b318:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b31c:	ea4f 00c3 	mov.w	r0, r3, lsl #3
4000b320:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b324:	18c0      	adds	r0, r0, r3
4000b326:	4bc2      	ldr	r3, [pc, #776]	; (4000b630 <ddr3PbsTx+0x6c0>)
4000b328:	447b      	add	r3, pc
4000b32a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000b32e:	18c9      	adds	r1, r1, r3
4000b330:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000b334:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000b338:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000b33c:	1882      	adds	r2, r0, r2
4000b33e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:258
4000b342:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b346:	f103 0301 	add.w	r3, r3, #1
4000b34a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b34e:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b352:	2b07      	cmp	r3, #7
4000b354:	d9c1      	bls.n	4000b2da <ddr3PbsTx+0x36a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:257
4000b356:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b35a:	f103 0301 	add.w	r3, r3, #1
4000b35e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b362:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b366:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000b36a:	429a      	cmp	r2, r3
4000b36c:	d3b0      	bcc.n	4000b2d0 <ddr3PbsTx+0x360>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:264
4000b36e:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000b372:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b376:	f7ff fded 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000b37a:	4603      	mov	r3, r0
4000b37c:	f023 0302 	bic.w	r3, r3, #2
4000b380:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:265
4000b384:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b388:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b38c:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b390:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:168
4000b392:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b396:	f103 0301 	add.w	r3, r3, #1
4000b39a:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000b39e:	f107 0304 	add.w	r3, r7, #4
4000b3a2:	681b      	ldr	r3, [r3, #0]
4000b3a4:	699b      	ldr	r3, [r3, #24]
4000b3a6:	f103 0201 	add.w	r2, r3, #1
4000b3aa:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b3ae:	429a      	cmp	r2, r3
4000b3b0:	f63f ae67 	bhi.w	4000b082 <ddr3PbsTx+0x112>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:167
4000b3b4:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000b3b8:	f103 0301 	add.w	r3, r3, #1
4000b3bc:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000b3c0:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000b3c4:	2b02      	cmp	r3, #2
4000b3c6:	f67f ae57 	bls.w	4000b078 <ddr3PbsTx+0x108>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:271
4000b3ca:	f04f 0300 	mov.w	r3, #0
4000b3ce:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b3d2:	e03e      	b.n	4000b452 <ddr3PbsTx+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:272
4000b3d4:	f04f 0300 	mov.w	r3, #0
4000b3d8:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b3dc:	e02f      	b.n	4000b43e <ddr3PbsTx+0x4ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:273
4000b3de:	f107 0314 	add.w	r3, r7, #20
4000b3e2:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b3e6:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000b3ea:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000b3ee:	188a      	adds	r2, r1, r2
4000b3f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000b3f4:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000b3f8:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000b3fc:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000b400:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000b404:	1841      	adds	r1, r0, r1
4000b406:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000b40a:	f64a 23ab 	movw	r3, #43691	; 0xaaab
4000b40e:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
4000b412:	fba3 0301 	umull	r0, r3, r3, r1
4000b416:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000b41a:	18d1      	adds	r1, r2, r3
4000b41c:	f107 0314 	add.w	r3, r7, #20
4000b420:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b424:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000b428:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000b42c:	1882      	adds	r2, r0, r2
4000b42e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:272
4000b432:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b436:	f103 0301 	add.w	r3, r3, #1
4000b43a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b43e:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b442:	2b07      	cmp	r3, #7
4000b444:	d9cb      	bls.n	4000b3de <ddr3PbsTx+0x46e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:271
4000b446:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b44a:	f103 0301 	add.w	r3, r3, #1
4000b44e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b452:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b456:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b45a:	429a      	cmp	r2, r3
4000b45c:	d3ba      	bcc.n	4000b3d4 <ddr3PbsTx+0x464>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:277
4000b45e:	f04f 0300 	mov.w	r3, #0
4000b462:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b466:	e014      	b.n	4000b492 <ddr3PbsTx+0x522>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:284
4000b468:	f04f 0300 	mov.w	r3, #0
4000b46c:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b470:	e005      	b.n	4000b47e <ddr3PbsTx+0x50e>
4000b472:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b476:	f103 0301 	add.w	r3, r3, #1
4000b47a:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b47e:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b482:	2b07      	cmp	r3, #7
4000b484:	d9f5      	bls.n	4000b472 <ddr3PbsTx+0x502>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:277
4000b486:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b48a:	f103 0301 	add.w	r3, r3, #1
4000b48e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b492:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b496:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b49a:	429a      	cmp	r2, r3
4000b49c:	d3e4      	bcc.n	4000b468 <ddr3PbsTx+0x4f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:154
4000b49e:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000b4a2:	f103 0301 	add.w	r3, r3, #1
4000b4a6:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000b4aa:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000b4ae:	2b01      	cmp	r3, #1
4000b4b0:	f67f adb0 	bls.w	4000b014 <ddr3PbsTx+0xa4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:298
4000b4b4:	f04f 0300 	mov.w	r3, #0
4000b4b8:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b4bc:	e02c      	b.n	4000b518 <ddr3PbsTx+0x5a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:299
4000b4be:	f04f 0300 	mov.w	r3, #0
4000b4c2:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b4c6:	e01d      	b.n	4000b504 <ddr3PbsTx+0x594>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:300
4000b4c8:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b4cc:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000b4d0:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b4d4:	18d2      	adds	r2, r2, r3
4000b4d6:	f107 0314 	add.w	r3, r7, #20
4000b4da:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000b4de:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000b4e2:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000b4e6:	1841      	adds	r1, r0, r1
4000b4e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000b4ec:	ea4f 0153 	mov.w	r1, r3, lsr #1
4000b4f0:	4b50      	ldr	r3, [pc, #320]	; (4000b634 <ddr3PbsTx+0x6c4>)
4000b4f2:	447b      	add	r3, pc
4000b4f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:299
4000b4f8:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b4fc:	f103 0301 	add.w	r3, r3, #1
4000b500:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b504:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b508:	2b07      	cmp	r3, #7
4000b50a:	d9dd      	bls.n	4000b4c8 <ddr3PbsTx+0x558>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:298
4000b50c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b510:	f103 0301 	add.w	r3, r3, #1
4000b514:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b518:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b51c:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b520:	429a      	cmp	r2, r3
4000b522:	d3cc      	bcc.n	4000b4be <ddr3PbsTx+0x54e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:305
4000b524:	f04f 0300 	mov.w	r3, #0
4000b528:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b52c:	e014      	b.n	4000b558 <ddr3PbsTx+0x5e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:312
4000b52e:	f04f 0300 	mov.w	r3, #0
4000b532:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b536:	e005      	b.n	4000b544 <ddr3PbsTx+0x5d4>
4000b538:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b53c:	f103 0301 	add.w	r3, r3, #1
4000b540:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b544:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b548:	2b07      	cmp	r3, #7
4000b54a:	d9f5      	bls.n	4000b538 <ddr3PbsTx+0x5c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:305
4000b54c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b550:	f103 0301 	add.w	r3, r3, #1
4000b554:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b558:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b55c:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b560:	429a      	cmp	r2, r3
4000b562:	d3e4      	bcc.n	4000b52e <ddr3PbsTx+0x5be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:325
4000b564:	f04f 0300 	mov.w	r3, #0
4000b568:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b56c:	e01f      	b.n	4000b5ae <ddr3PbsTx+0x63e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:326
4000b56e:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b572:	f103 32ff 	add.w	r2, r3, #4294967295
4000b576:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b57a:	429a      	cmp	r2, r3
4000b57c:	d109      	bne.n	4000b592 <ddr3PbsTx+0x622>
4000b57e:	f107 0304 	add.w	r3, r7, #4
4000b582:	681b      	ldr	r3, [r3, #0]
4000b584:	699b      	ldr	r3, [r3, #24]
4000b586:	2b00      	cmp	r3, #0
4000b588:	d003      	beq.n	4000b592 <ddr3PbsTx+0x622>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:327
4000b58a:	f04f 0308 	mov.w	r3, #8
4000b58e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:328
4000b592:	f04f 0000 	mov.w	r0, #0
4000b596:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000b59a:	f04f 020d 	mov.w	r2, #13
4000b59e:	f001 fdb5 	bl	4000d10c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:325
4000b5a2:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b5a6:	f103 0301 	add.w	r3, r3, #1
4000b5aa:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b5ae:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b5b2:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000b5b6:	429a      	cmp	r2, r3
4000b5b8:	d3d9      	bcc.n	4000b56e <ddr3PbsTx+0x5fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:331
4000b5ba:	f107 0304 	add.w	r3, r7, #4
4000b5be:	6818      	ldr	r0, [r3, #0]
4000b5c0:	f04f 0101 	mov.w	r1, #1
4000b5c4:	f001 fa58 	bl	4000ca78 <ddr3SetPbsResults>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:335
4000b5c8:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000b5cc:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b5d0:	f7ff fcc0 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000b5d4:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:336
4000b5d8:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
4000b5dc:	f023 0301 	bic.w	r3, r3, #1
4000b5e0:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:337
4000b5e4:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b5e8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b5ec:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b5f0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:339
4000b5f2:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000b5f6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b5fa:	f7ff fcab 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000b5fe:	4603      	mov	r3, r0
4000b600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000b604:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:340
4000b608:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000b60c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b610:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b614:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:344
4000b616:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:345
4000b61a:	4618      	mov	r0, r3
4000b61c:	f507 7721 	add.w	r7, r7, #644	; 0x284
4000b620:	46bd      	mov	sp, r7
4000b622:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000b626:	4770      	bx	lr
4000b628:	0000dcd6 	ldrdeq	sp, [r0], -r6
4000b62c:	0000001c 	andeq	r0, r0, ip, lsl r0
4000b630:	0000cef4 	strdeq	ip, [r0], -r4
4000b634:	0000cd2a 	andeq	ip, r0, sl, lsr #26

4000b638 <ddr3TxShiftDqAdllStepBeforeFail>:
ddr3TxShiftDqAdllStepBeforeFail():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:359
4000b638:	b590      	push	{r4, r7, lr}
4000b63a:	b09b      	sub	sp, #108	; 0x6c
4000b63c:	af06      	add	r7, sp, #24
4000b63e:	60f8      	str	r0, [r7, #12]
4000b640:	60b9      	str	r1, [r7, #8]
4000b642:	607a      	str	r2, [r7, #4]
4000b644:	603b      	str	r3, [r7, #0]
4000b646:	4c8f      	ldr	r4, [pc, #572]	; (4000b884 <ddr3TxShiftDqAdllStepBeforeFail+0x24c>)
4000b648:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:362
4000b64a:	f04f 030d 	mov.w	r3, #13
4000b64e:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:365
4000b650:	f107 0314 	add.w	r3, r7, #20
4000b654:	f04f 0200 	mov.w	r2, #0
4000b658:	601a      	str	r2, [r3, #0]
4000b65a:	f103 0304 	add.w	r3, r3, #4
4000b65e:	f04f 0200 	mov.w	r2, #0
4000b662:	601a      	str	r2, [r3, #0]
4000b664:	f103 0304 	add.w	r3, r3, #4
4000b668:	f04f 0200 	mov.w	r2, #0
4000b66c:	601a      	str	r2, [r3, #0]
4000b66e:	f103 0304 	add.w	r3, r3, #4
4000b672:	f04f 0200 	mov.w	r2, #0
4000b676:	601a      	str	r2, [r3, #0]
4000b678:	f103 0304 	add.w	r3, r3, #4
4000b67c:	f04f 0200 	mov.w	r2, #0
4000b680:	601a      	str	r2, [r3, #0]
4000b682:	f103 0304 	add.w	r3, r3, #4
4000b686:	f04f 0200 	mov.w	r2, #0
4000b68a:	601a      	str	r2, [r3, #0]
4000b68c:	f103 0304 	add.w	r3, r3, #4
4000b690:	f04f 0200 	mov.w	r2, #0
4000b694:	601a      	str	r2, [r3, #0]
4000b696:	f103 0304 	add.w	r3, r3, #4
4000b69a:	f04f 0200 	mov.w	r2, #0
4000b69e:	601a      	str	r2, [r3, #0]
4000b6a0:	f103 0304 	add.w	r3, r3, #4
4000b6a4:	f04f 0200 	mov.w	r2, #0
4000b6a8:	601a      	str	r2, [r3, #0]
4000b6aa:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:367
4000b6ae:	68fb      	ldr	r3, [r7, #12]
4000b6b0:	689b      	ldr	r3, [r3, #8]
4000b6b2:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:370
4000b6b4:	68bb      	ldr	r3, [r7, #8]
4000b6b6:	2b01      	cmp	r3, #1
4000b6b8:	d103      	bne.n	4000b6c2 <ddr3TxShiftDqAdllStepBeforeFail+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:371
4000b6ba:	f04f 0301 	mov.w	r3, #1
4000b6be:	647b      	str	r3, [r7, #68]	; 0x44
4000b6c0:	e002      	b.n	4000b6c8 <ddr3TxShiftDqAdllStepBeforeFail+0x90>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:373
4000b6c2:	68fb      	ldr	r3, [r7, #12]
4000b6c4:	689b      	ldr	r3, [r3, #8]
4000b6c6:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:375
4000b6c8:	68bb      	ldr	r3, [r7, #8]
4000b6ca:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:381
4000b6cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000b6ce:	f103 0301 	add.w	r3, r3, #1
4000b6d2:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:384
4000b6d4:	f04f 0300 	mov.w	r3, #0
4000b6d8:	643b      	str	r3, [r7, #64]	; 0x40
4000b6da:	e013      	b.n	4000b704 <ddr3TxShiftDqAdllStepBeforeFail+0xcc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:385
4000b6dc:	683b      	ldr	r3, [r7, #0]
4000b6de:	f1c3 0301 	rsb	r3, r3, #1
4000b6e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000b6e4:	fb02 f203 	mul.w	r2, r2, r3
4000b6e8:	683b      	ldr	r3, [r7, #0]
4000b6ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000b6ee:	18d3      	adds	r3, r2, r3
4000b6f0:	f04f 0000 	mov.w	r0, #0
4000b6f4:	4619      	mov	r1, r3
4000b6f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000b6f8:	f001 fd08 	bl	4000d10c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:384
4000b6fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b6fe:	f103 0301 	add.w	r3, r3, #1
4000b702:	643b      	str	r3, [r7, #64]	; 0x40
4000b704:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000b706:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000b708:	429a      	cmp	r2, r3
4000b70a:	d3e7      	bcc.n	4000b6dc <ddr3TxShiftDqAdllStepBeforeFail+0xa4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:389
4000b70c:	f04f 0300 	mov.w	r3, #0
4000b710:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:391
4000b712:	687b      	ldr	r3, [r7, #4]
4000b714:	ea4f 1283 	mov.w	r2, r3, lsl #6
4000b718:	4b5b      	ldr	r3, [pc, #364]	; (4000b888 <ddr3TxShiftDqAdllStepBeforeFail+0x250>)
4000b71a:	58e3      	ldr	r3, [r4, r3]
4000b71c:	18d3      	adds	r3, r2, r3
4000b71e:	f107 0238 	add.w	r2, r7, #56	; 0x38
4000b722:	f04f 0110 	mov.w	r1, #16
4000b726:	9100      	str	r1, [sp, #0]
4000b728:	f44f 71c0 	mov.w	r1, #384	; 0x180
4000b72c:	9101      	str	r1, [sp, #4]
4000b72e:	f04f 0101 	mov.w	r1, #1
4000b732:	9102      	str	r1, [sp, #8]
4000b734:	f04f 0100 	mov.w	r1, #0
4000b738:	9103      	str	r1, [sp, #12]
4000b73a:	f04f 0100 	mov.w	r1, #0
4000b73e:	9104      	str	r1, [sp, #16]
4000b740:	f04f 0100 	mov.w	r1, #0
4000b744:	9105      	str	r1, [sp, #20]
4000b746:	68f8      	ldr	r0, [r7, #12]
4000b748:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
4000b74a:	f002 fd3b 	bl	4000e1c4 <ddr3SdramCompare>
4000b74e:	4603      	mov	r3, r0
4000b750:	2b00      	cmp	r3, #0
4000b752:	d002      	beq.n	4000b75a <ddr3TxShiftDqAdllStepBeforeFail+0x122>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:393
4000b754:	f04f 0301 	mov.w	r3, #1
4000b758:	e08c      	b.n	4000b874 <ddr3TxShiftDqAdllStepBeforeFail+0x23c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:395
4000b75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000b75c:	ea6f 0303 	mvn.w	r3, r3
4000b760:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000b762:	4013      	ands	r3, r2
4000b764:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:403
4000b766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000b768:	2b00      	cmp	r3, #0
4000b76a:	d029      	beq.n	4000b7c0 <ddr3TxShiftDqAdllStepBeforeFail+0x188>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:405
4000b76c:	f04f 0300 	mov.w	r3, #0
4000b770:	643b      	str	r3, [r7, #64]	; 0x40
4000b772:	e021      	b.n	4000b7b8 <ddr3TxShiftDqAdllStepBeforeFail+0x180>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:406
4000b774:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000b776:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b778:	fa22 f303 	lsr.w	r3, r2, r3
4000b77c:	f003 0301 	and.w	r3, r3, #1
4000b780:	b2db      	uxtb	r3, r3
4000b782:	2b00      	cmp	r3, #0
4000b784:	d014      	beq.n	4000b7b0 <ddr3TxShiftDqAdllStepBeforeFail+0x178>
4000b786:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b788:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b78c:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000b790:	18cb      	adds	r3, r1, r3
4000b792:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000b796:	2b00      	cmp	r3, #0
4000b798:	d10a      	bne.n	4000b7b0 <ddr3TxShiftDqAdllStepBeforeFail+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:407
4000b79a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000b79c:	f1a3 0203 	sub.w	r2, r3, #3
4000b7a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b7a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b7a6:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000b7aa:	18cb      	adds	r3, r1, r3
4000b7ac:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:405
4000b7b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b7b2:	f103 0301 	add.w	r3, r3, #1
4000b7b6:	643b      	str	r3, [r7, #64]	; 0x40
4000b7b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000b7ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000b7bc:	429a      	cmp	r2, r3
4000b7be:	d3d9      	bcc.n	4000b774 <ddr3TxShiftDqAdllStepBeforeFail+0x13c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:411
4000b7c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000b7c2:	2b00      	cmp	r3, #0
4000b7c4:	d003      	beq.n	4000b7ce <ddr3TxShiftDqAdllStepBeforeFail+0x196>
4000b7c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000b7c8:	2b1f      	cmp	r3, #31
4000b7ca:	f47f af7f 	bne.w	4000b6cc <ddr3TxShiftDqAdllStepBeforeFail+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:413
4000b7ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000b7d0:	2b00      	cmp	r3, #0
4000b7d2:	d029      	beq.n	4000b828 <ddr3TxShiftDqAdllStepBeforeFail+0x1f0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:417
4000b7d4:	f04f 0300 	mov.w	r3, #0
4000b7d8:	643b      	str	r3, [r7, #64]	; 0x40
4000b7da:	e021      	b.n	4000b820 <ddr3TxShiftDqAdllStepBeforeFail+0x1e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:418
4000b7dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b7de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000b7e0:	fa22 f303 	lsr.w	r3, r2, r3
4000b7e4:	f003 0301 	and.w	r3, r3, #1
4000b7e8:	b2db      	uxtb	r3, r3
4000b7ea:	2b00      	cmp	r3, #0
4000b7ec:	d014      	beq.n	4000b818 <ddr3TxShiftDqAdllStepBeforeFail+0x1e0>
4000b7ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b7f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b7f4:	f107 0250 	add.w	r2, r7, #80	; 0x50
4000b7f8:	18d3      	adds	r3, r2, r3
4000b7fa:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000b7fe:	2b00      	cmp	r3, #0
4000b800:	d10a      	bne.n	4000b818 <ddr3TxShiftDqAdllStepBeforeFail+0x1e0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:419
4000b802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000b804:	f1a3 0203 	sub.w	r2, r3, #3
4000b808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b80a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b80e:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000b812:	18cb      	adds	r3, r1, r3
4000b814:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:417
4000b818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b81a:	f103 0301 	add.w	r3, r3, #1
4000b81e:	643b      	str	r3, [r7, #64]	; 0x40
4000b820:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000b822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000b824:	429a      	cmp	r2, r3
4000b826:	d3d9      	bcc.n	4000b7dc <ddr3TxShiftDqAdllStepBeforeFail+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:427
4000b828:	f04f 0300 	mov.w	r3, #0
4000b82c:	643b      	str	r3, [r7, #64]	; 0x40
4000b82e:	e01b      	b.n	4000b868 <ddr3TxShiftDqAdllStepBeforeFail+0x230>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:428
4000b830:	683b      	ldr	r3, [r7, #0]
4000b832:	f1c3 0301 	rsb	r3, r3, #1
4000b836:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000b838:	fb02 f203 	mul.w	r2, r2, r3
4000b83c:	683b      	ldr	r3, [r7, #0]
4000b83e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000b842:	18d2      	adds	r2, r2, r3
4000b844:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b846:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b84a:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000b84e:	18cb      	adds	r3, r1, r3
4000b850:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000b854:	f04f 0000 	mov.w	r0, #0
4000b858:	4611      	mov	r1, r2
4000b85a:	461a      	mov	r2, r3
4000b85c:	f001 fc56 	bl	4000d10c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:427
4000b860:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000b862:	f103 0301 	add.w	r3, r3, #1
4000b866:	643b      	str	r3, [r7, #64]	; 0x40
4000b868:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000b86a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000b86c:	429a      	cmp	r2, r3
4000b86e:	d3df      	bcc.n	4000b830 <ddr3TxShiftDqAdllStepBeforeFail+0x1f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:431
4000b870:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:432
4000b874:	4618      	mov	r0, r3
4000b876:	f107 0754 	add.w	r7, r7, #84	; 0x54
4000b87a:	46bd      	mov	sp, r7
4000b87c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000b880:	4770      	bx	lr
4000b882:	bf00      	nop
4000b884:	0000d610 	andeq	sp, r0, r0, lsl r6
4000b888:	00000008 	andeq	r0, r0, r8

4000b88c <ddr3PbsRx>:
ddr3PbsRx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:443
4000b88c:	b590      	push	{r4, r7, lr}
4000b88e:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
4000b892:	af02      	add	r7, sp, #8
4000b894:	f107 0304 	add.w	r3, r7, #4
4000b898:	6018      	str	r0, [r3, #0]
4000b89a:	f8df 4724 	ldr.w	r4, [pc, #1828]	; 4000bfc0 <ddr3PbsRx+0x734>
4000b89e:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:446
4000b8a0:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000b8a4:	461a      	mov	r2, r3
4000b8a6:	f44f 7390 	mov.w	r3, #288	; 0x120
4000b8aa:	4610      	mov	r0, r2
4000b8ac:	f04f 0100 	mov.w	r1, #0
4000b8b0:	461a      	mov	r2, r3
4000b8b2:	f7fe faed 	bl	40009e90 <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:449
4000b8b6:	f107 0314 	add.w	r3, r7, #20
4000b8ba:	461a      	mov	r2, r3
4000b8bc:	f44f 7390 	mov.w	r3, #288	; 0x120
4000b8c0:	4610      	mov	r0, r2
4000b8c2:	f04f 0100 	mov.w	r1, #0
4000b8c6:	461a      	mov	r2, r3
4000b8c8:	f7fe fae2 	bl	40009e90 <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:451
4000b8cc:	f04f 0300 	mov.w	r3, #0
4000b8d0:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:462
4000b8d4:	f107 0304 	add.w	r3, r7, #4
4000b8d8:	681b      	ldr	r3, [r3, #0]
4000b8da:	68db      	ldr	r3, [r3, #12]
4000b8dc:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:463
4000b8e0:	f107 0304 	add.w	r3, r7, #4
4000b8e4:	681b      	ldr	r3, [r3, #0]
4000b8e6:	68db      	ldr	r3, [r3, #12]
4000b8e8:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:467
4000b8ec:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000b8f0:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b8f4:	f7ff fb2e 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000b8f8:	4603      	mov	r3, r0
4000b8fa:	f043 0301 	orr.w	r3, r3, #1
4000b8fe:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:469
4000b902:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b906:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b90a:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b90e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:472
4000b910:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000b914:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:473
4000b918:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000b91c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b920:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000b924:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:475
4000b926:	f107 0304 	add.w	r3, r7, #4
4000b92a:	6818      	ldr	r0, [r3, #0]
4000b92c:	f001 fc3c 	bl	4000d1a8 <ddr3LoadPbsPatterns>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:478
4000b930:	f04f 0300 	mov.w	r3, #0
4000b934:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000b938:	e2a1      	b.n	4000be7e <ddr3PbsRx+0x5f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:483
4000b93a:	f04f 0300 	mov.w	r3, #0
4000b93e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b942:	e021      	b.n	4000b988 <ddr3PbsRx+0xfc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:484
4000b944:	f04f 0300 	mov.w	r3, #0
4000b948:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b94c:	e012      	b.n	4000b974 <ddr3PbsRx+0xe8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:485
4000b94e:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000b952:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b956:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000b95a:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000b95e:	188a      	adds	r2, r1, r2
4000b960:	f04f 0100 	mov.w	r1, #0
4000b964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:484
4000b968:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b96c:	f103 0301 	add.w	r3, r3, #1
4000b970:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000b974:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000b978:	2b07      	cmp	r3, #7
4000b97a:	d9e8      	bls.n	4000b94e <ddr3PbsRx+0xc2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:483
4000b97c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000b980:	f103 0301 	add.w	r3, r3, #1
4000b984:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000b988:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000b98c:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
4000b990:	429a      	cmp	r2, r3
4000b992:	d3d7      	bcc.n	4000b944 <ddr3PbsRx+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:491
4000b994:	f04f 0300 	mov.w	r3, #0
4000b998:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000b99c:	e1fa      	b.n	4000bd94 <ddr3PbsRx+0x508>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:492
4000b99e:	f04f 0300 	mov.w	r3, #0
4000b9a2:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000b9a6:	e1e4      	b.n	4000bd72 <ddr3PbsRx+0x4e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:495
4000b9a8:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b9ac:	f1c3 0301 	rsb	r3, r3, #1
4000b9b0:	f107 0204 	add.w	r2, r7, #4
4000b9b4:	6812      	ldr	r2, [r2, #0]
4000b9b6:	6892      	ldr	r2, [r2, #8]
4000b9b8:	fb02 f203 	mul.w	r2, r2, r3
4000b9bc:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b9c0:	18d3      	adds	r3, r2, r3
4000b9c2:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:497
4000b9c6:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000b9ca:	2b00      	cmp	r3, #0
4000b9cc:	d004      	beq.n	4000b9d8 <ddr3PbsRx+0x14c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:498
4000b9ce:	f04f 0301 	mov.w	r3, #1
4000b9d2:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000b9d6:	e015      	b.n	4000ba04 <ddr3PbsRx+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:499
4000b9d8:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000b9dc:	2b04      	cmp	r3, #4
4000b9de:	d904      	bls.n	4000b9ea <ddr3PbsRx+0x15e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:500
4000b9e0:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000b9e4:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000b9e8:	e00c      	b.n	4000ba04 <ddr3PbsRx+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:501
4000b9ea:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000b9ee:	2b04      	cmp	r3, #4
4000b9f0:	d104      	bne.n	4000b9fc <ddr3PbsRx+0x170>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:502
4000b9f2:	f04f 030f 	mov.w	r3, #15
4000b9f6:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
4000b9fa:	e003      	b.n	4000ba04 <ddr3PbsRx+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:504
4000b9fc:	f04f 0303 	mov.w	r3, #3
4000ba00:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:507
4000ba04:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000ba08:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ba0c:	f7ff faa2 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000ba10:	4603      	mov	r3, r0
4000ba12:	f023 0302 	bic.w	r3, r3, #2
4000ba16:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:508
4000ba1a:	f107 0304 	add.w	r3, r7, #4
4000ba1e:	681b      	ldr	r3, [r3, #0]
4000ba20:	699b      	ldr	r3, [r3, #24]
4000ba22:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000ba26:	fb02 f303 	mul.w	r3, r2, r3
4000ba2a:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000ba2e:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000ba32:	4313      	orrs	r3, r2
4000ba34:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:509
4000ba38:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000ba3c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ba40:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000ba44:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:518
4000ba46:	f04f 0300 	mov.w	r3, #0
4000ba4a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000ba4e:	e02b      	b.n	4000baa8 <ddr3PbsRx+0x21c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:519
4000ba50:	f04f 0300 	mov.w	r3, #0
4000ba54:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000ba58:	e01c      	b.n	4000ba94 <ddr3PbsRx+0x208>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:520
4000ba5a:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000ba5e:	f103 33ff 	add.w	r3, r3, #4294967295
4000ba62:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000ba66:	fb02 f203 	mul.w	r2, r2, r3
4000ba6a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000ba6e:	18d2      	adds	r2, r2, r3
4000ba70:	f8df 3550 	ldr.w	r3, [pc, #1360]	; 4000bfc4 <ddr3PbsRx+0x738>
4000ba74:	58e3      	ldr	r3, [r4, r3]
4000ba76:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000ba7a:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000ba7e:	188a      	adds	r2, r1, r2
4000ba80:	f04f 0100 	mov.w	r1, #0
4000ba84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:519
4000ba88:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000ba8c:	f103 0301 	add.w	r3, r3, #1
4000ba90:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000ba94:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000ba98:	2b07      	cmp	r3, #7
4000ba9a:	d9de      	bls.n	4000ba5a <ddr3PbsRx+0x1ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:518
4000ba9c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000baa0:	f103 0301 	add.w	r3, r3, #1
4000baa4:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000baa8:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000baac:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000bab0:	429a      	cmp	r2, r3
4000bab2:	d3cd      	bcc.n	4000ba50 <ddr3PbsRx+0x1c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:523
4000bab4:	f04f 0300 	mov.w	r3, #0
4000bab8:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:524
4000babc:	f107 0310 	add.w	r3, r7, #16
4000bac0:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
4000bac4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:525
4000bac6:	f107 030c 	add.w	r3, r7, #12
4000baca:	f04f 0200 	mov.w	r2, #0
4000bace:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:536
4000bad0:	f04f 0300 	mov.w	r3, #0
4000bad4:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bad8:	e02a      	b.n	4000bb30 <ddr3PbsRx+0x2a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:537
4000bada:	f04f 0300 	mov.w	r3, #0
4000bade:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bae2:	e01b      	b.n	4000bb1c <ddr3PbsRx+0x290>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:538
4000bae4:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bae8:	f103 0230 	add.w	r2, r3, #48	; 0x30
4000baec:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000baf0:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000baf4:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000baf8:	18cb      	adds	r3, r1, r3
4000bafa:	f04f 011f 	mov.w	r1, #31
4000bafe:	9100      	str	r1, [sp, #0]
4000bb00:	4610      	mov	r0, r2
4000bb02:	f04f 0100 	mov.w	r1, #0
4000bb06:	461a      	mov	r2, r3
4000bb08:	f04f 0300 	mov.w	r3, #0
4000bb0c:	f7fe fe7c 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:537
4000bb10:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bb14:	f103 0301 	add.w	r3, r3, #1
4000bb18:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bb1c:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bb20:	2b07      	cmp	r3, #7
4000bb22:	d9df      	bls.n	4000bae4 <ddr3PbsRx+0x258>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:536
4000bb24:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bb28:	f103 0301 	add.w	r3, r3, #1
4000bb2c:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bb30:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bb34:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000bb38:	429a      	cmp	r2, r3
4000bb3a:	d3ce      	bcc.n	4000bada <ddr3PbsRx+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:542
4000bb3c:	f04f 0300 	mov.w	r3, #0
4000bb40:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bb44:	e018      	b.n	4000bb78 <ddr3PbsRx+0x2ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:543
4000bb46:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000bb4a:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000bb4e:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bb52:	18d3      	adds	r3, r2, r3
4000bb54:	f04f 0200 	mov.w	r2, #0
4000bb58:	9200      	str	r2, [sp, #0]
4000bb5a:	f04f 0038 	mov.w	r0, #56	; 0x38
4000bb5e:	f04f 0100 	mov.w	r1, #0
4000bb62:	461a      	mov	r2, r3
4000bb64:	f04f 0300 	mov.w	r3, #0
4000bb68:	f7fe fe4e 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:542
4000bb6c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bb70:	f103 0301 	add.w	r3, r3, #1
4000bb74:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bb78:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bb7c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000bb80:	429a      	cmp	r2, r3
4000bb82:	d3e0      	bcc.n	4000bb46 <ddr3PbsRx+0x2ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:549
4000bb84:	f107 0310 	add.w	r3, r7, #16
4000bb88:	681b      	ldr	r3, [r3, #0]
4000bb8a:	f107 0204 	add.w	r2, r7, #4
4000bb8e:	6810      	ldr	r0, [r2, #0]
4000bb90:	4619      	mov	r1, r3
4000bb92:	f8d7 2268 	ldr.w	r2, [r7, #616]	; 0x268
4000bb96:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000bb9a:	f000 fa19 	bl	4000bfd0 <ddr3RxShiftDqsToFirstFail>
4000bb9e:	4603      	mov	r3, r0
4000bba0:	2b00      	cmp	r3, #0
4000bba2:	d002      	beq.n	4000bbaa <ddr3PbsRx+0x31e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:550
4000bba4:	f04f 0301 	mov.w	r3, #1
4000bba8:	e203      	b.n	4000bfb2 <ddr3PbsRx+0x726>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:555
4000bbaa:	f107 0104 	add.w	r1, r7, #4
4000bbae:	f107 020c 	add.w	r2, r7, #12
4000bbb2:	f107 0310 	add.w	r3, r7, #16
4000bbb6:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
4000bbba:	9000      	str	r0, [sp, #0]
4000bbbc:	f8d7 0264 	ldr.w	r0, [r7, #612]	; 0x264
4000bbc0:	9001      	str	r0, [sp, #4]
4000bbc2:	6808      	ldr	r0, [r1, #0]
4000bbc4:	4611      	mov	r1, r2
4000bbc6:	f04f 0200 	mov.w	r2, #0
4000bbca:	f000 fb3b 	bl	4000c244 <ddr3PbsPerBit>
4000bbce:	4603      	mov	r3, r0
4000bbd0:	2b00      	cmp	r3, #0
4000bbd2:	d002      	beq.n	4000bbda <ddr3PbsRx+0x34e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:556
4000bbd4:	f04f 0301 	mov.w	r3, #1
4000bbd8:	e1eb      	b.n	4000bfb2 <ddr3PbsRx+0x726>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:558
4000bbda:	f107 030c 	add.w	r3, r7, #12
4000bbde:	681b      	ldr	r3, [r3, #0]
4000bbe0:	2b01      	cmp	r3, #1
4000bbe2:	d10a      	bne.n	4000bbfa <ddr3PbsRx+0x36e>
4000bbe4:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000bbe8:	f103 0301 	add.w	r3, r3, #1
4000bbec:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
4000bbf0:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000bbf4:	2b01      	cmp	r3, #1
4000bbf6:	f67f af6b 	bls.w	4000bad0 <ddr3PbsRx+0x244>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:560
4000bbfa:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
4000bbfe:	2b02      	cmp	r3, #2
4000bc00:	d107      	bne.n	4000bc12 <ddr3PbsRx+0x386>
4000bc02:	f107 030c 	add.w	r3, r7, #12
4000bc06:	681b      	ldr	r3, [r3, #0]
4000bc08:	2b01      	cmp	r3, #1
4000bc0a:	d102      	bne.n	4000bc12 <ddr3PbsRx+0x386>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:562
4000bc0c:	f04f 0301 	mov.w	r3, #1
4000bc10:	e1cf      	b.n	4000bfb2 <ddr3PbsRx+0x726>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:567
4000bc12:	f04f 0300 	mov.w	r3, #0
4000bc16:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bc1a:	e018      	b.n	4000bc4e <ddr3PbsRx+0x3c2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:568
4000bc1c:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000bc20:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000bc24:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bc28:	18d3      	adds	r3, r2, r3
4000bc2a:	f04f 020f 	mov.w	r2, #15
4000bc2e:	9200      	str	r2, [sp, #0]
4000bc30:	f04f 0003 	mov.w	r0, #3
4000bc34:	f04f 0100 	mov.w	r1, #0
4000bc38:	461a      	mov	r2, r3
4000bc3a:	f04f 0300 	mov.w	r3, #0
4000bc3e:	f7fe fde3 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:567
4000bc42:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bc46:	f103 0301 	add.w	r3, r3, #1
4000bc4a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bc4e:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bc52:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000bc56:	429a      	cmp	r2, r3
4000bc58:	d3e0      	bcc.n	4000bc1c <ddr3PbsRx+0x390>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:571
4000bc5a:	f04f 0300 	mov.w	r3, #0
4000bc5e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bc62:	e014      	b.n	4000bc8e <ddr3PbsRx+0x402>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:578
4000bc64:	f04f 0300 	mov.w	r3, #0
4000bc68:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bc6c:	e005      	b.n	4000bc7a <ddr3PbsRx+0x3ee>
4000bc6e:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bc72:	f103 0301 	add.w	r3, r3, #1
4000bc76:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bc7a:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bc7e:	2b07      	cmp	r3, #7
4000bc80:	d9f5      	bls.n	4000bc6e <ddr3PbsRx+0x3e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:571
4000bc82:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bc86:	f103 0301 	add.w	r3, r3, #1
4000bc8a:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bc8e:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bc92:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000bc96:	429a      	cmp	r2, r3
4000bc98:	d3e4      	bcc.n	4000bc64 <ddr3PbsRx+0x3d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:591
4000bc9a:	f04f 0300 	mov.w	r3, #0
4000bc9e:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bca2:	e048      	b.n	4000bd36 <ddr3PbsRx+0x4aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:592
4000bca4:	f04f 0300 	mov.w	r3, #0
4000bca8:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bcac:	e039      	b.n	4000bd22 <ddr3PbsRx+0x496>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:593
4000bcae:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000bcb2:	f103 33ff 	add.w	r3, r3, #4294967295
4000bcb6:	f8d7 2264 	ldr.w	r2, [r7, #612]	; 0x264
4000bcba:	fb02 f203 	mul.w	r2, r2, r3
4000bcbe:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bcc2:	18d2      	adds	r2, r2, r3
4000bcc4:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000bcc8:	f103 33ff 	add.w	r3, r3, #4294967295
4000bccc:	f8d7 1264 	ldr.w	r1, [r7, #612]	; 0x264
4000bcd0:	fb01 f103 	mul.w	r1, r1, r3
4000bcd4:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bcd8:	18c9      	adds	r1, r1, r3
4000bcda:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000bcde:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000bce2:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000bce6:	1841      	adds	r1, r0, r1
4000bce8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000bcec:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bcf0:	ea4f 00c3 	mov.w	r0, r3, lsl #3
4000bcf4:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bcf8:	18c0      	adds	r0, r0, r3
4000bcfa:	4bb3      	ldr	r3, [pc, #716]	; (4000bfc8 <ddr3PbsRx+0x73c>)
4000bcfc:	447b      	add	r3, pc
4000bcfe:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000bd02:	18c9      	adds	r1, r1, r3
4000bd04:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000bd08:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000bd0c:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000bd10:	1882      	adds	r2, r0, r2
4000bd12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:592
4000bd16:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bd1a:	f103 0301 	add.w	r3, r3, #1
4000bd1e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bd22:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bd26:	2b07      	cmp	r3, #7
4000bd28:	d9c1      	bls.n	4000bcae <ddr3PbsRx+0x422>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:591
4000bd2a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bd2e:	f103 0301 	add.w	r3, r3, #1
4000bd32:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bd36:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bd3a:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
4000bd3e:	429a      	cmp	r2, r3
4000bd40:	d3b0      	bcc.n	4000bca4 <ddr3PbsRx+0x418>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:598
4000bd42:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000bd46:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bd4a:	f7ff f903 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000bd4e:	4603      	mov	r3, r0
4000bd50:	f023 0302 	bic.w	r3, r3, #2
4000bd54:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:599
4000bd58:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000bd5c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bd60:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000bd64:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:492
4000bd66:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000bd6a:	f103 0301 	add.w	r3, r3, #1
4000bd6e:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
4000bd72:	f107 0304 	add.w	r3, r7, #4
4000bd76:	681b      	ldr	r3, [r3, #0]
4000bd78:	699b      	ldr	r3, [r3, #24]
4000bd7a:	f103 0201 	add.w	r2, r3, #1
4000bd7e:	f8d7 3264 	ldr.w	r3, [r7, #612]	; 0x264
4000bd82:	429a      	cmp	r2, r3
4000bd84:	f63f ae10 	bhi.w	4000b9a8 <ddr3PbsRx+0x11c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:491
4000bd88:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000bd8c:	f103 0301 	add.w	r3, r3, #1
4000bd90:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
4000bd94:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
4000bd98:	2b02      	cmp	r3, #2
4000bd9a:	f67f ae00 	bls.w	4000b99e <ddr3PbsRx+0x112>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:605
4000bd9e:	f04f 0300 	mov.w	r3, #0
4000bda2:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bda6:	e03e      	b.n	4000be26 <ddr3PbsRx+0x59a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:606
4000bda8:	f04f 0300 	mov.w	r3, #0
4000bdac:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bdb0:	e02f      	b.n	4000be12 <ddr3PbsRx+0x586>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:607
4000bdb2:	f107 0314 	add.w	r3, r7, #20
4000bdb6:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bdba:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000bdbe:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000bdc2:	188a      	adds	r2, r1, r2
4000bdc4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000bdc8:	f507 739a 	add.w	r3, r7, #308	; 0x134
4000bdcc:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000bdd0:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000bdd4:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000bdd8:	1841      	adds	r1, r0, r1
4000bdda:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000bdde:	f64a 23ab 	movw	r3, #43691	; 0xaaab
4000bde2:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
4000bde6:	fba3 0301 	umull	r0, r3, r3, r1
4000bdea:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000bdee:	18d1      	adds	r1, r2, r3
4000bdf0:	f107 0314 	add.w	r3, r7, #20
4000bdf4:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bdf8:	ea4f 00c2 	mov.w	r0, r2, lsl #3
4000bdfc:	f8d7 2270 	ldr.w	r2, [r7, #624]	; 0x270
4000be00:	1882      	adds	r2, r0, r2
4000be02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:606
4000be06:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000be0a:	f103 0301 	add.w	r3, r3, #1
4000be0e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000be12:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000be16:	2b07      	cmp	r3, #7
4000be18:	d9cb      	bls.n	4000bdb2 <ddr3PbsRx+0x526>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:605
4000be1a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000be1e:	f103 0301 	add.w	r3, r3, #1
4000be22:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000be26:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000be2a:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000be2e:	429a      	cmp	r2, r3
4000be30:	d3ba      	bcc.n	4000bda8 <ddr3PbsRx+0x51c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:611
4000be32:	f04f 0300 	mov.w	r3, #0
4000be36:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000be3a:	e014      	b.n	4000be66 <ddr3PbsRx+0x5da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:618
4000be3c:	f04f 0300 	mov.w	r3, #0
4000be40:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000be44:	e005      	b.n	4000be52 <ddr3PbsRx+0x5c6>
4000be46:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000be4a:	f103 0301 	add.w	r3, r3, #1
4000be4e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000be52:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000be56:	2b07      	cmp	r3, #7
4000be58:	d9f5      	bls.n	4000be46 <ddr3PbsRx+0x5ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:611
4000be5a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000be5e:	f103 0301 	add.w	r3, r3, #1
4000be62:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000be66:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000be6a:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000be6e:	429a      	cmp	r2, r3
4000be70:	d3e4      	bcc.n	4000be3c <ddr3PbsRx+0x5b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:478
4000be72:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000be76:	f103 0301 	add.w	r3, r3, #1
4000be7a:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
4000be7e:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
4000be82:	2b01      	cmp	r3, #1
4000be84:	f67f ad59 	bls.w	4000b93a <ddr3PbsRx+0xae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:632
4000be88:	f04f 0300 	mov.w	r3, #0
4000be8c:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000be90:	e02c      	b.n	4000beec <ddr3PbsRx+0x660>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:633
4000be92:	f04f 0300 	mov.w	r3, #0
4000be96:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000be9a:	e01d      	b.n	4000bed8 <ddr3PbsRx+0x64c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:634
4000be9c:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bea0:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000bea4:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bea8:	18d2      	adds	r2, r2, r3
4000beaa:	f107 0314 	add.w	r3, r7, #20
4000beae:	f8d7 1274 	ldr.w	r1, [r7, #628]	; 0x274
4000beb2:	ea4f 00c1 	mov.w	r0, r1, lsl #3
4000beb6:	f8d7 1270 	ldr.w	r1, [r7, #624]	; 0x270
4000beba:	1841      	adds	r1, r0, r1
4000bebc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000bec0:	ea4f 0153 	mov.w	r1, r3, lsr #1
4000bec4:	4b41      	ldr	r3, [pc, #260]	; (4000bfcc <ddr3PbsRx+0x740>)
4000bec6:	447b      	add	r3, pc
4000bec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:633
4000becc:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bed0:	f103 0301 	add.w	r3, r3, #1
4000bed4:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bed8:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bedc:	2b07      	cmp	r3, #7
4000bede:	d9dd      	bls.n	4000be9c <ddr3PbsRx+0x610>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:632
4000bee0:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bee4:	f103 0301 	add.w	r3, r3, #1
4000bee8:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000beec:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bef0:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000bef4:	429a      	cmp	r2, r3
4000bef6:	d3cc      	bcc.n	4000be92 <ddr3PbsRx+0x606>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:639
4000bef8:	f04f 0300 	mov.w	r3, #0
4000befc:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bf00:	e014      	b.n	4000bf2c <ddr3PbsRx+0x6a0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:646
4000bf02:	f04f 0300 	mov.w	r3, #0
4000bf06:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bf0a:	e005      	b.n	4000bf18 <ddr3PbsRx+0x68c>
4000bf0c:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bf10:	f103 0301 	add.w	r3, r3, #1
4000bf14:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
4000bf18:	f8d7 3270 	ldr.w	r3, [r7, #624]	; 0x270
4000bf1c:	2b07      	cmp	r3, #7
4000bf1e:	d9f5      	bls.n	4000bf0c <ddr3PbsRx+0x680>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:639
4000bf20:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
4000bf24:	f103 0301 	add.w	r3, r3, #1
4000bf28:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
4000bf2c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
4000bf30:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
4000bf34:	429a      	cmp	r2, r3
4000bf36:	d3e4      	bcc.n	4000bf02 <ddr3PbsRx+0x676>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:659
4000bf38:	f04f 030f 	mov.w	r3, #15
4000bf3c:	9300      	str	r3, [sp, #0]
4000bf3e:	f04f 0003 	mov.w	r0, #3
4000bf42:	f04f 0100 	mov.w	r1, #0
4000bf46:	f04f 020a 	mov.w	r2, #10
4000bf4a:	f04f 0300 	mov.w	r3, #0
4000bf4e:	f7fe fc5b 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:662
4000bf52:	f107 0304 	add.w	r3, r7, #4
4000bf56:	6818      	ldr	r0, [r3, #0]
4000bf58:	f04f 0100 	mov.w	r1, #0
4000bf5c:	f000 fd8c 	bl	4000ca78 <ddr3SetPbsResults>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:666
4000bf60:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000bf64:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bf68:	f7fe fff4 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000bf6c:	f8c7 0258 	str.w	r0, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:667
4000bf70:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
4000bf74:	f023 0301 	bic.w	r3, r3, #1
4000bf78:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:668
4000bf7c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000bf80:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bf84:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000bf88:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:670
4000bf8a:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000bf8e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bf92:	f7fe ffdf 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000bf96:	4603      	mov	r3, r0
4000bf98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000bf9c:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:671
4000bfa0:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000bfa4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bfa8:	f8d7 2258 	ldr.w	r2, [r7, #600]	; 0x258
4000bfac:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:675
4000bfae:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:676
4000bfb2:	4618      	mov	r0, r3
4000bfb4:	f507 7721 	add.w	r7, r7, #644	; 0x284
4000bfb8:	46bd      	mov	sp, r7
4000bfba:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000bfbe:	4770      	bx	lr
4000bfc0:	0000d3ba 			; <UNDEFINED> instruction: 0x0000d3ba
4000bfc4:	0000001c 	andeq	r0, r0, ip, lsl r0
4000bfc8:	0000c520 	andeq	ip, r0, r0, lsr #10
4000bfcc:	0000c356 	andeq	ip, r0, r6, asr r3

4000bfd0 <ddr3RxShiftDqsToFirstFail>:
ddr3RxShiftDqsToFirstFail():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:690
4000bfd0:	b590      	push	{r4, r7, lr}
4000bfd2:	b093      	sub	sp, #76	; 0x4c
4000bfd4:	af06      	add	r7, sp, #24
4000bfd6:	60f8      	str	r0, [r7, #12]
4000bfd8:	60b9      	str	r1, [r7, #8]
4000bfda:	607a      	str	r2, [r7, #4]
4000bfdc:	603b      	str	r3, [r7, #0]
4000bfde:	4c97      	ldr	r4, [pc, #604]	; (4000c23c <ddr3RxShiftDqsToFirstFail+0x26c>)
4000bfe0:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:693
4000bfe2:	f04f 031f 	mov.w	r3, #31
4000bfe6:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:694
4000bfe8:	f04f 0300 	mov.w	r3, #0
4000bfec:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:698
4000bfee:	68fb      	ldr	r3, [r7, #12]
4000bff0:	689b      	ldr	r3, [r3, #8]
4000bff2:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:701
4000bff4:	68bb      	ldr	r3, [r7, #8]
4000bff6:	2b01      	cmp	r3, #1
4000bff8:	d103      	bne.n	4000c002 <ddr3RxShiftDqsToFirstFail+0x32>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:702
4000bffa:	f04f 0301 	mov.w	r3, #1
4000bffe:	623b      	str	r3, [r7, #32]
4000c000:	e002      	b.n	4000c008 <ddr3RxShiftDqsToFirstFail+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:704
4000c002:	68fb      	ldr	r3, [r7, #12]
4000c004:	689b      	ldr	r3, [r3, #8]
4000c006:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:706
4000c008:	68bb      	ldr	r3, [r7, #8]
4000c00a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:712
4000c00c:	f04f 0300 	mov.w	r3, #0
4000c010:	61fb      	str	r3, [r7, #28]
4000c012:	e014      	b.n	4000c03e <ddr3RxShiftDqsToFirstFail+0x6e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:713
4000c014:	683b      	ldr	r3, [r7, #0]
4000c016:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000c01a:	69fb      	ldr	r3, [r7, #28]
4000c01c:	18d3      	adds	r3, r2, r3
4000c01e:	f04f 021f 	mov.w	r2, #31
4000c022:	9200      	str	r2, [sp, #0]
4000c024:	f04f 0003 	mov.w	r0, #3
4000c028:	f04f 0100 	mov.w	r1, #0
4000c02c:	461a      	mov	r2, r3
4000c02e:	f04f 0300 	mov.w	r3, #0
4000c032:	f7fe fbe9 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:712
4000c036:	69fb      	ldr	r3, [r7, #28]
4000c038:	f103 0301 	add.w	r3, r3, #1
4000c03c:	61fb      	str	r3, [r7, #28]
4000c03e:	69fa      	ldr	r2, [r7, #28]
4000c040:	6a3b      	ldr	r3, [r7, #32]
4000c042:	429a      	cmp	r2, r3
4000c044:	d3e6      	bcc.n	4000c014 <ddr3RxShiftDqsToFirstFail+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:718
4000c046:	f04f 0300 	mov.w	r3, #0
4000c04a:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:720
4000c04c:	687b      	ldr	r3, [r7, #4]
4000c04e:	ea4f 1283 	mov.w	r2, r3, lsl #6
4000c052:	4b7b      	ldr	r3, [pc, #492]	; (4000c240 <ddr3RxShiftDqsToFirstFail+0x270>)
4000c054:	58e3      	ldr	r3, [r4, r3]
4000c056:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:721
4000c058:	687a      	ldr	r2, [r7, #4]
4000c05a:	ea4f 12c2 	mov.w	r2, r2, lsl #7
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:720
4000c05e:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
4000c062:	f107 0210 	add.w	r2, r7, #16
4000c066:	f04f 0010 	mov.w	r0, #16
4000c06a:	9000      	str	r0, [sp, #0]
4000c06c:	9101      	str	r1, [sp, #4]
4000c06e:	f04f 0100 	mov.w	r1, #0
4000c072:	9102      	str	r1, [sp, #8]
4000c074:	f04f 0100 	mov.w	r1, #0
4000c078:	9103      	str	r1, [sp, #12]
4000c07a:	f04f 0100 	mov.w	r1, #0
4000c07e:	9104      	str	r1, [sp, #16]
4000c080:	f04f 0100 	mov.w	r1, #0
4000c084:	9105      	str	r1, [sp, #20]
4000c086:	68f8      	ldr	r0, [r7, #12]
4000c088:	6af9      	ldr	r1, [r7, #44]	; 0x2c
4000c08a:	f002 f89b 	bl	4000e1c4 <ddr3SdramCompare>
4000c08e:	4603      	mov	r3, r0
4000c090:	2b00      	cmp	r3, #0
4000c092:	d002      	beq.n	4000c09a <ddr3RxShiftDqsToFirstFail+0xca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:722
4000c094:	f04f 0301 	mov.w	r3, #1
4000c098:	e0c9      	b.n	4000c22e <ddr3RxShiftDqsToFirstFail+0x25e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:725
4000c09a:	693b      	ldr	r3, [r7, #16]
4000c09c:	ea6f 0303 	mvn.w	r3, r3
4000c0a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000c0a2:	4013      	ands	r3, r2
4000c0a4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:727
4000c0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000c0a8:	2b00      	cmp	r3, #0
4000c0aa:	d02c      	beq.n	4000c106 <ddr3RxShiftDqsToFirstFail+0x136>
4000c0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000c0ae:	2b1f      	cmp	r3, #31
4000c0b0:	d029      	beq.n	4000c106 <ddr3RxShiftDqsToFirstFail+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:740
4000c0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000c0b4:	f103 0301 	add.w	r3, r3, #1
4000c0b8:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:741
4000c0ba:	f04f 0300 	mov.w	r3, #0
4000c0be:	61fb      	str	r3, [r7, #28]
4000c0c0:	e01c      	b.n	4000c0fc <ddr3RxShiftDqsToFirstFail+0x12c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:742
4000c0c2:	69fb      	ldr	r3, [r7, #28]
4000c0c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000c0c6:	fa22 f303 	lsr.w	r3, r2, r3
4000c0ca:	f003 0301 	and.w	r3, r3, #1
4000c0ce:	b2db      	uxtb	r3, r3
4000c0d0:	2b00      	cmp	r3, #0
4000c0d2:	d00f      	beq.n	4000c0f4 <ddr3RxShiftDqsToFirstFail+0x124>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:743
4000c0d4:	683b      	ldr	r3, [r7, #0]
4000c0d6:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000c0da:	69fb      	ldr	r3, [r7, #28]
4000c0dc:	18d3      	adds	r3, r2, r3
4000c0de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000c0e0:	9200      	str	r2, [sp, #0]
4000c0e2:	f04f 0038 	mov.w	r0, #56	; 0x38
4000c0e6:	f04f 0100 	mov.w	r1, #0
4000c0ea:	461a      	mov	r2, r3
4000c0ec:	f04f 0300 	mov.w	r3, #0
4000c0f0:	f7fe fb8a 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:741
4000c0f4:	69fb      	ldr	r3, [r7, #28]
4000c0f6:	f103 0301 	add.w	r3, r3, #1
4000c0fa:	61fb      	str	r3, [r7, #28]
4000c0fc:	69fa      	ldr	r2, [r7, #28]
4000c0fe:	6a3b      	ldr	r3, [r7, #32]
4000c100:	429a      	cmp	r2, r3
4000c102:	d3de      	bcc.n	4000c0c2 <ddr3RxShiftDqsToFirstFail+0xf2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:746
4000c104:	e79f      	b.n	4000c046 <ddr3RxShiftDqsToFirstFail+0x76>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:732
4000c106:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:750
4000c108:	68bb      	ldr	r3, [r7, #8]
4000c10a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:753
4000c10c:	f04f 0300 	mov.w	r3, #0
4000c110:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:756
4000c112:	687b      	ldr	r3, [r7, #4]
4000c114:	ea4f 1283 	mov.w	r2, r3, lsl #6
4000c118:	4b49      	ldr	r3, [pc, #292]	; (4000c240 <ddr3RxShiftDqsToFirstFail+0x270>)
4000c11a:	58e3      	ldr	r3, [r4, r3]
4000c11c:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:757
4000c11e:	687a      	ldr	r2, [r7, #4]
4000c120:	ea4f 12c2 	mov.w	r2, r2, lsl #7
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:756
4000c124:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
4000c128:	f107 0210 	add.w	r2, r7, #16
4000c12c:	f04f 0010 	mov.w	r0, #16
4000c130:	9000      	str	r0, [sp, #0]
4000c132:	9101      	str	r1, [sp, #4]
4000c134:	f04f 0100 	mov.w	r1, #0
4000c138:	9102      	str	r1, [sp, #8]
4000c13a:	f04f 0100 	mov.w	r1, #0
4000c13e:	9103      	str	r1, [sp, #12]
4000c140:	f04f 0100 	mov.w	r1, #0
4000c144:	9104      	str	r1, [sp, #16]
4000c146:	f04f 0100 	mov.w	r1, #0
4000c14a:	9105      	str	r1, [sp, #20]
4000c14c:	68f8      	ldr	r0, [r7, #12]
4000c14e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
4000c150:	f002 f838 	bl	4000e1c4 <ddr3SdramCompare>
4000c154:	4603      	mov	r3, r0
4000c156:	2b00      	cmp	r3, #0
4000c158:	d002      	beq.n	4000c160 <ddr3RxShiftDqsToFirstFail+0x190>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:758
4000c15a:	f04f 0301 	mov.w	r3, #1
4000c15e:	e066      	b.n	4000c22e <ddr3RxShiftDqsToFirstFail+0x25e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:761
4000c160:	693b      	ldr	r3, [r7, #16]
4000c162:	ea6f 0203 	mvn.w	r2, r3
4000c166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000c168:	4013      	ands	r3, r2
4000c16a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:768
4000c16c:	f04f 0300 	mov.w	r3, #0
4000c170:	61fb      	str	r3, [r7, #28]
4000c172:	e01e      	b.n	4000c1b2 <ddr3RxShiftDqsToFirstFail+0x1e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:769
4000c174:	69fb      	ldr	r3, [r7, #28]
4000c176:	697a      	ldr	r2, [r7, #20]
4000c178:	fa22 f303 	lsr.w	r3, r2, r3
4000c17c:	f003 0301 	and.w	r3, r3, #1
4000c180:	b2db      	uxtb	r3, r3
4000c182:	2b00      	cmp	r3, #0
4000c184:	d011      	beq.n	4000c1aa <ddr3RxShiftDqsToFirstFail+0x1da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:771
4000c186:	683b      	ldr	r3, [r7, #0]
4000c188:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000c18c:	69fb      	ldr	r3, [r7, #28]
4000c18e:	18d3      	adds	r3, r2, r3
4000c190:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000c192:	f1a2 0202 	sub.w	r2, r2, #2
4000c196:	9200      	str	r2, [sp, #0]
4000c198:	f04f 0003 	mov.w	r0, #3
4000c19c:	f04f 0100 	mov.w	r1, #0
4000c1a0:	461a      	mov	r2, r3
4000c1a2:	f04f 0300 	mov.w	r3, #0
4000c1a6:	f7fe fb2f 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:768
4000c1aa:	69fb      	ldr	r3, [r7, #28]
4000c1ac:	f103 0301 	add.w	r3, r3, #1
4000c1b0:	61fb      	str	r3, [r7, #28]
4000c1b2:	69fa      	ldr	r2, [r7, #28]
4000c1b4:	6a3b      	ldr	r3, [r7, #32]
4000c1b6:	429a      	cmp	r2, r3
4000c1b8:	d3dc      	bcc.n	4000c174 <ddr3RxShiftDqsToFirstFail+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:776
4000c1ba:	693b      	ldr	r3, [r7, #16]
4000c1bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000c1be:	4013      	ands	r3, r2
4000c1c0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:778
4000c1c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000c1c4:	2b00      	cmp	r3, #0
4000c1c6:	d02f      	beq.n	4000c228 <ddr3RxShiftDqsToFirstFail+0x258>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:784
4000c1c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000c1ca:	2b00      	cmp	r3, #0
4000c1cc:	d102      	bne.n	4000c1d4 <ddr3RxShiftDqsToFirstFail+0x204>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:786
4000c1ce:	f04f 0301 	mov.w	r3, #1
4000c1d2:	e02c      	b.n	4000c22e <ddr3RxShiftDqsToFirstFail+0x25e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:790
4000c1d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000c1d6:	f103 33ff 	add.w	r3, r3, #4294967295
4000c1da:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:791
4000c1dc:	f04f 0300 	mov.w	r3, #0
4000c1e0:	61fb      	str	r3, [r7, #28]
4000c1e2:	e01c      	b.n	4000c21e <ddr3RxShiftDqsToFirstFail+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:792
4000c1e4:	69fb      	ldr	r3, [r7, #28]
4000c1e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000c1e8:	fa22 f303 	lsr.w	r3, r2, r3
4000c1ec:	f003 0301 	and.w	r3, r3, #1
4000c1f0:	b2db      	uxtb	r3, r3
4000c1f2:	2b00      	cmp	r3, #0
4000c1f4:	d00f      	beq.n	4000c216 <ddr3RxShiftDqsToFirstFail+0x246>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:793
4000c1f6:	683b      	ldr	r3, [r7, #0]
4000c1f8:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000c1fc:	69fb      	ldr	r3, [r7, #28]
4000c1fe:	18d3      	adds	r3, r2, r3
4000c200:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000c202:	9200      	str	r2, [sp, #0]
4000c204:	f04f 0003 	mov.w	r0, #3
4000c208:	f04f 0100 	mov.w	r1, #0
4000c20c:	461a      	mov	r2, r3
4000c20e:	f04f 0300 	mov.w	r3, #0
4000c212:	f7fe faf9 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:791
4000c216:	69fb      	ldr	r3, [r7, #28]
4000c218:	f103 0301 	add.w	r3, r3, #1
4000c21c:	61fb      	str	r3, [r7, #28]
4000c21e:	69fa      	ldr	r2, [r7, #28]
4000c220:	6a3b      	ldr	r3, [r7, #32]
4000c222:	429a      	cmp	r2, r3
4000c224:	d3de      	bcc.n	4000c1e4 <ddr3RxShiftDqsToFirstFail+0x214>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:797
4000c226:	e771      	b.n	4000c10c <ddr3RxShiftDqsToFirstFail+0x13c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:780
4000c228:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:799
4000c22a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:800
4000c22e:	4618      	mov	r0, r3
4000c230:	f107 0734 	add.w	r7, r7, #52	; 0x34
4000c234:	46bd      	mov	sp, r7
4000c236:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000c23a:	4770      	bx	lr
4000c23c:	0000cc78 	andeq	ip, r0, r8, ror ip
4000c240:	00000008 	andeq	r0, r0, r8

4000c244 <ddr3PbsPerBit>:
ddr3PbsPerBit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:820
4000c244:	b590      	push	{r4, r7, lr}
4000c246:	b0ab      	sub	sp, #172	; 0xac
4000c248:	af04      	add	r7, sp, #16
4000c24a:	60f8      	str	r0, [r7, #12]
4000c24c:	60b9      	str	r1, [r7, #8]
4000c24e:	607a      	str	r2, [r7, #4]
4000c250:	603b      	str	r3, [r7, #0]
4000c252:	f8df 480c 	ldr.w	r4, [pc, #2060]	; 4000ca60 <ddr3PbsPerBit+0x81c>
4000c256:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000c258:	683b      	ldr	r3, [r7, #0]
4000c25a:	681b      	ldr	r3, [r3, #0]
4000c25c:	b2db      	uxtb	r3, r3
4000c25e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
4000c262:	683b      	ldr	r3, [r7, #0]
4000c264:	681b      	ldr	r3, [r3, #0]
4000c266:	b2db      	uxtb	r3, r3
4000c268:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
4000c26c:	683b      	ldr	r3, [r7, #0]
4000c26e:	681b      	ldr	r3, [r3, #0]
4000c270:	b2db      	uxtb	r3, r3
4000c272:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
4000c276:	683b      	ldr	r3, [r7, #0]
4000c278:	681b      	ldr	r3, [r3, #0]
4000c27a:	b2db      	uxtb	r3, r3
4000c27c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
4000c280:	683b      	ldr	r3, [r7, #0]
4000c282:	681b      	ldr	r3, [r3, #0]
4000c284:	b2db      	uxtb	r3, r3
4000c286:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:823
4000c28a:	683b      	ldr	r3, [r7, #0]
4000c28c:	681b      	ldr	r3, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000c28e:	b2db      	uxtb	r3, r3
4000c290:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:823
4000c294:	683b      	ldr	r3, [r7, #0]
4000c296:	681b      	ldr	r3, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000c298:	b2db      	uxtb	r3, r3
4000c29a:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:823
4000c29e:	683b      	ldr	r3, [r7, #0]
4000c2a0:	681b      	ldr	r3, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:822
4000c2a2:	b2db      	uxtb	r3, r3
4000c2a4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:830
4000c2a8:	f107 0334 	add.w	r3, r7, #52	; 0x34
4000c2ac:	f04f 0200 	mov.w	r2, #0
4000c2b0:	601a      	str	r2, [r3, #0]
4000c2b2:	f103 0304 	add.w	r3, r3, #4
4000c2b6:	f04f 0200 	mov.w	r2, #0
4000c2ba:	601a      	str	r2, [r3, #0]
4000c2bc:	f103 0304 	add.w	r3, r3, #4
4000c2c0:	f04f 0200 	mov.w	r2, #0
4000c2c4:	601a      	str	r2, [r3, #0]
4000c2c6:	f103 0304 	add.w	r3, r3, #4
4000c2ca:	f04f 0200 	mov.w	r2, #0
4000c2ce:	601a      	str	r2, [r3, #0]
4000c2d0:	f103 0304 	add.w	r3, r3, #4
4000c2d4:	f04f 0200 	mov.w	r2, #0
4000c2d8:	601a      	str	r2, [r3, #0]
4000c2da:	f103 0304 	add.w	r3, r3, #4
4000c2de:	f04f 0200 	mov.w	r2, #0
4000c2e2:	601a      	str	r2, [r3, #0]
4000c2e4:	f103 0304 	add.w	r3, r3, #4
4000c2e8:	f04f 0200 	mov.w	r2, #0
4000c2ec:	601a      	str	r2, [r3, #0]
4000c2ee:	f103 0304 	add.w	r3, r3, #4
4000c2f2:	f04f 0200 	mov.w	r2, #0
4000c2f6:	601a      	str	r2, [r3, #0]
4000c2f8:	f103 0304 	add.w	r3, r3, #4
4000c2fc:	f04f 0200 	mov.w	r2, #0
4000c300:	601a      	str	r2, [r3, #0]
4000c302:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:831
4000c306:	f107 0310 	add.w	r3, r7, #16
4000c30a:	f04f 0200 	mov.w	r2, #0
4000c30e:	601a      	str	r2, [r3, #0]
4000c310:	f103 0304 	add.w	r3, r3, #4
4000c314:	f04f 0200 	mov.w	r2, #0
4000c318:	601a      	str	r2, [r3, #0]
4000c31a:	f103 0304 	add.w	r3, r3, #4
4000c31e:	f04f 0200 	mov.w	r2, #0
4000c322:	601a      	str	r2, [r3, #0]
4000c324:	f103 0304 	add.w	r3, r3, #4
4000c328:	f04f 0200 	mov.w	r2, #0
4000c32c:	601a      	str	r2, [r3, #0]
4000c32e:	f103 0304 	add.w	r3, r3, #4
4000c332:	f04f 0200 	mov.w	r2, #0
4000c336:	601a      	str	r2, [r3, #0]
4000c338:	f103 0304 	add.w	r3, r3, #4
4000c33c:	f04f 0200 	mov.w	r2, #0
4000c340:	601a      	str	r2, [r3, #0]
4000c342:	f103 0304 	add.w	r3, r3, #4
4000c346:	f04f 0200 	mov.w	r2, #0
4000c34a:	601a      	str	r2, [r3, #0]
4000c34c:	f103 0304 	add.w	r3, r3, #4
4000c350:	f04f 0200 	mov.w	r2, #0
4000c354:	601a      	str	r2, [r3, #0]
4000c356:	f103 0304 	add.w	r3, r3, #4
4000c35a:	f04f 0200 	mov.w	r2, #0
4000c35e:	601a      	str	r2, [r3, #0]
4000c360:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:838
4000c364:	f04f 0300 	mov.w	r3, #0
4000c368:	677b      	str	r3, [r7, #116]	; 0x74
4000c36a:	e021      	b.n	4000c3b0 <ddr3PbsPerBit+0x16c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:839
4000c36c:	f04f 0300 	mov.w	r3, #0
4000c370:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c374:	e014      	b.n	4000c3a0 <ddr3PbsPerBit+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:840
4000c376:	683b      	ldr	r3, [r7, #0]
4000c378:	681b      	ldr	r3, [r3, #0]
4000c37a:	b2da      	uxtb	r2, r3
4000c37c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000c37e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c382:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000c386:	18c1      	adds	r1, r0, r3
4000c388:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c38c:	18cb      	adds	r3, r1, r3
4000c38e:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
4000c392:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:839
4000c394:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c398:	f103 0301 	add.w	r3, r3, #1
4000c39c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c3a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c3a4:	2b07      	cmp	r3, #7
4000c3a6:	d9e6      	bls.n	4000c376 <ddr3PbsPerBit+0x132>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:838
4000c3a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000c3aa:	f103 0301 	add.w	r3, r3, #1
4000c3ae:	677b      	str	r3, [r7, #116]	; 0x74
4000c3b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000c3b2:	2b01      	cmp	r3, #1
4000c3b4:	d9da      	bls.n	4000c36c <ddr3PbsPerBit+0x128>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:844
4000c3b6:	f8df 36ac 	ldr.w	r3, [pc, #1708]	; 4000ca64 <ddr3PbsPerBit+0x820>
4000c3ba:	447b      	add	r3, pc
4000c3bc:	461a      	mov	r2, r3
4000c3be:	f44f 7390 	mov.w	r3, #288	; 0x120
4000c3c2:	4610      	mov	r0, r2
4000c3c4:	f04f 0100 	mov.w	r1, #0
4000c3c8:	461a      	mov	r2, r3
4000c3ca:	f7fd fd61 	bl	40009e90 <memset>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:849
4000c3ce:	687b      	ldr	r3, [r7, #4]
4000c3d0:	2b01      	cmp	r3, #1
4000c3d2:	d108      	bne.n	4000c3e6 <ddr3PbsPerBit+0x1a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:850
4000c3d4:	f04f 0300 	mov.w	r3, #0
4000c3d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:851
4000c3dc:	f04f 031f 	mov.w	r3, #31
4000c3e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
4000c3e4:	e007      	b.n	4000c3f6 <ddr3PbsPerBit+0x1b2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:853
4000c3e6:	f04f 031f 	mov.w	r3, #31
4000c3ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:854
4000c3ee:	f04f 0300 	mov.w	r3, #0
4000c3f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:857
4000c3f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
4000c3fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:858
4000c3fe:	683b      	ldr	r3, [r7, #0]
4000c400:	681b      	ldr	r3, [r3, #0]
4000c402:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:861
4000c406:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
4000c40a:	2b01      	cmp	r3, #1
4000c40c:	d103      	bne.n	4000c416 <ddr3PbsPerBit+0x1d2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:862
4000c40e:	f04f 0301 	mov.w	r3, #1
4000c412:	673b      	str	r3, [r7, #112]	; 0x70
4000c414:	e002      	b.n	4000c41c <ddr3PbsPerBit+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:864
4000c416:	68fb      	ldr	r3, [r7, #12]
4000c418:	689b      	ldr	r3, [r3, #8]
4000c41a:	673b      	str	r3, [r7, #112]	; 0x70
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:868
4000c41c:	687b      	ldr	r3, [r7, #4]
4000c41e:	2b01      	cmp	r3, #1
4000c420:	d106      	bne.n	4000c430 <ddr3PbsPerBit+0x1ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:869
4000c422:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000c426:	f103 0301 	add.w	r3, r3, #1
4000c42a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
4000c42e:	e005      	b.n	4000c43c <ddr3PbsPerBit+0x1f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:871
4000c430:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000c434:	f103 33ff 	add.w	r3, r3, #4294967295
4000c438:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:875
4000c43c:	f04f 0300 	mov.w	r3, #0
4000c440:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c444:	e099      	b.n	4000c57a <ddr3PbsPerBit+0x336>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:877
4000c446:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c44a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c44e:	18d3      	adds	r3, r2, r3
4000c450:	781b      	ldrb	r3, [r3, #0]
4000c452:	2b00      	cmp	r3, #0
4000c454:	f000 808a 	beq.w	4000c56c <ddr3PbsPerBit+0x328>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:884
4000c458:	f04f 0300 	mov.w	r3, #0
4000c45c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000c460:	e07c      	b.n	4000c55c <ddr3PbsPerBit+0x318>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:885
4000c462:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c466:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c46a:	18d3      	adds	r3, r2, r3
4000c46c:	781b      	ldrb	r3, [r3, #0]
4000c46e:	461a      	mov	r2, r3
4000c470:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c474:	fa42 f303 	asr.w	r3, r2, r3
4000c478:	f003 0301 	and.w	r3, r3, #1
4000c47c:	2b00      	cmp	r3, #0
4000c47e:	d066      	beq.n	4000c54e <ddr3PbsPerBit+0x30a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:888
4000c480:	687b      	ldr	r3, [r7, #4]
4000c482:	2b01      	cmp	r3, #1
4000c484:	d131      	bne.n	4000c4ea <ddr3PbsPerBit+0x2a6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:889
4000c486:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c48a:	f1c3 0301 	rsb	r3, r3, #1
4000c48e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000c492:	fb02 f203 	mul.w	r2, r2, r3
4000c496:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c49a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c49e:	18d2      	adds	r2, r2, r3
4000c4a0:	f8df 35c4 	ldr.w	r3, [pc, #1476]	; 4000ca68 <ddr3PbsPerBit+0x824>
4000c4a4:	58e3      	ldr	r3, [r4, r3]
4000c4a6:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000c4aa:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000c4ae:	188a      	adds	r2, r1, r2
4000c4b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000c4b4:	f103 0210 	add.w	r2, r3, #16
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:890
4000c4b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c4bc:	f1c3 0301 	rsb	r3, r3, #1
4000c4c0:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000c4c4:	fb01 f103 	mul.w	r1, r1, r3
4000c4c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c4cc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:889
4000c4d0:	18cb      	adds	r3, r1, r3
4000c4d2:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000c4d6:	9100      	str	r1, [sp, #0]
4000c4d8:	4610      	mov	r0, r2
4000c4da:	f04f 0100 	mov.w	r1, #0
4000c4de:	461a      	mov	r2, r3
4000c4e0:	f04f 0300 	mov.w	r3, #0
4000c4e4:	f7fe f990 	bl	4000a808 <ddr3WritePupReg>
4000c4e8:	e032      	b.n	4000c550 <ddr3PbsPerBit+0x30c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:892
4000c4ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c4ee:	f1c3 0301 	rsb	r3, r3, #1
4000c4f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000c4f6:	fb02 f203 	mul.w	r2, r2, r3
4000c4fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c4fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c502:	18d2      	adds	r2, r2, r3
4000c504:	f8df 3560 	ldr.w	r3, [pc, #1376]	; 4000ca68 <ddr3PbsPerBit+0x824>
4000c508:	58e3      	ldr	r3, [r4, r3]
4000c50a:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000c50e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000c512:	188a      	adds	r2, r1, r2
4000c514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000c518:	f103 0230 	add.w	r2, r3, #48	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:893
4000c51c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c520:	f1c3 0301 	rsb	r3, r3, #1
4000c524:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000c528:	fb01 f103 	mul.w	r1, r1, r3
4000c52c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c530:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:892
4000c534:	18cb      	adds	r3, r1, r3
4000c536:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000c53a:	9100      	str	r1, [sp, #0]
4000c53c:	4610      	mov	r0, r2
4000c53e:	f04f 0100 	mov.w	r1, #0
4000c542:	461a      	mov	r2, r3
4000c544:	f04f 0300 	mov.w	r3, #0
4000c548:	f7fe f95e 	bl	4000a808 <ddr3WritePupReg>
4000c54c:	e000      	b.n	4000c550 <ddr3PbsPerBit+0x30c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:886
4000c54e:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:884
4000c550:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c554:	f103 0301 	add.w	r3, r3, #1
4000c558:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000c55c:	683b      	ldr	r3, [r7, #0]
4000c55e:	681a      	ldr	r2, [r3, #0]
4000c560:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c564:	429a      	cmp	r2, r3
4000c566:	f63f af7c 	bhi.w	4000c462 <ddr3PbsPerBit+0x21e>
4000c56a:	e000      	b.n	4000c56e <ddr3PbsPerBit+0x32a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:881
4000c56c:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:875
4000c56e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c572:	f103 0301 	add.w	r3, r3, #1
4000c576:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c57a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c57e:	2b07      	cmp	r3, #7
4000c580:	f67f af61 	bls.w	4000c446 <ddr3PbsPerBit+0x202>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:899
4000c584:	f04f 0300 	mov.w	r3, #0
4000c588:	677b      	str	r3, [r7, #116]	; 0x74
4000c58a:	e07a      	b.n	4000c682 <ddr3PbsPerBit+0x43e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:902
4000c58c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000c58e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c592:	f107 0258 	add.w	r2, r7, #88	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:901
4000c596:	18d2      	adds	r2, r2, r3
4000c598:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000c59c:	9300      	str	r3, [sp, #0]
4000c59e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
4000c5a2:	9301      	str	r3, [sp, #4]
4000c5a4:	f8df 34c4 	ldr.w	r3, [pc, #1220]	; 4000ca6c <ddr3PbsPerBit+0x828>
4000c5a8:	447b      	add	r3, pc
4000c5aa:	9302      	str	r3, [sp, #8]
4000c5ac:	9203      	str	r2, [sp, #12]
4000c5ae:	68f8      	ldr	r0, [r7, #12]
4000c5b0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
4000c5b4:	687a      	ldr	r2, [r7, #4]
4000c5b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
4000c5ba:	f001 ffb5 	bl	4000e528 <ddr3SdramPbsCompare>
4000c5be:	4603      	mov	r3, r0
4000c5c0:	2b00      	cmp	r3, #0
4000c5c2:	d002      	beq.n	4000c5ca <ddr3PbsPerBit+0x386>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:903
4000c5c4:	f04f 0301 	mov.w	r3, #1
4000c5c8:	e242      	b.n	4000ca50 <ddr3PbsPerBit+0x80c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:905
4000c5ca:	f04f 0300 	mov.w	r3, #0
4000c5ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000c5d2:	e023      	b.n	4000c61c <ddr3PbsPerBit+0x3d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:906
4000c5d4:	f04f 0300 	mov.w	r3, #0
4000c5d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c5dc:	e014      	b.n	4000c608 <ddr3PbsPerBit+0x3c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:907
4000c5de:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c5e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c5e6:	18d3      	adds	r3, r2, r3
4000c5e8:	781b      	ldrb	r3, [r3, #0]
4000c5ea:	461a      	mov	r2, r3
4000c5ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c5f0:	fa42 f303 	asr.w	r3, r2, r3
4000c5f4:	f003 0301 	and.w	r3, r3, #1
4000c5f8:	b2db      	uxtb	r3, r3
4000c5fa:	2b00      	cmp	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:906
4000c5fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c600:	f103 0301 	add.w	r3, r3, #1
4000c604:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c608:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c60c:	2b07      	cmp	r3, #7
4000c60e:	d9e6      	bls.n	4000c5de <ddr3PbsPerBit+0x39a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:905
4000c610:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c614:	f103 0301 	add.w	r3, r3, #1
4000c618:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000c61c:	683b      	ldr	r3, [r7, #0]
4000c61e:	681a      	ldr	r2, [r3, #0]
4000c620:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c624:	429a      	cmp	r2, r3
4000c626:	d8d5      	bhi.n	4000c5d4 <ddr3PbsPerBit+0x390>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:920
4000c628:	f04f 0300 	mov.w	r3, #0
4000c62c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c630:	e01f      	b.n	4000c672 <ddr3PbsPerBit+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:921
4000c632:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c636:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c63a:	18d3      	adds	r3, r2, r3
4000c63c:	781a      	ldrb	r2, [r3, #0]
4000c63e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000c640:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c644:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000c648:	18c1      	adds	r1, r0, r3
4000c64a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c64e:	18cb      	adds	r3, r1, r3
4000c650:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
4000c654:	781b      	ldrb	r3, [r3, #0]
4000c656:	4013      	ands	r3, r2
4000c658:	b2da      	uxtb	r2, r3
4000c65a:	f107 0168 	add.w	r1, r7, #104	; 0x68
4000c65e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c662:	18cb      	adds	r3, r1, r3
4000c664:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:920
4000c666:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c66a:	f103 0301 	add.w	r3, r3, #1
4000c66e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c672:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c676:	2b07      	cmp	r3, #7
4000c678:	d9db      	bls.n	4000c632 <ddr3PbsPerBit+0x3ee>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:899
4000c67a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000c67c:	f103 0301 	add.w	r3, r3, #1
4000c680:	677b      	str	r3, [r7, #116]	; 0x74
4000c682:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000c684:	2b01      	cmp	r3, #1
4000c686:	d981      	bls.n	4000c58c <ddr3PbsPerBit+0x348>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:925
4000c688:	f04f 0300 	mov.w	r3, #0
4000c68c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:926
4000c690:	683b      	ldr	r3, [r7, #0]
4000c692:	681b      	ldr	r3, [r3, #0]
4000c694:	67fb      	str	r3, [r7, #124]	; 0x7c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:929
4000c696:	f04f 0300 	mov.w	r3, #0
4000c69a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c69e:	e019      	b.n	4000c6d4 <ddr3PbsPerBit+0x490>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:931
4000c6a0:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c6a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c6a8:	18d3      	adds	r3, r2, r3
4000c6aa:	781b      	ldrb	r3, [r3, #0]
4000c6ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000c6b0:	4313      	orrs	r3, r2
4000c6b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:934
4000c6b6:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c6ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c6be:	18d3      	adds	r3, r2, r3
4000c6c0:	781b      	ldrb	r3, [r3, #0]
4000c6c2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
4000c6c4:	4013      	ands	r3, r2
4000c6c6:	67fb      	str	r3, [r7, #124]	; 0x7c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:929
4000c6c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c6cc:	f103 0301 	add.w	r3, r3, #1
4000c6d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c6d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c6d8:	2b07      	cmp	r3, #7
4000c6da:	d9e1      	bls.n	4000c6a0 <ddr3PbsPerBit+0x45c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:938
4000c6dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
4000c6e0:	2b00      	cmp	r3, #0
4000c6e2:	f000 81b0 	beq.w	4000ca46 <ddr3PbsPerBit+0x802>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:945
4000c6e6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
4000c6ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
4000c6ee:	429a      	cmp	r2, r3
4000c6f0:	f040 8083 	bne.w	4000c7fa <ddr3PbsPerBit+0x5b6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:949
4000c6f4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
4000c6f6:	2b00      	cmp	r3, #0
4000c6f8:	d006      	beq.n	4000c708 <ddr3PbsPerBit+0x4c4>
4000c6fa:	68bb      	ldr	r3, [r7, #8]
4000c6fc:	681b      	ldr	r3, [r3, #0]
4000c6fe:	2b00      	cmp	r3, #0
4000c700:	d102      	bne.n	4000c708 <ddr3PbsPerBit+0x4c4>
4000c702:	f04f 0301 	mov.w	r3, #1
4000c706:	e001      	b.n	4000c70c <ddr3PbsPerBit+0x4c8>
4000c708:	f04f 0300 	mov.w	r3, #0
4000c70c:	68ba      	ldr	r2, [r7, #8]
4000c70e:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:950
4000c710:	683b      	ldr	r3, [r7, #0]
4000c712:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000c716:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:961
4000c718:	f04f 0300 	mov.w	r3, #0
4000c71c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000c720:	e05d      	b.n	4000c7de <ddr3PbsPerBit+0x59a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:963
4000c722:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c726:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000c72a:	fa22 f303 	lsr.w	r3, r2, r3
4000c72e:	f003 0301 	and.w	r3, r3, #1
4000c732:	b2db      	uxtb	r3, r3
4000c734:	2b00      	cmp	r3, #0
4000c736:	d04c      	beq.n	4000c7d2 <ddr3PbsPerBit+0x58e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:966
4000c738:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c73c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
4000c73e:	fa22 f303 	lsr.w	r3, r2, r3
4000c742:	f003 0301 	and.w	r3, r3, #1
4000c746:	b2db      	uxtb	r3, r3
4000c748:	2b00      	cmp	r3, #0
4000c74a:	d003      	beq.n	4000c754 <ddr3PbsPerBit+0x510>
4000c74c:	68bb      	ldr	r3, [r7, #8]
4000c74e:	681b      	ldr	r3, [r3, #0]
4000c750:	2b01      	cmp	r3, #1
4000c752:	d03d      	beq.n	4000c7d0 <ddr3PbsPerBit+0x58c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:979
4000c754:	f04f 0300 	mov.w	r3, #0
4000c758:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c75c:	e022      	b.n	4000c7a4 <ddr3PbsPerBit+0x560>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:980
4000c75e:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c762:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c766:	18d3      	adds	r3, r2, r3
4000c768:	781b      	ldrb	r3, [r3, #0]
4000c76a:	461a      	mov	r2, r3
4000c76c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c770:	fa42 f303 	asr.w	r3, r2, r3
4000c774:	f003 0301 	and.w	r3, r3, #1
4000c778:	b2db      	uxtb	r3, r3
4000c77a:	2b00      	cmp	r3, #0
4000c77c:	d00c      	beq.n	4000c798 <ddr3PbsPerBit+0x554>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:985
4000c77e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c782:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000c786:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c78a:	18d2      	adds	r2, r2, r3
4000c78c:	4bb8      	ldr	r3, [pc, #736]	; (4000ca70 <ddr3PbsPerBit+0x82c>)
4000c78e:	447b      	add	r3, pc
4000c790:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000c794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:979
4000c798:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c79c:	f103 0301 	add.w	r3, r3, #1
4000c7a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c7a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c7a8:	2b07      	cmp	r3, #7
4000c7aa:	d9d8      	bls.n	4000c75e <ddr3PbsPerBit+0x51a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:988
4000c7ac:	68bb      	ldr	r3, [r7, #8]
4000c7ae:	681b      	ldr	r3, [r3, #0]
4000c7b0:	2b01      	cmp	r3, #1
4000c7b2:	d10e      	bne.n	4000c7d2 <ddr3PbsPerBit+0x58e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:990
4000c7b4:	683b      	ldr	r3, [r7, #0]
4000c7b6:	681a      	ldr	r2, [r3, #0]
4000c7b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c7bc:	f04f 0101 	mov.w	r1, #1
4000c7c0:	fa01 f303 	lsl.w	r3, r1, r3
4000c7c4:	ea6f 0303 	mvn.w	r3, r3
4000c7c8:	401a      	ands	r2, r3
4000c7ca:	683b      	ldr	r3, [r7, #0]
4000c7cc:	601a      	str	r2, [r3, #0]
4000c7ce:	e000      	b.n	4000c7d2 <ddr3PbsPerBit+0x58e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:968
4000c7d0:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:961
4000c7d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c7d6:	f103 0301 	add.w	r3, r3, #1
4000c7da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000c7de:	683b      	ldr	r3, [r7, #0]
4000c7e0:	681a      	ldr	r2, [r3, #0]
4000c7e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c7e6:	429a      	cmp	r2, r3
4000c7e8:	d89b      	bhi.n	4000c722 <ddr3PbsPerBit+0x4de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1001
4000c7ea:	68bb      	ldr	r3, [r7, #8]
4000c7ec:	681b      	ldr	r3, [r3, #0]
4000c7ee:	2b01      	cmp	r3, #1
4000c7f0:	f040 812b 	bne.w	4000ca4a <ddr3PbsPerBit+0x806>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1003
4000c7f4:	f04f 0300 	mov.w	r3, #0
4000c7f8:	e12a      	b.n	4000ca50 <ddr3PbsPerBit+0x80c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1011
4000c7fa:	f04f 0300 	mov.w	r3, #0
4000c7fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000c802:	e118      	b.n	4000ca36 <ddr3PbsPerBit+0x7f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1012
4000c804:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c808:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000c80c:	fa22 f303 	lsr.w	r3, r2, r3
4000c810:	f003 0301 	and.w	r3, r3, #1
4000c814:	b2db      	uxtb	r3, r3
4000c816:	2b00      	cmp	r3, #0
4000c818:	f000 8107 	beq.w	4000ca2a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1014
4000c81c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c820:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c824:	f107 0298 	add.w	r2, r7, #152	; 0x98
4000c828:	18d3      	adds	r3, r2, r3
4000c82a:	f853 3c88 	ldr.w	r3, [r3, #-136]
4000c82e:	2b00      	cmp	r3, #0
4000c830:	d120      	bne.n	4000c874 <ddr3PbsPerBit+0x630>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1016
4000c832:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c836:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
4000c838:	fa22 f303 	lsr.w	r3, r2, r3
4000c83c:	f003 0301 	and.w	r3, r3, #1
4000c840:	2b00      	cmp	r3, #0
4000c842:	f040 80f2 	bne.w	4000ca2a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1019
4000c846:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c84a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c84e:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000c852:	18c3      	adds	r3, r0, r3
4000c854:	f04f 0201 	mov.w	r2, #1
4000c858:	f843 2c88 	str.w	r2, [r3, #-136]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1020
4000c85c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c860:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c864:	f107 0298 	add.w	r2, r7, #152	; 0x98
4000c868:	18d3      	adds	r3, r2, r3
4000c86a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
4000c86e:	f843 2c64 	str.w	r2, [r3, #-100]
4000c872:	e0da      	b.n	4000ca2a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1024
4000c874:	687b      	ldr	r3, [r7, #4]
4000c876:	2b01      	cmp	r3, #1
4000c878:	d10d      	bne.n	4000c896 <ddr3PbsPerBit+0x652>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1026
4000c87a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c87e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c882:	f107 0098 	add.w	r0, r7, #152	; 0x98
4000c886:	18c3      	adds	r3, r0, r3
4000c888:	f853 3c64 	ldr.w	r3, [r3, #-100]
4000c88c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
4000c890:	1ad3      	subs	r3, r2, r3
4000c892:	67bb      	str	r3, [r7, #120]	; 0x78
4000c894:	e00c      	b.n	4000c8b0 <ddr3PbsPerBit+0x66c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1029
4000c896:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c89a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c89e:	f107 0298 	add.w	r2, r7, #152	; 0x98
4000c8a2:	18d3      	adds	r3, r2, r3
4000c8a4:	f853 2c64 	ldr.w	r2, [r3, #-100]
4000c8a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
4000c8ac:	1ad3      	subs	r3, r2, r3
4000c8ae:	67bb      	str	r3, [r7, #120]	; 0x78
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1032
4000c8b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000c8b2:	2b1e      	cmp	r3, #30
4000c8b4:	f240 80b9 	bls.w	4000ca2a <ddr3PbsPerBit+0x7e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1038
4000c8b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c8bc:	f04f 0201 	mov.w	r2, #1
4000c8c0:	fa02 f303 	lsl.w	r3, r2, r3
4000c8c4:	ea6f 0303 	mvn.w	r3, r3
4000c8c8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
4000c8cc:	4013      	ands	r3, r2
4000c8ce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1040
4000c8d2:	f04f 0300 	mov.w	r3, #0
4000c8d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000c8da:	e0a1      	b.n	4000ca20 <ddr3PbsPerBit+0x7dc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1041
4000c8dc:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c8e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c8e4:	18d3      	adds	r3, r2, r3
4000c8e6:	781b      	ldrb	r3, [r3, #0]
4000c8e8:	461a      	mov	r2, r3
4000c8ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c8ee:	fa42 f303 	asr.w	r3, r2, r3
4000c8f2:	f003 0301 	and.w	r3, r3, #1
4000c8f6:	b2db      	uxtb	r3, r3
4000c8f8:	2b00      	cmp	r3, #0
4000c8fa:	f000 808b 	beq.w	4000ca14 <ddr3PbsPerBit+0x7d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1043
4000c8fe:	f107 0268 	add.w	r2, r7, #104	; 0x68
4000c902:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c906:	18d3      	adds	r3, r2, r3
4000c908:	781b      	ldrb	r3, [r3, #0]
4000c90a:	b2da      	uxtb	r2, r3
4000c90c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c910:	f04f 0101 	mov.w	r1, #1
4000c914:	fa01 f303 	lsl.w	r3, r1, r3
4000c918:	b2db      	uxtb	r3, r3
4000c91a:	ea6f 0303 	mvn.w	r3, r3
4000c91e:	b2db      	uxtb	r3, r3
4000c920:	4013      	ands	r3, r2
4000c922:	b2db      	uxtb	r3, r3
4000c924:	b2da      	uxtb	r2, r3
4000c926:	f107 0168 	add.w	r1, r7, #104	; 0x68
4000c92a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c92e:	18cb      	adds	r3, r1, r3
4000c930:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1044
4000c932:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000c936:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000c93a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000c93e:	18d2      	adds	r2, r2, r3
4000c940:	4b4c      	ldr	r3, [pc, #304]	; (4000ca74 <ddr3PbsPerBit+0x830>)
4000c942:	447b      	add	r3, pc
4000c944:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
4000c948:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1046
4000c94c:	687b      	ldr	r3, [r7, #4]
4000c94e:	2b01      	cmp	r3, #1
4000c950:	d130      	bne.n	4000c9b4 <ddr3PbsPerBit+0x770>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1047
4000c952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c956:	f1c3 0301 	rsb	r3, r3, #1
4000c95a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000c95e:	fb02 f203 	mul.w	r2, r2, r3
4000c962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c966:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c96a:	18d2      	adds	r2, r2, r3
4000c96c:	4b3e      	ldr	r3, [pc, #248]	; (4000ca68 <ddr3PbsPerBit+0x824>)
4000c96e:	58e3      	ldr	r3, [r4, r3]
4000c970:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000c974:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000c978:	188a      	adds	r2, r1, r2
4000c97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000c97e:	f103 0210 	add.w	r2, r3, #16
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1048
4000c982:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c986:	f1c3 0301 	rsb	r3, r3, #1
4000c98a:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000c98e:	fb01 f103 	mul.w	r1, r1, r3
4000c992:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c996:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1047
4000c99a:	18cb      	adds	r3, r1, r3
4000c99c:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
4000c9a0:	9100      	str	r1, [sp, #0]
4000c9a2:	4610      	mov	r0, r2
4000c9a4:	f04f 0100 	mov.w	r1, #0
4000c9a8:	461a      	mov	r2, r3
4000c9aa:	f04f 0300 	mov.w	r3, #0
4000c9ae:	f7fd ff2b 	bl	4000a808 <ddr3WritePupReg>
4000c9b2:	e02f      	b.n	4000ca14 <ddr3PbsPerBit+0x7d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1050
4000c9b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c9b8:	f1c3 0301 	rsb	r3, r3, #1
4000c9bc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
4000c9c0:	fb02 f203 	mul.w	r2, r2, r3
4000c9c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c9c8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c9cc:	18d2      	adds	r2, r2, r3
4000c9ce:	4b26      	ldr	r3, [pc, #152]	; (4000ca68 <ddr3PbsPerBit+0x824>)
4000c9d0:	58e3      	ldr	r3, [r4, r3]
4000c9d2:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000c9d6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
4000c9da:	188a      	adds	r2, r1, r2
4000c9dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000c9e0:	f103 0230 	add.w	r2, r3, #48	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1051
4000c9e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c9e8:	f1c3 0301 	rsb	r3, r3, #1
4000c9ec:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
4000c9f0:	fb01 f103 	mul.w	r1, r1, r3
4000c9f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
4000c9f8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1050
4000c9fc:	18cb      	adds	r3, r1, r3
4000c9fe:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
4000ca02:	9100      	str	r1, [sp, #0]
4000ca04:	4610      	mov	r0, r2
4000ca06:	f04f 0100 	mov.w	r1, #0
4000ca0a:	461a      	mov	r2, r3
4000ca0c:	f04f 0300 	mov.w	r3, #0
4000ca10:	f7fd fefa 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1040
4000ca14:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000ca18:	f103 0301 	add.w	r3, r3, #1
4000ca1c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
4000ca20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
4000ca24:	2b07      	cmp	r3, #7
4000ca26:	f67f af59 	bls.w	4000c8dc <ddr3PbsPerBit+0x698>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1011
4000ca2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000ca2e:	f103 0301 	add.w	r3, r3, #1
4000ca32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
4000ca36:	683b      	ldr	r3, [r7, #0]
4000ca38:	681a      	ldr	r2, [r3, #0]
4000ca3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
4000ca3e:	429a      	cmp	r2, r3
4000ca40:	f63f aee0 	bhi.w	4000c804 <ddr3PbsPerBit+0x5c0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1058
4000ca44:	e4ea      	b.n	4000c41c <ddr3PbsPerBit+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:941
4000ca46:	bf00      	nop
4000ca48:	e000      	b.n	4000ca4c <ddr3PbsPerBit+0x808>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1005
4000ca4a:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1060
4000ca4c:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1061
4000ca50:	4618      	mov	r0, r3
4000ca52:	f107 079c 	add.w	r7, r7, #156	; 0x9c
4000ca56:	46bd      	mov	sp, r7
4000ca58:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000ca5c:	4770      	bx	lr
4000ca5e:	bf00      	nop
4000ca60:	0000ca02 	andeq	ip, r0, r2, lsl #20
4000ca64:	0000be62 	andeq	fp, r0, r2, ror #28
4000ca68:	0000002c 	andeq	r0, r0, ip, lsr #32
4000ca6c:	0000bc74 	andeq	fp, r0, r4, ror ip
4000ca70:	0000ba8e 	andeq	fp, r0, lr, lsl #21
4000ca74:	0000b8da 	ldrdeq	fp, [r0], -sl

4000ca78 <ddr3SetPbsResults>:
ddr3SetPbsResults():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1073
4000ca78:	b590      	push	{r4, r7, lr}
4000ca7a:	b095      	sub	sp, #84	; 0x54
4000ca7c:	af02      	add	r7, sp, #8
4000ca7e:	6078      	str	r0, [r7, #4]
4000ca80:	6039      	str	r1, [r7, #0]
4000ca82:	4c8a      	ldr	r4, [pc, #552]	; (4000ccac <ddr3SetPbsResults+0x234>)
4000ca84:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1081
4000ca86:	687b      	ldr	r3, [r7, #4]
4000ca88:	68db      	ldr	r3, [r3, #12]
4000ca8a:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1084
4000ca8c:	f04f 0300 	mov.w	r3, #0
4000ca90:	647b      	str	r3, [r7, #68]	; 0x44
4000ca92:	e0fc      	b.n	4000cc8e <ddr3SetPbsResults+0x216>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1085
4000ca94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000ca96:	f103 32ff 	add.w	r2, r3, #4294967295
4000ca9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ca9c:	429a      	cmp	r2, r3
4000ca9e:	d107      	bne.n	4000cab0 <ddr3SetPbsResults+0x38>
4000caa0:	687b      	ldr	r3, [r7, #4]
4000caa2:	699b      	ldr	r3, [r3, #24]
4000caa4:	2b00      	cmp	r3, #0
4000caa6:	d003      	beq.n	4000cab0 <ddr3SetPbsResults+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1086
4000caa8:	f04f 0308 	mov.w	r3, #8
4000caac:	643b      	str	r3, [r7, #64]	; 0x40
4000caae:	e001      	b.n	4000cab4 <ddr3SetPbsResults+0x3c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1088
4000cab0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cab2:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1091
4000cab4:	f04f 031f 	mov.w	r3, #31
4000cab8:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1092
4000caba:	f04f 0300 	mov.w	r3, #0
4000cabe:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1093
4000cac0:	f04f 0300 	mov.w	r3, #0
4000cac4:	63fb      	str	r3, [r7, #60]	; 0x3c
4000cac6:	e02f      	b.n	4000cb28 <ddr3SetPbsResults+0xb0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1094
4000cac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000caca:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000cace:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cad0:	18d2      	adds	r2, r2, r3
4000cad2:	4b77      	ldr	r3, [pc, #476]	; (4000ccb0 <ddr3SetPbsResults+0x238>)
4000cad4:	447b      	add	r3, pc
4000cad6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000cada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cadc:	429a      	cmp	r2, r3
4000cade:	d209      	bcs.n	4000caf4 <ddr3SetPbsResults+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1095
4000cae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cae2:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000cae6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cae8:	18d2      	adds	r2, r2, r3
4000caea:	4b72      	ldr	r3, [pc, #456]	; (4000ccb4 <ddr3SetPbsResults+0x23c>)
4000caec:	447b      	add	r3, pc
4000caee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000caf2:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1097
4000caf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000caf6:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000cafa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cafc:	18d2      	adds	r2, r2, r3
4000cafe:	4b6e      	ldr	r3, [pc, #440]	; (4000ccb8 <ddr3SetPbsResults+0x240>)
4000cb00:	447b      	add	r3, pc
4000cb02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000cb06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000cb08:	429a      	cmp	r2, r3
4000cb0a:	d909      	bls.n	4000cb20 <ddr3SetPbsResults+0xa8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1098
4000cb0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cb0e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000cb12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cb14:	18d2      	adds	r2, r2, r3
4000cb16:	4b69      	ldr	r3, [pc, #420]	; (4000ccbc <ddr3SetPbsResults+0x244>)
4000cb18:	447b      	add	r3, pc
4000cb1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cb1e:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1093
4000cb20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cb22:	f103 0301 	add.w	r3, r3, #1
4000cb26:	63fb      	str	r3, [r7, #60]	; 0x3c
4000cb28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cb2a:	2b07      	cmp	r3, #7
4000cb2c:	d9cc      	bls.n	4000cac8 <ddr3SetPbsResults+0x50>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1102
4000cb2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000cb30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cb32:	1ad3      	subs	r3, r2, r3
4000cb34:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1111
4000cb36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cb38:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000cb3c:	f107 0148 	add.w	r1, r7, #72	; 0x48
4000cb40:	18cb      	adds	r3, r1, r3
4000cb42:	f04f 0200 	mov.w	r2, #0
4000cb46:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1113
4000cb4a:	f04f 0300 	mov.w	r3, #0
4000cb4e:	63fb      	str	r3, [r7, #60]	; 0x3c
4000cb50:	e064      	b.n	4000cc1c <ddr3SetPbsResults+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1123
4000cb52:	683b      	ldr	r3, [r7, #0]
4000cb54:	2b01      	cmp	r3, #1
4000cb56:	d11f      	bne.n	4000cb98 <ddr3SetPbsResults+0x120>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1124
4000cb58:	4b59      	ldr	r3, [pc, #356]	; (4000ccc0 <ddr3SetPbsResults+0x248>)
4000cb5a:	58e3      	ldr	r3, [r4, r3]
4000cb5c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cb5e:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000cb62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000cb64:	188a      	adds	r2, r1, r2
4000cb66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cb6a:	f103 0210 	add.w	r2, r3, #16
4000cb6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cb70:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000cb74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cb76:	18c9      	adds	r1, r1, r3
4000cb78:	4b52      	ldr	r3, [pc, #328]	; (4000ccc4 <ddr3SetPbsResults+0x24c>)
4000cb7a:	447b      	add	r3, pc
4000cb7c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000cb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cb82:	1acb      	subs	r3, r1, r3
4000cb84:	9300      	str	r3, [sp, #0]
4000cb86:	4610      	mov	r0, r2
4000cb88:	f04f 0100 	mov.w	r1, #0
4000cb8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cb8e:	f04f 0300 	mov.w	r3, #0
4000cb92:	f7fd fe39 	bl	4000a808 <ddr3WritePupReg>
4000cb96:	e01e      	b.n	4000cbd6 <ddr3SetPbsResults+0x15e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1126
4000cb98:	4b49      	ldr	r3, [pc, #292]	; (4000ccc0 <ddr3SetPbsResults+0x248>)
4000cb9a:	58e3      	ldr	r3, [r4, r3]
4000cb9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cb9e:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000cba2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000cba4:	188a      	adds	r2, r1, r2
4000cba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cbaa:	f103 0230 	add.w	r2, r3, #48	; 0x30
4000cbae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cbb0:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000cbb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cbb6:	18c9      	adds	r1, r1, r3
4000cbb8:	4b43      	ldr	r3, [pc, #268]	; (4000ccc8 <ddr3SetPbsResults+0x250>)
4000cbba:	447b      	add	r3, pc
4000cbbc:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000cbc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cbc2:	1acb      	subs	r3, r1, r3
4000cbc4:	9300      	str	r3, [sp, #0]
4000cbc6:	4610      	mov	r0, r2
4000cbc8:	f04f 0100 	mov.w	r1, #0
4000cbcc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cbce:	f04f 0300 	mov.w	r3, #0
4000cbd2:	f7fd fe19 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1127
4000cbd6:	683b      	ldr	r3, [r7, #0]
4000cbd8:	2b01      	cmp	r3, #1
4000cbda:	d11b      	bne.n	4000cc14 <ddr3SetPbsResults+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1128
4000cbdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cbde:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000cbe2:	f107 0248 	add.w	r2, r7, #72	; 0x48
4000cbe6:	18d3      	adds	r3, r2, r3
4000cbe8:	f853 2c3c 	ldr.w	r2, [r3, #-60]
4000cbec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cbee:	ea4f 01c3 	mov.w	r1, r3, lsl #3
4000cbf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cbf4:	18c9      	adds	r1, r1, r3
4000cbf6:	4b35      	ldr	r3, [pc, #212]	; (4000cccc <ddr3SetPbsResults+0x254>)
4000cbf8:	447b      	add	r3, pc
4000cbfa:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
4000cbfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cc00:	1acb      	subs	r3, r1, r3
4000cc02:	18d2      	adds	r2, r2, r3
4000cc04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cc06:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000cc0a:	f107 0148 	add.w	r1, r7, #72	; 0x48
4000cc0e:	18cb      	adds	r3, r1, r3
4000cc10:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1113
4000cc14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cc16:	f103 0301 	add.w	r3, r3, #1
4000cc1a:	63fb      	str	r3, [r7, #60]	; 0x3c
4000cc1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cc1e:	2b07      	cmp	r3, #7
4000cc20:	d997      	bls.n	4000cb52 <ddr3SetPbsResults+0xda>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1135
4000cc22:	683b      	ldr	r3, [r7, #0]
4000cc24:	2b01      	cmp	r3, #1
4000cc26:	d121      	bne.n	4000cc6c <ddr3SetPbsResults+0x1f4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1136
4000cc28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000cc2a:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000cc2e:	9300      	str	r3, [sp, #0]
4000cc30:	f04f 0018 	mov.w	r0, #24
4000cc34:	f04f 0100 	mov.w	r1, #0
4000cc38:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cc3a:	f04f 0300 	mov.w	r3, #0
4000cc3e:	f7fd fde3 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1137
4000cc42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cc44:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000cc48:	f107 0248 	add.w	r2, r7, #72	; 0x48
4000cc4c:	18d3      	adds	r3, r2, r3
4000cc4e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000cc52:	ea4f 03d3 	mov.w	r3, r3, lsr #3
4000cc56:	9300      	str	r3, [sp, #0]
4000cc58:	f04f 001a 	mov.w	r0, #26
4000cc5c:	f04f 0100 	mov.w	r1, #0
4000cc60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cc62:	f04f 0300 	mov.w	r3, #0
4000cc66:	f7fd fdcf 	bl	4000a808 <ddr3WritePupReg>
4000cc6a:	e00c      	b.n	4000cc86 <ddr3SetPbsResults+0x20e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1139
4000cc6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000cc6e:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000cc72:	9300      	str	r3, [sp, #0]
4000cc74:	f04f 0038 	mov.w	r0, #56	; 0x38
4000cc78:	f04f 0100 	mov.w	r1, #0
4000cc7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cc7e:	f04f 0300 	mov.w	r3, #0
4000cc82:	f7fd fdc1 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1084
4000cc86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cc88:	f103 0301 	add.w	r3, r3, #1
4000cc8c:	647b      	str	r3, [r7, #68]	; 0x44
4000cc8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000cc90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000cc92:	429a      	cmp	r2, r3
4000cc94:	f4ff aefe 	bcc.w	4000ca94 <ddr3SetPbsResults+0x1c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1142
4000cc98:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1143
4000cc9c:	4618      	mov	r0, r3
4000cc9e:	f107 074c 	add.w	r7, r7, #76	; 0x4c
4000cca2:	46bd      	mov	sp, r7
4000cca4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000cca8:	4770      	bx	lr
4000ccaa:	bf00      	nop
4000ccac:	0000c1d4 	ldrdeq	ip, [r0], -r4
4000ccb0:	0000b748 	andeq	fp, r0, r8, asr #14
4000ccb4:	0000b730 	andeq	fp, r0, r0, lsr r7
4000ccb8:	0000b71c 	andeq	fp, r0, ip, lsl r7
4000ccbc:	0000b704 	andeq	fp, r0, r4, lsl #14
4000ccc0:	0000002c 	andeq	r0, r0, ip, lsr #32
4000ccc4:	0000b6a2 	andeq	fp, r0, r2, lsr #13
4000ccc8:	0000b662 	andeq	fp, r0, r2, ror #12
4000cccc:	0000b624 	andeq	fp, r0, r4, lsr #12

4000ccd0 <ddr3PbsTxDmSignals>:
ddr3PbsTxDmSignals():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1155
4000ccd0:	b590      	push	{r4, r7, lr}
4000ccd2:	b0a3      	sub	sp, #140	; 0x8c
4000ccd4:	af02      	add	r7, sp, #8
4000ccd6:	6078      	str	r0, [r7, #4]
4000ccd8:	4c8b      	ldr	r4, [pc, #556]	; (4000cf08 <ddr3PbsTxDmSignals+0x238>)
4000ccda:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1159
4000ccdc:	f107 0330 	add.w	r3, r7, #48	; 0x30
4000cce0:	f04f 0200 	mov.w	r2, #0
4000cce4:	601a      	str	r2, [r3, #0]
4000cce6:	f103 0304 	add.w	r3, r3, #4
4000ccea:	f04f 0200 	mov.w	r2, #0
4000ccee:	601a      	str	r2, [r3, #0]
4000ccf0:	f103 0304 	add.w	r3, r3, #4
4000ccf4:	f04f 0200 	mov.w	r2, #0
4000ccf8:	601a      	str	r2, [r3, #0]
4000ccfa:	f103 0304 	add.w	r3, r3, #4
4000ccfe:	f04f 0200 	mov.w	r2, #0
4000cd02:	601a      	str	r2, [r3, #0]
4000cd04:	f103 0304 	add.w	r3, r3, #4
4000cd08:	f04f 0200 	mov.w	r2, #0
4000cd0c:	601a      	str	r2, [r3, #0]
4000cd0e:	f103 0304 	add.w	r3, r3, #4
4000cd12:	f04f 0200 	mov.w	r2, #0
4000cd16:	601a      	str	r2, [r3, #0]
4000cd18:	f103 0304 	add.w	r3, r3, #4
4000cd1c:	f04f 0200 	mov.w	r2, #0
4000cd20:	601a      	str	r2, [r3, #0]
4000cd22:	f103 0304 	add.w	r3, r3, #4
4000cd26:	f04f 0200 	mov.w	r2, #0
4000cd2a:	601a      	str	r2, [r3, #0]
4000cd2c:	f103 0304 	add.w	r3, r3, #4
4000cd30:	f04f 0200 	mov.w	r2, #0
4000cd34:	601a      	str	r2, [r3, #0]
4000cd36:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1162
4000cd3a:	f107 030c 	add.w	r3, r7, #12
4000cd3e:	f04f 0200 	mov.w	r2, #0
4000cd42:	601a      	str	r2, [r3, #0]
4000cd44:	f103 0304 	add.w	r3, r3, #4
4000cd48:	f04f 0200 	mov.w	r2, #0
4000cd4c:	601a      	str	r2, [r3, #0]
4000cd4e:	f103 0304 	add.w	r3, r3, #4
4000cd52:	f04f 0200 	mov.w	r2, #0
4000cd56:	601a      	str	r2, [r3, #0]
4000cd58:	f103 0304 	add.w	r3, r3, #4
4000cd5c:	f04f 0200 	mov.w	r2, #0
4000cd60:	601a      	str	r2, [r3, #0]
4000cd62:	f103 0304 	add.w	r3, r3, #4
4000cd66:	f04f 0200 	mov.w	r2, #0
4000cd6a:	601a      	str	r2, [r3, #0]
4000cd6c:	f103 0304 	add.w	r3, r3, #4
4000cd70:	f04f 0200 	mov.w	r2, #0
4000cd74:	601a      	str	r2, [r3, #0]
4000cd76:	f103 0304 	add.w	r3, r3, #4
4000cd7a:	f04f 0200 	mov.w	r2, #0
4000cd7e:	601a      	str	r2, [r3, #0]
4000cd80:	f103 0304 	add.w	r3, r3, #4
4000cd84:	f04f 0200 	mov.w	r2, #0
4000cd88:	601a      	str	r2, [r3, #0]
4000cd8a:	f103 0304 	add.w	r3, r3, #4
4000cd8e:	f04f 0200 	mov.w	r2, #0
4000cd92:	601a      	str	r2, [r3, #0]
4000cd94:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1164
4000cd98:	f04f 0300 	mov.w	r3, #0
4000cd9c:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1175
4000cd9e:	687b      	ldr	r3, [r7, #4]
4000cda0:	68db      	ldr	r3, [r3, #12]
4000cda2:	66bb      	str	r3, [r7, #104]	; 0x68
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1176
4000cda4:	687b      	ldr	r3, [r7, #4]
4000cda6:	68db      	ldr	r3, [r3, #12]
4000cda8:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1179
4000cdaa:	f04f 0300 	mov.w	r3, #0
4000cdae:	67bb      	str	r3, [r7, #120]	; 0x78
4000cdb0:	e00d      	b.n	4000cdce <ddr3PbsTxDmSignals+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1180
4000cdb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000cdb4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000cdb8:	f107 0280 	add.w	r2, r7, #128	; 0x80
4000cdbc:	18d3      	adds	r3, r2, r3
4000cdbe:	f04f 0200 	mov.w	r2, #0
4000cdc2:	f843 2c50 	str.w	r2, [r3, #-80]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1179
4000cdc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000cdc8:	f103 0301 	add.w	r3, r3, #1
4000cdcc:	67bb      	str	r3, [r7, #120]	; 0x78
4000cdce:	6fba      	ldr	r2, [r7, #120]	; 0x78
4000cdd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cdd2:	429a      	cmp	r2, r3
4000cdd4:	d3ed      	bcc.n	4000cdb2 <ddr3PbsTxDmSignals+0xe2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1184
4000cdd6:	f04f 0300 	mov.w	r3, #0
4000cdda:	67fb      	str	r3, [r7, #124]	; 0x7c
4000cddc:	e086      	b.n	4000ceec <ddr3PbsTxDmSignals+0x21c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1185
4000cdde:	f04f 0300 	mov.w	r3, #0
4000cde2:	673b      	str	r3, [r7, #112]	; 0x70
4000cde4:	e077      	b.n	4000ced6 <ddr3PbsTxDmSignals+0x206>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1188
4000cde6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000cde8:	f1c3 0301 	rsb	r3, r3, #1
4000cdec:	687a      	ldr	r2, [r7, #4]
4000cdee:	6892      	ldr	r2, [r2, #8]
4000cdf0:	fb02 f203 	mul.w	r2, r2, r3
4000cdf4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000cdf6:	18d3      	adds	r3, r2, r3
4000cdf8:	663b      	str	r3, [r7, #96]	; 0x60
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1190
4000cdfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000cdfc:	2b00      	cmp	r3, #0
4000cdfe:	d003      	beq.n	4000ce08 <ddr3PbsTxDmSignals+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1191
4000ce00:	f04f 0301 	mov.w	r3, #1
4000ce04:	677b      	str	r3, [r7, #116]	; 0x74
4000ce06:	e010      	b.n	4000ce2a <ddr3PbsTxDmSignals+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1192
4000ce08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000ce0a:	2b04      	cmp	r3, #4
4000ce0c:	d903      	bls.n	4000ce16 <ddr3PbsTxDmSignals+0x146>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1193
4000ce0e:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000ce12:	677b      	str	r3, [r7, #116]	; 0x74
4000ce14:	e009      	b.n	4000ce2a <ddr3PbsTxDmSignals+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1194
4000ce16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000ce18:	2b04      	cmp	r3, #4
4000ce1a:	d103      	bne.n	4000ce24 <ddr3PbsTxDmSignals+0x154>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1195
4000ce1c:	f04f 030f 	mov.w	r3, #15
4000ce20:	677b      	str	r3, [r7, #116]	; 0x74
4000ce22:	e002      	b.n	4000ce2a <ddr3PbsTxDmSignals+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1197
4000ce24:	f04f 0303 	mov.w	r3, #3
4000ce28:	677b      	str	r3, [r7, #116]	; 0x74
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1200
4000ce2a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000ce2e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ce32:	f7fe f88f 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000ce36:	4603      	mov	r3, r0
4000ce38:	f023 0302 	bic.w	r3, r3, #2
4000ce3c:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1201
4000ce3e:	687b      	ldr	r3, [r7, #4]
4000ce40:	699b      	ldr	r3, [r3, #24]
4000ce42:	6f3a      	ldr	r2, [r7, #112]	; 0x70
4000ce44:	fb02 f303 	mul.w	r3, r2, r3
4000ce48:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000ce4c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000ce4e:	4313      	orrs	r3, r2
4000ce50:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1202
4000ce52:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000ce56:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ce5a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000ce5c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1211
4000ce5e:	f04f 0300 	mov.w	r3, #0
4000ce62:	67bb      	str	r3, [r7, #120]	; 0x78
4000ce64:	e011      	b.n	4000ce8a <ddr3PbsTxDmSignals+0x1ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1212
4000ce66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
4000ce68:	f103 33ff 	add.w	r3, r3, #4294967295
4000ce6c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
4000ce6e:	fb02 f203 	mul.w	r2, r2, r3
4000ce72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000ce74:	18d2      	adds	r2, r2, r3
4000ce76:	4b25      	ldr	r3, [pc, #148]	; (4000cf0c <ddr3PbsTxDmSignals+0x23c>)
4000ce78:	58e3      	ldr	r3, [r4, r3]
4000ce7a:	f04f 0100 	mov.w	r1, #0
4000ce7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1211
4000ce82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
4000ce84:	f103 0301 	add.w	r3, r3, #1
4000ce88:	67bb      	str	r3, [r7, #120]	; 0x78
4000ce8a:	6fba      	ldr	r2, [r7, #120]	; 0x78
4000ce8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000ce8e:	429a      	cmp	r2, r3
4000ce90:	d3e9      	bcc.n	4000ce66 <ddr3PbsTxDmSignals+0x196>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1214
4000ce92:	f04f 0300 	mov.w	r3, #0
4000ce96:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1215
4000ce98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
4000ce9a:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1227
4000ce9c:	f04f 0300 	mov.w	r3, #0
4000cea0:	9300      	str	r3, [sp, #0]
4000cea2:	f04f 001a 	mov.w	r0, #26
4000cea6:	f04f 0100 	mov.w	r1, #0
4000ceaa:	f04f 020a 	mov.w	r2, #10
4000ceae:	f04f 0300 	mov.w	r3, #0
4000ceb2:	f7fd fca9 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1232
4000ceb6:	6878      	ldr	r0, [r7, #4]
4000ceb8:	6db9      	ldr	r1, [r7, #88]	; 0x58
4000ceba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000cebc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000cebe:	f000 f827 	bl	4000cf10 <ddr3TxDmShiftDqs>
4000cec2:	4603      	mov	r3, r0
4000cec4:	2b00      	cmp	r3, #0
4000cec6:	d002      	beq.n	4000cece <ddr3PbsTxDmSignals+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1233
4000cec8:	f04f 0301 	mov.w	r3, #1
4000cecc:	e014      	b.n	4000cef8 <ddr3PbsTxDmSignals+0x228>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1185
4000cece:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000ced0:	f103 0301 	add.w	r3, r3, #1
4000ced4:	673b      	str	r3, [r7, #112]	; 0x70
4000ced6:	687b      	ldr	r3, [r7, #4]
4000ced8:	699b      	ldr	r3, [r3, #24]
4000ceda:	f103 0201 	add.w	r2, r3, #1
4000cede:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000cee0:	429a      	cmp	r2, r3
4000cee2:	d880      	bhi.n	4000cde6 <ddr3PbsTxDmSignals+0x116>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1184
4000cee4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
4000cee6:	f103 0301 	add.w	r3, r3, #1
4000ceea:	67fb      	str	r3, [r7, #124]	; 0x7c
4000ceec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
4000ceee:	2b02      	cmp	r3, #2
4000cef0:	f67f af75 	bls.w	4000cdde <ddr3PbsTxDmSignals+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1346
4000cef4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1348
4000cef8:	4618      	mov	r0, r3
4000cefa:	f107 0784 	add.w	r7, r7, #132	; 0x84
4000cefe:	46bd      	mov	sp, r7
4000cf00:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000cf04:	4770      	bx	lr
4000cf06:	bf00      	nop
4000cf08:	0000bf7e 	andeq	fp, r0, lr, ror pc
4000cf0c:	0000000c 	andeq	r0, r0, ip

4000cf10 <ddr3TxDmShiftDqs>:
ddr3TxDmShiftDqs():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1362
4000cf10:	b590      	push	{r4, r7, lr}
4000cf12:	b095      	sub	sp, #84	; 0x54
4000cf14:	af00      	add	r7, sp, #0
4000cf16:	60f8      	str	r0, [r7, #12]
4000cf18:	60b9      	str	r1, [r7, #8]
4000cf1a:	607a      	str	r2, [r7, #4]
4000cf1c:	603b      	str	r3, [r7, #0]
4000cf1e:	4c79      	ldr	r4, [pc, #484]	; (4000d104 <ddr3TxDmShiftDqs+0x1f4>)
4000cf20:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1365
4000cf22:	f04f 0300 	mov.w	r3, #0
4000cf26:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1368
4000cf28:	f107 0314 	add.w	r3, r7, #20
4000cf2c:	f04f 0200 	mov.w	r2, #0
4000cf30:	601a      	str	r2, [r3, #0]
4000cf32:	f103 0304 	add.w	r3, r3, #4
4000cf36:	f04f 0200 	mov.w	r2, #0
4000cf3a:	601a      	str	r2, [r3, #0]
4000cf3c:	f103 0304 	add.w	r3, r3, #4
4000cf40:	f04f 0200 	mov.w	r2, #0
4000cf44:	601a      	str	r2, [r3, #0]
4000cf46:	f103 0304 	add.w	r3, r3, #4
4000cf4a:	f04f 0200 	mov.w	r2, #0
4000cf4e:	601a      	str	r2, [r3, #0]
4000cf50:	f103 0304 	add.w	r3, r3, #4
4000cf54:	f04f 0200 	mov.w	r2, #0
4000cf58:	601a      	str	r2, [r3, #0]
4000cf5a:	f103 0304 	add.w	r3, r3, #4
4000cf5e:	f04f 0200 	mov.w	r2, #0
4000cf62:	601a      	str	r2, [r3, #0]
4000cf64:	f103 0304 	add.w	r3, r3, #4
4000cf68:	f04f 0200 	mov.w	r2, #0
4000cf6c:	601a      	str	r2, [r3, #0]
4000cf6e:	f103 0304 	add.w	r3, r3, #4
4000cf72:	f04f 0200 	mov.w	r2, #0
4000cf76:	601a      	str	r2, [r3, #0]
4000cf78:	f103 0304 	add.w	r3, r3, #4
4000cf7c:	f04f 0200 	mov.w	r2, #0
4000cf80:	601a      	str	r2, [r3, #0]
4000cf82:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1370
4000cf86:	68fb      	ldr	r3, [r7, #12]
4000cf88:	689b      	ldr	r3, [r3, #8]
4000cf8a:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1373
4000cf8c:	68bb      	ldr	r3, [r7, #8]
4000cf8e:	2b01      	cmp	r3, #1
4000cf90:	d103      	bne.n	4000cf9a <ddr3TxDmShiftDqs+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1374
4000cf92:	f04f 0301 	mov.w	r3, #1
4000cf96:	647b      	str	r3, [r7, #68]	; 0x44
4000cf98:	e002      	b.n	4000cfa0 <ddr3TxDmShiftDqs+0x90>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1376
4000cf9a:	68fb      	ldr	r3, [r7, #12]
4000cf9c:	689b      	ldr	r3, [r3, #8]
4000cf9e:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1378
4000cfa0:	68bb      	ldr	r3, [r7, #8]
4000cfa2:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1394
4000cfa4:	f04f 0300 	mov.w	r3, #0
4000cfa8:	643b      	str	r3, [r7, #64]	; 0x40
4000cfaa:	e009      	b.n	4000cfc0 <ddr3TxDmShiftDqs+0xb0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1395
4000cfac:	f04f 0000 	mov.w	r0, #0
4000cfb0:	6c39      	ldr	r1, [r7, #64]	; 0x40
4000cfb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000cfb4:	f000 f8aa 	bl	4000d10c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1394
4000cfb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000cfba:	f103 0301 	add.w	r3, r3, #1
4000cfbe:	643b      	str	r3, [r7, #64]	; 0x40
4000cfc0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cfc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000cfc4:	429a      	cmp	r2, r3
4000cfc6:	d3f1      	bcc.n	4000cfac <ddr3TxDmShiftDqs+0x9c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1398
4000cfc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000cfca:	f103 0301 	add.w	r3, r3, #1
4000cfce:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1402
4000cfd0:	f04f 0300 	mov.w	r3, #0
4000cfd4:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1404
4000cfd6:	f107 0338 	add.w	r3, r7, #56	; 0x38
4000cfda:	68f8      	ldr	r0, [r7, #12]
4000cfdc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
4000cfde:	461a      	mov	r2, r3
4000cfe0:	4b49      	ldr	r3, [pc, #292]	; (4000d108 <ddr3TxDmShiftDqs+0x1f8>)
4000cfe2:	58e3      	ldr	r3, [r4, r3]
4000cfe4:	f001 f996 	bl	4000e314 <ddr3SdramDmCompare>
4000cfe8:	4603      	mov	r3, r0
4000cfea:	2b00      	cmp	r3, #0
4000cfec:	d002      	beq.n	4000cff4 <ddr3TxDmShiftDqs+0xe4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1406
4000cfee:	f04f 0301 	mov.w	r3, #1
4000cff2:	e07f      	b.n	4000d0f4 <ddr3TxDmShiftDqs+0x1e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1408
4000cff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cff6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000cff8:	4013      	ands	r3, r2
4000cffa:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1416
4000cffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cffe:	2b00      	cmp	r3, #0
4000d000:	d029      	beq.n	4000d056 <ddr3TxDmShiftDqs+0x146>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1418
4000d002:	f04f 0300 	mov.w	r3, #0
4000d006:	643b      	str	r3, [r7, #64]	; 0x40
4000d008:	e021      	b.n	4000d04e <ddr3TxDmShiftDqs+0x13e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1419
4000d00a:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000d00c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d00e:	fa22 f303 	lsr.w	r3, r2, r3
4000d012:	f003 0301 	and.w	r3, r3, #1
4000d016:	b2db      	uxtb	r3, r3
4000d018:	2b00      	cmp	r3, #0
4000d01a:	d014      	beq.n	4000d046 <ddr3TxDmShiftDqs+0x136>
4000d01c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d01e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d022:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000d026:	18cb      	adds	r3, r1, r3
4000d028:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000d02c:	2b00      	cmp	r3, #0
4000d02e:	d10a      	bne.n	4000d046 <ddr3TxDmShiftDqs+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1420
4000d030:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d032:	f1a3 0203 	sub.w	r2, r3, #3
4000d036:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d038:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d03c:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000d040:	18cb      	adds	r3, r1, r3
4000d042:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1418
4000d046:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d048:	f103 0301 	add.w	r3, r3, #1
4000d04c:	643b      	str	r3, [r7, #64]	; 0x40
4000d04e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d050:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000d052:	429a      	cmp	r2, r3
4000d054:	d3d9      	bcc.n	4000d00a <ddr3TxDmShiftDqs+0xfa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1424
4000d056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d058:	2b00      	cmp	r3, #0
4000d05a:	d002      	beq.n	4000d062 <ddr3TxDmShiftDqs+0x152>
4000d05c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d05e:	2b1f      	cmp	r3, #31
4000d060:	d1a0      	bne.n	4000cfa4 <ddr3TxDmShiftDqs+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1427
4000d062:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d064:	2b00      	cmp	r3, #0
4000d066:	d029      	beq.n	4000d0bc <ddr3TxDmShiftDqs+0x1ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1431
4000d068:	f04f 0300 	mov.w	r3, #0
4000d06c:	643b      	str	r3, [r7, #64]	; 0x40
4000d06e:	e021      	b.n	4000d0b4 <ddr3TxDmShiftDqs+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1432
4000d070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d072:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000d074:	fa22 f303 	lsr.w	r3, r2, r3
4000d078:	f003 0301 	and.w	r3, r3, #1
4000d07c:	b2db      	uxtb	r3, r3
4000d07e:	2b00      	cmp	r3, #0
4000d080:	d014      	beq.n	4000d0ac <ddr3TxDmShiftDqs+0x19c>
4000d082:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d084:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d088:	f107 0250 	add.w	r2, r7, #80	; 0x50
4000d08c:	18d3      	adds	r3, r2, r3
4000d08e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000d092:	2b00      	cmp	r3, #0
4000d094:	d10a      	bne.n	4000d0ac <ddr3TxDmShiftDqs+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1433
4000d096:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d098:	f1a3 0203 	sub.w	r2, r3, #3
4000d09c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d09e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d0a2:	f107 0150 	add.w	r1, r7, #80	; 0x50
4000d0a6:	18cb      	adds	r3, r1, r3
4000d0a8:	f843 2c3c 	str.w	r2, [r3, #-60]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1431
4000d0ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d0ae:	f103 0301 	add.w	r3, r3, #1
4000d0b2:	643b      	str	r3, [r7, #64]	; 0x40
4000d0b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d0b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000d0b8:	429a      	cmp	r2, r3
4000d0ba:	d3d9      	bcc.n	4000d070 <ddr3TxDmShiftDqs+0x160>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1441
4000d0bc:	f04f 0300 	mov.w	r3, #0
4000d0c0:	643b      	str	r3, [r7, #64]	; 0x40
4000d0c2:	e011      	b.n	4000d0e8 <ddr3TxDmShiftDqs+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1442
4000d0c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d0c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d0ca:	f107 0250 	add.w	r2, r7, #80	; 0x50
4000d0ce:	18d3      	adds	r3, r2, r3
4000d0d0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
4000d0d4:	f04f 0000 	mov.w	r0, #0
4000d0d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
4000d0da:	461a      	mov	r2, r3
4000d0dc:	f000 f816 	bl	4000d10c <ddr3PbsWritePupDQSReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1441
4000d0e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d0e2:	f103 0301 	add.w	r3, r3, #1
4000d0e6:	643b      	str	r3, [r7, #64]	; 0x40
4000d0e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d0ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000d0ec:	429a      	cmp	r2, r3
4000d0ee:	d3e9      	bcc.n	4000d0c4 <ddr3TxDmShiftDqs+0x1b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1446
4000d0f0:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1447
4000d0f4:	4618      	mov	r0, r3
4000d0f6:	f107 0754 	add.w	r7, r7, #84	; 0x54
4000d0fa:	46bd      	mov	sp, r7
4000d0fc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d100:	4770      	bx	lr
4000d102:	bf00      	nop
4000d104:	0000bd38 	andeq	fp, r0, r8, lsr sp
4000d108:	00000008 	andeq	r0, r0, r8

4000d10c <ddr3PbsWritePupDQSReg>:
ddr3PbsWritePupDQSReg():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1451
4000d10c:	b580      	push	{r7, lr}
4000d10e:	b086      	sub	sp, #24
4000d110:	af00      	add	r7, sp, #0
4000d112:	60f8      	str	r0, [r7, #12]
4000d114:	60b9      	str	r1, [r7, #8]
4000d116:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1454
4000d118:	f04f 0000 	mov.w	r0, #0
4000d11c:	68f9      	ldr	r1, [r7, #12]
4000d11e:	68ba      	ldr	r2, [r7, #8]
4000d120:	f7fd fc0c 	bl	4000a93c <ddr3ReadPupReg>
4000d124:	4603      	mov	r3, r0
4000d126:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000d12a:	ea4f 5393 	mov.w	r3, r3, lsr #22
4000d12e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1455
4000d130:	697b      	ldr	r3, [r7, #20]
4000d132:	f003 031f 	and.w	r3, r3, #31
4000d136:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1456
4000d138:	687a      	ldr	r2, [r7, #4]
4000d13a:	693b      	ldr	r3, [r7, #16]
4000d13c:	18d3      	adds	r3, r2, r3
4000d13e:	ea4f 2383 	mov.w	r3, r3, lsl #10
4000d142:	697a      	ldr	r2, [r7, #20]
4000d144:	4313      	orrs	r3, r2
4000d146:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1458
4000d148:	697b      	ldr	r3, [r7, #20]
4000d14a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000d14e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1460
4000d150:	68bb      	ldr	r3, [r7, #8]
4000d152:	ea4f 5383 	mov.w	r3, r3, lsl #22
4000d156:	697a      	ldr	r2, [r7, #20]
4000d158:	4313      	orrs	r3, r2
4000d15a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1462
4000d15c:	68fb      	ldr	r3, [r7, #12]
4000d15e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d162:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000d166:	697a      	ldr	r2, [r7, #20]
4000d168:	4313      	orrs	r3, r2
4000d16a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1466
4000d16c:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000d170:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d174:	697a      	ldr	r2, [r7, #20]
4000d176:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1468
4000d178:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000d17c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d180:	f7fd fee8 	bl	4000af54 <MV_MEMIO_LE32_READ>
4000d184:	4603      	mov	r3, r0
4000d186:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000d18a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1470
4000d18c:	697b      	ldr	r3, [r7, #20]
4000d18e:	2b00      	cmp	r3, #0
4000d190:	d1f2      	bne.n	4000d178 <ddr3PbsWritePupDQSReg+0x6c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1472
4000d192:	f04f 000a 	mov.w	r0, #10
4000d196:	f7fd fb03 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1474
4000d19a:	f107 0718 	add.w	r7, r7, #24
4000d19e:	46bd      	mov	sp, r7
4000d1a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000d1a4:	4770      	bx	lr
4000d1a6:	bf00      	nop

4000d1a8 <ddr3LoadPbsPatterns>:
ddr3LoadPbsPatterns():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1480
4000d1a8:	b590      	push	{r4, r7, lr}
4000d1aa:	b08d      	sub	sp, #52	; 0x34
4000d1ac:	af06      	add	r7, sp, #24
4000d1ae:	6078      	str	r0, [r7, #4]
4000d1b0:	4c45      	ldr	r4, [pc, #276]	; (4000d2c8 <ddr3LoadPbsPatterns+0x120>)
4000d1b2:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1485
4000d1b4:	f04f 0300 	mov.w	r3, #0
4000d1b8:	617b      	str	r3, [r7, #20]
4000d1ba:	e078      	b.n	4000d2ae <ddr3LoadPbsPatterns+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1486
4000d1bc:	687b      	ldr	r3, [r7, #4]
4000d1be:	685a      	ldr	r2, [r3, #4]
4000d1c0:	697b      	ldr	r3, [r7, #20]
4000d1c2:	f04f 0101 	mov.w	r1, #1
4000d1c6:	fa01 f303 	lsl.w	r3, r1, r3
4000d1ca:	4013      	ands	r3, r2
4000d1cc:	2b00      	cmp	r3, #0
4000d1ce:	d06a      	beq.n	4000d2a6 <ddr3LoadPbsPatterns+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1488
4000d1d0:	f04f 0300 	mov.w	r3, #0
4000d1d4:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1489
4000d1d6:	f04f 0300 	mov.w	r3, #0
4000d1da:	60fb      	str	r3, [r7, #12]
4000d1dc:	e011      	b.n	4000d202 <ddr3LoadPbsPatterns+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1490
4000d1de:	687b      	ldr	r3, [r7, #4]
4000d1e0:	685a      	ldr	r2, [r3, #4]
4000d1e2:	68fb      	ldr	r3, [r7, #12]
4000d1e4:	f04f 0101 	mov.w	r1, #1
4000d1e8:	fa01 f303 	lsl.w	r3, r1, r3
4000d1ec:	4013      	ands	r3, r2
4000d1ee:	2b00      	cmp	r3, #0
4000d1f0:	d003      	beq.n	4000d1fa <ddr3LoadPbsPatterns+0x52>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1491
4000d1f2:	693b      	ldr	r3, [r7, #16]
4000d1f4:	f103 0301 	add.w	r3, r3, #1
4000d1f8:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1489
4000d1fa:	68fb      	ldr	r3, [r7, #12]
4000d1fc:	f103 0301 	add.w	r3, r3, #1
4000d200:	60fb      	str	r3, [r7, #12]
4000d202:	68fa      	ldr	r2, [r7, #12]
4000d204:	697b      	ldr	r3, [r7, #20]
4000d206:	429a      	cmp	r2, r3
4000d208:	d3e9      	bcc.n	4000d1de <ddr3LoadPbsPatterns+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1495
4000d20a:	693b      	ldr	r3, [r7, #16]
4000d20c:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000d210:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
4000d214:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1496
4000d216:	f04f 0310 	mov.w	r3, #16
4000d21a:	9300      	str	r3, [sp, #0]
4000d21c:	68bb      	ldr	r3, [r7, #8]
4000d21e:	9301      	str	r3, [sp, #4]
4000d220:	f04f 0301 	mov.w	r3, #1
4000d224:	9302      	str	r3, [sp, #8]
4000d226:	f04f 0300 	mov.w	r3, #0
4000d22a:	9303      	str	r3, [sp, #12]
4000d22c:	f04f 0300 	mov.w	r3, #0
4000d230:	9304      	str	r3, [sp, #16]
4000d232:	f04f 0300 	mov.w	r3, #0
4000d236:	9305      	str	r3, [sp, #20]
4000d238:	6878      	ldr	r0, [r7, #4]
4000d23a:	f04f 0100 	mov.w	r1, #0
4000d23e:	f04f 0200 	mov.w	r2, #0
4000d242:	4b22      	ldr	r3, [pc, #136]	; (4000d2cc <ddr3LoadPbsPatterns+0x124>)
4000d244:	58e3      	ldr	r3, [r4, r3]
4000d246:	f000 ffbd 	bl	4000e1c4 <ddr3SdramCompare>
4000d24a:	4603      	mov	r3, r0
4000d24c:	2b00      	cmp	r3, #0
4000d24e:	d002      	beq.n	4000d256 <ddr3LoadPbsPatterns+0xae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1498
4000d250:	f04f 0301 	mov.w	r3, #1
4000d254:	e030      	b.n	4000d2b8 <ddr3LoadPbsPatterns+0x110>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1501
4000d256:	693b      	ldr	r3, [r7, #16]
4000d258:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000d25c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
4000d260:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1502
4000d262:	f04f 0310 	mov.w	r3, #16
4000d266:	9300      	str	r3, [sp, #0]
4000d268:	68bb      	ldr	r3, [r7, #8]
4000d26a:	9301      	str	r3, [sp, #4]
4000d26c:	f04f 0301 	mov.w	r3, #1
4000d270:	9302      	str	r3, [sp, #8]
4000d272:	f04f 0300 	mov.w	r3, #0
4000d276:	9303      	str	r3, [sp, #12]
4000d278:	f04f 0300 	mov.w	r3, #0
4000d27c:	9304      	str	r3, [sp, #16]
4000d27e:	f04f 0300 	mov.w	r3, #0
4000d282:	9305      	str	r3, [sp, #20]
4000d284:	6878      	ldr	r0, [r7, #4]
4000d286:	f04f 0100 	mov.w	r1, #0
4000d28a:	f04f 0200 	mov.w	r2, #0
4000d28e:	4b0f      	ldr	r3, [pc, #60]	; (4000d2cc <ddr3LoadPbsPatterns+0x124>)
4000d290:	58e3      	ldr	r3, [r4, r3]
4000d292:	f103 0340 	add.w	r3, r3, #64	; 0x40
4000d296:	f000 ff95 	bl	4000e1c4 <ddr3SdramCompare>
4000d29a:	4603      	mov	r3, r0
4000d29c:	2b00      	cmp	r3, #0
4000d29e:	d002      	beq.n	4000d2a6 <ddr3LoadPbsPatterns+0xfe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1504
4000d2a0:	f04f 0301 	mov.w	r3, #1
4000d2a4:	e008      	b.n	4000d2b8 <ddr3LoadPbsPatterns+0x110>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1485
4000d2a6:	697b      	ldr	r3, [r7, #20]
4000d2a8:	f103 0301 	add.w	r3, r3, #1
4000d2ac:	617b      	str	r3, [r7, #20]
4000d2ae:	697b      	ldr	r3, [r7, #20]
4000d2b0:	2b03      	cmp	r3, #3
4000d2b2:	d983      	bls.n	4000d1bc <ddr3LoadPbsPatterns+0x14>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1509
4000d2b4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_pbs.c:1510
4000d2b8:	4618      	mov	r0, r3
4000d2ba:	f107 071c 	add.w	r7, r7, #28
4000d2be:	46bd      	mov	sp, r7
4000d2c0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d2c4:	4770      	bx	lr
4000d2c6:	bf00      	nop
4000d2c8:	0000baa6 	andeq	fp, r0, r6, lsr #21
4000d2cc:	00000008 	andeq	r0, r0, r8

4000d2d0 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000d2d0:	b480      	push	{r7}
4000d2d2:	b085      	sub	sp, #20
4000d2d4:	af00      	add	r7, sp, #0
4000d2d6:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000d2d8:	687b      	ldr	r3, [r7, #4]
4000d2da:	681b      	ldr	r3, [r3, #0]
4000d2dc:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000d2de:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000d2e0:	4618      	mov	r0, r3
4000d2e2:	f107 0714 	add.w	r7, r7, #20
4000d2e6:	46bd      	mov	sp, r7
4000d2e8:	bc80      	pop	{r7}
4000d2ea:	4770      	bx	lr

4000d2ec <ddr3ReadLevelingHw>:
ddr3ReadLevelingHw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:108
4000d2ec:	b590      	push	{r4, r7, lr}
4000d2ee:	b089      	sub	sp, #36	; 0x24
4000d2f0:	af00      	add	r7, sp, #0
4000d2f2:	6078      	str	r0, [r7, #4]
4000d2f4:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:115
4000d2f6:	f04f 0340 	mov.w	r3, #64	; 0x40
4000d2fa:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:117
4000d2fc:	697b      	ldr	r3, [r7, #20]
4000d2fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
4000d302:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:120
4000d304:	683b      	ldr	r3, [r7, #0]
4000d306:	685b      	ldr	r3, [r3, #4]
4000d308:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000d30c:	697a      	ldr	r2, [r7, #20]
4000d30e:	4313      	orrs	r3, r2
4000d310:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:122
4000d312:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000d316:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d31a:	697a      	ldr	r2, [r7, #20]
4000d31c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:124
4000d31e:	f248 4088 	movw	r0, #33928	; 0x8488
4000d322:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000d326:	f7ff ffd3 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d32a:	4603      	mov	r3, r0
4000d32c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000d330:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:125
4000d332:	f248 4388 	movw	r3, #33928	; 0x8488
4000d336:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000d33a:	697a      	ldr	r2, [r7, #20]
4000d33c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:129
4000d33e:	f248 4088 	movw	r0, #33928	; 0x8488
4000d342:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000d346:	f7ff ffc3 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d34a:	4603      	mov	r3, r0
4000d34c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000d350:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:130
4000d352:	697b      	ldr	r3, [r7, #20]
4000d354:	2b00      	cmp	r3, #0
4000d356:	d1f2      	bne.n	4000d33e <ddr3ReadLevelingHw+0x52>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:133
4000d358:	f248 4088 	movw	r0, #33928	; 0x8488
4000d35c:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000d360:	f7ff ffb6 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d364:	4603      	mov	r3, r0
4000d366:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000d36a:	2b00      	cmp	r3, #0
4000d36c:	f000 80dd 	beq.w	4000d52a <ddr3ReadLevelingHw+0x23e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:137
4000d370:	683b      	ldr	r3, [r7, #0]
4000d372:	f04f 0200 	mov.w	r2, #0
4000d376:	f8c3 27fc 	str.w	r2, [r3, #2044]	; 0x7fc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:138
4000d37a:	683b      	ldr	r3, [r7, #0]
4000d37c:	f04f 020a 	mov.w	r2, #10
4000d380:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:141
4000d384:	f04f 0300 	mov.w	r3, #0
4000d388:	61bb      	str	r3, [r7, #24]
4000d38a:	e0af      	b.n	4000d4ec <ddr3ReadLevelingHw+0x200>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:142
4000d38c:	683b      	ldr	r3, [r7, #0]
4000d38e:	685a      	ldr	r2, [r3, #4]
4000d390:	69bb      	ldr	r3, [r7, #24]
4000d392:	f04f 0101 	mov.w	r1, #1
4000d396:	fa01 f303 	lsl.w	r3, r1, r3
4000d39a:	4013      	ands	r3, r2
4000d39c:	2b00      	cmp	r3, #0
4000d39e:	f000 80a1 	beq.w	4000d4e4 <ddr3ReadLevelingHw+0x1f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:144
4000d3a2:	f04f 0300 	mov.w	r3, #0
4000d3a6:	61fb      	str	r3, [r7, #28]
4000d3a8:	e096      	b.n	4000d4d8 <ddr3ReadLevelingHw+0x1ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:145
4000d3aa:	683b      	ldr	r3, [r7, #0]
4000d3ac:	689a      	ldr	r2, [r3, #8]
4000d3ae:	69fb      	ldr	r3, [r7, #28]
4000d3b0:	429a      	cmp	r2, r3
4000d3b2:	d106      	bne.n	4000d3c2 <ddr3ReadLevelingHw+0xd6>
4000d3b4:	683b      	ldr	r3, [r7, #0]
4000d3b6:	699b      	ldr	r3, [r3, #24]
4000d3b8:	2b00      	cmp	r3, #0
4000d3ba:	d002      	beq.n	4000d3c2 <ddr3ReadLevelingHw+0xd6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:146
4000d3bc:	f04f 0308 	mov.w	r3, #8
4000d3c0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:147
4000d3c2:	f04f 0002 	mov.w	r0, #2
4000d3c6:	69b9      	ldr	r1, [r7, #24]
4000d3c8:	69fa      	ldr	r2, [r7, #28]
4000d3ca:	f7fd fab7 	bl	4000a93c <ddr3ReadPupReg>
4000d3ce:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:148
4000d3d0:	697b      	ldr	r3, [r7, #20]
4000d3d2:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000d3d6:	f003 0307 	and.w	r3, r3, #7
4000d3da:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:149
4000d3dc:	697b      	ldr	r3, [r7, #20]
4000d3de:	f003 031f 	and.w	r3, r3, #31
4000d3e2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:150
4000d3e4:	6838      	ldr	r0, [r7, #0]
4000d3e6:	69fb      	ldr	r3, [r7, #28]
4000d3e8:	69b9      	ldr	r1, [r7, #24]
4000d3ea:	461a      	mov	r2, r3
4000d3ec:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d3f0:	1ad2      	subs	r2, r2, r3
4000d3f2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d3f6:	461a      	mov	r2, r3
4000d3f8:	460b      	mov	r3, r1
4000d3fa:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d3fe:	1a5b      	subs	r3, r3, r1
4000d400:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d404:	18d3      	adds	r3, r2, r3
4000d406:	18c3      	adds	r3, r0, r3
4000d408:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000d40c:	693a      	ldr	r2, [r7, #16]
4000d40e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:151
4000d410:	683b      	ldr	r3, [r7, #0]
4000d412:	f8d3 27fc 	ldr.w	r2, [r3, #2044]	; 0x7fc
4000d416:	693b      	ldr	r3, [r7, #16]
4000d418:	429a      	cmp	r2, r3
4000d41a:	d203      	bcs.n	4000d424 <ddr3ReadLevelingHw+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:152
4000d41c:	683b      	ldr	r3, [r7, #0]
4000d41e:	693a      	ldr	r2, [r7, #16]
4000d420:	f8c3 27fc 	str.w	r2, [r3, #2044]	; 0x7fc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:153
4000d424:	683b      	ldr	r3, [r7, #0]
4000d426:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
4000d42a:	693b      	ldr	r3, [r7, #16]
4000d42c:	429a      	cmp	r2, r3
4000d42e:	d903      	bls.n	4000d438 <ddr3ReadLevelingHw+0x14c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:154
4000d430:	683b      	ldr	r3, [r7, #0]
4000d432:	693a      	ldr	r2, [r7, #16]
4000d434:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:155
4000d438:	6838      	ldr	r0, [r7, #0]
4000d43a:	69fb      	ldr	r3, [r7, #28]
4000d43c:	69b9      	ldr	r1, [r7, #24]
4000d43e:	461a      	mov	r2, r3
4000d440:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d444:	1ad2      	subs	r2, r2, r3
4000d446:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d44a:	461a      	mov	r2, r3
4000d44c:	460b      	mov	r3, r1
4000d44e:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d452:	1a5b      	subs	r3, r3, r1
4000d454:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d458:	18d3      	adds	r3, r2, r3
4000d45a:	18c3      	adds	r3, r0, r3
4000d45c:	f503 6383 	add.w	r3, r3, #1048	; 0x418
4000d460:	68fa      	ldr	r2, [r7, #12]
4000d462:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:156
4000d464:	6838      	ldr	r0, [r7, #0]
4000d466:	69fb      	ldr	r3, [r7, #28]
4000d468:	69b9      	ldr	r1, [r7, #24]
4000d46a:	461a      	mov	r2, r3
4000d46c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d470:	1ad2      	subs	r2, r2, r3
4000d472:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d476:	461a      	mov	r2, r3
4000d478:	460b      	mov	r3, r1
4000d47a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d47e:	1a5b      	subs	r3, r3, r1
4000d480:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d484:	18d3      	adds	r3, r2, r3
4000d486:	18c3      	adds	r3, r0, r3
4000d488:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000d48c:	f04f 0202 	mov.w	r2, #2
4000d490:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:157
4000d492:	f04f 0003 	mov.w	r0, #3
4000d496:	69b9      	ldr	r1, [r7, #24]
4000d498:	69fa      	ldr	r2, [r7, #28]
4000d49a:	f7fd fa4f 	bl	4000a93c <ddr3ReadPupReg>
4000d49e:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:158
4000d4a0:	697b      	ldr	r3, [r7, #20]
4000d4a2:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000d4a6:	683c      	ldr	r4, [r7, #0]
4000d4a8:	69fb      	ldr	r3, [r7, #28]
4000d4aa:	69b9      	ldr	r1, [r7, #24]
4000d4ac:	461a      	mov	r2, r3
4000d4ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d4b2:	1ad2      	subs	r2, r2, r3
4000d4b4:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d4b8:	461a      	mov	r2, r3
4000d4ba:	460b      	mov	r3, r1
4000d4bc:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d4c0:	1a5b      	subs	r3, r3, r1
4000d4c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d4c6:	18d3      	adds	r3, r2, r3
4000d4c8:	18e3      	adds	r3, r4, r3
4000d4ca:	f203 4324 	addw	r3, r3, #1060	; 0x424
4000d4ce:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:144
4000d4d0:	69fb      	ldr	r3, [r7, #28]
4000d4d2:	f103 0301 	add.w	r3, r3, #1
4000d4d6:	61fb      	str	r3, [r7, #28]
4000d4d8:	683b      	ldr	r3, [r7, #0]
4000d4da:	68da      	ldr	r2, [r3, #12]
4000d4dc:	69fb      	ldr	r3, [r7, #28]
4000d4de:	429a      	cmp	r2, r3
4000d4e0:	f63f af63 	bhi.w	4000d3aa <ddr3ReadLevelingHw+0xbe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:141
4000d4e4:	69bb      	ldr	r3, [r7, #24]
4000d4e6:	f103 0301 	add.w	r3, r3, #1
4000d4ea:	61bb      	str	r3, [r7, #24]
4000d4ec:	69bb      	ldr	r3, [r7, #24]
4000d4ee:	2b03      	cmp	r3, #3
4000d4f0:	f67f af4c 	bls.w	4000d38c <ddr3ReadLevelingHw+0xa0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:178
4000d4f4:	f241 503c 	movw	r0, #5436	; 0x153c
4000d4f8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d4fc:	f7ff fee8 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d500:	4603      	mov	r3, r0
4000d502:	f003 021f 	and.w	r2, r3, #31
4000d506:	683b      	ldr	r3, [r7, #0]
4000d508:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:179
4000d50c:	f241 5038 	movw	r0, #5432	; 0x1538
4000d510:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d514:	f7ff fedc 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d518:	4603      	mov	r3, r0
4000d51a:	f003 021f 	and.w	r2, r3, #31
4000d51e:	683b      	ldr	r3, [r7, #0]
4000d520:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:185
4000d524:	f04f 0300 	mov.w	r3, #0
4000d528:	e001      	b.n	4000d52e <ddr3ReadLevelingHw+0x242>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:189
4000d52a:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:192
4000d52e:	4618      	mov	r0, r3
4000d530:	f107 0724 	add.w	r7, r7, #36	; 0x24
4000d534:	46bd      	mov	sp, r7
4000d536:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d53a:	4770      	bx	lr

4000d53c <ddr3ReadLevelingSw>:
ddr3ReadLevelingSw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:205
4000d53c:	b580      	push	{r7, lr}
4000d53e:	b08e      	sub	sp, #56	; 0x38
4000d540:	af02      	add	r7, sp, #8
4000d542:	60f8      	str	r0, [r7, #12]
4000d544:	60b9      	str	r1, [r7, #8]
4000d546:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:212
4000d548:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d54c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d550:	f7ff febe 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d554:	4603      	mov	r3, r0
4000d556:	f043 0301 	orr.w	r3, r3, #1
4000d55a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:213
4000d55c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000d55e:	f023 0308 	bic.w	r3, r3, #8
4000d562:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:215
4000d564:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d568:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d56c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d56e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:218
4000d570:	687b      	ldr	r3, [r7, #4]
4000d572:	685b      	ldr	r3, [r3, #4]
4000d574:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000d578:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000d57c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:219
4000d57e:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000d582:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d586:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d588:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:223
4000d58a:	f04f 0300 	mov.w	r3, #0
4000d58e:	62bb      	str	r3, [r7, #40]	; 0x28
4000d590:	e0fd      	b.n	4000d78e <ddr3ReadLevelingSw+0x252>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:227
4000d592:	f04f 0300 	mov.w	r3, #0
4000d596:	627b      	str	r3, [r7, #36]	; 0x24
4000d598:	e090      	b.n	4000d6bc <ddr3ReadLevelingSw+0x180>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:230
4000d59a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d59e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d5a2:	f7ff fe95 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d5a6:	4603      	mov	r3, r0
4000d5a8:	f023 0302 	bic.w	r3, r3, #2
4000d5ac:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:231
4000d5ae:	687b      	ldr	r3, [r7, #4]
4000d5b0:	699b      	ldr	r3, [r3, #24]
4000d5b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000d5b4:	fb02 f303 	mul.w	r3, r2, r3
4000d5b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000d5bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d5be:	4313      	orrs	r3, r2
4000d5c0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:232
4000d5c2:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d5c6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d5ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d5cc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:234
4000d5ce:	687b      	ldr	r3, [r7, #4]
4000d5d0:	689b      	ldr	r3, [r3, #8]
4000d5d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000d5d4:	f1c2 0201 	rsb	r2, r2, #1
4000d5d8:	fb02 f203 	mul.w	r2, r2, r3
4000d5dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000d5de:	18d3      	adds	r3, r2, r3
4000d5e0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:242
4000d5e2:	f241 5038 	movw	r0, #5432	; 0x1538
4000d5e6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d5ea:	f7ff fe71 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d5ee:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:243
4000d5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000d5f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d5f6:	f04f 021f 	mov.w	r2, #31
4000d5fa:	fa02 f303 	lsl.w	r3, r2, r3
4000d5fe:	ea6f 0303 	mvn.w	r3, r3
4000d602:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d604:	4013      	ands	r3, r2
4000d606:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:244
4000d608:	687b      	ldr	r3, [r7, #4]
4000d60a:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
4000d60e:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000d610:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d614:	fa02 f303 	lsl.w	r3, r2, r3
4000d618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d61a:	4313      	orrs	r3, r2
4000d61c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:245
4000d61e:	f241 5338 	movw	r3, #5432	; 0x1538
4000d622:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d626:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d628:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:248
4000d62a:	f241 503c 	movw	r0, #5436	; 0x153c
4000d62e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d632:	f7ff fe4d 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d636:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:249
4000d638:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000d63a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d63e:	f04f 021f 	mov.w	r2, #31
4000d642:	fa02 f303 	lsl.w	r3, r2, r3
4000d646:	ea6f 0303 	mvn.w	r3, r3
4000d64a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d64c:	4013      	ands	r3, r2
4000d64e:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:250
4000d650:	68bb      	ldr	r3, [r7, #8]
4000d652:	2b00      	cmp	r3, #0
4000d654:	d10d      	bne.n	4000d672 <ddr3ReadLevelingSw+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:251
4000d656:	687b      	ldr	r3, [r7, #4]
4000d658:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000d65c:	f103 0201 	add.w	r2, r3, #1
4000d660:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000d662:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d666:	fa02 f303 	lsl.w	r3, r2, r3
4000d66a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d66c:	4313      	orrs	r3, r2
4000d66e:	62fb      	str	r3, [r7, #44]	; 0x2c
4000d670:	e00c      	b.n	4000d68c <ddr3ReadLevelingSw+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:253
4000d672:	687b      	ldr	r3, [r7, #4]
4000d674:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000d678:	f103 0202 	add.w	r2, r3, #2
4000d67c:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000d67e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d682:	fa02 f303 	lsl.w	r3, r2, r3
4000d686:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d688:	4313      	orrs	r3, r2
4000d68a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:254
4000d68c:	f241 533c 	movw	r3, #5436	; 0x153c
4000d690:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d694:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d696:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:258
4000d698:	687b      	ldr	r3, [r7, #4]
4000d69a:	9300      	str	r3, [sp, #0]
4000d69c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
4000d69e:	68f9      	ldr	r1, [r7, #12]
4000d6a0:	68ba      	ldr	r2, [r7, #8]
4000d6a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000d6a4:	f000 f8ca 	bl	4000d83c <ddr3ReadLevelingSingleCsRlMode>
4000d6a8:	4603      	mov	r3, r0
4000d6aa:	2b00      	cmp	r3, #0
4000d6ac:	d002      	beq.n	4000d6b4 <ddr3ReadLevelingSw+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:259
4000d6ae:	f04f 0301 	mov.w	r3, #1
4000d6b2:	e0bc      	b.n	4000d82e <ddr3ReadLevelingSw+0x2f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:227
4000d6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000d6b6:	f103 0301 	add.w	r3, r3, #1
4000d6ba:	627b      	str	r3, [r7, #36]	; 0x24
4000d6bc:	687b      	ldr	r3, [r7, #4]
4000d6be:	699a      	ldr	r2, [r3, #24]
4000d6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000d6c2:	429a      	cmp	r2, r3
4000d6c4:	f4bf af69 	bcs.w	4000d59a <ddr3ReadLevelingSw+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:271
4000d6c8:	f04f 0300 	mov.w	r3, #0
4000d6cc:	623b      	str	r3, [r7, #32]
4000d6ce:	e003      	b.n	4000d6d8 <ddr3ReadLevelingSw+0x19c>
4000d6d0:	6a3b      	ldr	r3, [r7, #32]
4000d6d2:	f103 0301 	add.w	r3, r3, #1
4000d6d6:	623b      	str	r3, [r7, #32]
4000d6d8:	687b      	ldr	r3, [r7, #4]
4000d6da:	689a      	ldr	r2, [r3, #8]
4000d6dc:	687b      	ldr	r3, [r7, #4]
4000d6de:	699b      	ldr	r3, [r3, #24]
4000d6e0:	18d2      	adds	r2, r2, r3
4000d6e2:	6a3b      	ldr	r3, [r7, #32]
4000d6e4:	429a      	cmp	r2, r3
4000d6e6:	d8f3      	bhi.n	4000d6d0 <ddr3ReadLevelingSw+0x194>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:285
4000d6e8:	f04f 0300 	mov.w	r3, #0
4000d6ec:	623b      	str	r3, [r7, #32]
4000d6ee:	e042      	b.n	4000d776 <ddr3ReadLevelingSw+0x23a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:286
4000d6f0:	687b      	ldr	r3, [r7, #4]
4000d6f2:	689a      	ldr	r2, [r3, #8]
4000d6f4:	6a3b      	ldr	r3, [r7, #32]
4000d6f6:	429a      	cmp	r2, r3
4000d6f8:	d001      	beq.n	4000d6fe <ddr3ReadLevelingSw+0x1c2>
4000d6fa:	6a3b      	ldr	r3, [r7, #32]
4000d6fc:	e001      	b.n	4000d702 <ddr3ReadLevelingSw+0x1c6>
4000d6fe:	f04f 0308 	mov.w	r3, #8
4000d702:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:288
4000d704:	6878      	ldr	r0, [r7, #4]
4000d706:	6a3b      	ldr	r3, [r7, #32]
4000d708:	6ab9      	ldr	r1, [r7, #40]	; 0x28
4000d70a:	461a      	mov	r2, r3
4000d70c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d710:	1ad2      	subs	r2, r2, r3
4000d712:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d716:	461a      	mov	r2, r3
4000d718:	460b      	mov	r3, r1
4000d71a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d71e:	1a5b      	subs	r3, r3, r1
4000d720:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d724:	18d3      	adds	r3, r2, r3
4000d726:	18c3      	adds	r3, r0, r3
4000d728:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000d72c:	681b      	ldr	r3, [r3, #0]
4000d72e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:289
4000d730:	6878      	ldr	r0, [r7, #4]
4000d732:	6a3b      	ldr	r3, [r7, #32]
4000d734:	6ab9      	ldr	r1, [r7, #40]	; 0x28
4000d736:	461a      	mov	r2, r3
4000d738:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d73c:	1ad2      	subs	r2, r2, r3
4000d73e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d742:	461a      	mov	r2, r3
4000d744:	460b      	mov	r3, r1
4000d746:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d74a:	1a5b      	subs	r3, r3, r1
4000d74c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d750:	18d3      	adds	r3, r2, r3
4000d752:	18c3      	adds	r3, r0, r3
4000d754:	f503 6383 	add.w	r3, r3, #1048	; 0x418
4000d758:	681b      	ldr	r3, [r3, #0]
4000d75a:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:298
4000d75c:	693b      	ldr	r3, [r7, #16]
4000d75e:	9300      	str	r3, [sp, #0]
4000d760:	f04f 0002 	mov.w	r0, #2
4000d764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
4000d766:	69ba      	ldr	r2, [r7, #24]
4000d768:	697b      	ldr	r3, [r7, #20]
4000d76a:	f7fd f84d 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:285
4000d76e:	6a3b      	ldr	r3, [r7, #32]
4000d770:	f103 0301 	add.w	r3, r3, #1
4000d774:	623b      	str	r3, [r7, #32]
4000d776:	687b      	ldr	r3, [r7, #4]
4000d778:	689a      	ldr	r2, [r3, #8]
4000d77a:	687b      	ldr	r3, [r7, #4]
4000d77c:	699b      	ldr	r3, [r3, #24]
4000d77e:	18d2      	adds	r2, r2, r3
4000d780:	6a3b      	ldr	r3, [r7, #32]
4000d782:	429a      	cmp	r2, r3
4000d784:	d8b4      	bhi.n	4000d6f0 <ddr3ReadLevelingSw+0x1b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:223
4000d786:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000d788:	f103 0301 	add.w	r3, r3, #1
4000d78c:	62bb      	str	r3, [r7, #40]	; 0x28
4000d78e:	687b      	ldr	r3, [r7, #4]
4000d790:	681a      	ldr	r2, [r3, #0]
4000d792:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000d794:	429a      	cmp	r2, r3
4000d796:	f63f aefc 	bhi.w	4000d592 <ddr3ReadLevelingSw+0x56>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:303
4000d79a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d79e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d7a2:	f7ff fd95 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d7a6:	4603      	mov	r3, r0
4000d7a8:	f043 0310 	orr.w	r3, r3, #16
4000d7ac:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:304
4000d7ae:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d7b2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d7b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d7b8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:307
4000d7ba:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d7be:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d7c2:	f7ff fd85 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d7c6:	4603      	mov	r3, r0
4000d7c8:	f003 0310 	and.w	r3, r3, #16
4000d7cc:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:308
4000d7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000d7d0:	2b00      	cmp	r3, #0
4000d7d2:	d1f2      	bne.n	4000d7ba <ddr3ReadLevelingSw+0x27e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:311
4000d7d4:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d7d8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d7dc:	f7ff fd78 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d7e0:	4603      	mov	r3, r0
4000d7e2:	f023 0302 	bic.w	r3, r3, #2
4000d7e6:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:312
4000d7e8:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d7ec:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d7f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d7f2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:315
4000d7f4:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000d7f8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d7fc:	f04f 0200 	mov.w	r2, #0
4000d800:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:319
4000d802:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d806:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d80a:	f7ff fd61 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d80e:	4603      	mov	r3, r0
4000d810:	f023 0301 	bic.w	r3, r3, #1
4000d814:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:321
4000d816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000d818:	f043 0308 	orr.w	r3, r3, #8
4000d81c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:323
4000d81e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d822:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d826:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000d828:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:327
4000d82a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:328
4000d82e:	4618      	mov	r0, r3
4000d830:	f107 0730 	add.w	r7, r7, #48	; 0x30
4000d834:	46bd      	mov	sp, r7
4000d836:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000d83a:	4770      	bx	lr

4000d83c <ddr3ReadLevelingSingleCsRlMode>:
ddr3ReadLevelingSingleCsRlMode():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:343
4000d83c:	b5f0      	push	{r4, r5, r6, r7, lr}
4000d83e:	b09d      	sub	sp, #116	; 0x74
4000d840:	af06      	add	r7, sp, #24
4000d842:	60f8      	str	r0, [r7, #12]
4000d844:	60b9      	str	r1, [r7, #8]
4000d846:	607a      	str	r2, [r7, #4]
4000d848:	603b      	str	r3, [r7, #0]
4000d84a:	f8df 48b4 	ldr.w	r4, [pc, #2228]	; 4000e100 <ddr3ReadLevelingSingleCsRlMode+0x8c4>
4000d84e:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:348
4000d850:	f04f 0300 	mov.w	r3, #0
4000d854:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:353
4000d856:	f04f 0300 	mov.w	r3, #0
4000d85a:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:354
4000d85c:	f04f 0300 	mov.w	r3, #0
4000d860:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:355
4000d862:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000d864:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000d868:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:356
4000d86a:	f04f 0300 	mov.w	r3, #0
4000d86e:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:357
4000d870:	f04f 0300 	mov.w	r3, #0
4000d874:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:358
4000d876:	f04f 0300 	mov.w	r3, #0
4000d87a:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:359
4000d87c:	f04f 0300 	mov.w	r3, #0
4000d880:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:360
4000d882:	f04f 0300 	mov.w	r3, #0
4000d886:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:361
4000d888:	f04f 0300 	mov.w	r3, #0
4000d88c:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:363
4000d88e:	f04f 0300 	mov.w	r3, #0
4000d892:	64fb      	str	r3, [r7, #76]	; 0x4c
4000d894:	e01e      	b.n	4000d8d4 <ddr3ReadLevelingSingleCsRlMode+0x98>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:364
4000d896:	683b      	ldr	r3, [r7, #0]
4000d898:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000d89c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d89e:	18d3      	adds	r3, r2, r3
4000d8a0:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000d8a2:	68f9      	ldr	r1, [r7, #12]
4000d8a4:	461a      	mov	r2, r3
4000d8a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d8aa:	1ad2      	subs	r2, r2, r3
4000d8ac:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d8b0:	461a      	mov	r2, r3
4000d8b2:	460b      	mov	r3, r1
4000d8b4:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d8b8:	1a5b      	subs	r3, r3, r1
4000d8ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d8be:	18d3      	adds	r3, r2, r3
4000d8c0:	18c3      	adds	r3, r0, r3
4000d8c2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000d8c6:	f04f 0200 	mov.w	r2, #0
4000d8ca:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:363
4000d8cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d8ce:	f103 0301 	add.w	r3, r3, #1
4000d8d2:	64fb      	str	r3, [r7, #76]	; 0x4c
4000d8d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000d8d6:	689b      	ldr	r3, [r3, #8]
4000d8d8:	683a      	ldr	r2, [r7, #0]
4000d8da:	f1c2 0201 	rsb	r2, r2, #1
4000d8de:	fb02 f203 	mul.w	r2, r2, r3
4000d8e2:	683b      	ldr	r3, [r7, #0]
4000d8e4:	18d2      	adds	r2, r2, r3
4000d8e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d8e8:	429a      	cmp	r2, r3
4000d8ea:	d8d4      	bhi.n	4000d896 <ddr3ReadLevelingSingleCsRlMode+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:368
4000d8ec:	e30d      	b.n	4000df0a <ddr3ReadLevelingSingleCsRlMode+0x6ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:369
4000d8ee:	f04f 0300 	mov.w	r3, #0
4000d8f2:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:382
4000d8f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d8f6:	9300      	str	r3, [sp, #0]
4000d8f8:	f04f 0002 	mov.w	r0, #2
4000d8fc:	68f9      	ldr	r1, [r7, #12]
4000d8fe:	f04f 020a 	mov.w	r2, #10
4000d902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000d904:	f7fc ff80 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:385
4000d908:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d90c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d910:	f7ff fcde 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d914:	4603      	mov	r3, r0
4000d916:	f043 0310 	orr.w	r3, r3, #16
4000d91a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:386
4000d91c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000d920:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000d924:	69ba      	ldr	r2, [r7, #24]
4000d926:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:389
4000d928:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d92c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d930:	f7ff fcce 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d934:	4603      	mov	r3, r0
4000d936:	f003 0310 	and.w	r3, r3, #16
4000d93a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:390
4000d93c:	69bb      	ldr	r3, [r7, #24]
4000d93e:	2b00      	cmp	r3, #0
4000d940:	d1f2      	bne.n	4000d928 <ddr3ReadLevelingSingleCsRlMode+0xec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:393
4000d942:	68fb      	ldr	r3, [r7, #12]
4000d944:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000d948:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:394
4000d94a:	f04f 0300 	mov.w	r3, #0
4000d94e:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:395
4000d950:	f107 0310 	add.w	r3, r7, #16
4000d954:	f04f 0210 	mov.w	r2, #16
4000d958:	9200      	str	r2, [sp, #0]
4000d95a:	697a      	ldr	r2, [r7, #20]
4000d95c:	9201      	str	r2, [sp, #4]
4000d95e:	f04f 0200 	mov.w	r2, #0
4000d962:	9202      	str	r2, [sp, #8]
4000d964:	f04f 0200 	mov.w	r2, #0
4000d968:	9203      	str	r2, [sp, #12]
4000d96a:	f04f 0200 	mov.w	r2, #0
4000d96e:	9204      	str	r2, [sp, #16]
4000d970:	f04f 0200 	mov.w	r2, #0
4000d974:	9205      	str	r2, [sp, #20]
4000d976:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000d978:	f04f 01ff 	mov.w	r1, #255	; 0xff
4000d97c:	461a      	mov	r2, r3
4000d97e:	f8df 3784 	ldr.w	r3, [pc, #1924]	; 4000e104 <ddr3ReadLevelingSingleCsRlMode+0x8c8>
4000d982:	58e3      	ldr	r3, [r4, r3]
4000d984:	f000 fc1e 	bl	4000e1c4 <ddr3SdramCompare>
4000d988:	4603      	mov	r3, r0
4000d98a:	2b00      	cmp	r3, #0
4000d98c:	d002      	beq.n	4000d994 <ddr3ReadLevelingSingleCsRlMode+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:397
4000d98e:	f04f 0301 	mov.w	r3, #1
4000d992:	e3ad      	b.n	4000e0f0 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:400
4000d994:	f04f 0300 	mov.w	r3, #0
4000d998:	64fb      	str	r3, [r7, #76]	; 0x4c
4000d99a:	e11e      	b.n	4000dbda <ddr3ReadLevelingSingleCsRlMode+0x39e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:403
4000d99c:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000d9a0:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000d9a4:	f7ff fc94 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000d9a8:	4602      	mov	r2, r0
4000d9aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d9ac:	f103 0311 	add.w	r3, r3, #17
4000d9b0:	fa22 f303 	lsr.w	r3, r2, r3
4000d9b4:	f003 0301 	and.w	r3, r3, #1
4000d9b8:	2b00      	cmp	r3, #0
4000d9ba:	f040 810a 	bne.w	4000dbd2 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:405
4000d9be:	693b      	ldr	r3, [r7, #16]
4000d9c0:	ea6f 0203 	mvn.w	r2, r3
4000d9c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d9c6:	fa22 f303 	lsr.w	r3, r2, r3
4000d9ca:	f003 0301 	and.w	r3, r3, #1
4000d9ce:	b2db      	uxtb	r3, r3
4000d9d0:	2b00      	cmp	r3, #0
4000d9d2:	f000 80fe 	beq.w	4000dbd2 <ddr3ReadLevelingSingleCsRlMode+0x396>
4000d9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000d9d8:	2b00      	cmp	r3, #0
4000d9da:	f040 80fa 	bne.w	4000dbd2 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:407
4000d9de:	683b      	ldr	r3, [r7, #0]
4000d9e0:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000d9e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d9e6:	18d3      	adds	r3, r2, r3
4000d9e8:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000d9ea:	68f9      	ldr	r1, [r7, #12]
4000d9ec:	461a      	mov	r2, r3
4000d9ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d9f2:	1ad2      	subs	r2, r2, r3
4000d9f4:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d9f8:	461a      	mov	r2, r3
4000d9fa:	460b      	mov	r3, r1
4000d9fc:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000da00:	1a5b      	subs	r3, r3, r1
4000da02:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000da06:	18d3      	adds	r3, r2, r3
4000da08:	18c3      	adds	r3, r0, r3
4000da0a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000da0e:	681b      	ldr	r3, [r3, #0]
4000da10:	2b00      	cmp	r3, #0
4000da12:	f040 80de 	bne.w	4000dbd2 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:410
4000da16:	683b      	ldr	r3, [r7, #0]
4000da18:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000da1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000da1e:	18d3      	adds	r3, r2, r3
4000da20:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000da22:	68f9      	ldr	r1, [r7, #12]
4000da24:	461a      	mov	r2, r3
4000da26:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000da2a:	1ad2      	subs	r2, r2, r3
4000da2c:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000da30:	461a      	mov	r2, r3
4000da32:	460b      	mov	r3, r1
4000da34:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000da38:	1a5b      	subs	r3, r3, r1
4000da3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000da3e:	18d3      	adds	r3, r2, r3
4000da40:	18c3      	adds	r3, r0, r3
4000da42:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000da46:	681b      	ldr	r3, [r3, #0]
4000da48:	2b01      	cmp	r3, #1
4000da4a:	f200 80c2 	bhi.w	4000dbd2 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:412
4000da4e:	683b      	ldr	r3, [r7, #0]
4000da50:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000da54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000da56:	18d1      	adds	r1, r2, r3
4000da58:	6f3d      	ldr	r5, [r7, #112]	; 0x70
4000da5a:	68f8      	ldr	r0, [r7, #12]
4000da5c:	460a      	mov	r2, r1
4000da5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000da62:	1a52      	subs	r2, r2, r1
4000da64:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000da68:	461a      	mov	r2, r3
4000da6a:	4603      	mov	r3, r0
4000da6c:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000da70:	1a1b      	subs	r3, r3, r0
4000da72:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000da76:	18d3      	adds	r3, r2, r3
4000da78:	18eb      	adds	r3, r5, r3
4000da7a:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000da7e:	681b      	ldr	r3, [r3, #0]
4000da80:	f103 0501 	add.w	r5, r3, #1
4000da84:	6f3e      	ldr	r6, [r7, #112]	; 0x70
4000da86:	68f8      	ldr	r0, [r7, #12]
4000da88:	460a      	mov	r2, r1
4000da8a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000da8e:	1a52      	subs	r2, r2, r1
4000da90:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000da94:	461a      	mov	r2, r3
4000da96:	4603      	mov	r3, r0
4000da98:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000da9c:	1a1b      	subs	r3, r3, r0
4000da9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000daa2:	18d3      	adds	r3, r2, r3
4000daa4:	18f3      	adds	r3, r6, r3
4000daa6:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000daaa:	601d      	str	r5, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:414
4000daac:	683b      	ldr	r3, [r7, #0]
4000daae:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000dab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000dab4:	18d3      	adds	r3, r2, r3
4000dab6:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000dab8:	68f9      	ldr	r1, [r7, #12]
4000daba:	461a      	mov	r2, r3
4000dabc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000dac0:	1ad2      	subs	r2, r2, r3
4000dac2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000dac6:	461a      	mov	r2, r3
4000dac8:	460b      	mov	r3, r1
4000daca:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000dace:	1a5b      	subs	r3, r3, r1
4000dad0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000dad4:	18d3      	adds	r3, r2, r3
4000dad6:	18c3      	adds	r3, r0, r3
4000dad8:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000dadc:	681b      	ldr	r3, [r3, #0]
4000dade:	2b02      	cmp	r3, #2
4000dae0:	d174      	bne.n	4000dbcc <ddr3ReadLevelingSingleCsRlMode+0x390>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:415
4000dae2:	683b      	ldr	r3, [r7, #0]
4000dae4:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000dae8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000daea:	18d3      	adds	r3, r2, r3
4000daec:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000daee:	68f9      	ldr	r1, [r7, #12]
4000daf0:	461a      	mov	r2, r3
4000daf2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000daf6:	1ad2      	subs	r2, r2, r3
4000daf8:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000dafc:	461a      	mov	r2, r3
4000dafe:	460b      	mov	r3, r1
4000db00:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000db04:	1a5b      	subs	r3, r3, r1
4000db06:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000db0a:	18d3      	adds	r3, r2, r3
4000db0c:	18c3      	adds	r3, r0, r3
4000db0e:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000db12:	f04f 0200 	mov.w	r2, #0
4000db16:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:416
4000db18:	683b      	ldr	r3, [r7, #0]
4000db1a:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000db1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000db20:	18d3      	adds	r3, r2, r3
4000db22:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000db24:	68f9      	ldr	r1, [r7, #12]
4000db26:	461a      	mov	r2, r3
4000db28:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000db2c:	1ad2      	subs	r2, r2, r3
4000db2e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000db32:	461a      	mov	r2, r3
4000db34:	460b      	mov	r3, r1
4000db36:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000db3a:	1a5b      	subs	r3, r3, r1
4000db3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000db40:	18d3      	adds	r3, r2, r3
4000db42:	18c3      	adds	r3, r0, r3
4000db44:	f503 6383 	add.w	r3, r3, #1048	; 0x418
4000db48:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000db4a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:417
4000db4c:	683b      	ldr	r3, [r7, #0]
4000db4e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000db52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000db54:	18d3      	adds	r3, r2, r3
4000db56:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000db58:	68f9      	ldr	r1, [r7, #12]
4000db5a:	461a      	mov	r2, r3
4000db5c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000db60:	1ad2      	subs	r2, r2, r3
4000db62:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000db66:	461a      	mov	r2, r3
4000db68:	460b      	mov	r3, r1
4000db6a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000db6e:	1a5b      	subs	r3, r3, r1
4000db70:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000db74:	18d3      	adds	r3, r2, r3
4000db76:	18c3      	adds	r3, r0, r3
4000db78:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000db7c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000db7e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:418
4000db80:	683b      	ldr	r3, [r7, #0]
4000db82:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000db86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000db88:	18d3      	adds	r3, r2, r3
4000db8a:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000db8c:	68f9      	ldr	r1, [r7, #12]
4000db8e:	461a      	mov	r2, r3
4000db90:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000db94:	1ad2      	subs	r2, r2, r3
4000db96:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000db9a:	461a      	mov	r2, r3
4000db9c:	460b      	mov	r3, r1
4000db9e:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000dba2:	1a5b      	subs	r3, r3, r1
4000dba4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000dba8:	18d3      	adds	r3, r2, r3
4000dbaa:	18c3      	adds	r3, r0, r3
4000dbac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
4000dbb0:	f04f 0202 	mov.w	r2, #2
4000dbb4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:419
4000dbb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000dbb8:	f103 0301 	add.w	r3, r3, #1
4000dbbc:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:423
4000dbbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000dbc0:	2b00      	cmp	r3, #0
4000dbc2:	d106      	bne.n	4000dbd2 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:425
4000dbc4:	f04f 0301 	mov.w	r3, #1
4000dbc8:	62fb      	str	r3, [r7, #44]	; 0x2c
4000dbca:	e002      	b.n	4000dbd2 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:429
4000dbcc:	f04f 0301 	mov.w	r3, #1
4000dbd0:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:400
4000dbd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000dbd4:	f103 0301 	add.w	r3, r3, #1
4000dbd8:	64fb      	str	r3, [r7, #76]	; 0x4c
4000dbda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000dbdc:	689b      	ldr	r3, [r3, #8]
4000dbde:	683a      	ldr	r2, [r7, #0]
4000dbe0:	f1c2 0201 	rsb	r2, r2, #1
4000dbe4:	fb02 f203 	mul.w	r2, r2, r3
4000dbe8:	683b      	ldr	r3, [r7, #0]
4000dbea:	18d2      	adds	r2, r2, r3
4000dbec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000dbee:	429a      	cmp	r2, r3
4000dbf0:	f63f aed4 	bhi.w	4000d99c <ddr3ReadLevelingSingleCsRlMode+0x160>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:438
4000dbf4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000dbf6:	689b      	ldr	r3, [r3, #8]
4000dbf8:	683a      	ldr	r2, [r7, #0]
4000dbfa:	f1c2 0201 	rsb	r2, r2, #1
4000dbfe:	fb02 f203 	mul.w	r2, r2, r3
4000dc02:	683b      	ldr	r3, [r7, #0]
4000dc04:	18d2      	adds	r2, r2, r3
4000dc06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000dc08:	429a      	cmp	r2, r3
4000dc0a:	d102      	bne.n	4000dc12 <ddr3ReadLevelingSingleCsRlMode+0x3d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:439
4000dc0c:	f04f 0301 	mov.w	r3, #1
4000dc10:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:445
4000dc12:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000dc14:	2b01      	cmp	r3, #1
4000dc16:	d10d      	bne.n	4000dc34 <ddr3ReadLevelingSingleCsRlMode+0x3f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:446
4000dc18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000dc1a:	2b01      	cmp	r3, #1
4000dc1c:	d807      	bhi.n	4000dc2e <ddr3ReadLevelingSingleCsRlMode+0x3f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:447
4000dc1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000dc20:	f103 0301 	add.w	r3, r3, #1
4000dc24:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:448
4000dc26:	f04f 0301 	mov.w	r3, #1
4000dc2a:	62bb      	str	r3, [r7, #40]	; 0x28
4000dc2c:	e002      	b.n	4000dc34 <ddr3ReadLevelingSingleCsRlMode+0x3f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:453
4000dc2e:	f04f 0300 	mov.w	r3, #0
4000dc32:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:458
4000dc34:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000dc36:	2b00      	cmp	r3, #0
4000dc38:	f040 8167 	bne.w	4000df0a <ddr3ReadLevelingSingleCsRlMode+0x6ce>
4000dc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000dc3e:	2b00      	cmp	r3, #0
4000dc40:	f040 8163 	bne.w	4000df0a <ddr3ReadLevelingSingleCsRlMode+0x6ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:459
4000dc44:	f04f 0300 	mov.w	r3, #0
4000dc48:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:460
4000dc4a:	687b      	ldr	r3, [r7, #4]
4000dc4c:	2b00      	cmp	r3, #0
4000dc4e:	d109      	bne.n	4000dc64 <ddr3ReadLevelingSingleCsRlMode+0x428>
4000dc50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dc52:	2b00      	cmp	r3, #0
4000dc54:	d002      	beq.n	4000dc5c <ddr3ReadLevelingSingleCsRlMode+0x420>
4000dc56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dc58:	2b04      	cmp	r3, #4
4000dc5a:	d103      	bne.n	4000dc64 <ddr3ReadLevelingSingleCsRlMode+0x428>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:461
4000dc5c:	f04f 033a 	mov.w	r3, #58	; 0x3a
4000dc60:	637b      	str	r3, [r7, #52]	; 0x34
4000dc62:	e002      	b.n	4000dc6a <ddr3ReadLevelingSingleCsRlMode+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:463
4000dc64:	f04f 031f 	mov.w	r3, #31
4000dc68:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:467
4000dc6a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000dc6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000dc6e:	429a      	cmp	r2, r3
4000dc70:	d21a      	bcs.n	4000dca8 <ddr3ReadLevelingSingleCsRlMode+0x46c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:468
4000dc72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000dc74:	f103 0301 	add.w	r3, r3, #1
4000dc78:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:469
4000dc7a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000dc7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000dc7e:	429a      	cmp	r2, r3
4000dc80:	f040 80f9 	bne.w	4000de76 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:470
4000dc84:	687b      	ldr	r3, [r7, #4]
4000dc86:	2b00      	cmp	r3, #0
4000dc88:	d102      	bne.n	4000dc90 <ddr3ReadLevelingSingleCsRlMode+0x454>
4000dc8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dc8c:	2b04      	cmp	r3, #4
4000dc8e:	d007      	beq.n	4000dca0 <ddr3ReadLevelingSingleCsRlMode+0x464>
4000dc90:	687b      	ldr	r3, [r7, #4]
4000dc92:	2b00      	cmp	r3, #0
4000dc94:	f000 80ef 	beq.w	4000de76 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:471
4000dc98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dc9a:	2b07      	cmp	r3, #7
4000dc9c:	f040 80eb 	bne.w	4000de76 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:472
4000dca0:	f04f 0301 	mov.w	r3, #1
4000dca4:	627b      	str	r3, [r7, #36]	; 0x24
4000dca6:	e0e6      	b.n	4000de76 <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:475
4000dca8:	f04f 0300 	mov.w	r3, #0
4000dcac:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:476
4000dcae:	687b      	ldr	r3, [r7, #4]
4000dcb0:	2b00      	cmp	r3, #0
4000dcb2:	d11b      	bne.n	4000dcec <ddr3ReadLevelingSingleCsRlMode+0x4b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:477
4000dcb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000dcb6:	2b00      	cmp	r3, #0
4000dcb8:	d014      	beq.n	4000dce4 <ddr3ReadLevelingSingleCsRlMode+0x4a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:478
4000dcba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dcbc:	2b03      	cmp	r3, #3
4000dcbe:	d80e      	bhi.n	4000dcde <ddr3ReadLevelingSingleCsRlMode+0x4a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:479
4000dcc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dcc2:	2b01      	cmp	r3, #1
4000dcc4:	d103      	bne.n	4000dcce <ddr3ReadLevelingSingleCsRlMode+0x492>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:480
4000dcc6:	f04f 0304 	mov.w	r3, #4
4000dcca:	653b      	str	r3, [r7, #80]	; 0x50
4000dccc:	e027      	b.n	4000dd1e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:482
4000dcce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dcd0:	f103 0301 	add.w	r3, r3, #1
4000dcd4:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:483
4000dcd6:	f04f 0310 	mov.w	r3, #16
4000dcda:	657b      	str	r3, [r7, #84]	; 0x54
4000dcdc:	e01f      	b.n	4000dd1e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:487
4000dcde:	f04f 0301 	mov.w	r3, #1
4000dce2:	e205      	b.n	4000e0f0 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:494
4000dce4:	f04f 0300 	mov.w	r3, #0
4000dce8:	653b      	str	r3, [r7, #80]	; 0x50
4000dcea:	e018      	b.n	4000dd1e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:497
4000dcec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000dcee:	2b00      	cmp	r3, #0
4000dcf0:	d00a      	beq.n	4000dd08 <ddr3ReadLevelingSingleCsRlMode+0x4cc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:498
4000dcf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dcf4:	2b06      	cmp	r3, #6
4000dcf6:	d804      	bhi.n	4000dd02 <ddr3ReadLevelingSingleCsRlMode+0x4c6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:499
4000dcf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dcfa:	f103 0301 	add.w	r3, r3, #1
4000dcfe:	653b      	str	r3, [r7, #80]	; 0x50
4000dd00:	e00d      	b.n	4000dd1e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:502
4000dd02:	f04f 0301 	mov.w	r3, #1
4000dd06:	e1f3      	b.n	4000e0f0 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:505
4000dd08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dd0a:	2b02      	cmp	r3, #2
4000dd0c:	d804      	bhi.n	4000dd18 <ddr3ReadLevelingSingleCsRlMode+0x4dc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:506
4000dd0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dd10:	f103 0301 	add.w	r3, r3, #1
4000dd14:	653b      	str	r3, [r7, #80]	; 0x50
4000dd16:	e002      	b.n	4000dd1e <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:508
4000dd18:	f04f 0300 	mov.w	r3, #0
4000dd1c:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:513
4000dd1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dd20:	2b00      	cmp	r3, #0
4000dd22:	d12e      	bne.n	4000dd82 <ddr3ReadLevelingSingleCsRlMode+0x546>
4000dd24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000dd26:	2b00      	cmp	r3, #0
4000dd28:	d12b      	bne.n	4000dd82 <ddr3ReadLevelingSingleCsRlMode+0x546>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:514
4000dd2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000dd2c:	f103 0301 	add.w	r3, r3, #1
4000dd30:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:515
4000dd32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000dd34:	2b10      	cmp	r3, #16
4000dd36:	d102      	bne.n	4000dd3e <ddr3ReadLevelingSingleCsRlMode+0x502>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:517
4000dd38:	f04f 0301 	mov.w	r3, #1
4000dd3c:	e1d8      	b.n	4000e0f0 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:520
4000dd3e:	f241 5038 	movw	r0, #5432	; 0x1538
4000dd42:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000dd46:	f7ff fac3 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000dd4a:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:521
4000dd4c:	68fb      	ldr	r3, [r7, #12]
4000dd4e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000dd52:	f04f 021f 	mov.w	r2, #31
4000dd56:	fa02 f303 	lsl.w	r3, r2, r3
4000dd5a:	ea6f 0303 	mvn.w	r3, r3
4000dd5e:	69ba      	ldr	r2, [r7, #24]
4000dd60:	4013      	ands	r3, r2
4000dd62:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:522
4000dd64:	68fb      	ldr	r3, [r7, #12]
4000dd66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000dd6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000dd6c:	fa02 f303 	lsl.w	r3, r2, r3
4000dd70:	69ba      	ldr	r2, [r7, #24]
4000dd72:	4313      	orrs	r3, r2
4000dd74:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:523
4000dd76:	f241 5338 	movw	r3, #5432	; 0x1538
4000dd7a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000dd7e:	69ba      	ldr	r2, [r7, #24]
4000dd80:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:527
4000dd82:	687b      	ldr	r3, [r7, #4]
4000dd84:	2b00      	cmp	r3, #0
4000dd86:	d134      	bne.n	4000ddf2 <ddr3ReadLevelingSingleCsRlMode+0x5b6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:528
4000dd88:	f241 50c4 	movw	r0, #5572	; 0x15c4
4000dd8c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000dd90:	f7ff fa9e 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000dd94:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:529
4000dd96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000dd98:	2b05      	cmp	r3, #5
4000dd9a:	d825      	bhi.n	4000dde8 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
4000dd9c:	a102      	add	r1, pc, #8	; (adr r1, 4000dda8 <ddr3ReadLevelingSingleCsRlMode+0x56c>)
4000dd9e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
4000dda2:	4411      	add	r1, r2
4000dda4:	4708      	bx	r1
4000dda6:	bf00      	nop
4000dda8:	00000019 	andeq	r0, r0, r9, lsl r0
4000ddac:	00000023 	andeq	r0, r0, r3, lsr #32
4000ddb0:	00000041 	andeq	r0, r0, r1, asr #32
4000ddb4:	00000041 	andeq	r0, r0, r1, asr #32
4000ddb8:	0000002d 	andeq	r0, r0, sp, lsr #32
4000ddbc:	00000037 	andeq	r0, r0, r7, lsr r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:531
4000ddc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ddc2:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000ddc6:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:532
4000ddc8:	e00e      	b.n	4000dde8 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:534
4000ddca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ddcc:	ea4f 43d3 	mov.w	r3, r3, lsr #19
4000ddd0:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:535
4000ddd2:	e009      	b.n	4000dde8 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:537
4000ddd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ddd6:	ea4f 5393 	mov.w	r3, r3, lsr #22
4000ddda:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:538
4000dddc:	e004      	b.n	4000dde8 <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:540
4000ddde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000dde0:	ea4f 6353 	mov.w	r3, r3, lsr #25
4000dde4:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:541
4000dde6:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:543
4000dde8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000ddea:	f003 0303 	and.w	r3, r3, #3
4000ddee:	647b      	str	r3, [r7, #68]	; 0x44
4000ddf0:	e013      	b.n	4000de1a <ddr3ReadLevelingSingleCsRlMode+0x5de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:545
4000ddf2:	f241 50c8 	movw	r0, #5576	; 0x15c8
4000ddf6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ddfa:	f7ff fa69 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000ddfe:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:546
4000de00:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000de02:	4613      	mov	r3, r2
4000de04:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000de08:	189b      	adds	r3, r3, r2
4000de0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000de0c:	fa22 f303 	lsr.w	r3, r2, r3
4000de10:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:547
4000de12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000de14:	f003 0307 	and.w	r3, r3, #7
4000de18:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:550
4000de1a:	f241 503c 	movw	r0, #5436	; 0x153c
4000de1e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000de22:	f7ff fa55 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000de26:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:551
4000de28:	68fb      	ldr	r3, [r7, #12]
4000de2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000de2e:	f04f 021f 	mov.w	r2, #31
4000de32:	fa02 f303 	lsl.w	r3, r2, r3
4000de36:	ea6f 0303 	mvn.w	r3, r3
4000de3a:	69ba      	ldr	r2, [r7, #24]
4000de3c:	4013      	ands	r3, r2
4000de3e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:552
4000de40:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000de42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000de44:	18d2      	adds	r2, r2, r3
4000de46:	68fb      	ldr	r3, [r7, #12]
4000de48:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000de4c:	fa02 f303 	lsl.w	r3, r2, r3
4000de50:	69ba      	ldr	r2, [r7, #24]
4000de52:	4313      	orrs	r3, r2
4000de54:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:553
4000de56:	f241 533c 	movw	r3, #5436	; 0x153c
4000de5a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000de5e:	69ba      	ldr	r2, [r7, #24]
4000de60:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:554
4000de62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000de64:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000de66:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:555
4000de6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000de6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000de6e:	18d2      	adds	r2, r2, r3
4000de70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000de72:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:559
4000de76:	f04f 0300 	mov.w	r3, #0
4000de7a:	64fb      	str	r3, [r7, #76]	; 0x4c
4000de7c:	e039      	b.n	4000def2 <ddr3ReadLevelingSingleCsRlMode+0x6b6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:560
4000de7e:	683b      	ldr	r3, [r7, #0]
4000de80:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000de84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000de86:	18d3      	adds	r3, r2, r3
4000de88:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000de8a:	68f9      	ldr	r1, [r7, #12]
4000de8c:	461a      	mov	r2, r3
4000de8e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000de92:	1ad2      	subs	r2, r2, r3
4000de94:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000de98:	461a      	mov	r2, r3
4000de9a:	460b      	mov	r3, r1
4000de9c:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000dea0:	1a5b      	subs	r3, r3, r1
4000dea2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000dea6:	18d3      	adds	r3, r2, r3
4000dea8:	18c3      	adds	r3, r0, r3
4000deaa:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000deae:	681b      	ldr	r3, [r3, #0]
4000deb0:	2b01      	cmp	r3, #1
4000deb2:	d81a      	bhi.n	4000deea <ddr3ReadLevelingSingleCsRlMode+0x6ae>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:561
4000deb4:	683b      	ldr	r3, [r7, #0]
4000deb6:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000deba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000debc:	18d3      	adds	r3, r2, r3
4000debe:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000dec0:	68f9      	ldr	r1, [r7, #12]
4000dec2:	461a      	mov	r2, r3
4000dec4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000dec8:	1ad2      	subs	r2, r2, r3
4000deca:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000dece:	461a      	mov	r2, r3
4000ded0:	460b      	mov	r3, r1
4000ded2:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ded6:	1a5b      	subs	r3, r3, r1
4000ded8:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000dedc:	18d3      	adds	r3, r2, r3
4000dede:	18c3      	adds	r3, r0, r3
4000dee0:	f503 6382 	add.w	r3, r3, #1040	; 0x410
4000dee4:	f04f 0200 	mov.w	r2, #0
4000dee8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:559
4000deea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000deec:	f103 0301 	add.w	r3, r3, #1
4000def0:	64fb      	str	r3, [r7, #76]	; 0x4c
4000def2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000def4:	689b      	ldr	r3, [r3, #8]
4000def6:	683a      	ldr	r2, [r7, #0]
4000def8:	f1c2 0201 	rsb	r2, r2, #1
4000defc:	fb02 f203 	mul.w	r2, r2, r3
4000df00:	683b      	ldr	r3, [r7, #0]
4000df02:	18d2      	adds	r2, r2, r3
4000df04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000df06:	429a      	cmp	r2, r3
4000df08:	d8b9      	bhi.n	4000de7e <ddr3ReadLevelingSingleCsRlMode+0x642>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:368
4000df0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000df0c:	2b00      	cmp	r3, #0
4000df0e:	f43f acee 	beq.w	4000d8ee <ddr3ReadLevelingSingleCsRlMode+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:566
4000df12:	f04f 030a 	mov.w	r3, #10
4000df16:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:568
4000df18:	f04f 0300 	mov.w	r3, #0
4000df1c:	64fb      	str	r3, [r7, #76]	; 0x4c
4000df1e:	e031      	b.n	4000df84 <ddr3ReadLevelingSingleCsRlMode+0x748>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:569
4000df20:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000df22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000df24:	68f9      	ldr	r1, [r7, #12]
4000df26:	461a      	mov	r2, r3
4000df28:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000df2c:	1ad2      	subs	r2, r2, r3
4000df2e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000df32:	461a      	mov	r2, r3
4000df34:	460b      	mov	r3, r1
4000df36:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000df3a:	1a5b      	subs	r3, r3, r1
4000df3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000df40:	18d3      	adds	r3, r2, r3
4000df42:	18c3      	adds	r3, r0, r3
4000df44:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000df48:	681a      	ldr	r2, [r3, #0]
4000df4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000df4c:	429a      	cmp	r2, r3
4000df4e:	d215      	bcs.n	4000df7c <ddr3ReadLevelingSingleCsRlMode+0x740>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:570
4000df50:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000df52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000df54:	68f9      	ldr	r1, [r7, #12]
4000df56:	461a      	mov	r2, r3
4000df58:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000df5c:	1ad2      	subs	r2, r2, r3
4000df5e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000df62:	461a      	mov	r2, r3
4000df64:	460b      	mov	r3, r1
4000df66:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000df6a:	1a5b      	subs	r3, r3, r1
4000df6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000df70:	18d3      	adds	r3, r2, r3
4000df72:	18c3      	adds	r3, r0, r3
4000df74:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000df78:	681b      	ldr	r3, [r3, #0]
4000df7a:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:568
4000df7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000df7e:	f103 0301 	add.w	r3, r3, #1
4000df82:	64fb      	str	r3, [r7, #76]	; 0x4c
4000df84:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000df86:	689a      	ldr	r2, [r3, #8]
4000df88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000df8a:	429a      	cmp	r2, r3
4000df8c:	d8c8      	bhi.n	4000df20 <ddr3ReadLevelingSingleCsRlMode+0x6e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:575
4000df8e:	687b      	ldr	r3, [r7, #4]
4000df90:	2b00      	cmp	r3, #0
4000df92:	d134      	bne.n	4000dffe <ddr3ReadLevelingSingleCsRlMode+0x7c2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:576
4000df94:	f241 50c4 	movw	r0, #5572	; 0x15c4
4000df98:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000df9c:	f7ff f998 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000dfa0:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:577
4000dfa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000dfa4:	2b05      	cmp	r3, #5
4000dfa6:	d825      	bhi.n	4000dff4 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
4000dfa8:	a102      	add	r1, pc, #8	; (adr r1, 4000dfb4 <ddr3ReadLevelingSingleCsRlMode+0x778>)
4000dfaa:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
4000dfae:	4411      	add	r1, r2
4000dfb0:	4708      	bx	r1
4000dfb2:	bf00      	nop
4000dfb4:	00000019 	andeq	r0, r0, r9, lsl r0
4000dfb8:	00000023 	andeq	r0, r0, r3, lsr #32
4000dfbc:	00000041 	andeq	r0, r0, r1, asr #32
4000dfc0:	00000041 	andeq	r0, r0, r1, asr #32
4000dfc4:	0000002d 	andeq	r0, r0, sp, lsr #32
4000dfc8:	00000037 	andeq	r0, r0, r7, lsr r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:579
4000dfcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000dfce:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000dfd2:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:580
4000dfd4:	e00e      	b.n	4000dff4 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:582
4000dfd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000dfd8:	ea4f 43d3 	mov.w	r3, r3, lsr #19
4000dfdc:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:583
4000dfde:	e009      	b.n	4000dff4 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:585
4000dfe0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000dfe2:	ea4f 5393 	mov.w	r3, r3, lsr #22
4000dfe6:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:586
4000dfe8:	e004      	b.n	4000dff4 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:588
4000dfea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000dfec:	ea4f 6353 	mov.w	r3, r3, lsr #25
4000dff0:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:589
4000dff2:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:591
4000dff4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000dff6:	f003 0303 	and.w	r3, r3, #3
4000dffa:	647b      	str	r3, [r7, #68]	; 0x44
4000dffc:	e013      	b.n	4000e026 <ddr3ReadLevelingSingleCsRlMode+0x7ea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:593
4000dffe:	f241 50c8 	movw	r0, #5576	; 0x15c8
4000e002:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000e006:	f7ff f963 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000e00a:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:594
4000e00c:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000e00e:	4613      	mov	r3, r2
4000e010:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000e014:	189b      	adds	r3, r3, r2
4000e016:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000e018:	fa22 f303 	lsr.w	r3, r2, r3
4000e01c:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:595
4000e01e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e020:	f003 0307 	and.w	r3, r3, #7
4000e024:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:598
4000e026:	f241 503c 	movw	r0, #5436	; 0x153c
4000e02a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000e02e:	f7ff f94f 	bl	4000d2d0 <MV_MEMIO_LE32_READ>
4000e032:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:599
4000e034:	68fb      	ldr	r3, [r7, #12]
4000e036:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e03a:	f04f 021f 	mov.w	r2, #31
4000e03e:	fa02 f303 	lsl.w	r3, r2, r3
4000e042:	ea6f 0303 	mvn.w	r3, r3
4000e046:	69ba      	ldr	r2, [r7, #24]
4000e048:	4013      	ands	r3, r2
4000e04a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:600
4000e04c:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000e04e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e050:	18d2      	adds	r2, r2, r3
4000e052:	68fb      	ldr	r3, [r7, #12]
4000e054:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e058:	fa02 f303 	lsl.w	r3, r2, r3
4000e05c:	69ba      	ldr	r2, [r7, #24]
4000e05e:	4313      	orrs	r3, r2
4000e060:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:601
4000e062:	f241 533c 	movw	r3, #5436	; 0x153c
4000e066:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000e06a:	69ba      	ldr	r2, [r7, #24]
4000e06c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:603
4000e06e:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000e070:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000e072:	18d2      	adds	r2, r2, r3
4000e074:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e076:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:605
4000e07a:	f04f 0300 	mov.w	r3, #0
4000e07e:	60fb      	str	r3, [r7, #12]
4000e080:	e02f      	b.n	4000e0e2 <ddr3ReadLevelingSingleCsRlMode+0x8a6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:606
4000e082:	f04f 0300 	mov.w	r3, #0
4000e086:	64fb      	str	r3, [r7, #76]	; 0x4c
4000e088:	e022      	b.n	4000e0d0 <ddr3ReadLevelingSingleCsRlMode+0x894>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:607
4000e08a:	f04f 0003 	mov.w	r0, #3
4000e08e:	68f9      	ldr	r1, [r7, #12]
4000e090:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000e092:	f7fc fc53 	bl	4000a93c <ddr3ReadPupReg>
4000e096:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:608
4000e098:	69bb      	ldr	r3, [r7, #24]
4000e09a:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000e09e:	6f3c      	ldr	r4, [r7, #112]	; 0x70
4000e0a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000e0a2:	68f9      	ldr	r1, [r7, #12]
4000e0a4:	461a      	mov	r2, r3
4000e0a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000e0aa:	1ad2      	subs	r2, r2, r3
4000e0ac:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000e0b0:	461a      	mov	r2, r3
4000e0b2:	460b      	mov	r3, r1
4000e0b4:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000e0b8:	1a5b      	subs	r3, r3, r1
4000e0ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e0be:	18d3      	adds	r3, r2, r3
4000e0c0:	18e3      	adds	r3, r4, r3
4000e0c2:	f203 4324 	addw	r3, r3, #1060	; 0x424
4000e0c6:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:606
4000e0c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000e0ca:	f103 0301 	add.w	r3, r3, #1
4000e0ce:	64fb      	str	r3, [r7, #76]	; 0x4c
4000e0d0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e0d2:	68da      	ldr	r2, [r3, #12]
4000e0d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000e0d6:	429a      	cmp	r2, r3
4000e0d8:	d8d7      	bhi.n	4000e08a <ddr3ReadLevelingSingleCsRlMode+0x84e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:605
4000e0da:	68fb      	ldr	r3, [r7, #12]
4000e0dc:	f103 0301 	add.w	r3, r3, #1
4000e0e0:	60fb      	str	r3, [r7, #12]
4000e0e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e0e4:	681a      	ldr	r2, [r3, #0]
4000e0e6:	68fb      	ldr	r3, [r7, #12]
4000e0e8:	429a      	cmp	r2, r3
4000e0ea:	d8ca      	bhi.n	4000e082 <ddr3ReadLevelingSingleCsRlMode+0x846>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:612
4000e0ec:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_read_leveling.c:613
4000e0f0:	4618      	mov	r0, r3
4000e0f2:	f107 075c 	add.w	r7, r7, #92	; 0x5c
4000e0f6:	46bd      	mov	sp, r7
4000e0f8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
4000e0fc:	4770      	bx	lr
4000e0fe:	bf00      	nop
4000e100:	0000b40a 	andeq	fp, r0, sl, lsl #8
4000e104:	00000000 	andeq	r0, r0, r0

4000e108 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000e108:	b480      	push	{r7}
4000e10a:	b085      	sub	sp, #20
4000e10c:	af00      	add	r7, sp, #0
4000e10e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000e110:	687b      	ldr	r3, [r7, #4]
4000e112:	681b      	ldr	r3, [r3, #0]
4000e114:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000e116:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000e118:	4618      	mov	r0, r3
4000e11a:	f107 0714 	add.w	r7, r7, #20
4000e11e:	46bd      	mov	sp, r7
4000e120:	bc80      	pop	{r7}
4000e122:	4770      	bx	lr

4000e124 <xor_waiton_eng>:
xor_waiton_eng():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:97
4000e124:	b580      	push	{r7, lr}
4000e126:	b084      	sub	sp, #16
4000e128:	af00      	add	r7, sp, #0
4000e12a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:98
4000e12c:	f04f 0300 	mov.w	r3, #0
4000e130:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:100
4000e132:	e007      	b.n	4000e144 <xor_waiton_eng+0x20>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:101
4000e134:	68fb      	ldr	r3, [r7, #12]
4000e136:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
4000e13a:	dc3a      	bgt.n	4000e1b2 <xor_waiton_eng+0x8e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:103
4000e13c:	68fb      	ldr	r3, [r7, #12]
4000e13e:	f103 0301 	add.w	r3, r3, #1
4000e142:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:100
4000e144:	f44f 6013 	mov.w	r0, #2352	; 0x930
4000e148:	f2cd 0006 	movt	r0, #53254	; 0xd006
4000e14c:	f7ff ffdc 	bl	4000e108 <MV_MEMIO_LE32_READ>
4000e150:	4602      	mov	r2, r0
4000e152:	687b      	ldr	r3, [r7, #4]
4000e154:	f003 0301 	and.w	r3, r3, #1
4000e158:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000e15c:	f04f 0103 	mov.w	r1, #3
4000e160:	fa01 f303 	lsl.w	r3, r1, r3
4000e164:	4013      	ands	r3, r2
4000e166:	2b00      	cmp	r3, #0
4000e168:	d0e4      	beq.n	4000e134 <xor_waiton_eng+0x10>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:106
4000e16a:	f04f 0300 	mov.w	r3, #0
4000e16e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:107
4000e170:	e007      	b.n	4000e182 <xor_waiton_eng+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:108
4000e172:	68fb      	ldr	r3, [r7, #12]
4000e174:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
4000e178:	dc1d      	bgt.n	4000e1b6 <xor_waiton_eng+0x92>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:110
4000e17a:	68fb      	ldr	r3, [r7, #12]
4000e17c:	f103 0301 	add.w	r3, r3, #1
4000e180:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:107
4000e182:	687b      	ldr	r3, [r7, #4]
4000e184:	4618      	mov	r0, r3
4000e186:	f002 fa6f 	bl	40010668 <mvXorStateGet>
4000e18a:	4603      	mov	r3, r0
4000e18c:	2b00      	cmp	r3, #0
4000e18e:	d1f0      	bne.n	4000e172 <xor_waiton_eng+0x4e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:113
4000e190:	f44f 6313 	mov.w	r3, #2352	; 0x930
4000e194:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000e198:	687a      	ldr	r2, [r7, #4]
4000e19a:	f002 0201 	and.w	r2, r2, #1
4000e19e:	ea4f 1202 	mov.w	r2, r2, lsl #4
4000e1a2:	f04f 0103 	mov.w	r1, #3
4000e1a6:	fa01 f202 	lsl.w	r2, r1, r2
4000e1aa:	ea6f 0202 	mvn.w	r2, r2
4000e1ae:	601a      	str	r2, [r3, #0]
4000e1b0:	e002      	b.n	4000e1b8 <xor_waiton_eng+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:102
4000e1b2:	bf00      	nop
4000e1b4:	e000      	b.n	4000e1b8 <xor_waiton_eng+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:109
4000e1b6:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:120
4000e1b8:	f107 0710 	add.w	r7, r7, #16
4000e1bc:	46bd      	mov	sp, r7
4000e1be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000e1c2:	4770      	bx	lr

4000e1c4 <ddr3SdramCompare>:
ddr3SdramCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:140
4000e1c4:	b590      	push	{r4, r7, lr}
4000e1c6:	b08b      	sub	sp, #44	; 0x2c
4000e1c8:	af00      	add	r7, sp, #0
4000e1ca:	60f8      	str	r0, [r7, #12]
4000e1cc:	60b9      	str	r1, [r7, #8]
4000e1ce:	607a      	str	r2, [r7, #4]
4000e1d0:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:143
4000e1d2:	68fb      	ldr	r3, [r7, #12]
4000e1d4:	689b      	ldr	r3, [r3, #8]
4000e1d6:	2b08      	cmp	r3, #8
4000e1d8:	d103      	bne.n	4000e1e2 <ddr3SdramCompare+0x1e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:144
4000e1da:	f04f 0302 	mov.w	r3, #2
4000e1de:	61fb      	str	r3, [r7, #28]
4000e1e0:	e002      	b.n	4000e1e8 <ddr3SdramCompare+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:146
4000e1e2:	f04f 0301 	mov.w	r3, #1
4000e1e6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:149
4000e1e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000e1ea:	2b01      	cmp	r3, #1
4000e1ec:	d105      	bne.n	4000e1fa <ddr3SdramCompare+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:150
4000e1ee:	683b      	ldr	r3, [r7, #0]
4000e1f0:	4618      	mov	r0, r3
4000e1f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000e1f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000e1f6:	f000 fbe7 	bl	4000e9c8 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:152
4000e1fa:	4b43      	ldr	r3, [pc, #268]	; (4000e308 <ddr3SdramCompare+0x144>)
4000e1fc:	447b      	add	r3, pc
4000e1fe:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
4000e200:	4619      	mov	r1, r3
4000e202:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000e204:	f000 fbe0 	bl	4000e9c8 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:155
4000e208:	f04f 0300 	mov.w	r3, #0
4000e20c:	627b      	str	r3, [r7, #36]	; 0x24
4000e20e:	e06d      	b.n	4000e2ec <ddr3SdramCompare+0x128>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:156
4000e210:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000e212:	2b00      	cmp	r3, #0
4000e214:	d017      	beq.n	4000e246 <ddr3SdramCompare+0x82>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:157
4000e216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e218:	2b1e      	cmp	r3, #30
4000e21a:	d062      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
4000e21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e21e:	2b1f      	cmp	r3, #31
4000e220:	d05f      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
4000e222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e224:	2b3d      	cmp	r3, #61	; 0x3d
4000e226:	d05c      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
4000e228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e22a:	2b3e      	cmp	r3, #62	; 0x3e
4000e22c:	d059      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
4000e22e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e230:	2b5d      	cmp	r3, #93	; 0x5d
4000e232:	d056      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
4000e234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e236:	2b5e      	cmp	r3, #94	; 0x5e
4000e238:	d053      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
4000e23a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e23c:	2b7e      	cmp	r3, #126	; 0x7e
4000e23e:	d050      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:158
4000e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e242:	2b7f      	cmp	r3, #127	; 0x7f
4000e244:	d04d      	beq.n	4000e2e2 <ddr3SdramCompare+0x11e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:162
4000e246:	4b31      	ldr	r3, [pc, #196]	; (4000e30c <ddr3SdramCompare+0x148>)
4000e248:	447b      	add	r3, pc
4000e24a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e24c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e252:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e256:	6839      	ldr	r1, [r7, #0]
4000e258:	18cb      	adds	r3, r1, r3
4000e25a:	681b      	ldr	r3, [r3, #0]
4000e25c:	429a      	cmp	r2, r3
4000e25e:	d041      	beq.n	4000e2e4 <ddr3SdramCompare+0x120>
4000e260:	687b      	ldr	r3, [r7, #4]
4000e262:	681b      	ldr	r3, [r3, #0]
4000e264:	2bff      	cmp	r3, #255	; 0xff
4000e266:	d03d      	beq.n	4000e2e4 <ddr3SdramCompare+0x120>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:163
4000e268:	f04f 0300 	mov.w	r3, #0
4000e26c:	623b      	str	r3, [r7, #32]
4000e26e:	e034      	b.n	4000e2da <ddr3SdramCompare+0x116>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:164
4000e270:	4b27      	ldr	r3, [pc, #156]	; (4000e310 <ddr3SdramCompare+0x14c>)
4000e272:	447b      	add	r3, pc
4000e274:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e276:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e27a:	6a3b      	ldr	r3, [r7, #32]
4000e27c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e280:	fa22 f303 	lsr.w	r3, r2, r3
4000e284:	b2db      	uxtb	r3, r3
4000e286:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:165
4000e288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e28a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e28e:	683a      	ldr	r2, [r7, #0]
4000e290:	18d3      	adds	r3, r2, r3
4000e292:	681a      	ldr	r2, [r3, #0]
4000e294:	6a3b      	ldr	r3, [r7, #32]
4000e296:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e29a:	fa22 f303 	lsr.w	r3, r2, r3
4000e29e:	b2db      	uxtb	r3, r3
4000e2a0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:166
4000e2a2:	69ba      	ldr	r2, [r7, #24]
4000e2a4:	697b      	ldr	r3, [r7, #20]
4000e2a6:	429a      	cmp	r2, r3
4000e2a8:	d013      	beq.n	4000e2d2 <ddr3SdramCompare+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:167
4000e2aa:	687b      	ldr	r3, [r7, #4]
4000e2ac:	681c      	ldr	r4, [r3, #0]
4000e2ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e2b0:	4618      	mov	r0, r3
4000e2b2:	69f9      	ldr	r1, [r7, #28]
4000e2b4:	f004 eac6 	blx	40012844 <__aeabi_uidivmod>
4000e2b8:	460b      	mov	r3, r1
4000e2ba:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000e2be:	6a3b      	ldr	r3, [r7, #32]
4000e2c0:	18d3      	adds	r3, r2, r3
4000e2c2:	f04f 0201 	mov.w	r2, #1
4000e2c6:	fa02 f303 	lsl.w	r3, r2, r3
4000e2ca:	ea44 0203 	orr.w	r2, r4, r3
4000e2ce:	687b      	ldr	r3, [r7, #4]
4000e2d0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:163
4000e2d2:	6a3b      	ldr	r3, [r7, #32]
4000e2d4:	f103 0301 	add.w	r3, r3, #1
4000e2d8:	623b      	str	r3, [r7, #32]
4000e2da:	6a3b      	ldr	r3, [r7, #32]
4000e2dc:	2b03      	cmp	r3, #3
4000e2de:	d9c7      	bls.n	4000e270 <ddr3SdramCompare+0xac>
4000e2e0:	e000      	b.n	4000e2e4 <ddr3SdramCompare+0x120>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:159
4000e2e2:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:155
4000e2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e2e6:	f103 0301 	add.w	r3, r3, #1
4000e2ea:	627b      	str	r3, [r7, #36]	; 0x24
4000e2ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e2ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e2f0:	429a      	cmp	r2, r3
4000e2f2:	d38d      	bcc.n	4000e210 <ddr3SdramCompare+0x4c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:184
4000e2f4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:186
4000e2f8:	4618      	mov	r0, r3
4000e2fa:	f107 072c 	add.w	r7, r7, #44	; 0x2c
4000e2fe:	46bd      	mov	sp, r7
4000e300:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000e304:	4770      	bx	lr
4000e306:	bf00      	nop
4000e308:	0000a3c0 	andeq	sl, r0, r0, asr #7
4000e30c:	0000a374 	andeq	sl, r0, r4, ror r3
4000e310:	0000a34a 	andeq	sl, r0, sl, asr #6

4000e314 <ddr3SdramDmCompare>:
ddr3SdramDmCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:206
4000e314:	b590      	push	{r4, r7, lr}
4000e316:	b08b      	sub	sp, #44	; 0x2c
4000e318:	af00      	add	r7, sp, #0
4000e31a:	60f8      	str	r0, [r7, #12]
4000e31c:	60b9      	str	r1, [r7, #8]
4000e31e:	607a      	str	r2, [r7, #4]
4000e320:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:208
4000e322:	f04f 0300 	mov.w	r3, #0
4000e326:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:210
4000e328:	68fb      	ldr	r3, [r7, #12]
4000e32a:	689b      	ldr	r3, [r3, #8]
4000e32c:	2b08      	cmp	r3, #8
4000e32e:	d103      	bne.n	4000e338 <ddr3SdramDmCompare+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:211
4000e330:	f04f 0302 	mov.w	r3, #2
4000e334:	61fb      	str	r3, [r7, #28]
4000e336:	e002      	b.n	4000e33e <ddr3SdramDmCompare+0x2a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:213
4000e338:	f04f 0301 	mov.w	r3, #1
4000e33c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:215
4000e33e:	683b      	ldr	r3, [r7, #0]
4000e340:	4618      	mov	r0, r3
4000e342:	f44f 71c0 	mov.w	r1, #384	; 0x180
4000e346:	f04f 0210 	mov.w	r2, #16
4000e34a:	f000 fb3d 	bl	4000e9c8 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:216
4000e34e:	4b6f      	ldr	r3, [pc, #444]	; (4000e50c <ddr3SdramDmCompare+0x1f8>)
4000e350:	447b      	add	r3, pc
4000e352:	f44f 70c0 	mov.w	r0, #384	; 0x180
4000e356:	4619      	mov	r1, r3
4000e358:	f04f 0210 	mov.w	r2, #16
4000e35c:	f000 fb34 	bl	4000e9c8 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:219
4000e360:	f04f 0300 	mov.w	r3, #0
4000e364:	627b      	str	r3, [r7, #36]	; 0x24
4000e366:	e04c      	b.n	4000e402 <ddr3SdramDmCompare+0xee>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:220
4000e368:	4b69      	ldr	r3, [pc, #420]	; (4000e510 <ddr3SdramDmCompare+0x1fc>)
4000e36a:	447b      	add	r3, pc
4000e36c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e36e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e374:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e378:	6839      	ldr	r1, [r7, #0]
4000e37a:	18cb      	adds	r3, r1, r3
4000e37c:	681b      	ldr	r3, [r3, #0]
4000e37e:	429a      	cmp	r2, r3
4000e380:	d03b      	beq.n	4000e3fa <ddr3SdramDmCompare+0xe6>
4000e382:	69bb      	ldr	r3, [r7, #24]
4000e384:	2bff      	cmp	r3, #255	; 0xff
4000e386:	d038      	beq.n	4000e3fa <ddr3SdramDmCompare+0xe6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:221
4000e388:	f04f 0300 	mov.w	r3, #0
4000e38c:	623b      	str	r3, [r7, #32]
4000e38e:	e031      	b.n	4000e3f4 <ddr3SdramDmCompare+0xe0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:222
4000e390:	4b60      	ldr	r3, [pc, #384]	; (4000e514 <ddr3SdramDmCompare+0x200>)
4000e392:	447b      	add	r3, pc
4000e394:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e396:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e39a:	6a3b      	ldr	r3, [r7, #32]
4000e39c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e3a0:	fa22 f303 	lsr.w	r3, r2, r3
4000e3a4:	b2db      	uxtb	r3, r3
4000e3a6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:223
4000e3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e3aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e3ae:	683a      	ldr	r2, [r7, #0]
4000e3b0:	18d3      	adds	r3, r2, r3
4000e3b2:	681a      	ldr	r2, [r3, #0]
4000e3b4:	6a3b      	ldr	r3, [r7, #32]
4000e3b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e3ba:	fa22 f303 	lsr.w	r3, r2, r3
4000e3be:	b2db      	uxtb	r3, r3
4000e3c0:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:224
4000e3c2:	697a      	ldr	r2, [r7, #20]
4000e3c4:	693b      	ldr	r3, [r7, #16]
4000e3c6:	429a      	cmp	r2, r3
4000e3c8:	d010      	beq.n	4000e3ec <ddr3SdramDmCompare+0xd8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:225
4000e3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e3cc:	4618      	mov	r0, r3
4000e3ce:	69f9      	ldr	r1, [r7, #28]
4000e3d0:	f004 ea38 	blx	40012844 <__aeabi_uidivmod>
4000e3d4:	460b      	mov	r3, r1
4000e3d6:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000e3da:	6a3b      	ldr	r3, [r7, #32]
4000e3dc:	18d3      	adds	r3, r2, r3
4000e3de:	f04f 0201 	mov.w	r2, #1
4000e3e2:	fa02 f303 	lsl.w	r3, r2, r3
4000e3e6:	69ba      	ldr	r2, [r7, #24]
4000e3e8:	4313      	orrs	r3, r2
4000e3ea:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:221
4000e3ec:	6a3b      	ldr	r3, [r7, #32]
4000e3ee:	f103 0301 	add.w	r3, r3, #1
4000e3f2:	623b      	str	r3, [r7, #32]
4000e3f4:	6a3b      	ldr	r3, [r7, #32]
4000e3f6:	2b03      	cmp	r3, #3
4000e3f8:	d9ca      	bls.n	4000e390 <ddr3SdramDmCompare+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:219
4000e3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e3fc:	f103 0301 	add.w	r3, r3, #1
4000e400:	627b      	str	r3, [r7, #36]	; 0x24
4000e402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e404:	2b0f      	cmp	r3, #15
4000e406:	d9af      	bls.n	4000e368 <ddr3SdramDmCompare+0x54>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:232
4000e408:	f44f 72c8 	mov.w	r2, #400	; 0x190
4000e40c:	f245 6378 	movw	r3, #22136	; 0x5678
4000e410:	f2c1 2334 	movt	r3, #4660	; 0x1234
4000e414:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:233
4000e416:	f44f 72ca 	mov.w	r2, #404	; 0x194
4000e41a:	f245 6378 	movw	r3, #22136	; 0x5678
4000e41e:	f2c1 2334 	movt	r3, #4660	; 0x1234
4000e422:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:235
4000e424:	f44f 73c8 	mov.w	r3, #400	; 0x190
4000e428:	681a      	ldr	r2, [r3, #0]
4000e42a:	4b3b      	ldr	r3, [pc, #236]	; (4000e518 <ddr3SdramDmCompare+0x204>)
4000e42c:	447b      	add	r3, pc
4000e42e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:236
4000e430:	f44f 73ca 	mov.w	r3, #404	; 0x194
4000e434:	681a      	ldr	r2, [r3, #0]
4000e436:	4b39      	ldr	r3, [pc, #228]	; (4000e51c <ddr3SdramDmCompare+0x208>)
4000e438:	447b      	add	r3, pc
4000e43a:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:238
4000e43c:	f04f 0300 	mov.w	r3, #0
4000e440:	627b      	str	r3, [r7, #36]	; 0x24
4000e442:	e056      	b.n	4000e4f2 <ddr3SdramDmCompare+0x1de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:239
4000e444:	4b36      	ldr	r3, [pc, #216]	; (4000e520 <ddr3SdramDmCompare+0x20c>)
4000e446:	447b      	add	r3, pc
4000e448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e44a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e450:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e454:	6839      	ldr	r1, [r7, #0]
4000e456:	18cb      	adds	r3, r1, r3
4000e458:	681b      	ldr	r3, [r3, #0]
4000e45a:	429a      	cmp	r2, r3
4000e45c:	d045      	beq.n	4000e4ea <ddr3SdramDmCompare+0x1d6>
4000e45e:	687b      	ldr	r3, [r7, #4]
4000e460:	681b      	ldr	r3, [r3, #0]
4000e462:	2bff      	cmp	r3, #255	; 0xff
4000e464:	d041      	beq.n	4000e4ea <ddr3SdramDmCompare+0x1d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:240
4000e466:	f04f 0300 	mov.w	r3, #0
4000e46a:	623b      	str	r3, [r7, #32]
4000e46c:	e03a      	b.n	4000e4e4 <ddr3SdramDmCompare+0x1d0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:241
4000e46e:	4b2d      	ldr	r3, [pc, #180]	; (4000e524 <ddr3SdramDmCompare+0x210>)
4000e470:	447b      	add	r3, pc
4000e472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e474:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e478:	6a3b      	ldr	r3, [r7, #32]
4000e47a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e47e:	fa22 f303 	lsr.w	r3, r2, r3
4000e482:	b2db      	uxtb	r3, r3
4000e484:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:242
4000e486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e488:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e48c:	683a      	ldr	r2, [r7, #0]
4000e48e:	18d3      	adds	r3, r2, r3
4000e490:	681a      	ldr	r2, [r3, #0]
4000e492:	6a3b      	ldr	r3, [r7, #32]
4000e494:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e498:	fa22 f303 	lsr.w	r3, r2, r3
4000e49c:	b2db      	uxtb	r3, r3
4000e49e:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:243
4000e4a0:	697a      	ldr	r2, [r7, #20]
4000e4a2:	693b      	ldr	r3, [r7, #16]
4000e4a4:	429a      	cmp	r2, r3
4000e4a6:	d019      	beq.n	4000e4dc <ddr3SdramDmCompare+0x1c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:244
4000e4a8:	687b      	ldr	r3, [r7, #4]
4000e4aa:	681c      	ldr	r4, [r3, #0]
4000e4ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e4ae:	4618      	mov	r0, r3
4000e4b0:	69f9      	ldr	r1, [r7, #28]
4000e4b2:	f004 e9c8 	blx	40012844 <__aeabi_uidivmod>
4000e4b6:	460b      	mov	r3, r1
4000e4b8:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000e4bc:	6a3b      	ldr	r3, [r7, #32]
4000e4be:	18d3      	adds	r3, r2, r3
4000e4c0:	f04f 0201 	mov.w	r2, #1
4000e4c4:	fa02 f303 	lsl.w	r3, r2, r3
4000e4c8:	ea44 0203 	orr.w	r2, r4, r3
4000e4cc:	687b      	ldr	r3, [r7, #4]
4000e4ce:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:245
4000e4d0:	687b      	ldr	r3, [r7, #4]
4000e4d2:	681a      	ldr	r2, [r3, #0]
4000e4d4:	69bb      	ldr	r3, [r7, #24]
4000e4d6:	431a      	orrs	r2, r3
4000e4d8:	687b      	ldr	r3, [r7, #4]
4000e4da:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:240
4000e4dc:	6a3b      	ldr	r3, [r7, #32]
4000e4de:	f103 0301 	add.w	r3, r3, #1
4000e4e2:	623b      	str	r3, [r7, #32]
4000e4e4:	6a3b      	ldr	r3, [r7, #32]
4000e4e6:	2b03      	cmp	r3, #3
4000e4e8:	d9c1      	bls.n	4000e46e <ddr3SdramDmCompare+0x15a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:238
4000e4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e4ec:	f103 0301 	add.w	r3, r3, #1
4000e4f0:	627b      	str	r3, [r7, #36]	; 0x24
4000e4f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e4f4:	2b01      	cmp	r3, #1
4000e4f6:	d9a5      	bls.n	4000e444 <ddr3SdramDmCompare+0x130>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:251
4000e4f8:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:252
4000e4fc:	4618      	mov	r0, r3
4000e4fe:	f107 072c 	add.w	r7, r7, #44	; 0x2c
4000e502:	46bd      	mov	sp, r7
4000e504:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000e508:	4770      	bx	lr
4000e50a:	bf00      	nop
4000e50c:	0000a26c 	andeq	sl, r0, ip, ror #4
4000e510:	0000a252 	andeq	sl, r0, r2, asr r2
4000e514:	0000a22a 	andeq	sl, r0, sl, lsr #4
4000e518:	0000a190 	muleq	r0, r0, r1
4000e51c:	0000a184 	andeq	sl, r0, r4, lsl #3
4000e520:	0000a176 	andeq	sl, r0, r6, ror r1
4000e524:	0000a14c 	andeq	sl, r0, ip, asr #2

4000e528 <ddr3SdramPbsCompare>:
ddr3SdramPbsCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:272
4000e528:	b590      	push	{r4, r7, lr}
4000e52a:	b09b      	sub	sp, #108	; 0x6c
4000e52c:	af02      	add	r7, sp, #8
4000e52e:	60f8      	str	r0, [r7, #12]
4000e530:	60b9      	str	r1, [r7, #8]
4000e532:	607a      	str	r2, [r7, #4]
4000e534:	603b      	str	r3, [r7, #0]
4000e536:	4cc1      	ldr	r4, [pc, #772]	; (4000e83c <ddr3SdramPbsCompare+0x314>)
4000e538:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:273
4000e53a:	f107 0314 	add.w	r3, r7, #20
4000e53e:	f04f 0200 	mov.w	r2, #0
4000e542:	601a      	str	r2, [r3, #0]
4000e544:	f103 0304 	add.w	r3, r3, #4
4000e548:	f04f 0200 	mov.w	r2, #0
4000e54c:	601a      	str	r2, [r3, #0]
4000e54e:	f103 0304 	add.w	r3, r3, #4
4000e552:	f04f 0200 	mov.w	r2, #0
4000e556:	601a      	str	r2, [r3, #0]
4000e558:	f103 0304 	add.w	r3, r3, #4
4000e55c:	f04f 0200 	mov.w	r2, #0
4000e560:	601a      	str	r2, [r3, #0]
4000e562:	f103 0304 	add.w	r3, r3, #4
4000e566:	f04f 0200 	mov.w	r2, #0
4000e56a:	601a      	str	r2, [r3, #0]
4000e56c:	f103 0304 	add.w	r3, r3, #4
4000e570:	f04f 0200 	mov.w	r2, #0
4000e574:	601a      	str	r2, [r3, #0]
4000e576:	f103 0304 	add.w	r3, r3, #4
4000e57a:	f04f 0200 	mov.w	r2, #0
4000e57e:	601a      	str	r2, [r3, #0]
4000e580:	f103 0304 	add.w	r3, r3, #4
4000e584:	f04f 0200 	mov.w	r2, #0
4000e588:	601a      	str	r2, [r3, #0]
4000e58a:	f103 0304 	add.w	r3, r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:281
4000e58e:	68fb      	ldr	r3, [r7, #12]
4000e590:	689b      	ldr	r3, [r3, #8]
4000e592:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:283
4000e594:	683b      	ldr	r3, [r7, #0]
4000e596:	ea4f 13c3 	mov.w	r3, r3, lsl #7
4000e59a:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
4000e59e:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:285
4000e5a0:	68fb      	ldr	r3, [r7, #12]
4000e5a2:	689b      	ldr	r3, [r3, #8]
4000e5a4:	2b08      	cmp	r3, #8
4000e5a6:	d103      	bne.n	4000e5b0 <ddr3SdramPbsCompare+0x88>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:286
4000e5a8:	f04f 0302 	mov.w	r3, #2
4000e5ac:	653b      	str	r3, [r7, #80]	; 0x50
4000e5ae:	e002      	b.n	4000e5b6 <ddr3SdramPbsCompare+0x8e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:288
4000e5b0:	f04f 0301 	mov.w	r3, #1
4000e5b4:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:291
4000e5b6:	687b      	ldr	r3, [r7, #4]
4000e5b8:	2b01      	cmp	r3, #1
4000e5ba:	d10b      	bne.n	4000e5d4 <ddr3SdramPbsCompare+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:292
4000e5bc:	683b      	ldr	r3, [r7, #0]
4000e5be:	ea4f 1283 	mov.w	r2, r3, lsl #6
4000e5c2:	4b9f      	ldr	r3, [pc, #636]	; (4000e840 <ddr3SdramPbsCompare+0x318>)
4000e5c4:	58e3      	ldr	r3, [r4, r3]
4000e5c6:	18d3      	adds	r3, r2, r3
4000e5c8:	4618      	mov	r0, r3
4000e5ca:	6cb9      	ldr	r1, [r7, #72]	; 0x48
4000e5cc:	f04f 0210 	mov.w	r2, #16
4000e5d0:	f000 f9fa 	bl	4000e9c8 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:295
4000e5d4:	4b9b      	ldr	r3, [pc, #620]	; (4000e844 <ddr3SdramPbsCompare+0x31c>)
4000e5d6:	447b      	add	r3, pc
4000e5d8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
4000e5da:	4619      	mov	r1, r3
4000e5dc:	f04f 0210 	mov.w	r2, #16
4000e5e0:	f000 f9f2 	bl	4000e9c8 <ddr3DramSramBurst>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:298
4000e5e4:	f04f 0300 	mov.w	r3, #0
4000e5e8:	65fb      	str	r3, [r7, #92]	; 0x5c
4000e5ea:	e0af      	b.n	4000e74c <ddr3SdramPbsCompare+0x224>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:299
4000e5ec:	4b96      	ldr	r3, [pc, #600]	; (4000e848 <ddr3SdramPbsCompare+0x320>)
4000e5ee:	447b      	add	r3, pc
4000e5f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000e5f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e5f6:	4b92      	ldr	r3, [pc, #584]	; (4000e840 <ddr3SdramPbsCompare+0x318>)
4000e5f8:	58e3      	ldr	r3, [r4, r3]
4000e5fa:	6839      	ldr	r1, [r7, #0]
4000e5fc:	ea4f 1001 	mov.w	r0, r1, lsl #4
4000e600:	6df9      	ldr	r1, [r7, #92]	; 0x5c
4000e602:	1841      	adds	r1, r0, r1
4000e604:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000e608:	429a      	cmp	r2, r3
4000e60a:	f000 809b 	beq.w	4000e744 <ddr3SdramPbsCompare+0x21c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:302
4000e60e:	f04f 0300 	mov.w	r3, #0
4000e612:	657b      	str	r3, [r7, #84]	; 0x54
4000e614:	e092      	b.n	4000e73c <ddr3SdramPbsCompare+0x214>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:303
4000e616:	4b8d      	ldr	r3, [pc, #564]	; (4000e84c <ddr3SdramPbsCompare+0x324>)
4000e618:	447b      	add	r3, pc
4000e61a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000e61c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e620:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000e622:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e626:	fa22 f303 	lsr.w	r3, r2, r3
4000e62a:	b2db      	uxtb	r3, r3
4000e62c:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:304
4000e62e:	4b84      	ldr	r3, [pc, #528]	; (4000e840 <ddr3SdramPbsCompare+0x318>)
4000e630:	58e3      	ldr	r3, [r4, r3]
4000e632:	683a      	ldr	r2, [r7, #0]
4000e634:	ea4f 1102 	mov.w	r1, r2, lsl #4
4000e638:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
4000e63a:	188a      	adds	r2, r1, r2
4000e63c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e640:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000e642:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e646:	fa22 f303 	lsr.w	r3, r2, r3
4000e64a:	b2db      	uxtb	r3, r3
4000e64c:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:306
4000e64e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000e650:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000e652:	429a      	cmp	r2, r3
4000e654:	d06e      	beq.n	4000e734 <ddr3SdramPbsCompare+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:308
4000e656:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000e658:	4618      	mov	r0, r3
4000e65a:	6d39      	ldr	r1, [r7, #80]	; 0x50
4000e65c:	f004 e8f2 	blx	40012844 <__aeabi_uidivmod>
4000e660:	460b      	mov	r3, r1
4000e662:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000e666:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000e668:	18d3      	adds	r3, r2, r3
4000e66a:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:312
4000e66c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e66e:	f04f 0201 	mov.w	r2, #1
4000e672:	fa02 f303 	lsl.w	r3, r2, r3
4000e676:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:314
4000e678:	f04f 0300 	mov.w	r3, #0
4000e67c:	65bb      	str	r3, [r7, #88]	; 0x58
4000e67e:	e056      	b.n	4000e72e <ddr3SdramPbsCompare+0x206>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:315
4000e680:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e682:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000e684:	fa42 f203 	asr.w	r2, r2, r3
4000e688:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e68a:	6c39      	ldr	r1, [r7, #64]	; 0x40
4000e68c:	fa41 f303 	asr.w	r3, r1, r3
4000e690:	4053      	eors	r3, r2
4000e692:	f003 0301 	and.w	r3, r3, #1
4000e696:	b2db      	uxtb	r3, r3
4000e698:	2b00      	cmp	r3, #0
4000e69a:	d044      	beq.n	4000e726 <ddr3SdramPbsCompare+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:316
4000e69c:	4b6c      	ldr	r3, [pc, #432]	; (4000e850 <ddr3SdramPbsCompare+0x328>)
4000e69e:	447b      	add	r3, pc
4000e6a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000e6a2:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e6a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000e6a8:	188a      	adds	r2, r1, r2
4000e6aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e6ae:	2b01      	cmp	r3, #1
4000e6b0:	d10b      	bne.n	4000e6ca <ddr3SdramPbsCompare+0x1a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:317
4000e6b2:	4b68      	ldr	r3, [pc, #416]	; (4000e854 <ddr3SdramPbsCompare+0x32c>)
4000e6b4:	447b      	add	r3, pc
4000e6b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000e6b8:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e6bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000e6be:	188a      	adds	r2, r1, r2
4000e6c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:316
4000e6c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e6c6:	429a      	cmp	r2, r3
4000e6c8:	d12c      	bne.n	4000e724 <ddr3SdramPbsCompare+0x1fc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:322
4000e6ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e6cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e6d0:	f107 0160 	add.w	r1, r7, #96	; 0x60
4000e6d4:	18cb      	adds	r3, r1, r3
4000e6d6:	f853 2c4c 	ldr.w	r2, [r3, #-76]
4000e6da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e6dc:	431a      	orrs	r2, r3
4000e6de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e6e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e6e4:	f107 0160 	add.w	r1, r7, #96	; 0x60
4000e6e8:	18cb      	adds	r3, r1, r3
4000e6ea:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:325
4000e6ee:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
4000e6f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e6f2:	18d3      	adds	r3, r2, r3
4000e6f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
4000e6f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000e6f8:	188a      	adds	r2, r1, r2
4000e6fa:	7811      	ldrb	r1, [r2, #0]
4000e6fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
4000e6fe:	b2d2      	uxtb	r2, r2
4000e700:	ea6f 0202 	mvn.w	r2, r2
4000e704:	b2d2      	uxtb	r2, r2
4000e706:	400a      	ands	r2, r1
4000e708:	b2d2      	uxtb	r2, r2
4000e70a:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:328
4000e70c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e70e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000e712:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e714:	18d3      	adds	r3, r2, r3
4000e716:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e71a:	6fba      	ldr	r2, [r7, #120]	; 0x78
4000e71c:	18d3      	adds	r3, r2, r3
4000e71e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
4000e720:	601a      	str	r2, [r3, #0]
4000e722:	e000      	b.n	4000e726 <ddr3SdramPbsCompare+0x1fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:318
4000e724:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:314
4000e726:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e728:	f103 0301 	add.w	r3, r3, #1
4000e72c:	65bb      	str	r3, [r7, #88]	; 0x58
4000e72e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e730:	2b07      	cmp	r3, #7
4000e732:	d9a5      	bls.n	4000e680 <ddr3SdramPbsCompare+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:302
4000e734:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000e736:	f103 0301 	add.w	r3, r3, #1
4000e73a:	657b      	str	r3, [r7, #84]	; 0x54
4000e73c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000e73e:	2b03      	cmp	r3, #3
4000e740:	f67f af69 	bls.w	4000e616 <ddr3SdramPbsCompare+0xee>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:298
4000e744:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000e746:	f103 0301 	add.w	r3, r3, #1
4000e74a:	65fb      	str	r3, [r7, #92]	; 0x5c
4000e74c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000e74e:	2b0f      	cmp	r3, #15
4000e750:	f67f af4c 	bls.w	4000e5ec <ddr3SdramPbsCompare+0xc4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:336
4000e754:	687b      	ldr	r3, [r7, #4]
4000e756:	2b01      	cmp	r3, #1
4000e758:	d102      	bne.n	4000e760 <ddr3SdramPbsCompare+0x238>
4000e75a:	f04f 0310 	mov.w	r3, #16
4000e75e:	e001      	b.n	4000e764 <ddr3SdramPbsCompare+0x23c>
4000e760:	f04f 0330 	mov.w	r3, #48	; 0x30
4000e764:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:339
4000e766:	f04f 0300 	mov.w	r3, #0
4000e76a:	65bb      	str	r3, [r7, #88]	; 0x58
4000e76c:	e05a      	b.n	4000e824 <ddr3SdramPbsCompare+0x2fc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:340
4000e76e:	f04f 0300 	mov.w	r3, #0
4000e772:	657b      	str	r3, [r7, #84]	; 0x54
4000e774:	e04e      	b.n	4000e814 <ddr3SdramPbsCompare+0x2ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:341
4000e776:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e778:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e77c:	f107 0260 	add.w	r2, r7, #96	; 0x60
4000e780:	18d3      	adds	r3, r2, r3
4000e782:	f853 2c4c 	ldr.w	r2, [r3, #-76]
4000e786:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000e788:	f04f 0101 	mov.w	r1, #1
4000e78c:	fa01 f303 	lsl.w	r3, r1, r3
4000e790:	4013      	ands	r3, r2
4000e792:	2b00      	cmp	r3, #0
4000e794:	d03a      	beq.n	4000e80c <ddr3SdramPbsCompare+0x2e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:342
4000e796:	4b30      	ldr	r3, [pc, #192]	; (4000e858 <ddr3SdramPbsCompare+0x330>)
4000e798:	447b      	add	r3, pc
4000e79a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000e79c:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e7a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000e7a2:	188a      	adds	r2, r1, r2
4000e7a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000e7a8:	2b01      	cmp	r3, #1
4000e7aa:	d10b      	bne.n	4000e7c4 <ddr3SdramPbsCompare+0x29c>
4000e7ac:	4b2b      	ldr	r3, [pc, #172]	; (4000e85c <ddr3SdramPbsCompare+0x334>)
4000e7ae:	447b      	add	r3, pc
4000e7b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000e7b2:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e7b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000e7b8:	188a      	adds	r2, r1, r2
4000e7ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e7be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000e7c0:	429a      	cmp	r2, r3
4000e7c2:	d122      	bne.n	4000e80a <ddr3SdramPbsCompare+0x2e2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:346
4000e7c4:	4b26      	ldr	r3, [pc, #152]	; (4000e860 <ddr3SdramPbsCompare+0x338>)
4000e7c6:	447b      	add	r3, pc
4000e7c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000e7ca:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e7ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000e7d0:	188a      	adds	r2, r1, r2
4000e7d2:	f04f 0101 	mov.w	r1, #1
4000e7d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:347
4000e7da:	4b22      	ldr	r3, [pc, #136]	; (4000e864 <ddr3SdramPbsCompare+0x33c>)
4000e7dc:	447b      	add	r3, pc
4000e7de:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000e7e0:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000e7e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000e7e6:	188a      	adds	r2, r1, r2
4000e7e8:	6f39      	ldr	r1, [r7, #112]	; 0x70
4000e7ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:348
4000e7ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000e7f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e7f2:	18d3      	adds	r3, r2, r3
4000e7f4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
4000e7f6:	9200      	str	r2, [sp, #0]
4000e7f8:	4618      	mov	r0, r3
4000e7fa:	f04f 0100 	mov.w	r1, #0
4000e7fe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000e800:	f04f 0300 	mov.w	r3, #0
4000e804:	f7fc f800 	bl	4000a808 <ddr3WritePupReg>
4000e808:	e000      	b.n	4000e80c <ddr3SdramPbsCompare+0x2e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:343
4000e80a:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:340
4000e80c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000e80e:	f103 0301 	add.w	r3, r3, #1
4000e812:	657b      	str	r3, [r7, #84]	; 0x54
4000e814:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000e816:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000e818:	429a      	cmp	r2, r3
4000e81a:	d3ac      	bcc.n	4000e776 <ddr3SdramPbsCompare+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:339
4000e81c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e81e:	f103 0301 	add.w	r3, r3, #1
4000e822:	65bb      	str	r3, [r7, #88]	; 0x58
4000e824:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000e826:	2b07      	cmp	r3, #7
4000e828:	d9a1      	bls.n	4000e76e <ddr3SdramPbsCompare+0x246>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:352
4000e82a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:353
4000e82e:	4618      	mov	r0, r3
4000e830:	f107 0764 	add.w	r7, r7, #100	; 0x64
4000e834:	46bd      	mov	sp, r7
4000e836:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000e83a:	4770      	bx	lr
4000e83c:	0000a720 	andeq	sl, r0, r0, lsr #14
4000e840:	00000008 	andeq	r0, r0, r8
4000e844:	00009fe6 	andeq	r9, r0, r6, ror #31
4000e848:	00009fce 	andeq	r9, r0, lr, asr #31
4000e84c:	00009fa4 	andeq	r9, r0, r4, lsr #31
4000e850:	00009c9e 	muleq	r0, lr, ip
4000e854:	00009dcc 	andeq	r9, r0, ip, asr #27
4000e858:	00009ba4 	andeq	r9, r0, r4, lsr #23
4000e85c:	00009cd2 	ldrdeq	r9, [r0], -r2
4000e860:	00009b76 	andeq	r9, r0, r6, ror fp
4000e864:	00009ca4 	andeq	r9, r0, r4, lsr #25

4000e868 <ddr3SdramDirectCompare>:
ddr3SdramDirectCompare():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:374
4000e868:	b590      	push	{r4, r7, lr}
4000e86a:	b08b      	sub	sp, #44	; 0x2c
4000e86c:	af00      	add	r7, sp, #0
4000e86e:	60f8      	str	r0, [r7, #12]
4000e870:	60b9      	str	r1, [r7, #8]
4000e872:	607a      	str	r2, [r7, #4]
4000e874:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:378
4000e876:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e878:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:380
4000e87a:	68fb      	ldr	r3, [r7, #12]
4000e87c:	689b      	ldr	r3, [r3, #8]
4000e87e:	2b08      	cmp	r3, #8
4000e880:	d103      	bne.n	4000e88a <ddr3SdramDirectCompare+0x22>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:381
4000e882:	f04f 0302 	mov.w	r3, #2
4000e886:	61fb      	str	r3, [r7, #28]
4000e888:	e002      	b.n	4000e890 <ddr3SdramDirectCompare+0x28>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:383
4000e88a:	f04f 0301 	mov.w	r3, #1
4000e88e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:386
4000e890:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000e892:	2b01      	cmp	r3, #1
4000e894:	d117      	bne.n	4000e8c6 <ddr3SdramDirectCompare+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:387
4000e896:	f04f 0300 	mov.w	r3, #0
4000e89a:	623b      	str	r3, [r7, #32]
4000e89c:	e00f      	b.n	4000e8be <ddr3SdramDirectCompare+0x56>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:388
4000e89e:	6a3b      	ldr	r3, [r7, #32]
4000e8a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e8a4:	683a      	ldr	r2, [r7, #0]
4000e8a6:	18d3      	adds	r3, r2, r3
4000e8a8:	681a      	ldr	r2, [r3, #0]
4000e8aa:	69bb      	ldr	r3, [r7, #24]
4000e8ac:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:389
4000e8ae:	69bb      	ldr	r3, [r7, #24]
4000e8b0:	f103 0304 	add.w	r3, r3, #4
4000e8b4:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:387
4000e8b6:	6a3b      	ldr	r3, [r7, #32]
4000e8b8:	f103 0301 	add.w	r3, r3, #1
4000e8bc:	623b      	str	r3, [r7, #32]
4000e8be:	6a3a      	ldr	r2, [r7, #32]
4000e8c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e8c2:	429a      	cmp	r2, r3
4000e8c4:	d3eb      	bcc.n	4000e89e <ddr3SdramDirectCompare+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:393
4000e8c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000e8c8:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:395
4000e8ca:	f04f 0300 	mov.w	r3, #0
4000e8ce:	623b      	str	r3, [r7, #32]
4000e8d0:	e00e      	b.n	4000e8f0 <ddr3SdramDirectCompare+0x88>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:396
4000e8d2:	69bb      	ldr	r3, [r7, #24]
4000e8d4:	6819      	ldr	r1, [r3, #0]
4000e8d6:	4b39      	ldr	r3, [pc, #228]	; (4000e9bc <ddr3SdramDirectCompare+0x154>)
4000e8d8:	447b      	add	r3, pc
4000e8da:	6a3a      	ldr	r2, [r7, #32]
4000e8dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:397
4000e8e0:	69bb      	ldr	r3, [r7, #24]
4000e8e2:	f103 0304 	add.w	r3, r3, #4
4000e8e6:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:395
4000e8e8:	6a3b      	ldr	r3, [r7, #32]
4000e8ea:	f103 0301 	add.w	r3, r3, #1
4000e8ee:	623b      	str	r3, [r7, #32]
4000e8f0:	6a3a      	ldr	r2, [r7, #32]
4000e8f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e8f4:	429a      	cmp	r2, r3
4000e8f6:	d3ec      	bcc.n	4000e8d2 <ddr3SdramDirectCompare+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:401
4000e8f8:	f04f 0300 	mov.w	r3, #0
4000e8fc:	627b      	str	r3, [r7, #36]	; 0x24
4000e8fe:	e050      	b.n	4000e9a2 <ddr3SdramDirectCompare+0x13a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:403
4000e900:	4b2f      	ldr	r3, [pc, #188]	; (4000e9c0 <ddr3SdramDirectCompare+0x158>)
4000e902:	447b      	add	r3, pc
4000e904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e906:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e90a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e90c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e910:	6839      	ldr	r1, [r7, #0]
4000e912:	18cb      	adds	r3, r1, r3
4000e914:	681b      	ldr	r3, [r3, #0]
4000e916:	429a      	cmp	r2, r3
4000e918:	d03f      	beq.n	4000e99a <ddr3SdramDirectCompare+0x132>
4000e91a:	687b      	ldr	r3, [r7, #4]
4000e91c:	681b      	ldr	r3, [r3, #0]
4000e91e:	2bff      	cmp	r3, #255	; 0xff
4000e920:	d03b      	beq.n	4000e99a <ddr3SdramDirectCompare+0x132>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:404
4000e922:	f04f 0300 	mov.w	r3, #0
4000e926:	623b      	str	r3, [r7, #32]
4000e928:	e034      	b.n	4000e994 <ddr3SdramDirectCompare+0x12c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:405
4000e92a:	4b26      	ldr	r3, [pc, #152]	; (4000e9c4 <ddr3SdramDirectCompare+0x15c>)
4000e92c:	447b      	add	r3, pc
4000e92e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e930:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000e934:	6a3b      	ldr	r3, [r7, #32]
4000e936:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e93a:	fa22 f303 	lsr.w	r3, r2, r3
4000e93e:	b2db      	uxtb	r3, r3
4000e940:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:406
4000e942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e944:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e948:	683a      	ldr	r2, [r7, #0]
4000e94a:	18d3      	adds	r3, r2, r3
4000e94c:	681a      	ldr	r2, [r3, #0]
4000e94e:	6a3b      	ldr	r3, [r7, #32]
4000e950:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000e954:	fa22 f303 	lsr.w	r3, r2, r3
4000e958:	b2db      	uxtb	r3, r3
4000e95a:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:407
4000e95c:	697a      	ldr	r2, [r7, #20]
4000e95e:	693b      	ldr	r3, [r7, #16]
4000e960:	429a      	cmp	r2, r3
4000e962:	d013      	beq.n	4000e98c <ddr3SdramDirectCompare+0x124>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:408
4000e964:	687b      	ldr	r3, [r7, #4]
4000e966:	681c      	ldr	r4, [r3, #0]
4000e968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e96a:	4618      	mov	r0, r3
4000e96c:	69f9      	ldr	r1, [r7, #28]
4000e96e:	f003 ef6a 	blx	40012844 <__aeabi_uidivmod>
4000e972:	460b      	mov	r3, r1
4000e974:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000e978:	6a3b      	ldr	r3, [r7, #32]
4000e97a:	18d3      	adds	r3, r2, r3
4000e97c:	f04f 0201 	mov.w	r2, #1
4000e980:	fa02 f303 	lsl.w	r3, r2, r3
4000e984:	ea44 0203 	orr.w	r2, r4, r3
4000e988:	687b      	ldr	r3, [r7, #4]
4000e98a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:404
4000e98c:	6a3b      	ldr	r3, [r7, #32]
4000e98e:	f103 0301 	add.w	r3, r3, #1
4000e992:	623b      	str	r3, [r7, #32]
4000e994:	6a3b      	ldr	r3, [r7, #32]
4000e996:	2b03      	cmp	r3, #3
4000e998:	d9c7      	bls.n	4000e92a <ddr3SdramDirectCompare+0xc2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:401
4000e99a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000e99c:	f103 0301 	add.w	r3, r3, #1
4000e9a0:	627b      	str	r3, [r7, #36]	; 0x24
4000e9a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000e9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000e9a6:	429a      	cmp	r2, r3
4000e9a8:	d3aa      	bcc.n	4000e900 <ddr3SdramDirectCompare+0x98>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:424
4000e9aa:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:425
4000e9ae:	4618      	mov	r0, r3
4000e9b0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
4000e9b4:	46bd      	mov	sp, r7
4000e9b6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000e9ba:	4770      	bx	lr
4000e9bc:	00009ce4 	andeq	r9, r0, r4, ror #25
4000e9c0:	00009cba 			; <UNDEFINED> instruction: 0x00009cba
4000e9c4:	00009c90 	muleq	r0, r0, ip

4000e9c8 <ddr3DramSramBurst>:
ddr3DramSramBurst():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:437
4000e9c8:	b580      	push	{r7, lr}
4000e9ca:	b08a      	sub	sp, #40	; 0x28
4000e9cc:	af00      	add	r7, sp, #0
4000e9ce:	60f8      	str	r0, [r7, #12]
4000e9d0:	60b9      	str	r1, [r7, #8]
4000e9d2:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:441
4000e9d4:	f04f 0300 	mov.w	r3, #0
4000e9d8:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:443
4000e9da:	687b      	ldr	r3, [r7, #4]
4000e9dc:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000e9e0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:446
4000e9e2:	bf00      	nop
4000e9e4:	6a38      	ldr	r0, [r7, #32]
4000e9e6:	f001 fe3f 	bl	40010668 <mvXorStateGet>
4000e9ea:	4603      	mov	r3, r0
4000e9ec:	2b00      	cmp	r3, #0
4000e9ee:	d1f9      	bne.n	4000e9e4 <ddr3DramSramBurst+0x1c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:449
4000e9f0:	4b43      	ldr	r3, [pc, #268]	; (4000eb00 <ddr3DramSramBurst+0x138>)
4000e9f2:	447b      	add	r3, pc
4000e9f4:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:452
4000e9f6:	68fa      	ldr	r2, [r7, #12]
4000e9f8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
4000e9fc:	429a      	cmp	r2, r3
4000e9fe:	d816      	bhi.n	4000ea2e <ddr3DramSramBurst+0x66>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:453
4000ea00:	68fb      	ldr	r3, [r7, #12]
4000ea02:	ea4f 7313 	mov.w	r3, r3, lsr #28
4000ea06:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:454
4000ea08:	f44f 633a 	mov.w	r3, #2976	; 0xba0
4000ea0c:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000ea10:	69ba      	ldr	r2, [r7, #24]
4000ea12:	ea4f 0242 	mov.w	r2, r2, lsl #1
4000ea16:	f042 0201 	orr.w	r2, r2, #1
4000ea1a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:455
4000ea1c:	693b      	ldr	r3, [r7, #16]
4000ea1e:	68fa      	ldr	r2, [r7, #12]
4000ea20:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
4000ea24:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:456
4000ea26:	693b      	ldr	r3, [r7, #16]
4000ea28:	68ba      	ldr	r2, [r7, #8]
4000ea2a:	615a      	str	r2, [r3, #20]
4000ea2c:	e01d      	b.n	4000ea6a <ddr3DramSramBurst+0xa2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:458
4000ea2e:	68bb      	ldr	r3, [r7, #8]
4000ea30:	ea4f 7313 	mov.w	r3, r3, lsr #28
4000ea34:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:459
4000ea36:	f44f 633a 	mov.w	r3, #2976	; 0xba0
4000ea3a:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000ea3e:	69ba      	ldr	r2, [r7, #24]
4000ea40:	ea4f 6242 	mov.w	r2, r2, lsl #25
4000ea44:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
4000ea48:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:460
4000ea4a:	693b      	ldr	r3, [r7, #16]
4000ea4c:	68fa      	ldr	r2, [r7, #12]
4000ea4e:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:461
4000ea50:	693b      	ldr	r3, [r7, #16]
4000ea52:	68ba      	ldr	r2, [r7, #8]
4000ea54:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
4000ea58:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:462
4000ea5a:	693b      	ldr	r3, [r7, #16]
4000ea5c:	68fa      	ldr	r2, [r7, #12]
4000ea5e:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:463
4000ea60:	693b      	ldr	r3, [r7, #16]
4000ea62:	68ba      	ldr	r2, [r7, #8]
4000ea64:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
4000ea68:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:466
4000ea6a:	693b      	ldr	r3, [r7, #16]
4000ea6c:	f04f 0200 	mov.w	r2, #0
4000ea70:	61da      	str	r2, [r3, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:467
4000ea72:	693b      	ldr	r3, [r7, #16]
4000ea74:	69fa      	ldr	r2, [r7, #28]
4000ea76:	611a      	str	r2, [r3, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:468
4000ea78:	693b      	ldr	r3, [r7, #16]
4000ea7a:	f04f 0200 	mov.w	r2, #0
4000ea7e:	60da      	str	r2, [r3, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:469
4000ea80:	693b      	ldr	r3, [r7, #16]
4000ea82:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000ea86:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:470
4000ea88:	693b      	ldr	r3, [r7, #16]
4000ea8a:	f04f 0200 	mov.w	r2, #0
4000ea8e:	609a      	str	r2, [r3, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:471
4000ea90:	4b1c      	ldr	r3, [pc, #112]	; (4000eb04 <ddr3DramSramBurst+0x13c>)
4000ea92:	447b      	add	r3, pc
4000ea94:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:473
4000ea96:	4b1c      	ldr	r3, [pc, #112]	; (4000eb08 <ddr3DramSramBurst+0x140>)
4000ea98:	447b      	add	r3, pc
4000ea9a:	4618      	mov	r0, r3
4000ea9c:	f000 f836 	bl	4000eb0c <ddr3FlushL1Line>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:476
4000eaa0:	697b      	ldr	r3, [r7, #20]
4000eaa2:	6a38      	ldr	r0, [r7, #32]
4000eaa4:	f04f 0101 	mov.w	r1, #1
4000eaa8:	461a      	mov	r2, r3
4000eaaa:	f001 fd43 	bl	40010534 <mvXorTransfer>
4000eaae:	4603      	mov	r3, r0
4000eab0:	2b00      	cmp	r3, #0
4000eab2:	d002      	beq.n	4000eaba <ddr3DramSramBurst+0xf2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:477
4000eab4:	f04f 0301 	mov.w	r3, #1
4000eab8:	e01b      	b.n	4000eaf2 <ddr3DramSramBurst+0x12a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:481
4000eaba:	6a3b      	ldr	r3, [r7, #32]
4000eabc:	4618      	mov	r0, r3
4000eabe:	f7ff fb31 	bl	4000e124 <xor_waiton_eng>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:483
4000eac2:	68bb      	ldr	r3, [r7, #8]
4000eac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
4000eac8:	d911      	bls.n	4000eaee <ddr3DramSramBurst+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:484
4000eaca:	f04f 0300 	mov.w	r3, #0
4000eace:	627b      	str	r3, [r7, #36]	; 0x24
4000ead0:	e009      	b.n	4000eae6 <ddr3DramSramBurst+0x11e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:485
4000ead2:	68ba      	ldr	r2, [r7, #8]
4000ead4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ead6:	18d3      	adds	r3, r2, r3
4000ead8:	4618      	mov	r0, r3
4000eada:	f7f5 eab4 	blx	40004044 <cache_inv>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:484
4000eade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000eae0:	f103 0320 	add.w	r3, r3, #32
4000eae4:	627b      	str	r3, [r7, #36]	; 0x24
4000eae6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000eae8:	69fb      	ldr	r3, [r7, #28]
4000eaea:	429a      	cmp	r2, r3
4000eaec:	d3f1      	bcc.n	4000ead2 <ddr3DramSramBurst+0x10a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:487
4000eaee:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:488
4000eaf2:	4618      	mov	r0, r3
4000eaf4:	f107 0728 	add.w	r7, r7, #40	; 0x28
4000eaf8:	46bd      	mov	sp, r7
4000eafa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000eafe:	4770      	bx	lr
4000eb00:	00009dca 	andeq	r9, r0, sl, asr #27
4000eb04:	00009d2a 	andeq	r9, r0, sl, lsr #26
4000eb08:	00009d24 	andeq	r9, r0, r4, lsr #26

4000eb0c <ddr3FlushL1Line>:
ddr3FlushL1Line():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:498
4000eb0c:	b580      	push	{r7, lr}
4000eb0e:	b084      	sub	sp, #16
4000eb10:	af00      	add	r7, sp, #0
4000eb12:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:502
4000eb14:	f248 2030 	movw	r0, #33328	; 0x8230
4000eb18:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000eb1c:	f7ff faf4 	bl	4000e108 <MV_MEMIO_LE32_READ>
4000eb20:	4603      	mov	r3, r0
4000eb22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000eb26:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:506
4000eb28:	68fb      	ldr	r3, [r7, #12]
4000eb2a:	2b00      	cmp	r3, #0
4000eb2c:	d009      	beq.n	4000eb42 <ddr3FlushL1Line+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:508
4000eb2e:	6878      	ldr	r0, [r7, #4]
4000eb30:	f7f5 ea9c 	blx	4000406c <flush_l1_v7>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:509
4000eb34:	687b      	ldr	r3, [r7, #4]
4000eb36:	f103 0320 	add.w	r3, r3, #32
4000eb3a:	4618      	mov	r0, r3
4000eb3c:	f7f5 ea96 	blx	4000406c <flush_l1_v7>
4000eb40:	e008      	b.n	4000eb54 <ddr3FlushL1Line+0x48>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:512
4000eb42:	6878      	ldr	r0, [r7, #4]
4000eb44:	f7f5 ea86 	blx	40004054 <flush_l1_v6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:513
4000eb48:	687b      	ldr	r3, [r7, #4]
4000eb4a:	f103 0320 	add.w	r3, r3, #32
4000eb4e:	4618      	mov	r0, r3
4000eb50:	f7f5 ea80 	blx	40004054 <flush_l1_v6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_sdram.c:515
4000eb54:	f107 0710 	add.w	r7, r7, #16
4000eb58:	46bd      	mov	sp, r7
4000eb5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000eb5e:	4770      	bx	lr

4000eb60 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000eb60:	b480      	push	{r7}
4000eb62:	b085      	sub	sp, #20
4000eb64:	af00      	add	r7, sp, #0
4000eb66:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000eb68:	687b      	ldr	r3, [r7, #4]
4000eb6a:	681b      	ldr	r3, [r3, #0]
4000eb6c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000eb6e:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000eb70:	4618      	mov	r0, r3
4000eb72:	f107 0714 	add.w	r7, r7, #20
4000eb76:	46bd      	mov	sp, r7
4000eb78:	bc80      	pop	{r7}
4000eb7a:	4770      	bx	lr

4000eb7c <ddr3WriteLevelingHw>:
ddr3WriteLevelingHw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:111
4000eb7c:	b590      	push	{r4, r7, lr}
4000eb7e:	b089      	sub	sp, #36	; 0x24
4000eb80:	af00      	add	r7, sp, #0
4000eb82:	6078      	str	r0, [r7, #4]
4000eb84:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:113
4000eb86:	f04f 0300 	mov.w	r3, #0
4000eb8a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:127
4000eb8c:	f04f 0308 	mov.w	r3, #8
4000eb90:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:129
4000eb92:	693b      	ldr	r3, [r7, #16]
4000eb94:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
4000eb98:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:131
4000eb9a:	683b      	ldr	r3, [r7, #0]
4000eb9c:	685b      	ldr	r3, [r3, #4]
4000eb9e:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000eba2:	693a      	ldr	r2, [r7, #16]
4000eba4:	4313      	orrs	r3, r2
4000eba6:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:133
4000eba8:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000ebac:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ebb0:	693a      	ldr	r2, [r7, #16]
4000ebb2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:135
4000ebb4:	f248 4088 	movw	r0, #33928	; 0x8488
4000ebb8:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ebbc:	f7ff ffd0 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000ebc0:	4603      	mov	r3, r0
4000ebc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000ebc6:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:136
4000ebc8:	f248 4388 	movw	r3, #33928	; 0x8488
4000ebcc:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ebd0:	693a      	ldr	r2, [r7, #16]
4000ebd2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:140
4000ebd4:	f248 4088 	movw	r0, #33928	; 0x8488
4000ebd8:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ebdc:	f7ff ffc0 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000ebe0:	4603      	mov	r3, r0
4000ebe2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000ebe6:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:141
4000ebe8:	693b      	ldr	r3, [r7, #16]
4000ebea:	2b00      	cmp	r3, #0
4000ebec:	d1f2      	bne.n	4000ebd4 <ddr3WriteLevelingHw+0x58>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:143
4000ebee:	f241 50b0 	movw	r0, #5552	; 0x15b0
4000ebf2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ebf6:	f7ff ffb3 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000ebfa:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:145
4000ebfc:	693b      	ldr	r3, [r7, #16]
4000ebfe:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000ec02:	2b00      	cmp	r3, #0
4000ec04:	f000 80a7 	beq.w	4000ed56 <ddr3WriteLevelingHw+0x1da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:147
4000ec08:	f04f 0300 	mov.w	r3, #0
4000ec0c:	61fb      	str	r3, [r7, #28]
4000ec0e:	e09b      	b.n	4000ed48 <ddr3WriteLevelingHw+0x1cc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:148
4000ec10:	683b      	ldr	r3, [r7, #0]
4000ec12:	685a      	ldr	r2, [r3, #4]
4000ec14:	69fb      	ldr	r3, [r7, #28]
4000ec16:	f04f 0101 	mov.w	r1, #1
4000ec1a:	fa01 f303 	lsl.w	r3, r1, r3
4000ec1e:	4013      	ands	r3, r2
4000ec20:	2b00      	cmp	r3, #0
4000ec22:	f000 808d 	beq.w	4000ed40 <ddr3WriteLevelingHw+0x1c4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:149
4000ec26:	f04f 0300 	mov.w	r3, #0
4000ec2a:	61bb      	str	r3, [r7, #24]
4000ec2c:	e082      	b.n	4000ed34 <ddr3WriteLevelingHw+0x1b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:150
4000ec2e:	683b      	ldr	r3, [r7, #0]
4000ec30:	689a      	ldr	r2, [r3, #8]
4000ec32:	69bb      	ldr	r3, [r7, #24]
4000ec34:	429a      	cmp	r2, r3
4000ec36:	d106      	bne.n	4000ec46 <ddr3WriteLevelingHw+0xca>
4000ec38:	683b      	ldr	r3, [r7, #0]
4000ec3a:	699b      	ldr	r3, [r3, #24]
4000ec3c:	2b00      	cmp	r3, #0
4000ec3e:	d002      	beq.n	4000ec46 <ddr3WriteLevelingHw+0xca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:151
4000ec40:	f04f 0308 	mov.w	r3, #8
4000ec44:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:152
4000ec46:	f04f 0000 	mov.w	r0, #0
4000ec4a:	69f9      	ldr	r1, [r7, #28]
4000ec4c:	69ba      	ldr	r2, [r7, #24]
4000ec4e:	f7fb fe75 	bl	4000a93c <ddr3ReadPupReg>
4000ec52:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:153
4000ec54:	693b      	ldr	r3, [r7, #16]
4000ec56:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000ec5a:	f003 0307 	and.w	r3, r3, #7
4000ec5e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:154
4000ec60:	693b      	ldr	r3, [r7, #16]
4000ec62:	f003 031f 	and.w	r3, r3, #31
4000ec66:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:155
4000ec68:	6838      	ldr	r0, [r7, #0]
4000ec6a:	69bb      	ldr	r3, [r7, #24]
4000ec6c:	69f9      	ldr	r1, [r7, #28]
4000ec6e:	461a      	mov	r2, r3
4000ec70:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ec74:	1ad2      	subs	r2, r2, r3
4000ec76:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ec7a:	461a      	mov	r2, r3
4000ec7c:	460b      	mov	r3, r1
4000ec7e:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ec82:	1a5b      	subs	r3, r3, r1
4000ec84:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ec88:	18d3      	adds	r3, r2, r3
4000ec8a:	18c3      	adds	r3, r0, r3
4000ec8c:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000ec90:	68fa      	ldr	r2, [r7, #12]
4000ec92:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:156
4000ec94:	6838      	ldr	r0, [r7, #0]
4000ec96:	69bb      	ldr	r3, [r7, #24]
4000ec98:	69f9      	ldr	r1, [r7, #28]
4000ec9a:	461a      	mov	r2, r3
4000ec9c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000eca0:	1ad2      	subs	r2, r2, r3
4000eca2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000eca6:	461a      	mov	r2, r3
4000eca8:	460b      	mov	r3, r1
4000ecaa:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ecae:	1a5b      	subs	r3, r3, r1
4000ecb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ecb4:	18d3      	adds	r3, r2, r3
4000ecb6:	18c3      	adds	r3, r0, r3
4000ecb8:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000ecbc:	68ba      	ldr	r2, [r7, #8]
4000ecbe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:157
4000ecc0:	6838      	ldr	r0, [r7, #0]
4000ecc2:	69bb      	ldr	r3, [r7, #24]
4000ecc4:	69f9      	ldr	r1, [r7, #28]
4000ecc6:	461a      	mov	r2, r3
4000ecc8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000eccc:	1ad2      	subs	r2, r2, r3
4000ecce:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ecd2:	461a      	mov	r2, r3
4000ecd4:	460b      	mov	r3, r1
4000ecd6:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ecda:	1a5b      	subs	r3, r3, r1
4000ecdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ece0:	18d3      	adds	r3, r2, r3
4000ece2:	18c3      	adds	r3, r0, r3
4000ece4:	f103 031c 	add.w	r3, r3, #28
4000ece8:	f04f 0200 	mov.w	r2, #0
4000ecec:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:158
4000ecee:	f04f 0001 	mov.w	r0, #1
4000ecf2:	69f9      	ldr	r1, [r7, #28]
4000ecf4:	69ba      	ldr	r2, [r7, #24]
4000ecf6:	f7fb fe21 	bl	4000a93c <ddr3ReadPupReg>
4000ecfa:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:159
4000ecfc:	693b      	ldr	r3, [r7, #16]
4000ecfe:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000ed02:	683c      	ldr	r4, [r7, #0]
4000ed04:	69bb      	ldr	r3, [r7, #24]
4000ed06:	69f9      	ldr	r1, [r7, #28]
4000ed08:	461a      	mov	r2, r3
4000ed0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ed0e:	1ad2      	subs	r2, r2, r3
4000ed10:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ed14:	461a      	mov	r2, r3
4000ed16:	460b      	mov	r3, r1
4000ed18:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ed1c:	1a5b      	subs	r3, r3, r1
4000ed1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ed22:	18d3      	adds	r3, r2, r3
4000ed24:	18e3      	adds	r3, r4, r3
4000ed26:	f103 0334 	add.w	r3, r3, #52	; 0x34
4000ed2a:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:149
4000ed2c:	69bb      	ldr	r3, [r7, #24]
4000ed2e:	f103 0301 	add.w	r3, r3, #1
4000ed32:	61bb      	str	r3, [r7, #24]
4000ed34:	683b      	ldr	r3, [r7, #0]
4000ed36:	68da      	ldr	r2, [r3, #12]
4000ed38:	69bb      	ldr	r3, [r7, #24]
4000ed3a:	429a      	cmp	r2, r3
4000ed3c:	f63f af77 	bhi.w	4000ec2e <ddr3WriteLevelingHw+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:147
4000ed40:	69fb      	ldr	r3, [r7, #28]
4000ed42:	f103 0301 	add.w	r3, r3, #1
4000ed46:	61fb      	str	r3, [r7, #28]
4000ed48:	69fb      	ldr	r3, [r7, #28]
4000ed4a:	2b03      	cmp	r3, #3
4000ed4c:	f67f af60 	bls.w	4000ec10 <ddr3WriteLevelingHw+0x94>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:191
4000ed50:	f04f 0300 	mov.w	r3, #0
4000ed54:	e001      	b.n	4000ed5a <ddr3WriteLevelingHw+0x1de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:194
4000ed56:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:196
4000ed5a:	4618      	mov	r0, r3
4000ed5c:	f107 0724 	add.w	r7, r7, #36	; 0x24
4000ed60:	46bd      	mov	sp, r7
4000ed62:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000ed66:	4770      	bx	lr

4000ed68 <ddr3WriteHiFreqSup>:
ddr3WriteHiFreqSup():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:208
4000ed68:	b5b0      	push	{r4, r5, r7, lr}
4000ed6a:	b096      	sub	sp, #88	; 0x58
4000ed6c:	af06      	add	r7, sp, #24
4000ed6e:	6078      	str	r0, [r7, #4]
4000ed70:	f8df 4548 	ldr.w	r4, [pc, #1352]	; 4000f2bc <ddr3WriteHiFreqSup+0x554>
4000ed74:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:214
4000ed76:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000ed7a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ed7e:	f7ff feef 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000ed82:	4603      	mov	r3, r0
4000ed84:	f043 0301 	orr.w	r3, r3, #1
4000ed88:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:216
4000ed8a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000ed8e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ed92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000ed94:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:219
4000ed96:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000ed9a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:220
4000ed9c:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000eda0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000eda4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000eda6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:222
4000eda8:	f04f 0300 	mov.w	r3, #0
4000edac:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:223
4000edae:	f04f 0300 	mov.w	r3, #0
4000edb2:	63fb      	str	r3, [r7, #60]	; 0x3c
4000edb4:	e1fa      	b.n	4000f1ac <ddr3WriteHiFreqSup+0x444>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:224
4000edb6:	687b      	ldr	r3, [r7, #4]
4000edb8:	685a      	ldr	r2, [r3, #4]
4000edba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000edbc:	f04f 0101 	mov.w	r1, #1
4000edc0:	fa01 f303 	lsl.w	r3, r1, r3
4000edc4:	4013      	ands	r3, r2
4000edc6:	2b00      	cmp	r3, #0
4000edc8:	f000 81ec 	beq.w	4000f1a4 <ddr3WriteHiFreqSup+0x43c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:225
4000edcc:	f04f 0300 	mov.w	r3, #0
4000edd0:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:226
4000edd2:	f04f 0300 	mov.w	r3, #0
4000edd6:	63bb      	str	r3, [r7, #56]	; 0x38
4000edd8:	e19c      	b.n	4000f114 <ddr3WriteHiFreqSup+0x3ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:228
4000edda:	f04f 0300 	mov.w	r3, #0
4000edde:	62bb      	str	r3, [r7, #40]	; 0x28
4000ede0:	e18c      	b.n	4000f0fc <ddr3WriteHiFreqSup+0x394>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:230
4000ede2:	687b      	ldr	r3, [r7, #4]
4000ede4:	689b      	ldr	r3, [r3, #8]
4000ede6:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000ede8:	f1c2 0201 	rsb	r2, r2, #1
4000edec:	fb02 f203 	mul.w	r2, r2, r3
4000edf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000edf2:	18d3      	adds	r3, r2, r3
4000edf4:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:233
4000edf6:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000edfa:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000edfe:	f7ff feaf 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000ee02:	4603      	mov	r3, r0
4000ee04:	f023 0302 	bic.w	r3, r3, #2
4000ee08:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:234
4000ee0a:	687b      	ldr	r3, [r7, #4]
4000ee0c:	699b      	ldr	r3, [r3, #24]
4000ee0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000ee10:	fb02 f303 	mul.w	r3, r2, r3
4000ee14:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000ee18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000ee1a:	4313      	orrs	r3, r2
4000ee1c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:235
4000ee1e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000ee22:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ee26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000ee28:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:238
4000ee2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000ee2c:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000ee30:	f503 73a0 	add.w	r3, r3, #320	; 0x140
4000ee34:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:240
4000ee36:	f04f 0300 	mov.w	r3, #0
4000ee3a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:242
4000ee3c:	f107 030c 	add.w	r3, r7, #12
4000ee40:	f04f 0210 	mov.w	r2, #16
4000ee44:	9200      	str	r2, [sp, #0]
4000ee46:	69fa      	ldr	r2, [r7, #28]
4000ee48:	9201      	str	r2, [sp, #4]
4000ee4a:	f04f 0201 	mov.w	r2, #1
4000ee4e:	9202      	str	r2, [sp, #8]
4000ee50:	f04f 0200 	mov.w	r2, #0
4000ee54:	9203      	str	r2, [sp, #12]
4000ee56:	f04f 0200 	mov.w	r2, #0
4000ee5a:	9204      	str	r2, [sp, #16]
4000ee5c:	f04f 0200 	mov.w	r2, #0
4000ee60:	9205      	str	r2, [sp, #20]
4000ee62:	6878      	ldr	r0, [r7, #4]
4000ee64:	f04f 01ff 	mov.w	r1, #255	; 0xff
4000ee68:	461a      	mov	r2, r3
4000ee6a:	f8df 3454 	ldr.w	r3, [pc, #1108]	; 4000f2c0 <ddr3WriteHiFreqSup+0x558>
4000ee6e:	58e3      	ldr	r3, [r4, r3]
4000ee70:	f7ff f9a8 	bl	4000e1c4 <ddr3SdramCompare>
4000ee74:	4603      	mov	r3, r0
4000ee76:	2b00      	cmp	r3, #0
4000ee78:	d002      	beq.n	4000ee80 <ddr3WriteHiFreqSup+0x118>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:244
4000ee7a:	f04f 0301 	mov.w	r3, #1
4000ee7e:	e215      	b.n	4000f2ac <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:246
4000ee80:	f107 030c 	add.w	r3, r7, #12
4000ee84:	f04f 0210 	mov.w	r2, #16
4000ee88:	9200      	str	r2, [sp, #0]
4000ee8a:	69fa      	ldr	r2, [r7, #28]
4000ee8c:	9201      	str	r2, [sp, #4]
4000ee8e:	f04f 0201 	mov.w	r2, #1
4000ee92:	9202      	str	r2, [sp, #8]
4000ee94:	f04f 0200 	mov.w	r2, #0
4000ee98:	9203      	str	r2, [sp, #12]
4000ee9a:	f04f 0200 	mov.w	r2, #0
4000ee9e:	9204      	str	r2, [sp, #16]
4000eea0:	f04f 0200 	mov.w	r2, #0
4000eea4:	9205      	str	r2, [sp, #20]
4000eea6:	6878      	ldr	r0, [r7, #4]
4000eea8:	f04f 01ff 	mov.w	r1, #255	; 0xff
4000eeac:	461a      	mov	r2, r3
4000eeae:	f8df 3414 	ldr.w	r3, [pc, #1044]	; 4000f2c4 <ddr3WriteHiFreqSup+0x55c>
4000eeb2:	58e3      	ldr	r3, [r4, r3]
4000eeb4:	f7ff f986 	bl	4000e1c4 <ddr3SdramCompare>
4000eeb8:	4603      	mov	r3, r0
4000eeba:	2b00      	cmp	r3, #0
4000eebc:	d002      	beq.n	4000eec4 <ddr3WriteHiFreqSup+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:248
4000eebe:	f04f 0301 	mov.w	r3, #1
4000eec2:	e1f3      	b.n	4000f2ac <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:250
4000eec4:	f107 030c 	add.w	r3, r7, #12
4000eec8:	f04f 0210 	mov.w	r2, #16
4000eecc:	9200      	str	r2, [sp, #0]
4000eece:	69fa      	ldr	r2, [r7, #28]
4000eed0:	9201      	str	r2, [sp, #4]
4000eed2:	f04f 0201 	mov.w	r2, #1
4000eed6:	9202      	str	r2, [sp, #8]
4000eed8:	f04f 0200 	mov.w	r2, #0
4000eedc:	9203      	str	r2, [sp, #12]
4000eede:	f04f 0200 	mov.w	r2, #0
4000eee2:	9204      	str	r2, [sp, #16]
4000eee4:	f04f 0200 	mov.w	r2, #0
4000eee8:	9205      	str	r2, [sp, #20]
4000eeea:	6878      	ldr	r0, [r7, #4]
4000eeec:	f04f 01ff 	mov.w	r1, #255	; 0xff
4000eef0:	461a      	mov	r2, r3
4000eef2:	4bf5      	ldr	r3, [pc, #980]	; (4000f2c8 <ddr3WriteHiFreqSup+0x560>)
4000eef4:	58e3      	ldr	r3, [r4, r3]
4000eef6:	f103 0340 	add.w	r3, r3, #64	; 0x40
4000eefa:	f7ff f963 	bl	4000e1c4 <ddr3SdramCompare>
4000eefe:	4603      	mov	r3, r0
4000ef00:	2b00      	cmp	r3, #0
4000ef02:	d002      	beq.n	4000ef0a <ddr3WriteHiFreqSup+0x1a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:251
4000ef04:	f04f 0301 	mov.w	r3, #1
4000ef08:	e1d0      	b.n	4000f2ac <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:253
4000ef0a:	f107 030c 	add.w	r3, r7, #12
4000ef0e:	f04f 0210 	mov.w	r2, #16
4000ef12:	9200      	str	r2, [sp, #0]
4000ef14:	69fa      	ldr	r2, [r7, #28]
4000ef16:	9201      	str	r2, [sp, #4]
4000ef18:	f04f 0201 	mov.w	r2, #1
4000ef1c:	9202      	str	r2, [sp, #8]
4000ef1e:	f04f 0200 	mov.w	r2, #0
4000ef22:	9203      	str	r2, [sp, #12]
4000ef24:	f04f 0200 	mov.w	r2, #0
4000ef28:	9204      	str	r2, [sp, #16]
4000ef2a:	f04f 0200 	mov.w	r2, #0
4000ef2e:	9205      	str	r2, [sp, #20]
4000ef30:	6878      	ldr	r0, [r7, #4]
4000ef32:	f04f 01ff 	mov.w	r1, #255	; 0xff
4000ef36:	461a      	mov	r2, r3
4000ef38:	4be3      	ldr	r3, [pc, #908]	; (4000f2c8 <ddr3WriteHiFreqSup+0x560>)
4000ef3a:	58e3      	ldr	r3, [r4, r3]
4000ef3c:	f7ff f942 	bl	4000e1c4 <ddr3SdramCompare>
4000ef40:	4603      	mov	r3, r0
4000ef42:	2b00      	cmp	r3, #0
4000ef44:	d002      	beq.n	4000ef4c <ddr3WriteHiFreqSup+0x1e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:254
4000ef46:	f04f 0301 	mov.w	r3, #1
4000ef4a:	e1af      	b.n	4000f2ac <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:257
4000ef4c:	f04f 0300 	mov.w	r3, #0
4000ef50:	633b      	str	r3, [r7, #48]	; 0x30
4000ef52:	e0ba      	b.n	4000f0ca <ddr3WriteHiFreqSup+0x362>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:258
4000ef54:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000ef56:	2b00      	cmp	r3, #0
4000ef58:	d101      	bne.n	4000ef5e <ddr3WriteHiFreqSup+0x1f6>
4000ef5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000ef5c:	e001      	b.n	4000ef62 <ddr3WriteHiFreqSup+0x1fa>
4000ef5e:	f04f 0308 	mov.w	r3, #8
4000ef62:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:260
4000ef64:	68fa      	ldr	r2, [r7, #12]
4000ef66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000ef68:	fa22 f303 	lsr.w	r3, r2, r3
4000ef6c:	f003 0301 	and.w	r3, r3, #1
4000ef70:	b2db      	uxtb	r3, r3
4000ef72:	2b00      	cmp	r3, #0
4000ef74:	d062      	beq.n	4000f03c <ddr3WriteHiFreqSup+0x2d4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:261
4000ef76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000ef78:	2b00      	cmp	r3, #0
4000ef7a:	d159      	bne.n	4000f030 <ddr3WriteHiFreqSup+0x2c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:263
4000ef7c:	6878      	ldr	r0, [r7, #4]
4000ef7e:	69bb      	ldr	r3, [r7, #24]
4000ef80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000ef82:	461a      	mov	r2, r3
4000ef84:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ef88:	1ad2      	subs	r2, r2, r3
4000ef8a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ef8e:	461a      	mov	r2, r3
4000ef90:	460b      	mov	r3, r1
4000ef92:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ef96:	1a5b      	subs	r3, r3, r1
4000ef98:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ef9c:	18d3      	adds	r3, r2, r3
4000ef9e:	18c3      	adds	r3, r0, r3
4000efa0:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000efa4:	681b      	ldr	r3, [r3, #0]
4000efa6:	f103 0302 	add.w	r3, r3, #2
4000efaa:	f003 0303 	and.w	r3, r3, #3
4000efae:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:264
4000efb0:	6878      	ldr	r0, [r7, #4]
4000efb2:	69bb      	ldr	r3, [r7, #24]
4000efb4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000efb6:	461a      	mov	r2, r3
4000efb8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000efbc:	1ad2      	subs	r2, r2, r3
4000efbe:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000efc2:	461a      	mov	r2, r3
4000efc4:	460b      	mov	r3, r1
4000efc6:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000efca:	1a5b      	subs	r3, r3, r1
4000efcc:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000efd0:	18d3      	adds	r3, r2, r3
4000efd2:	18c3      	adds	r3, r0, r3
4000efd4:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000efd8:	697a      	ldr	r2, [r7, #20]
4000efda:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:265
4000efdc:	6878      	ldr	r0, [r7, #4]
4000efde:	69bb      	ldr	r3, [r7, #24]
4000efe0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000efe2:	461a      	mov	r2, r3
4000efe4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000efe8:	1ad2      	subs	r2, r2, r3
4000efea:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000efee:	461a      	mov	r2, r3
4000eff0:	460b      	mov	r3, r1
4000eff2:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000eff6:	1a5b      	subs	r3, r3, r1
4000eff8:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000effc:	18d3      	adds	r3, r2, r3
4000effe:	18c3      	adds	r3, r0, r3
4000f000:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000f004:	681b      	ldr	r3, [r3, #0]
4000f006:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:272
4000f008:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f00a:	f1c3 0301 	rsb	r3, r3, #1
4000f00e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
4000f010:	fb02 f203 	mul.w	r2, r2, r3
4000f014:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f016:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000f01a:	18d3      	adds	r3, r2, r3
4000f01c:	693a      	ldr	r2, [r7, #16]
4000f01e:	9200      	str	r2, [sp, #0]
4000f020:	f04f 0000 	mov.w	r0, #0
4000f024:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000f026:	461a      	mov	r2, r3
4000f028:	697b      	ldr	r3, [r7, #20]
4000f02a:	f7fb fbed 	bl	4000a808 <ddr3WritePupReg>
4000f02e:	e048      	b.n	4000f0c2 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:273
4000f030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000f032:	2b03      	cmp	r3, #3
4000f034:	d145      	bne.n	4000f0c2 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:275
4000f036:	f04f 0301 	mov.w	r3, #1
4000f03a:	e137      	b.n	4000f2ac <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:277
4000f03c:	6878      	ldr	r0, [r7, #4]
4000f03e:	69bb      	ldr	r3, [r7, #24]
4000f040:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000f042:	461a      	mov	r2, r3
4000f044:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f048:	1ad2      	subs	r2, r2, r3
4000f04a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f04e:	461a      	mov	r2, r3
4000f050:	460b      	mov	r3, r1
4000f052:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f056:	1a5b      	subs	r3, r3, r1
4000f058:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f05c:	18d3      	adds	r3, r2, r3
4000f05e:	18c3      	adds	r3, r0, r3
4000f060:	f103 031c 	add.w	r3, r3, #28
4000f064:	681b      	ldr	r3, [r3, #0]
4000f066:	2b00      	cmp	r3, #0
4000f068:	d12b      	bne.n	4000f0c2 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:278
4000f06a:	6878      	ldr	r0, [r7, #4]
4000f06c:	69bb      	ldr	r3, [r7, #24]
4000f06e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000f070:	461a      	mov	r2, r3
4000f072:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f076:	1ad2      	subs	r2, r2, r3
4000f078:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f07c:	461a      	mov	r2, r3
4000f07e:	460b      	mov	r3, r1
4000f080:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f084:	1a5b      	subs	r3, r3, r1
4000f086:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f08a:	18d3      	adds	r3, r2, r3
4000f08c:	18c3      	adds	r3, r0, r3
4000f08e:	f103 031c 	add.w	r3, r3, #28
4000f092:	681b      	ldr	r3, [r3, #0]
4000f094:	f103 0001 	add.w	r0, r3, #1
4000f098:	687d      	ldr	r5, [r7, #4]
4000f09a:	69bb      	ldr	r3, [r7, #24]
4000f09c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000f09e:	461a      	mov	r2, r3
4000f0a0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f0a4:	1ad2      	subs	r2, r2, r3
4000f0a6:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f0aa:	461a      	mov	r2, r3
4000f0ac:	460b      	mov	r3, r1
4000f0ae:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f0b2:	1a5b      	subs	r3, r3, r1
4000f0b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f0b8:	18d3      	adds	r3, r2, r3
4000f0ba:	18eb      	adds	r3, r5, r3
4000f0bc:	f103 031c 	add.w	r3, r3, #28
4000f0c0:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:257
4000f0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f0c4:	f103 0301 	add.w	r3, r3, #1
4000f0c8:	633b      	str	r3, [r7, #48]	; 0x30
4000f0ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
4000f0cc:	6a3b      	ldr	r3, [r7, #32]
4000f0ce:	429a      	cmp	r2, r3
4000f0d0:	f4ff af40 	bcc.w	4000ef54 <ddr3WriteHiFreqSup+0x1ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:282
4000f0d4:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f0d8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f0dc:	f7ff fd40 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f0e0:	4603      	mov	r3, r0
4000f0e2:	f023 0302 	bic.w	r3, r3, #2
4000f0e6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:283
4000f0e8:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f0ec:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f0f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f0f2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:228
4000f0f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f0f6:	f103 0301 	add.w	r3, r3, #1
4000f0fa:	62bb      	str	r3, [r7, #40]	; 0x28
4000f0fc:	687b      	ldr	r3, [r7, #4]
4000f0fe:	699b      	ldr	r3, [r3, #24]
4000f100:	f103 0201 	add.w	r2, r3, #1
4000f104:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000f106:	429a      	cmp	r2, r3
4000f108:	f63f ae6b 	bhi.w	4000ede2 <ddr3WriteHiFreqSup+0x7a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:226
4000f10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000f10e:	f103 0301 	add.w	r3, r3, #1
4000f112:	63bb      	str	r3, [r7, #56]	; 0x38
4000f114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000f116:	2b02      	cmp	r3, #2
4000f118:	f67f ae5f 	bls.w	4000edda <ddr3WriteHiFreqSup+0x72>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:287
4000f11c:	f04f 0300 	mov.w	r3, #0
4000f120:	633b      	str	r3, [r7, #48]	; 0x30
4000f122:	e01b      	b.n	4000f15c <ddr3WriteHiFreqSup+0x3f4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:288
4000f124:	6878      	ldr	r0, [r7, #4]
4000f126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f128:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000f12a:	461a      	mov	r2, r3
4000f12c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f130:	1ad2      	subs	r2, r2, r3
4000f132:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f136:	461a      	mov	r2, r3
4000f138:	460b      	mov	r3, r1
4000f13a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f13e:	1a5b      	subs	r3, r3, r1
4000f140:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f144:	18d3      	adds	r3, r2, r3
4000f146:	18c3      	adds	r3, r0, r3
4000f148:	f103 031c 	add.w	r3, r3, #28
4000f14c:	681b      	ldr	r3, [r3, #0]
4000f14e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000f150:	18d3      	adds	r3, r2, r3
4000f152:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:287
4000f154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f156:	f103 0301 	add.w	r3, r3, #1
4000f15a:	633b      	str	r3, [r7, #48]	; 0x30
4000f15c:	687b      	ldr	r3, [r7, #4]
4000f15e:	689a      	ldr	r2, [r3, #8]
4000f160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f162:	429a      	cmp	r2, r3
4000f164:	d8de      	bhi.n	4000f124 <ddr3WriteHiFreqSup+0x3bc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:290
4000f166:	687b      	ldr	r3, [r7, #4]
4000f168:	699b      	ldr	r3, [r3, #24]
4000f16a:	2b00      	cmp	r3, #0
4000f16c:	d00e      	beq.n	4000f18c <ddr3WriteHiFreqSup+0x424>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:291
4000f16e:	6879      	ldr	r1, [r7, #4]
4000f170:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000f172:	4613      	mov	r3, r2
4000f174:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f178:	1a9b      	subs	r3, r3, r2
4000f17a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f17e:	18cb      	adds	r3, r1, r3
4000f180:	f103 03fc 	add.w	r3, r3, #252	; 0xfc
4000f184:	681b      	ldr	r3, [r3, #0]
4000f186:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000f188:	18d3      	adds	r3, r2, r3
4000f18a:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:293
4000f18c:	687b      	ldr	r3, [r7, #4]
4000f18e:	68da      	ldr	r2, [r3, #12]
4000f190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f192:	429a      	cmp	r2, r3
4000f194:	d902      	bls.n	4000f19c <ddr3WriteHiFreqSup+0x434>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:295
4000f196:	f04f 0301 	mov.w	r3, #1
4000f19a:	e087      	b.n	4000f2ac <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:297
4000f19c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f19e:	f103 0301 	add.w	r3, r3, #1
4000f1a2:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:223
4000f1a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000f1a6:	f103 0301 	add.w	r3, r3, #1
4000f1aa:	63fb      	str	r3, [r7, #60]	; 0x3c
4000f1ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000f1ae:	2b03      	cmp	r3, #3
4000f1b0:	f67f ae01 	bls.w	4000edb6 <ddr3WriteHiFreqSup+0x4e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:301
4000f1b4:	687b      	ldr	r3, [r7, #4]
4000f1b6:	f04f 0200 	mov.w	r2, #0
4000f1ba:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:302
4000f1be:	687b      	ldr	r3, [r7, #4]
4000f1c0:	f04f 020a 	mov.w	r2, #10
4000f1c4:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:305
4000f1c8:	f04f 0300 	mov.w	r3, #0
4000f1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
4000f1ce:	e047      	b.n	4000f260 <ddr3WriteHiFreqSup+0x4f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:306
4000f1d0:	687b      	ldr	r3, [r7, #4]
4000f1d2:	685a      	ldr	r2, [r3, #4]
4000f1d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000f1d6:	f04f 0101 	mov.w	r1, #1
4000f1da:	fa01 f303 	lsl.w	r3, r1, r3
4000f1de:	4013      	ands	r3, r2
4000f1e0:	2b00      	cmp	r3, #0
4000f1e2:	d039      	beq.n	4000f258 <ddr3WriteHiFreqSup+0x4f0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:307
4000f1e4:	f04f 0300 	mov.w	r3, #0
4000f1e8:	633b      	str	r3, [r7, #48]	; 0x30
4000f1ea:	e030      	b.n	4000f24e <ddr3WriteHiFreqSup+0x4e6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:308
4000f1ec:	687b      	ldr	r3, [r7, #4]
4000f1ee:	689a      	ldr	r2, [r3, #8]
4000f1f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f1f2:	429a      	cmp	r2, r3
4000f1f4:	d106      	bne.n	4000f204 <ddr3WriteHiFreqSup+0x49c>
4000f1f6:	687b      	ldr	r3, [r7, #4]
4000f1f8:	699b      	ldr	r3, [r3, #24]
4000f1fa:	2b00      	cmp	r3, #0
4000f1fc:	d002      	beq.n	4000f204 <ddr3WriteHiFreqSup+0x49c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:309
4000f1fe:	f04f 0308 	mov.w	r3, #8
4000f202:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:310
4000f204:	f04f 0000 	mov.w	r0, #0
4000f208:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
4000f20a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
4000f20c:	f7fb fb96 	bl	4000a93c <ddr3ReadPupReg>
4000f210:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:311
4000f212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f214:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000f218:	f003 0307 	and.w	r3, r3, #7
4000f21c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:312
4000f21e:	687b      	ldr	r3, [r7, #4]
4000f220:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
4000f224:	697b      	ldr	r3, [r7, #20]
4000f226:	429a      	cmp	r2, r3
4000f228:	d203      	bcs.n	4000f232 <ddr3WriteHiFreqSup+0x4ca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:313
4000f22a:	687b      	ldr	r3, [r7, #4]
4000f22c:	697a      	ldr	r2, [r7, #20]
4000f22e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:314
4000f232:	687b      	ldr	r3, [r7, #4]
4000f234:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
4000f238:	697b      	ldr	r3, [r7, #20]
4000f23a:	429a      	cmp	r2, r3
4000f23c:	d903      	bls.n	4000f246 <ddr3WriteHiFreqSup+0x4de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:315
4000f23e:	687b      	ldr	r3, [r7, #4]
4000f240:	697a      	ldr	r2, [r7, #20]
4000f242:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:307
4000f246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f248:	f103 0301 	add.w	r3, r3, #1
4000f24c:	633b      	str	r3, [r7, #48]	; 0x30
4000f24e:	687b      	ldr	r3, [r7, #4]
4000f250:	68da      	ldr	r2, [r3, #12]
4000f252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f254:	429a      	cmp	r2, r3
4000f256:	d8c9      	bhi.n	4000f1ec <ddr3WriteHiFreqSup+0x484>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:305
4000f258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000f25a:	f103 0301 	add.w	r3, r3, #1
4000f25e:	63fb      	str	r3, [r7, #60]	; 0x3c
4000f260:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000f262:	2b03      	cmp	r3, #3
4000f264:	d9b4      	bls.n	4000f1d0 <ddr3WriteHiFreqSup+0x468>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:322
4000f266:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f26a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f26e:	f7ff fc77 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f272:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:323
4000f274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f276:	f023 0301 	bic.w	r3, r3, #1
4000f27a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:324
4000f27c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f280:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f286:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:326
4000f288:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000f28c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f290:	f7ff fc66 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f294:	4603      	mov	r3, r0
4000f296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000f29a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:327
4000f29c:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000f2a0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f2a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f2a6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:331
4000f2a8:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:332
4000f2ac:	4618      	mov	r0, r3
4000f2ae:	f107 0740 	add.w	r7, r7, #64	; 0x40
4000f2b2:	46bd      	mov	sp, r7
4000f2b4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
4000f2b8:	4770      	bx	lr
4000f2ba:	bf00      	nop
4000f2bc:	00009ee4 	andeq	r9, r0, r4, ror #29
4000f2c0:	00000028 	andeq	r0, r0, r8, lsr #32
4000f2c4:	00000020 	andeq	r0, r0, r0, lsr #32
4000f2c8:	00000008 	andeq	r0, r0, r8

4000f2cc <ddr3WriteLevelingHwRegDIMM>:
ddr3WriteLevelingHwRegDIMM():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:344
4000f2cc:	b590      	push	{r4, r7, lr}
4000f2ce:	b08b      	sub	sp, #44	; 0x2c
4000f2d0:	af02      	add	r7, sp, #8
4000f2d2:	6078      	str	r0, [r7, #4]
4000f2d4:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:346
4000f2d6:	f04f 0300 	mov.w	r3, #0
4000f2da:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:351
4000f2dc:	683b      	ldr	r3, [r7, #0]
4000f2de:	681b      	ldr	r3, [r3, #0]
4000f2e0:	2b02      	cmp	r3, #2
4000f2e2:	d902      	bls.n	4000f2ea <ddr3WriteLevelingHwRegDIMM+0x1e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:353
4000f2e4:	f04f 030f 	mov.w	r3, #15
4000f2e8:	e11a      	b.n	4000f520 <ddr3WriteLevelingHwRegDIMM+0x254>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:364
4000f2ea:	f04f 0308 	mov.w	r3, #8
4000f2ee:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:366
4000f2f0:	693b      	ldr	r3, [r7, #16]
4000f2f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
4000f2f6:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:368
4000f2f8:	683b      	ldr	r3, [r7, #0]
4000f2fa:	685b      	ldr	r3, [r3, #4]
4000f2fc:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000f300:	693a      	ldr	r2, [r7, #16]
4000f302:	4313      	orrs	r3, r2
4000f304:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:370
4000f306:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000f30a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f30e:	693a      	ldr	r2, [r7, #16]
4000f310:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:372
4000f312:	f248 4088 	movw	r0, #33928	; 0x8488
4000f316:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000f31a:	f7ff fc21 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f31e:	4603      	mov	r3, r0
4000f320:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000f324:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:373
4000f326:	f248 4388 	movw	r3, #33928	; 0x8488
4000f32a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000f32e:	693a      	ldr	r2, [r7, #16]
4000f330:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:377
4000f332:	f248 4088 	movw	r0, #33928	; 0x8488
4000f336:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000f33a:	f7ff fc11 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f33e:	4603      	mov	r3, r0
4000f340:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000f344:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:378
4000f346:	693b      	ldr	r3, [r7, #16]
4000f348:	2b00      	cmp	r3, #0
4000f34a:	d1f2      	bne.n	4000f332 <ddr3WriteLevelingHwRegDIMM+0x66>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:380
4000f34c:	f241 50b0 	movw	r0, #5552	; 0x15b0
4000f350:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f354:	f7ff fc04 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f358:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:382
4000f35a:	693b      	ldr	r3, [r7, #16]
4000f35c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000f360:	2b00      	cmp	r3, #0
4000f362:	f000 80a7 	beq.w	4000f4b4 <ddr3WriteLevelingHwRegDIMM+0x1e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:384
4000f366:	f04f 0300 	mov.w	r3, #0
4000f36a:	61fb      	str	r3, [r7, #28]
4000f36c:	e09b      	b.n	4000f4a6 <ddr3WriteLevelingHwRegDIMM+0x1da>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:385
4000f36e:	683b      	ldr	r3, [r7, #0]
4000f370:	685a      	ldr	r2, [r3, #4]
4000f372:	69fb      	ldr	r3, [r7, #28]
4000f374:	f04f 0101 	mov.w	r1, #1
4000f378:	fa01 f303 	lsl.w	r3, r1, r3
4000f37c:	4013      	ands	r3, r2
4000f37e:	2b00      	cmp	r3, #0
4000f380:	f000 808d 	beq.w	4000f49e <ddr3WriteLevelingHwRegDIMM+0x1d2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:386
4000f384:	f04f 0300 	mov.w	r3, #0
4000f388:	61bb      	str	r3, [r7, #24]
4000f38a:	e082      	b.n	4000f492 <ddr3WriteLevelingHwRegDIMM+0x1c6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:387
4000f38c:	683b      	ldr	r3, [r7, #0]
4000f38e:	689a      	ldr	r2, [r3, #8]
4000f390:	69bb      	ldr	r3, [r7, #24]
4000f392:	429a      	cmp	r2, r3
4000f394:	d106      	bne.n	4000f3a4 <ddr3WriteLevelingHwRegDIMM+0xd8>
4000f396:	683b      	ldr	r3, [r7, #0]
4000f398:	699b      	ldr	r3, [r3, #24]
4000f39a:	2b00      	cmp	r3, #0
4000f39c:	d002      	beq.n	4000f3a4 <ddr3WriteLevelingHwRegDIMM+0xd8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:388
4000f39e:	f04f 0308 	mov.w	r3, #8
4000f3a2:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:389
4000f3a4:	f04f 0000 	mov.w	r0, #0
4000f3a8:	69f9      	ldr	r1, [r7, #28]
4000f3aa:	69ba      	ldr	r2, [r7, #24]
4000f3ac:	f7fb fac6 	bl	4000a93c <ddr3ReadPupReg>
4000f3b0:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:390
4000f3b2:	693b      	ldr	r3, [r7, #16]
4000f3b4:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000f3b8:	f003 0307 	and.w	r3, r3, #7
4000f3bc:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:391
4000f3be:	693b      	ldr	r3, [r7, #16]
4000f3c0:	f003 031f 	and.w	r3, r3, #31
4000f3c4:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:392
4000f3c6:	6838      	ldr	r0, [r7, #0]
4000f3c8:	69bb      	ldr	r3, [r7, #24]
4000f3ca:	69f9      	ldr	r1, [r7, #28]
4000f3cc:	461a      	mov	r2, r3
4000f3ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f3d2:	1ad2      	subs	r2, r2, r3
4000f3d4:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f3d8:	461a      	mov	r2, r3
4000f3da:	460b      	mov	r3, r1
4000f3dc:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f3e0:	1a5b      	subs	r3, r3, r1
4000f3e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f3e6:	18d3      	adds	r3, r2, r3
4000f3e8:	18c3      	adds	r3, r0, r3
4000f3ea:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000f3ee:	68fa      	ldr	r2, [r7, #12]
4000f3f0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:393
4000f3f2:	6838      	ldr	r0, [r7, #0]
4000f3f4:	69bb      	ldr	r3, [r7, #24]
4000f3f6:	69f9      	ldr	r1, [r7, #28]
4000f3f8:	461a      	mov	r2, r3
4000f3fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f3fe:	1ad2      	subs	r2, r2, r3
4000f400:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f404:	461a      	mov	r2, r3
4000f406:	460b      	mov	r3, r1
4000f408:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f40c:	1a5b      	subs	r3, r3, r1
4000f40e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f412:	18d3      	adds	r3, r2, r3
4000f414:	18c3      	adds	r3, r0, r3
4000f416:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000f41a:	68ba      	ldr	r2, [r7, #8]
4000f41c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:394
4000f41e:	6838      	ldr	r0, [r7, #0]
4000f420:	69bb      	ldr	r3, [r7, #24]
4000f422:	69f9      	ldr	r1, [r7, #28]
4000f424:	461a      	mov	r2, r3
4000f426:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f42a:	1ad2      	subs	r2, r2, r3
4000f42c:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f430:	461a      	mov	r2, r3
4000f432:	460b      	mov	r3, r1
4000f434:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f438:	1a5b      	subs	r3, r3, r1
4000f43a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f43e:	18d3      	adds	r3, r2, r3
4000f440:	18c3      	adds	r3, r0, r3
4000f442:	f103 031c 	add.w	r3, r3, #28
4000f446:	f04f 0200 	mov.w	r2, #0
4000f44a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:395
4000f44c:	f04f 0001 	mov.w	r0, #1
4000f450:	69f9      	ldr	r1, [r7, #28]
4000f452:	69ba      	ldr	r2, [r7, #24]
4000f454:	f7fb fa72 	bl	4000a93c <ddr3ReadPupReg>
4000f458:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:396
4000f45a:	693b      	ldr	r3, [r7, #16]
4000f45c:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000f460:	683c      	ldr	r4, [r7, #0]
4000f462:	69bb      	ldr	r3, [r7, #24]
4000f464:	69f9      	ldr	r1, [r7, #28]
4000f466:	461a      	mov	r2, r3
4000f468:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000f46c:	1ad2      	subs	r2, r2, r3
4000f46e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000f472:	461a      	mov	r2, r3
4000f474:	460b      	mov	r3, r1
4000f476:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000f47a:	1a5b      	subs	r3, r3, r1
4000f47c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f480:	18d3      	adds	r3, r2, r3
4000f482:	18e3      	adds	r3, r4, r3
4000f484:	f103 0334 	add.w	r3, r3, #52	; 0x34
4000f488:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:386
4000f48a:	69bb      	ldr	r3, [r7, #24]
4000f48c:	f103 0301 	add.w	r3, r3, #1
4000f490:	61bb      	str	r3, [r7, #24]
4000f492:	683b      	ldr	r3, [r7, #0]
4000f494:	68da      	ldr	r2, [r3, #12]
4000f496:	69bb      	ldr	r3, [r7, #24]
4000f498:	429a      	cmp	r2, r3
4000f49a:	f63f af77 	bhi.w	4000f38c <ddr3WriteLevelingHwRegDIMM+0xc0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:384
4000f49e:	69fb      	ldr	r3, [r7, #28]
4000f4a0:	f103 0301 	add.w	r3, r3, #1
4000f4a4:	61fb      	str	r3, [r7, #28]
4000f4a6:	69fb      	ldr	r3, [r7, #28]
4000f4a8:	2b03      	cmp	r3, #3
4000f4aa:	f67f af60 	bls.w	4000f36e <ddr3WriteLevelingHwRegDIMM+0xa2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:425
4000f4ae:	f04f 0300 	mov.w	r3, #0
4000f4b2:	e035      	b.n	4000f520 <ddr3WriteLevelingHwRegDIMM+0x254>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:428
4000f4b4:	f04f 0300 	mov.w	r3, #0
4000f4b8:	61fb      	str	r3, [r7, #28]
4000f4ba:	e025      	b.n	4000f508 <ddr3WriteLevelingHwRegDIMM+0x23c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:429
4000f4bc:	683b      	ldr	r3, [r7, #0]
4000f4be:	685a      	ldr	r2, [r3, #4]
4000f4c0:	69fb      	ldr	r3, [r7, #28]
4000f4c2:	f04f 0101 	mov.w	r1, #1
4000f4c6:	fa01 f303 	lsl.w	r3, r1, r3
4000f4ca:	4013      	ands	r3, r2
4000f4cc:	2b00      	cmp	r3, #0
4000f4ce:	d017      	beq.n	4000f500 <ddr3WriteLevelingHwRegDIMM+0x234>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:430
4000f4d0:	f04f 0300 	mov.w	r3, #0
4000f4d4:	61bb      	str	r3, [r7, #24]
4000f4d6:	e00e      	b.n	4000f4f6 <ddr3WriteLevelingHwRegDIMM+0x22a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:431
4000f4d8:	f04f 0300 	mov.w	r3, #0
4000f4dc:	9300      	str	r3, [sp, #0]
4000f4de:	f04f 0000 	mov.w	r0, #0
4000f4e2:	69f9      	ldr	r1, [r7, #28]
4000f4e4:	69ba      	ldr	r2, [r7, #24]
4000f4e6:	f04f 0300 	mov.w	r3, #0
4000f4ea:	f7fb f98d 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:430
4000f4ee:	69bb      	ldr	r3, [r7, #24]
4000f4f0:	f103 0301 	add.w	r3, r3, #1
4000f4f4:	61bb      	str	r3, [r7, #24]
4000f4f6:	683b      	ldr	r3, [r7, #0]
4000f4f8:	68da      	ldr	r2, [r3, #12]
4000f4fa:	69bb      	ldr	r3, [r7, #24]
4000f4fc:	429a      	cmp	r2, r3
4000f4fe:	d8eb      	bhi.n	4000f4d8 <ddr3WriteLevelingHwRegDIMM+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:428
4000f500:	69fb      	ldr	r3, [r7, #28]
4000f502:	f103 0301 	add.w	r3, r3, #1
4000f506:	61fb      	str	r3, [r7, #28]
4000f508:	69fb      	ldr	r3, [r7, #28]
4000f50a:	2b03      	cmp	r3, #3
4000f50c:	d9d6      	bls.n	4000f4bc <ddr3WriteLevelingHwRegDIMM+0x1f0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:436
4000f50e:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000f512:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f516:	f04f 0200 	mov.w	r2, #0
4000f51a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:439
4000f51c:	f04f 030f 	mov.w	r3, #15
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:441
4000f520:	4618      	mov	r0, r3
4000f522:	f107 0724 	add.w	r7, r7, #36	; 0x24
4000f526:	46bd      	mov	sp, r7
4000f528:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000f52c:	4770      	bx	lr
4000f52e:	bf00      	nop

4000f530 <ddr3WriteLevelingSw>:
ddr3WriteLevelingSw():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:454
4000f530:	b590      	push	{r4, r7, lr}
4000f532:	b091      	sub	sp, #68	; 0x44
4000f534:	af02      	add	r7, sp, #8
4000f536:	60f8      	str	r0, [r7, #12]
4000f538:	60b9      	str	r1, [r7, #8]
4000f53a:	607a      	str	r2, [r7, #4]
4000f53c:	4cf3      	ldr	r4, [pc, #972]	; (4000f90c <ddr3WriteLevelingSw+0x3dc>)
4000f53e:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:457
4000f540:	f04f 0300 	mov.w	r3, #0
4000f544:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:458
4000f546:	687b      	ldr	r3, [r7, #4]
4000f548:	68db      	ldr	r3, [r3, #12]
4000f54a:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:464
4000f54c:	f241 4004 	movw	r0, #5124	; 0x1404
4000f550:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f554:	f7ff fb04 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f558:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:465
4000f55a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f55c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
4000f560:	2b00      	cmp	r3, #0
4000f562:	d00a      	beq.n	4000f57a <ddr3WriteLevelingSw+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:466
4000f564:	f04f 0301 	mov.w	r3, #1
4000f568:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:467
4000f56a:	f241 4304 	movw	r3, #5124	; 0x1404
4000f56e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f572:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f574:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
4000f578:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:471
4000f57a:	f04f 0300 	mov.w	r3, #0
4000f57e:	637b      	str	r3, [r7, #52]	; 0x34
4000f580:	e046      	b.n	4000f610 <ddr3WriteLevelingSw+0xe0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:472
4000f582:	687b      	ldr	r3, [r7, #4]
4000f584:	685a      	ldr	r2, [r3, #4]
4000f586:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f588:	f04f 0101 	mov.w	r1, #1
4000f58c:	fa01 f303 	lsl.w	r3, r1, r3
4000f590:	4013      	ands	r3, r2
4000f592:	2b00      	cmp	r3, #0
4000f594:	d038      	beq.n	4000f608 <ddr3WriteLevelingSw+0xd8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:473
4000f596:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000f59a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f59e:	f7ff fadf 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f5a2:	4603      	mov	r3, r0
4000f5a4:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000f5a8:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:474
4000f5aa:	687b      	ldr	r3, [r7, #4]
4000f5ac:	685a      	ldr	r2, [r3, #4]
4000f5ae:	4bd8      	ldr	r3, [pc, #864]	; (4000f910 <ddr3WriteLevelingSw+0x3e0>)
4000f5b0:	58e3      	ldr	r3, [r4, r3]
4000f5b2:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000f5b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000f5b8:	188a      	adds	r2, r1, r2
4000f5ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000f5be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f5c0:	4313      	orrs	r3, r2
4000f5c2:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:475
4000f5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f5c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
4000f5ca:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:477
4000f5cc:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000f5d0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f5d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f5d6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:479
4000f5d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f5da:	f103 0308 	add.w	r3, r3, #8
4000f5de:	f04f 0201 	mov.w	r2, #1
4000f5e2:	fa02 f303 	lsl.w	r3, r2, r3
4000f5e6:	ea6f 0303 	mvn.w	r3, r3
4000f5ea:	461a      	mov	r2, r3
4000f5ec:	f640 7304 	movw	r3, #3844	; 0xf04
4000f5f0:	4013      	ands	r3, r2
4000f5f2:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:481
4000f5f4:	f241 4318 	movw	r3, #5144	; 0x1418
4000f5f8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f5fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f5fe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:483
4000f600:	f04f 0064 	mov.w	r0, #100	; 0x64
4000f604:	f7fb f8cc 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:471
4000f608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f60a:	f103 0301 	add.w	r3, r3, #1
4000f60e:	637b      	str	r3, [r7, #52]	; 0x34
4000f610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f612:	2b03      	cmp	r3, #3
4000f614:	d9b5      	bls.n	4000f582 <ddr3WriteLevelingSw+0x52>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:490
4000f616:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f61a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f61e:	f7ff fa9f 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f622:	4603      	mov	r3, r0
4000f624:	f043 0301 	orr.w	r3, r3, #1
4000f628:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:492
4000f62a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f62e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f634:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:496
4000f636:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f63a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f63e:	f7ff fa8f 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f642:	4603      	mov	r3, r0
4000f644:	f023 0304 	bic.w	r3, r3, #4
4000f648:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:498
4000f64a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f64e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f654:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:501
4000f656:	f04f 0300 	mov.w	r3, #0
4000f65a:	637b      	str	r3, [r7, #52]	; 0x34
4000f65c:	e0c6      	b.n	4000f7ec <ddr3WriteLevelingSw+0x2bc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:502
4000f65e:	687b      	ldr	r3, [r7, #4]
4000f660:	685a      	ldr	r2, [r3, #4]
4000f662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f664:	f04f 0101 	mov.w	r1, #1
4000f668:	fa01 f303 	lsl.w	r3, r1, r3
4000f66c:	4013      	ands	r3, r2
4000f66e:	2b00      	cmp	r3, #0
4000f670:	f000 80b8 	beq.w	4000f7e4 <ddr3WriteLevelingSw+0x2b4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:507
4000f674:	f04f 0300 	mov.w	r3, #0
4000f678:	633b      	str	r3, [r7, #48]	; 0x30
4000f67a:	e024      	b.n	4000f6c6 <ddr3WriteLevelingSw+0x196>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:508
4000f67c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f67e:	f103 0308 	add.w	r3, r3, #8
4000f682:	f04f 0201 	mov.w	r2, #1
4000f686:	fa02 f303 	lsl.w	r3, r2, r3
4000f68a:	ea6f 0303 	mvn.w	r3, r3
4000f68e:	461a      	mov	r2, r3
4000f690:	f640 7302 	movw	r3, #3842	; 0xf02
4000f694:	4013      	ands	r3, r2
4000f696:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:510
4000f698:	f241 4318 	movw	r3, #5144	; 0x1418
4000f69c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f6a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f6a2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:513
4000f6a4:	f241 4018 	movw	r0, #5144	; 0x1418
4000f6a8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f6ac:	f7ff fa58 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f6b0:	4603      	mov	r3, r0
4000f6b2:	f003 030f 	and.w	r3, r3, #15
4000f6b6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:514
4000f6b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f6ba:	2b00      	cmp	r3, #0
4000f6bc:	d1f2      	bne.n	4000f6a4 <ddr3WriteLevelingSw+0x174>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:507
4000f6be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f6c0:	f103 0301 	add.w	r3, r3, #1
4000f6c4:	633b      	str	r3, [r7, #48]	; 0x30
4000f6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000f6c8:	2b08      	cmp	r3, #8
4000f6ca:	d9d7      	bls.n	4000f67c <ddr3WriteLevelingSw+0x14c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:519
4000f6cc:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000f6d0:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f6d4:	f7ff fa44 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f6d8:	4603      	mov	r3, r0
4000f6da:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
4000f6de:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:521
4000f6e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f6e2:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000f6e6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:522
4000f6e8:	687b      	ldr	r3, [r7, #4]
4000f6ea:	685a      	ldr	r2, [r3, #4]
4000f6ec:	4b88      	ldr	r3, [pc, #544]	; (4000f910 <ddr3WriteLevelingSw+0x3e0>)
4000f6ee:	58e3      	ldr	r3, [r4, r3]
4000f6f0:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000f6f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000f6f6:	188a      	adds	r2, r1, r2
4000f6f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000f6fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f6fe:	4313      	orrs	r3, r2
4000f700:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:524
4000f702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
4000f708:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:526
4000f70a:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000f70e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f714:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:528
4000f716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f718:	f103 0308 	add.w	r3, r3, #8
4000f71c:	f04f 0201 	mov.w	r2, #1
4000f720:	fa02 f303 	lsl.w	r3, r2, r3
4000f724:	ea6f 0303 	mvn.w	r3, r3
4000f728:	461a      	mov	r2, r3
4000f72a:	f640 7304 	movw	r3, #3844	; 0xf04
4000f72e:	4013      	ands	r3, r2
4000f730:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:530
4000f732:	f241 4318 	movw	r3, #5144	; 0x1418
4000f736:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f73a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f73c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:532
4000f73e:	f04f 0064 	mov.w	r0, #100	; 0x64
4000f742:	f7fb f82d 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:535
4000f746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f748:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000f74c:	f107 0214 	add.w	r2, r7, #20
4000f750:	18d3      	adds	r3, r2, r3
4000f752:	687a      	ldr	r2, [r7, #4]
4000f754:	9200      	str	r2, [sp, #0]
4000f756:	6b78      	ldr	r0, [r7, #52]	; 0x34
4000f758:	68f9      	ldr	r1, [r7, #12]
4000f75a:	68ba      	ldr	r2, [r7, #8]
4000f75c:	f000 f8da 	bl	4000f914 <ddr3WriteLevelingSingleCs>
4000f760:	4603      	mov	r3, r0
4000f762:	2b00      	cmp	r3, #0
4000f764:	d002      	beq.n	4000f76c <ddr3WriteLevelingSw+0x23c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:537
4000f766:	f04f 0301 	mov.w	r3, #1
4000f76a:	e0c8      	b.n	4000f8fe <ddr3WriteLevelingSw+0x3ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:541
4000f76c:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000f770:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f774:	f7ff f9f4 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f778:	4603      	mov	r3, r0
4000f77a:	f043 0308 	orr.w	r3, r3, #8
4000f77e:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:542
4000f780:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000f784:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f78a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:550
4000f78c:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000f790:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f794:	f7ff f9e4 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f798:	4603      	mov	r3, r0
4000f79a:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
4000f79e:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:551
4000f7a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f7a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
4000f7a6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:553
4000f7a8:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000f7ac:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f7b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f7b2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:555
4000f7b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f7b6:	f103 0308 	add.w	r3, r3, #8
4000f7ba:	f04f 0201 	mov.w	r2, #1
4000f7be:	fa02 f303 	lsl.w	r3, r2, r3
4000f7c2:	ea6f 0303 	mvn.w	r3, r3
4000f7c6:	461a      	mov	r2, r3
4000f7c8:	f640 7304 	movw	r3, #3844	; 0xf04
4000f7cc:	4013      	ands	r3, r2
4000f7ce:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:557
4000f7d0:	f241 4318 	movw	r3, #5144	; 0x1418
4000f7d4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f7d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f7da:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:559
4000f7dc:	f04f 0064 	mov.w	r0, #100	; 0x64
4000f7e0:	f7fa ffde 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:501
4000f7e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f7e6:	f103 0301 	add.w	r3, r3, #1
4000f7ea:	637b      	str	r3, [r7, #52]	; 0x34
4000f7ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f7ee:	2b03      	cmp	r3, #3
4000f7f0:	f67f af35 	bls.w	4000f65e <ddr3WriteLevelingSw+0x12e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:565
4000f7f4:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f7f8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f7fc:	f7ff f9b0 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f800:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:566
4000f802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f804:	f043 0304 	orr.w	r3, r3, #4
4000f808:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:567
4000f80a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f80e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f812:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f814:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:571
4000f816:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000f81a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f81e:	f7ff f99f 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f822:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:572
4000f824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f826:	f023 0301 	bic.w	r3, r3, #1
4000f82a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:573
4000f82c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000f830:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f836:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:576
4000f838:	f04f 0300 	mov.w	r3, #0
4000f83c:	637b      	str	r3, [r7, #52]	; 0x34
4000f83e:	e046      	b.n	4000f8ce <ddr3WriteLevelingSw+0x39e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:577
4000f840:	687b      	ldr	r3, [r7, #4]
4000f842:	685a      	ldr	r2, [r3, #4]
4000f844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f846:	f04f 0101 	mov.w	r1, #1
4000f84a:	fa01 f303 	lsl.w	r3, r1, r3
4000f84e:	4013      	ands	r3, r2
4000f850:	2b00      	cmp	r3, #0
4000f852:	d038      	beq.n	4000f8c6 <ddr3WriteLevelingSw+0x396>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:579
4000f854:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000f858:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f85c:	f7ff f980 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f860:	4603      	mov	r3, r0
4000f862:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000f866:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:580
4000f868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000f86a:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
4000f86e:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:581
4000f870:	687b      	ldr	r3, [r7, #4]
4000f872:	685a      	ldr	r2, [r3, #4]
4000f874:	4b26      	ldr	r3, [pc, #152]	; (4000f910 <ddr3WriteLevelingSw+0x3e0>)
4000f876:	58e3      	ldr	r3, [r4, r3]
4000f878:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000f87c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000f87e:	188a      	adds	r2, r1, r2
4000f880:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000f884:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f886:	4313      	orrs	r3, r2
4000f888:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:583
4000f88a:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000f88e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f894:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:585
4000f896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f898:	f103 0308 	add.w	r3, r3, #8
4000f89c:	f04f 0201 	mov.w	r2, #1
4000f8a0:	fa02 f303 	lsl.w	r3, r2, r3
4000f8a4:	ea6f 0303 	mvn.w	r3, r3
4000f8a8:	461a      	mov	r2, r3
4000f8aa:	f640 7304 	movw	r3, #3844	; 0xf04
4000f8ae:	4013      	ands	r3, r2
4000f8b0:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:587
4000f8b2:	f241 4318 	movw	r3, #5144	; 0x1418
4000f8b6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f8ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f8bc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:589
4000f8be:	f04f 0064 	mov.w	r0, #100	; 0x64
4000f8c2:	f7fa ff6d 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:576
4000f8c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f8c8:	f103 0301 	add.w	r3, r3, #1
4000f8cc:	637b      	str	r3, [r7, #52]	; 0x34
4000f8ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000f8d0:	2b03      	cmp	r3, #3
4000f8d2:	d9b5      	bls.n	4000f840 <ddr3WriteLevelingSw+0x310>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:594
4000f8d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f8d6:	2b00      	cmp	r3, #0
4000f8d8:	d00f      	beq.n	4000f8fa <ddr3WriteLevelingSw+0x3ca>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:595
4000f8da:	f241 4004 	movw	r0, #5124	; 0x1404
4000f8de:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f8e2:	f7ff f93d 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f8e6:	4603      	mov	r3, r0
4000f8e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4000f8ec:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:596
4000f8ee:	f241 4304 	movw	r3, #5124	; 0x1404
4000f8f2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f8f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000f8f8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:600
4000f8fa:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:601
4000f8fe:	4618      	mov	r0, r3
4000f900:	f107 073c 	add.w	r7, r7, #60	; 0x3c
4000f904:	46bd      	mov	sp, r7
4000f906:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000f90a:	4770      	bx	lr
4000f90c:	0000971a 	andeq	r9, r0, sl, lsl r7
4000f910:	0000003c 	andeq	r0, r0, ip, lsr r0

4000f914 <ddr3WriteLevelingSingleCs>:
ddr3WriteLevelingSingleCs():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:616
4000f914:	b590      	push	{r4, r7, lr}
4000f916:	b08f      	sub	sp, #60	; 0x3c
4000f918:	af02      	add	r7, sp, #8
4000f91a:	60f8      	str	r0, [r7, #12]
4000f91c:	60b9      	str	r1, [r7, #8]
4000f91e:	607a      	str	r2, [r7, #4]
4000f920:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:618
4000f922:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000f924:	68db      	ldr	r3, [r3, #12]
4000f926:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:619
4000f928:	683b      	ldr	r3, [r7, #0]
4000f92a:	f04f 0200 	mov.w	r2, #0
4000f92e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:624
4000f930:	f241 4098 	movw	r0, #5272	; 0x1498
4000f934:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f938:	f7ff f912 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f93c:	f04f 0300 	mov.w	r3, #0
4000f940:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:625
4000f942:	68fb      	ldr	r3, [r7, #12]
4000f944:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000f948:	f04f 0203 	mov.w	r2, #3
4000f94c:	fa02 f303 	lsl.w	r3, r2, r3
4000f950:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f952:	4313      	orrs	r3, r2
4000f954:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:627
4000f956:	f241 4398 	movw	r3, #5272	; 0x1498
4000f95a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f95e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f960:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:632
4000f962:	f04f 0001 	mov.w	r0, #1
4000f966:	f7fa ff1b 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:634
4000f96a:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000f96e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f972:	f7ff f8f5 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f976:	4603      	mov	r3, r0
4000f978:	f023 0203 	bic.w	r2, r3, #3
4000f97c:	68fb      	ldr	r3, [r7, #12]
4000f97e:	4313      	orrs	r3, r2
4000f980:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:635
4000f982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000f984:	f043 0304 	orr.w	r3, r3, #4
4000f988:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:636
4000f98a:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000f98e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f994:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:639
4000f996:	f04f 0300 	mov.w	r3, #0
4000f99a:	9300      	str	r3, [sp, #0]
4000f99c:	f04f 0000 	mov.w	r0, #0
4000f9a0:	68f9      	ldr	r1, [r7, #12]
4000f9a2:	f04f 020a 	mov.w	r2, #10
4000f9a6:	f04f 0300 	mov.w	r3, #0
4000f9aa:	f7fa ff2d 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:646
4000f9ae:	687b      	ldr	r3, [r7, #4]
4000f9b0:	2b00      	cmp	r3, #0
4000f9b2:	d10c      	bne.n	4000f9ce <ddr3WriteLevelingSingleCs+0xba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:647
4000f9b4:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000f9b8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f9bc:	f7ff f8d0 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f9c0:	4603      	mov	r3, r0
4000f9c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000f9c6:	f043 0350 	orr.w	r3, r3, #80	; 0x50
4000f9ca:	62fb      	str	r3, [r7, #44]	; 0x2c
4000f9cc:	e00b      	b.n	4000f9e6 <ddr3WriteLevelingSingleCs+0xd2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:649
4000f9ce:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000f9d2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f9d6:	f7ff f8c3 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f9da:	4603      	mov	r3, r0
4000f9dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000f9e0:	f043 0310 	orr.w	r3, r3, #16
4000f9e4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:650
4000f9e6:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000f9ea:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000f9ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000f9f0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:654
4000f9f2:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000f9f6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000f9fa:	f7ff f8b1 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000f9fe:	4603      	mov	r3, r0
4000fa00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
4000fa04:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:655
4000fa06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000fa08:	2b00      	cmp	r3, #0
4000fa0a:	d0f2      	beq.n	4000f9f2 <ddr3WriteLevelingSingleCs+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:658
4000fa0c:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000fa10:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000fa14:	f7ff f8a4 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000fa18:	4603      	mov	r3, r0
4000fa1a:	ea4f 5313 	mov.w	r3, r3, lsr #20
4000fa1e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
4000fa22:	ea4f 53d3 	mov.w	r3, r3, lsr #23
4000fa26:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:663
4000fa28:	f04f 0300 	mov.w	r3, #0
4000fa2c:	61bb      	str	r3, [r7, #24]
4000fa2e:	e02d      	b.n	4000fa8c <ddr3WriteLevelingSingleCs+0x178>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:664
4000fa30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000fa32:	689a      	ldr	r2, [r3, #8]
4000fa34:	69bb      	ldr	r3, [r7, #24]
4000fa36:	429a      	cmp	r2, r3
4000fa38:	d001      	beq.n	4000fa3e <ddr3WriteLevelingSingleCs+0x12a>
4000fa3a:	69bb      	ldr	r3, [r7, #24]
4000fa3c:	e001      	b.n	4000fa42 <ddr3WriteLevelingSingleCs+0x12e>
4000fa3e:	f04f 0308 	mov.w	r3, #8
4000fa42:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:665
4000fa44:	693b      	ldr	r3, [r7, #16]
4000fa46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000fa48:	fa22 f303 	lsr.w	r3, r2, r3
4000fa4c:	f003 0301 	and.w	r3, r3, #1
4000fa50:	b2db      	uxtb	r3, r3
4000fa52:	2b00      	cmp	r3, #0
4000fa54:	d016      	beq.n	4000fa84 <ddr3WriteLevelingSingleCs+0x170>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:666
4000fa56:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fa58:	69bb      	ldr	r3, [r7, #24]
4000fa5a:	68f9      	ldr	r1, [r7, #12]
4000fa5c:	461a      	mov	r2, r3
4000fa5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fa62:	1ad2      	subs	r2, r2, r3
4000fa64:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fa68:	461a      	mov	r2, r3
4000fa6a:	460b      	mov	r3, r1
4000fa6c:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fa70:	1a5b      	subs	r3, r3, r1
4000fa72:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fa76:	18d3      	adds	r3, r2, r3
4000fa78:	18c3      	adds	r3, r0, r3
4000fa7a:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000fa7e:	f04f 0201 	mov.w	r2, #1
4000fa82:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:663
4000fa84:	69bb      	ldr	r3, [r7, #24]
4000fa86:	f103 0301 	add.w	r3, r3, #1
4000fa8a:	61bb      	str	r3, [r7, #24]
4000fa8c:	69ba      	ldr	r2, [r7, #24]
4000fa8e:	697b      	ldr	r3, [r7, #20]
4000fa90:	429a      	cmp	r2, r3
4000fa92:	d3cd      	bcc.n	4000fa30 <ddr3WriteLevelingSingleCs+0x11c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:673
4000fa94:	687b      	ldr	r3, [r7, #4]
4000fa96:	2b00      	cmp	r3, #0
4000fa98:	d103      	bne.n	4000faa2 <ddr3WriteLevelingSingleCs+0x18e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:674
4000fa9a:	f04f 0302 	mov.w	r3, #2
4000fa9e:	61fb      	str	r3, [r7, #28]
4000faa0:	e002      	b.n	4000faa8 <ddr3WriteLevelingSingleCs+0x194>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:676
4000faa2:	f04f 0304 	mov.w	r3, #4
4000faa6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:680
4000faa8:	f04f 0300 	mov.w	r3, #0
4000faac:	623b      	str	r3, [r7, #32]
4000faae:	e19c      	b.n	4000fdea <ddr3WriteLevelingSingleCs+0x4d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:681
4000fab0:	f04f 0300 	mov.w	r3, #0
4000fab4:	627b      	str	r3, [r7, #36]	; 0x24
4000fab6:	e190      	b.n	4000fdda <ddr3WriteLevelingSingleCs+0x4c6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:683
4000fab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000faba:	9300      	str	r3, [sp, #0]
4000fabc:	f04f 0000 	mov.w	r0, #0
4000fac0:	68f9      	ldr	r1, [r7, #12]
4000fac2:	f04f 020a 	mov.w	r2, #10
4000fac6:	6a3b      	ldr	r3, [r7, #32]
4000fac8:	f7fa fe9e 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:685
4000facc:	f04f 0001 	mov.w	r0, #1
4000fad0:	f7fa fe66 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:687
4000fad4:	f04f 0300 	mov.w	r3, #0
4000fad8:	62bb      	str	r3, [r7, #40]	; 0x28
4000fada:	e141      	b.n	4000fd60 <ddr3WriteLevelingSingleCs+0x44c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:697
4000fadc:	687b      	ldr	r3, [r7, #4]
4000fade:	2b00      	cmp	r3, #0
4000fae0:	d10c      	bne.n	4000fafc <ddr3WriteLevelingSingleCs+0x1e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:698
4000fae2:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000fae6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000faea:	f7ff f839 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000faee:	4603      	mov	r3, r0
4000faf0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000faf4:	f043 0350 	orr.w	r3, r3, #80	; 0x50
4000faf8:	62fb      	str	r3, [r7, #44]	; 0x2c
4000fafa:	e00b      	b.n	4000fb14 <ddr3WriteLevelingSingleCs+0x200>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:700
4000fafc:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000fb00:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000fb04:	f7ff f82c 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000fb08:	4603      	mov	r3, r0
4000fb0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000fb0e:	f043 0310 	orr.w	r3, r3, #16
4000fb12:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:701
4000fb14:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000fb18:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000fb1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000fb1e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:705
4000fb20:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000fb24:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000fb28:	f7ff f81a 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000fb2c:	4603      	mov	r3, r0
4000fb2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
4000fb32:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:706
4000fb34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000fb36:	2b00      	cmp	r3, #0
4000fb38:	d0f2      	beq.n	4000fb20 <ddr3WriteLevelingSingleCs+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:709
4000fb3a:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000fb3e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000fb42:	f7ff f80d 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000fb46:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:710
4000fb48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000fb4a:	ea4f 5313 	mov.w	r3, r3, lsr #20
4000fb4e:	ea4f 53c3 	mov.w	r3, r3, lsl #23
4000fb52:	ea4f 53d3 	mov.w	r3, r3, lsr #23
4000fb56:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:715
4000fb58:	f04f 0300 	mov.w	r3, #0
4000fb5c:	61bb      	str	r3, [r7, #24]
4000fb5e:	e0f0      	b.n	4000fd42 <ddr3WriteLevelingSingleCs+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:716
4000fb60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000fb62:	689a      	ldr	r2, [r3, #8]
4000fb64:	69bb      	ldr	r3, [r7, #24]
4000fb66:	429a      	cmp	r2, r3
4000fb68:	d001      	beq.n	4000fb6e <ddr3WriteLevelingSingleCs+0x25a>
4000fb6a:	69bb      	ldr	r3, [r7, #24]
4000fb6c:	e001      	b.n	4000fb72 <ddr3WriteLevelingSingleCs+0x25e>
4000fb6e:	f04f 0308 	mov.w	r3, #8
4000fb72:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:717
4000fb74:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fb76:	69bb      	ldr	r3, [r7, #24]
4000fb78:	68f9      	ldr	r1, [r7, #12]
4000fb7a:	461a      	mov	r2, r3
4000fb7c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fb80:	1ad2      	subs	r2, r2, r3
4000fb82:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fb86:	461a      	mov	r2, r3
4000fb88:	460b      	mov	r3, r1
4000fb8a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fb8e:	1a5b      	subs	r3, r3, r1
4000fb90:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fb94:	18d3      	adds	r3, r2, r3
4000fb96:	18c3      	adds	r3, r0, r3
4000fb98:	f103 031c 	add.w	r3, r3, #28
4000fb9c:	681b      	ldr	r3, [r3, #0]
4000fb9e:	2b01      	cmp	r3, #1
4000fba0:	f200 80cb 	bhi.w	4000fd3a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:718
4000fba4:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fba6:	69bb      	ldr	r3, [r7, #24]
4000fba8:	68f9      	ldr	r1, [r7, #12]
4000fbaa:	461a      	mov	r2, r3
4000fbac:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fbb0:	1ad2      	subs	r2, r2, r3
4000fbb2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fbb6:	461a      	mov	r2, r3
4000fbb8:	460b      	mov	r3, r1
4000fbba:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fbbe:	1a5b      	subs	r3, r3, r1
4000fbc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fbc4:	18d3      	adds	r3, r2, r3
4000fbc6:	18c3      	adds	r3, r0, r3
4000fbc8:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000fbcc:	681a      	ldr	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:717
4000fbce:	6a3b      	ldr	r3, [r7, #32]
4000fbd0:	429a      	cmp	r2, r3
4000fbd2:	f200 80b2 	bhi.w	4000fd3a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:719
4000fbd6:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fbd8:	69bb      	ldr	r3, [r7, #24]
4000fbda:	68f9      	ldr	r1, [r7, #12]
4000fbdc:	461a      	mov	r2, r3
4000fbde:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fbe2:	1ad2      	subs	r2, r2, r3
4000fbe4:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fbe8:	461a      	mov	r2, r3
4000fbea:	460b      	mov	r3, r1
4000fbec:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fbf0:	1a5b      	subs	r3, r3, r1
4000fbf2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fbf6:	18d3      	adds	r3, r2, r3
4000fbf8:	18c3      	adds	r3, r0, r3
4000fbfa:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000fbfe:	6a3a      	ldr	r2, [r7, #32]
4000fc00:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:720
4000fc02:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fc04:	69bb      	ldr	r3, [r7, #24]
4000fc06:	68f9      	ldr	r1, [r7, #12]
4000fc08:	461a      	mov	r2, r3
4000fc0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fc0e:	1ad2      	subs	r2, r2, r3
4000fc10:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fc14:	461a      	mov	r2, r3
4000fc16:	460b      	mov	r3, r1
4000fc18:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fc1c:	1a5b      	subs	r3, r3, r1
4000fc1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fc22:	18d3      	adds	r3, r2, r3
4000fc24:	18c3      	adds	r3, r0, r3
4000fc26:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000fc2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000fc2c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:721
4000fc2e:	693b      	ldr	r3, [r7, #16]
4000fc30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000fc32:	fa22 f303 	lsr.w	r3, r2, r3
4000fc36:	f003 0301 	and.w	r3, r3, #1
4000fc3a:	b2db      	uxtb	r3, r3
4000fc3c:	2b00      	cmp	r3, #0
4000fc3e:	d065      	beq.n	4000fd0c <ddr3WriteLevelingSingleCs+0x3f8>
4000fc40:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fc42:	69bb      	ldr	r3, [r7, #24]
4000fc44:	68f9      	ldr	r1, [r7, #12]
4000fc46:	461a      	mov	r2, r3
4000fc48:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fc4c:	1ad2      	subs	r2, r2, r3
4000fc4e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fc52:	461a      	mov	r2, r3
4000fc54:	460b      	mov	r3, r1
4000fc56:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fc5a:	1a5b      	subs	r3, r3, r1
4000fc5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fc60:	18d3      	adds	r3, r2, r3
4000fc62:	18c3      	adds	r3, r0, r3
4000fc64:	f103 031c 	add.w	r3, r3, #28
4000fc68:	681a      	ldr	r2, [r3, #0]
4000fc6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000fc6c:	429a      	cmp	r2, r3
4000fc6e:	d14d      	bne.n	4000fd0c <ddr3WriteLevelingSingleCs+0x3f8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:723
4000fc70:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fc72:	69bb      	ldr	r3, [r7, #24]
4000fc74:	68f9      	ldr	r1, [r7, #12]
4000fc76:	461a      	mov	r2, r3
4000fc78:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fc7c:	1ad2      	subs	r2, r2, r3
4000fc7e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fc82:	461a      	mov	r2, r3
4000fc84:	460b      	mov	r3, r1
4000fc86:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fc8a:	1a5b      	subs	r3, r3, r1
4000fc8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fc90:	18d3      	adds	r3, r2, r3
4000fc92:	18c3      	adds	r3, r0, r3
4000fc94:	f103 031c 	add.w	r3, r3, #28
4000fc98:	681b      	ldr	r3, [r3, #0]
4000fc9a:	f103 0001 	add.w	r0, r3, #1
4000fc9e:	6c3c      	ldr	r4, [r7, #64]	; 0x40
4000fca0:	69bb      	ldr	r3, [r7, #24]
4000fca2:	68f9      	ldr	r1, [r7, #12]
4000fca4:	461a      	mov	r2, r3
4000fca6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fcaa:	1ad2      	subs	r2, r2, r3
4000fcac:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fcb0:	461a      	mov	r2, r3
4000fcb2:	460b      	mov	r3, r1
4000fcb4:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fcb8:	1a5b      	subs	r3, r3, r1
4000fcba:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fcbe:	18d3      	adds	r3, r2, r3
4000fcc0:	18e3      	adds	r3, r4, r3
4000fcc2:	f103 031c 	add.w	r3, r3, #28
4000fcc6:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:724
4000fcc8:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fcca:	69bb      	ldr	r3, [r7, #24]
4000fccc:	68f9      	ldr	r1, [r7, #12]
4000fcce:	461a      	mov	r2, r3
4000fcd0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fcd4:	1ad2      	subs	r2, r2, r3
4000fcd6:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fcda:	461a      	mov	r2, r3
4000fcdc:	460b      	mov	r3, r1
4000fcde:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fce2:	1a5b      	subs	r3, r3, r1
4000fce4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fce8:	18d3      	adds	r3, r2, r3
4000fcea:	18c3      	adds	r3, r0, r3
4000fcec:	f103 031c 	add.w	r3, r3, #28
4000fcf0:	681b      	ldr	r3, [r3, #0]
4000fcf2:	2b02      	cmp	r3, #2
4000fcf4:	d121      	bne.n	4000fd3a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:725
4000fcf6:	683b      	ldr	r3, [r7, #0]
4000fcf8:	681a      	ldr	r2, [r3, #0]
4000fcfa:	693b      	ldr	r3, [r7, #16]
4000fcfc:	f04f 0101 	mov.w	r1, #1
4000fd00:	fa01 f303 	lsl.w	r3, r1, r3
4000fd04:	431a      	orrs	r2, r3
4000fd06:	683b      	ldr	r3, [r7, #0]
4000fd08:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:724
4000fd0a:	e016      	b.n	4000fd3a <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:727
4000fd0c:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fd0e:	69bb      	ldr	r3, [r7, #24]
4000fd10:	68f9      	ldr	r1, [r7, #12]
4000fd12:	461a      	mov	r2, r3
4000fd14:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fd18:	1ad2      	subs	r2, r2, r3
4000fd1a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fd1e:	461a      	mov	r2, r3
4000fd20:	460b      	mov	r3, r1
4000fd22:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fd26:	1a5b      	subs	r3, r3, r1
4000fd28:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fd2c:	18d3      	adds	r3, r2, r3
4000fd2e:	18c3      	adds	r3, r0, r3
4000fd30:	f103 031c 	add.w	r3, r3, #28
4000fd34:	f04f 0200 	mov.w	r2, #0
4000fd38:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:715
4000fd3a:	69bb      	ldr	r3, [r7, #24]
4000fd3c:	f103 0301 	add.w	r3, r3, #1
4000fd40:	61bb      	str	r3, [r7, #24]
4000fd42:	69ba      	ldr	r2, [r7, #24]
4000fd44:	697b      	ldr	r3, [r7, #20]
4000fd46:	429a      	cmp	r2, r3
4000fd48:	f4ff af0a 	bcc.w	4000fb60 <ddr3WriteLevelingSingleCs+0x24c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:731
4000fd4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000fd4e:	2b00      	cmp	r3, #0
4000fd50:	d102      	bne.n	4000fd58 <ddr3WriteLevelingSingleCs+0x444>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:732
4000fd52:	f04f 0302 	mov.w	r3, #2
4000fd56:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:687
4000fd58:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000fd5a:	f103 0301 	add.w	r3, r3, #1
4000fd5e:	62bb      	str	r3, [r7, #40]	; 0x28
4000fd60:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000fd62:	2b01      	cmp	r3, #1
4000fd64:	f67f aeba 	bls.w	4000fadc <ddr3WriteLevelingSingleCs+0x1c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:736
4000fd68:	f04f 0300 	mov.w	r3, #0
4000fd6c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:737
4000fd6e:	f04f 0300 	mov.w	r3, #0
4000fd72:	61bb      	str	r3, [r7, #24]
4000fd74:	e01b      	b.n	4000fdae <ddr3WriteLevelingSingleCs+0x49a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:738
4000fd76:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fd78:	69bb      	ldr	r3, [r7, #24]
4000fd7a:	68f9      	ldr	r1, [r7, #12]
4000fd7c:	461a      	mov	r2, r3
4000fd7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fd82:	1ad2      	subs	r2, r2, r3
4000fd84:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fd88:	461a      	mov	r2, r3
4000fd8a:	460b      	mov	r3, r1
4000fd8c:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fd90:	1a5b      	subs	r3, r3, r1
4000fd92:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fd96:	18d3      	adds	r3, r2, r3
4000fd98:	18c3      	adds	r3, r0, r3
4000fd9a:	f103 031c 	add.w	r3, r3, #28
4000fd9e:	681b      	ldr	r3, [r3, #0]
4000fda0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000fda2:	18d3      	adds	r3, r2, r3
4000fda4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:737
4000fda6:	69bb      	ldr	r3, [r7, #24]
4000fda8:	f103 0301 	add.w	r3, r3, #1
4000fdac:	61bb      	str	r3, [r7, #24]
4000fdae:	69ba      	ldr	r2, [r7, #24]
4000fdb0:	697b      	ldr	r3, [r7, #20]
4000fdb2:	429a      	cmp	r2, r3
4000fdb4:	d3df      	bcc.n	4000fd76 <ddr3WriteLevelingSingleCs+0x462>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:741
4000fdb6:	697b      	ldr	r3, [r7, #20]
4000fdb8:	ea4f 0243 	mov.w	r2, r3, lsl #1
4000fdbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000fdbe:	429a      	cmp	r2, r3
4000fdc0:	d107      	bne.n	4000fdd2 <ddr3WriteLevelingSingleCs+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:742
4000fdc2:	69fb      	ldr	r3, [r7, #28]
4000fdc4:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:743
4000fdc6:	f04f 031f 	mov.w	r3, #31
4000fdca:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:744
4000fdcc:	f04f 0302 	mov.w	r3, #2
4000fdd0:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:681
4000fdd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fdd4:	f103 0301 	add.w	r3, r3, #1
4000fdd8:	627b      	str	r3, [r7, #36]	; 0x24
4000fdda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fddc:	2b1e      	cmp	r3, #30
4000fdde:	f67f ae6b 	bls.w	4000fab8 <ddr3WriteLevelingSingleCs+0x1a4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:680
4000fde2:	6a3b      	ldr	r3, [r7, #32]
4000fde4:	f103 0301 	add.w	r3, r3, #1
4000fde8:	623b      	str	r3, [r7, #32]
4000fdea:	6a3a      	ldr	r2, [r7, #32]
4000fdec:	69fb      	ldr	r3, [r7, #28]
4000fdee:	429a      	cmp	r2, r3
4000fdf0:	f4ff ae5e 	bcc.w	4000fab0 <ddr3WriteLevelingSingleCs+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:752
4000fdf4:	f04f 0300 	mov.w	r3, #0
4000fdf8:	61bb      	str	r3, [r7, #24]
4000fdfa:	e003      	b.n	4000fe04 <ddr3WriteLevelingSingleCs+0x4f0>
4000fdfc:	69bb      	ldr	r3, [r7, #24]
4000fdfe:	f103 0301 	add.w	r3, r3, #1
4000fe02:	61bb      	str	r3, [r7, #24]
4000fe04:	69ba      	ldr	r2, [r7, #24]
4000fe06:	697b      	ldr	r3, [r7, #20]
4000fe08:	429a      	cmp	r2, r3
4000fe0a:	d3f7      	bcc.n	4000fdfc <ddr3WriteLevelingSingleCs+0x4e8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:769
4000fe0c:	f04f 0300 	mov.w	r3, #0
4000fe10:	61bb      	str	r3, [r7, #24]
4000fe12:	e042      	b.n	4000fe9a <ddr3WriteLevelingSingleCs+0x586>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:770
4000fe14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000fe16:	689a      	ldr	r2, [r3, #8]
4000fe18:	69bb      	ldr	r3, [r7, #24]
4000fe1a:	429a      	cmp	r2, r3
4000fe1c:	d001      	beq.n	4000fe22 <ddr3WriteLevelingSingleCs+0x50e>
4000fe1e:	69bb      	ldr	r3, [r7, #24]
4000fe20:	e001      	b.n	4000fe26 <ddr3WriteLevelingSingleCs+0x512>
4000fe22:	f04f 0308 	mov.w	r3, #8
4000fe26:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:771
4000fe28:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fe2a:	69bb      	ldr	r3, [r7, #24]
4000fe2c:	68f9      	ldr	r1, [r7, #12]
4000fe2e:	461a      	mov	r2, r3
4000fe30:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fe34:	1ad2      	subs	r2, r2, r3
4000fe36:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fe3a:	461a      	mov	r2, r3
4000fe3c:	460b      	mov	r3, r1
4000fe3e:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fe42:	1a5b      	subs	r3, r3, r1
4000fe44:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fe48:	18d3      	adds	r3, r2, r3
4000fe4a:	18c3      	adds	r3, r0, r3
4000fe4c:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000fe50:	681b      	ldr	r3, [r3, #0]
4000fe52:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:772
4000fe54:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000fe56:	69bb      	ldr	r3, [r7, #24]
4000fe58:	68f9      	ldr	r1, [r7, #12]
4000fe5a:	461a      	mov	r2, r3
4000fe5c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000fe60:	1ad2      	subs	r2, r2, r3
4000fe62:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000fe66:	461a      	mov	r2, r3
4000fe68:	460b      	mov	r3, r1
4000fe6a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000fe6e:	1a5b      	subs	r3, r3, r1
4000fe70:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fe74:	18d3      	adds	r3, r2, r3
4000fe76:	18c3      	adds	r3, r0, r3
4000fe78:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000fe7c:	681b      	ldr	r3, [r3, #0]
4000fe7e:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:773
4000fe80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000fe82:	9300      	str	r3, [sp, #0]
4000fe84:	f04f 0000 	mov.w	r0, #0
4000fe88:	68f9      	ldr	r1, [r7, #12]
4000fe8a:	693a      	ldr	r2, [r7, #16]
4000fe8c:	6a3b      	ldr	r3, [r7, #32]
4000fe8e:	f7fa fcbb 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:769
4000fe92:	69bb      	ldr	r3, [r7, #24]
4000fe94:	f103 0301 	add.w	r3, r3, #1
4000fe98:	61bb      	str	r3, [r7, #24]
4000fe9a:	69ba      	ldr	r2, [r7, #24]
4000fe9c:	697b      	ldr	r3, [r7, #20]
4000fe9e:	429a      	cmp	r2, r3
4000fea0:	d3b8      	bcc.n	4000fe14 <ddr3WriteLevelingSingleCs+0x500>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:777
4000fea2:	f241 4098 	movw	r0, #5272	; 0x1498
4000fea6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000feaa:	f7fe fe59 	bl	4000eb60 <MV_MEMIO_LE32_READ>
4000feae:	f04f 0300 	mov.w	r3, #0
4000feb2:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:778
4000feb4:	f241 4398 	movw	r3, #5272	; 0x1498
4000feb8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000febc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000febe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:780
4000fec0:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_write_leveling.c:781
4000fec4:	4618      	mov	r0, r3
4000fec6:	f107 0734 	add.w	r7, r7, #52	; 0x34
4000feca:	46bd      	mov	sp, r7
4000fecc:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000fed0:	4770      	bx	lr
4000fed2:	bf00      	nop

4000fed4 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
4000fed4:	b480      	push	{r7}
4000fed6:	b085      	sub	sp, #20
4000fed8:	af00      	add	r7, sp, #0
4000feda:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
4000fedc:	687b      	ldr	r3, [r7, #4]
4000fede:	681b      	ldr	r3, [r3, #0]
4000fee0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4000fee2:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
4000fee4:	4618      	mov	r0, r3
4000fee6:	f107 0714 	add.w	r7, r7, #20
4000feea:	46bd      	mov	sp, r7
4000feec:	bc80      	pop	{r7}
4000feee:	4770      	bx	lr

4000fef0 <mvSysXorInit>:
mvSysXorInit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:79
4000fef0:	b580      	push	{r7, lr}
4000fef2:	b086      	sub	sp, #24
4000fef4:	af00      	add	r7, sp, #0
4000fef6:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:82
4000fef8:	f44f 6034 	mov.w	r0, #2880	; 0xb40
4000fefc:	f2cd 0006 	movt	r0, #53254	; 0xd006
4000ff00:	f7ff ffe8 	bl	4000fed4 <MV_MEMIO_LE32_READ>
4000ff04:	4602      	mov	r2, r0
4000ff06:	4b79      	ldr	r3, [pc, #484]	; (400100ec <mvSysXorInit+0x1fc>)
4000ff08:	447b      	add	r3, pc
4000ff0a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:83
4000ff0c:	f04f 0300 	mov.w	r3, #0
4000ff10:	613b      	str	r3, [r7, #16]
4000ff12:	e015      	b.n	4000ff40 <mvSysXorInit+0x50>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:84
4000ff14:	693b      	ldr	r3, [r7, #16]
4000ff16:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ff1a:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
4000ff1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ff22:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ff26:	4618      	mov	r0, r3
4000ff28:	f7ff ffd4 	bl	4000fed4 <MV_MEMIO_LE32_READ>
4000ff2c:	4601      	mov	r1, r0
4000ff2e:	4b70      	ldr	r3, [pc, #448]	; (400100f0 <mvSysXorInit+0x200>)
4000ff30:	447b      	add	r3, pc
4000ff32:	693a      	ldr	r2, [r7, #16]
4000ff34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:83
4000ff38:	693b      	ldr	r3, [r7, #16]
4000ff3a:	f103 0301 	add.w	r3, r3, #1
4000ff3e:	613b      	str	r3, [r7, #16]
4000ff40:	693b      	ldr	r3, [r7, #16]
4000ff42:	2b03      	cmp	r3, #3
4000ff44:	d9e6      	bls.n	4000ff14 <mvSysXorInit+0x24>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:85
4000ff46:	f04f 0300 	mov.w	r3, #0
4000ff4a:	613b      	str	r3, [r7, #16]
4000ff4c:	e015      	b.n	4000ff7a <mvSysXorInit+0x8a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:86
4000ff4e:	693b      	ldr	r3, [r7, #16]
4000ff50:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ff54:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
4000ff58:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ff5c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ff60:	4618      	mov	r0, r3
4000ff62:	f7ff ffb7 	bl	4000fed4 <MV_MEMIO_LE32_READ>
4000ff66:	4601      	mov	r1, r0
4000ff68:	4b62      	ldr	r3, [pc, #392]	; (400100f4 <mvSysXorInit+0x204>)
4000ff6a:	447b      	add	r3, pc
4000ff6c:	693a      	ldr	r2, [r7, #16]
4000ff6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:85
4000ff72:	693b      	ldr	r3, [r7, #16]
4000ff74:	f103 0301 	add.w	r3, r3, #1
4000ff78:	613b      	str	r3, [r7, #16]
4000ff7a:	693b      	ldr	r3, [r7, #16]
4000ff7c:	2b03      	cmp	r3, #3
4000ff7e:	d9e6      	bls.n	4000ff4e <mvSysXorInit+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:88
4000ff80:	f04f 0300 	mov.w	r3, #0
4000ff84:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:89
4000ff86:	f04f 0300 	mov.w	r3, #0
4000ff8a:	613b      	str	r3, [r7, #16]
4000ff8c:	e017      	b.n	4000ffbe <mvSysXorInit+0xce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:90
4000ff8e:	693b      	ldr	r3, [r7, #16]
4000ff90:	f04f 0201 	mov.w	r2, #1
4000ff94:	fa02 f303 	lsl.w	r3, r2, r3
4000ff98:	697a      	ldr	r2, [r7, #20]
4000ff9a:	4313      	orrs	r3, r2
4000ff9c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:91
4000ff9e:	693b      	ldr	r3, [r7, #16]
4000ffa0:	f103 0308 	add.w	r3, r3, #8
4000ffa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000ffa8:	f04f 0203 	mov.w	r2, #3
4000ffac:	fa02 f303 	lsl.w	r3, r2, r3
4000ffb0:	697a      	ldr	r2, [r7, #20]
4000ffb2:	4313      	orrs	r3, r2
4000ffb4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:89
4000ffb6:	693b      	ldr	r3, [r7, #16]
4000ffb8:	f103 0301 	add.w	r3, r3, #1
4000ffbc:	613b      	str	r3, [r7, #16]
4000ffbe:	687b      	ldr	r3, [r7, #4]
4000ffc0:	681b      	ldr	r3, [r3, #0]
4000ffc2:	f103 0201 	add.w	r2, r3, #1
4000ffc6:	693b      	ldr	r3, [r7, #16]
4000ffc8:	429a      	cmp	r2, r3
4000ffca:	d8e0      	bhi.n	4000ff8e <mvSysXorInit+0x9e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:94
4000ffcc:	f44f 6334 	mov.w	r3, #2880	; 0xb40
4000ffd0:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000ffd4:	697a      	ldr	r2, [r7, #20]
4000ffd6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:97
4000ffd8:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
4000ffdc:	f2c4 0300 	movt	r3, #16384	; 0x4000
4000ffe0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:98
4000ffe2:	687b      	ldr	r3, [r7, #4]
4000ffe4:	681b      	ldr	r3, [r3, #0]
4000ffe6:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ffea:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
4000ffee:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000fff2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000fff6:	68fa      	ldr	r2, [r7, #12]
4000fff8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:100
4000fffa:	687b      	ldr	r3, [r7, #4]
4000fffc:	681b      	ldr	r3, [r3, #0]
4000fffe:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010002:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
40010006:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001000a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001000e:	461a      	mov	r2, r3
40010010:	f04f 0300 	mov.w	r3, #0
40010014:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
40010018:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:102
4001001a:	f04f 0300 	mov.w	r3, #0
4001001e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:103
40010020:	f04f 0300 	mov.w	r3, #0
40010024:	613b      	str	r3, [r7, #16]
40010026:	e053      	b.n	400100d0 <mvSysXorInit+0x1e0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:104
40010028:	687b      	ldr	r3, [r7, #4]
4001002a:	685a      	ldr	r2, [r3, #4]
4001002c:	693b      	ldr	r3, [r7, #16]
4001002e:	f04f 0101 	mov.w	r1, #1
40010032:	fa01 f303 	lsl.w	r3, r1, r3
40010036:	4013      	ands	r3, r2
40010038:	2b00      	cmp	r3, #0
4001003a:	d045      	beq.n	400100c8 <mvSysXorInit+0x1d8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:106
4001003c:	f04f 0300 	mov.w	r3, #0
40010040:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:107
40010042:	693b      	ldr	r3, [r7, #16]
40010044:	2b03      	cmp	r3, #3
40010046:	d821      	bhi.n	4001008c <mvSysXorInit+0x19c>
40010048:	a102      	add	r1, pc, #8	; (adr r1, 40010054 <mvSysXorInit+0x164>)
4001004a:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
4001004e:	4411      	add	r1, r2
40010050:	4708      	bx	r1
40010052:	bf00      	nop
40010054:	00000011 	andeq	r0, r0, r1, lsl r0
40010058:	0000001b 	andeq	r0, r0, fp, lsl r0
4001005c:	00000025 	andeq	r0, r0, r5, lsr #32
40010060:	0000002f 	andeq	r0, r0, pc, lsr #32
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:109
40010064:	68fb      	ldr	r3, [r7, #12]
40010066:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
4001006a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:110
4001006c:	e00e      	b.n	4001008c <mvSysXorInit+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:112
4001006e:	68fb      	ldr	r3, [r7, #12]
40010070:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
40010074:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:113
40010076:	e009      	b.n	4001008c <mvSysXorInit+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:115
40010078:	68fb      	ldr	r3, [r7, #12]
4001007a:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
4001007e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:116
40010080:	e004      	b.n	4001008c <mvSysXorInit+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:118
40010082:	68fb      	ldr	r3, [r7, #12]
40010084:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
40010088:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:119
4001008a:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:122
4001008c:	68bb      	ldr	r3, [r7, #8]
4001008e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010092:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
40010096:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001009a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001009e:	68fa      	ldr	r2, [r7, #12]
400100a0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:125
400100a2:	68bb      	ldr	r3, [r7, #8]
400100a4:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400100a8:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
400100ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
400100b0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400100b4:	461a      	mov	r2, r3
400100b6:	f04f 0300 	mov.w	r3, #0
400100ba:	f6c0 73ff 	movt	r3, #4095	; 0xfff
400100be:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:126
400100c0:	68bb      	ldr	r3, [r7, #8]
400100c2:	f103 0301 	add.w	r3, r3, #1
400100c6:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:103
400100c8:	693b      	ldr	r3, [r7, #16]
400100ca:	f103 0301 	add.w	r3, r3, #1
400100ce:	613b      	str	r3, [r7, #16]
400100d0:	693b      	ldr	r3, [r7, #16]
400100d2:	2b03      	cmp	r3, #3
400100d4:	d9a8      	bls.n	40010028 <mvSysXorInit+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:130
400100d6:	f04f 0001 	mov.w	r0, #1
400100da:	f000 f861 	bl	400101a0 <mvXorHalInit>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:133
400100de:	f107 0718 	add.w	r7, r7, #24
400100e2:	46bd      	mov	sp, r7
400100e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400100e8:	4770      	bx	lr
400100ea:	bf00      	nop
400100ec:	00008ebc 			; <UNDEFINED> instruction: 0x00008ebc
400100f0:	00008e98 	muleq	r0, r8, lr
400100f4:	00008e6e 	andeq	r8, r0, lr, ror #28

400100f8 <mvSysXorFinish>:
mvSysXorFinish():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:136
400100f8:	b480      	push	{r7}
400100fa:	b083      	sub	sp, #12
400100fc:	af00      	add	r7, sp, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:139
400100fe:	f44f 6334 	mov.w	r3, #2880	; 0xb40
40010102:	f2cd 0306 	movt	r3, #53254	; 0xd006
40010106:	4a23      	ldr	r2, [pc, #140]	; (40010194 <mvSysXorFinish+0x9c>)
40010108:	447a      	add	r2, pc
4001010a:	6812      	ldr	r2, [r2, #0]
4001010c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:140
4001010e:	f04f 0300 	mov.w	r3, #0
40010112:	607b      	str	r3, [r7, #4]
40010114:	e013      	b.n	4001013e <mvSysXorFinish+0x46>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:141
40010116:	687b      	ldr	r3, [r7, #4]
40010118:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001011c:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
40010120:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010124:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010128:	461a      	mov	r2, r3
4001012a:	4b1b      	ldr	r3, [pc, #108]	; (40010198 <mvSysXorFinish+0xa0>)
4001012c:	447b      	add	r3, pc
4001012e:	6879      	ldr	r1, [r7, #4]
40010130:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40010134:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:140
40010136:	687b      	ldr	r3, [r7, #4]
40010138:	f103 0301 	add.w	r3, r3, #1
4001013c:	607b      	str	r3, [r7, #4]
4001013e:	687b      	ldr	r3, [r7, #4]
40010140:	2b03      	cmp	r3, #3
40010142:	d9e8      	bls.n	40010116 <mvSysXorFinish+0x1e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:142
40010144:	f04f 0300 	mov.w	r3, #0
40010148:	607b      	str	r3, [r7, #4]
4001014a:	e013      	b.n	40010174 <mvSysXorFinish+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:143
4001014c:	687b      	ldr	r3, [r7, #4]
4001014e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010152:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
40010156:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001015a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001015e:	461a      	mov	r2, r3
40010160:	4b0e      	ldr	r3, [pc, #56]	; (4001019c <mvSysXorFinish+0xa4>)
40010162:	447b      	add	r3, pc
40010164:	6879      	ldr	r1, [r7, #4]
40010166:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4001016a:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:142
4001016c:	687b      	ldr	r3, [r7, #4]
4001016e:	f103 0301 	add.w	r3, r3, #1
40010172:	607b      	str	r3, [r7, #4]
40010174:	687b      	ldr	r3, [r7, #4]
40010176:	2b03      	cmp	r3, #3
40010178:	d9e8      	bls.n	4001014c <mvSysXorFinish+0x54>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:145
4001017a:	f44f 633a 	mov.w	r3, #2976	; 0xba0
4001017e:	f2cd 0306 	movt	r3, #53254	; 0xd006
40010182:	f04f 0200 	mov.w	r2, #0
40010186:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:146
40010188:	f107 070c 	add.w	r7, r7, #12
4001018c:	46bd      	mov	sp, r7
4001018e:	bc80      	pop	{r7}
40010190:	4770      	bx	lr
40010192:	bf00      	nop
40010194:	00008cbc 			; <UNDEFINED> instruction: 0x00008cbc
40010198:	00008c9c 	muleq	r0, ip, ip
4001019c:	00008c76 	andeq	r8, r0, r6, ror ip

400101a0 <mvXorHalInit>:
mvXorHalInit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:164
400101a0:	b580      	push	{r7, lr}
400101a2:	b084      	sub	sp, #16
400101a4:	af00      	add	r7, sp, #0
400101a6:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:167
400101a8:	f04f 0300 	mov.w	r3, #0
400101ac:	60fb      	str	r3, [r7, #12]
400101ae:	e00d      	b.n	400101cc <mvXorHalInit+0x2c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:168
400101b0:	68f8      	ldr	r0, [r7, #12]
400101b2:	f04f 0101 	mov.w	r1, #1
400101b6:	f000 fa8d 	bl	400106d4 <mvXorCommandSet>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:169
400101ba:	68f8      	ldr	r0, [r7, #12]
400101bc:	f248 4140 	movw	r1, #33856	; 0x8440
400101c0:	f000 f80e 	bl	400101e0 <mvXorCtrlSet>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:167
400101c4:	68fb      	ldr	r3, [r7, #12]
400101c6:	f103 0301 	add.w	r3, r3, #1
400101ca:	60fb      	str	r3, [r7, #12]
400101cc:	68fa      	ldr	r2, [r7, #12]
400101ce:	687b      	ldr	r3, [r7, #4]
400101d0:	429a      	cmp	r2, r3
400101d2:	d3ed      	bcc.n	400101b0 <mvXorHalInit+0x10>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:180
400101d4:	f107 0710 	add.w	r7, r7, #16
400101d8:	46bd      	mov	sp, r7
400101da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400101de:	4770      	bx	lr

400101e0 <mvXorCtrlSet>:
mvXorCtrlSet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:199
400101e0:	b580      	push	{r7, lr}
400101e2:	b084      	sub	sp, #16
400101e4:	af00      	add	r7, sp, #0
400101e6:	6078      	str	r0, [r7, #4]
400101e8:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:203
400101ea:	687b      	ldr	r3, [r7, #4]
400101ec:	f003 0301 	and.w	r3, r3, #1
400101f0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400101f4:	f103 0344 	add.w	r3, r3, #68	; 0x44
400101f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400101fc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010200:	4618      	mov	r0, r3
40010202:	f7ff fe67 	bl	4000fed4 <MV_MEMIO_LE32_READ>
40010206:	4603      	mov	r3, r0
40010208:	f003 0307 	and.w	r3, r3, #7
4001020c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:205
4001020e:	683b      	ldr	r3, [r7, #0]
40010210:	f023 0307 	bic.w	r3, r3, #7
40010214:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:206
40010216:	683a      	ldr	r2, [r7, #0]
40010218:	68fb      	ldr	r3, [r7, #12]
4001021a:	4313      	orrs	r3, r2
4001021c:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:207
4001021e:	687b      	ldr	r3, [r7, #4]
40010220:	f003 0301 	and.w	r3, r3, #1
40010224:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010228:	f103 0344 	add.w	r3, r3, #68	; 0x44
4001022c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010230:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010234:	683a      	ldr	r2, [r7, #0]
40010236:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:208
40010238:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:209
4001023c:	4618      	mov	r0, r3
4001023e:	f107 0710 	add.w	r7, r7, #16
40010242:	46bd      	mov	sp, r7
40010244:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40010248:	4770      	bx	lr
4001024a:	bf00      	nop

4001024c <mvXorEccClean>:
mvXorEccClean():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:227
4001024c:	b580      	push	{r7, lr}
4001024e:	b084      	sub	sp, #16
40010250:	af00      	add	r7, sp, #0
40010252:	6078      	str	r0, [r7, #4]
40010254:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:232
40010256:	687b      	ldr	r3, [r7, #4]
40010258:	2b03      	cmp	r3, #3
4001025a:	d902      	bls.n	40010262 <mvXorEccClean+0x16>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:234
4001025c:	f04f 0304 	mov.w	r3, #4
40010260:	e0c2      	b.n	400103e8 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:236
40010262:	683b      	ldr	r3, [r7, #0]
40010264:	2b00      	cmp	r3, #0
40010266:	d102      	bne.n	4001026e <mvXorEccClean+0x22>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:238
40010268:	f04f 0305 	mov.w	r3, #5
4001026c:	e0bc      	b.n	400103e8 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:240
4001026e:	6878      	ldr	r0, [r7, #4]
40010270:	f000 f9fa 	bl	40010668 <mvXorStateGet>
40010274:	4603      	mov	r3, r0
40010276:	2b01      	cmp	r3, #1
40010278:	d102      	bne.n	40010280 <mvXorEccClean+0x34>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:242
4001027a:	f04f 031e 	mov.w	r3, #30
4001027e:	e0b3      	b.n	400103e8 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:244
40010280:	683b      	ldr	r3, [r7, #0]
40010282:	691b      	ldr	r3, [r3, #16]
40010284:	2b06      	cmp	r3, #6
40010286:	d903      	bls.n	40010290 <mvXorEccClean+0x44>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:245
40010288:	683b      	ldr	r3, [r7, #0]
4001028a:	691b      	ldr	r3, [r3, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:244
4001028c:	2b1f      	cmp	r3, #31
4001028e:	d902      	bls.n	40010296 <mvXorEccClean+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:248
40010290:	f04f 0304 	mov.w	r3, #4
40010294:	e0a8      	b.n	400103e8 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:250
40010296:	683b      	ldr	r3, [r7, #0]
40010298:	685b      	ldr	r3, [r3, #4]
4001029a:	2b7f      	cmp	r3, #127	; 0x7f
4001029c:	d802      	bhi.n	400102a4 <mvXorEccClean+0x58>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:254
4001029e:	f04f 0304 	mov.w	r3, #4
400102a2:	e0a1      	b.n	400103e8 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:256
400102a4:	683b      	ldr	r3, [r7, #0]
400102a6:	681b      	ldr	r3, [r3, #0]
400102a8:	2b00      	cmp	r3, #0
400102aa:	d102      	bne.n	400102b2 <mvXorEccClean+0x66>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:258
400102ac:	f04f 0304 	mov.w	r3, #4
400102b0:	e09a      	b.n	400103e8 <mvXorEccClean+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:262
400102b2:	687b      	ldr	r3, [r7, #4]
400102b4:	f003 0301 	and.w	r3, r3, #1
400102b8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400102bc:	f103 0344 	add.w	r3, r3, #68	; 0x44
400102c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400102c4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400102c8:	4618      	mov	r0, r3
400102ca:	f7ff fe03 	bl	4000fed4 <MV_MEMIO_LE32_READ>
400102ce:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:263
400102d0:	68fb      	ldr	r3, [r7, #12]
400102d2:	f023 0307 	bic.w	r3, r3, #7
400102d6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:264
400102d8:	68fb      	ldr	r3, [r7, #12]
400102da:	f043 0303 	orr.w	r3, r3, #3
400102de:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:265
400102e0:	687b      	ldr	r3, [r7, #4]
400102e2:	f003 0301 	and.w	r3, r3, #1
400102e6:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400102ea:	f103 0344 	add.w	r3, r3, #68	; 0x44
400102ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
400102f2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400102f6:	68fa      	ldr	r2, [r7, #12]
400102f8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:269
400102fa:	683b      	ldr	r3, [r7, #0]
400102fc:	689b      	ldr	r3, [r3, #8]
400102fe:	2b00      	cmp	r3, #0
40010300:	d00c      	beq.n	4001031c <mvXorEccClean+0xd0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:270
40010302:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
40010306:	f2cd 0306 	movt	r3, #53254	; 0xd006
4001030a:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
4001030e:	f2cd 0206 	movt	r2, #53254	; 0xd006
40010312:	6812      	ldr	r2, [r2, #0]
40010314:	f042 0201 	orr.w	r2, r2, #1
40010318:	601a      	str	r2, [r3, #0]
4001031a:	e00b      	b.n	40010334 <mvXorEccClean+0xe8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:272
4001031c:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
40010320:	f2cd 0306 	movt	r3, #53254	; 0xd006
40010324:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
40010328:	f2cd 0206 	movt	r2, #53254	; 0xd006
4001032c:	6812      	ldr	r2, [r2, #0]
4001032e:	f022 0201 	bic.w	r2, r2, #1
40010332:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:276
40010334:	f44f 603d 	mov.w	r0, #3024	; 0xbd0
40010338:	f2cd 0006 	movt	r0, #53254	; 0xd006
4001033c:	f7ff fdca 	bl	4000fed4 <MV_MEMIO_LE32_READ>
40010340:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:277
40010342:	68fb      	ldr	r3, [r7, #12]
40010344:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
40010348:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:278
4001034a:	683b      	ldr	r3, [r7, #0]
4001034c:	691b      	ldr	r3, [r3, #16]
4001034e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40010352:	68fa      	ldr	r2, [r7, #12]
40010354:	4313      	orrs	r3, r2
40010356:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:279
40010358:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
4001035c:	f2cd 0306 	movt	r3, #53254	; 0xd006
40010360:	68fa      	ldr	r2, [r7, #12]
40010362:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:283
40010364:	687b      	ldr	r3, [r7, #4]
40010366:	f003 0301 	and.w	r3, r3, #1
4001036a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001036e:	f103 03ec 	add.w	r3, r3, #236	; 0xec
40010372:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010376:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001037a:	683a      	ldr	r2, [r7, #0]
4001037c:	6812      	ldr	r2, [r2, #0]
4001037e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:287
40010380:	687b      	ldr	r3, [r7, #4]
40010382:	f003 0301 	and.w	r3, r3, #1
40010386:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001038a:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
4001038e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010392:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010396:	683a      	ldr	r2, [r7, #0]
40010398:	6852      	ldr	r2, [r2, #4]
4001039a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:290
4001039c:	683b      	ldr	r3, [r7, #0]
4001039e:	68db      	ldr	r3, [r3, #12]
400103a0:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:291
400103a2:	f640 33d4 	movw	r3, #3028	; 0xbd4
400103a6:	f2cd 0306 	movt	r3, #53254	; 0xd006
400103aa:	68ba      	ldr	r2, [r7, #8]
400103ac:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:294
400103ae:	687b      	ldr	r3, [r7, #4]
400103b0:	f003 0301 	and.w	r3, r3, #1
400103b4:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400103b8:	f103 0348 	add.w	r3, r3, #72	; 0x48
400103bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
400103c0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400103c4:	461a      	mov	r2, r3
400103c6:	687b      	ldr	r3, [r7, #4]
400103c8:	f003 0301 	and.w	r3, r3, #1
400103cc:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400103d0:	f103 0348 	add.w	r3, r3, #72	; 0x48
400103d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400103d8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400103dc:	681b      	ldr	r3, [r3, #0]
400103de:	f043 0301 	orr.w	r3, r3, #1
400103e2:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:296
400103e4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:297
400103e8:	4618      	mov	r0, r3
400103ea:	f107 0710 	add.w	r7, r7, #16
400103ee:	46bd      	mov	sp, r7
400103f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400103f4:	4770      	bx	lr
400103f6:	bf00      	nop

400103f8 <mvXorEccCurrTimerGet>:
mvXorEccCurrTimerGet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:316
400103f8:	b580      	push	{r7, lr}
400103fa:	b082      	sub	sp, #8
400103fc:	af00      	add	r7, sp, #0
400103fe:	6078      	str	r0, [r7, #4]
40010400:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:318
40010402:	f640 30d8 	movw	r0, #3032	; 0xbd8
40010406:	f2cd 0006 	movt	r0, #53254	; 0xd006
4001040a:	f7ff fd63 	bl	4000fed4 <MV_MEMIO_LE32_READ>
4001040e:	4603      	mov	r3, r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:319
40010410:	4618      	mov	r0, r3
40010412:	f107 0708 	add.w	r7, r7, #8
40010416:	46bd      	mov	sp, r7
40010418:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4001041c:	4770      	bx	lr
4001041e:	bf00      	nop

40010420 <mvXorMemInit>:
mvXorMemInit():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:338
40010420:	b580      	push	{r7, lr}
40010422:	b086      	sub	sp, #24
40010424:	af00      	add	r7, sp, #0
40010426:	60f8      	str	r0, [r7, #12]
40010428:	60b9      	str	r1, [r7, #8]
4001042a:	607a      	str	r2, [r7, #4]
4001042c:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:342
4001042e:	68fb      	ldr	r3, [r7, #12]
40010430:	2b03      	cmp	r3, #3
40010432:	d902      	bls.n	4001043a <mvXorMemInit+0x1a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:344
40010434:	f04f 0304 	mov.w	r3, #4
40010438:	e075      	b.n	40010526 <mvXorMemInit+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:346
4001043a:	68f8      	ldr	r0, [r7, #12]
4001043c:	f000 f914 	bl	40010668 <mvXorStateGet>
40010440:	4603      	mov	r3, r0
40010442:	2b01      	cmp	r3, #1
40010444:	d102      	bne.n	4001044c <mvXorMemInit+0x2c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:348
40010446:	f04f 031e 	mov.w	r3, #30
4001044a:	e06c      	b.n	40010526 <mvXorMemInit+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:350
4001044c:	687b      	ldr	r3, [r7, #4]
4001044e:	2b7f      	cmp	r3, #127	; 0x7f
40010450:	d802      	bhi.n	40010458 <mvXorMemInit+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:353
40010452:	f04f 0304 	mov.w	r3, #4
40010456:	e066      	b.n	40010526 <mvXorMemInit+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:363
40010458:	68fb      	ldr	r3, [r7, #12]
4001045a:	f003 0301 	and.w	r3, r3, #1
4001045e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010462:	f103 0344 	add.w	r3, r3, #68	; 0x44
40010466:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001046a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001046e:	4618      	mov	r0, r3
40010470:	f7ff fd30 	bl	4000fed4 <MV_MEMIO_LE32_READ>
40010474:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:364
40010476:	697b      	ldr	r3, [r7, #20]
40010478:	f023 0307 	bic.w	r3, r3, #7
4001047c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:365
4001047e:	697b      	ldr	r3, [r7, #20]
40010480:	f043 0304 	orr.w	r3, r3, #4
40010484:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:366
40010486:	68fb      	ldr	r3, [r7, #12]
40010488:	f003 0301 	and.w	r3, r3, #1
4001048c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010490:	f103 0344 	add.w	r3, r3, #68	; 0x44
40010494:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010498:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001049c:	697a      	ldr	r2, [r7, #20]
4001049e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:370
400104a0:	68fb      	ldr	r3, [r7, #12]
400104a2:	f003 0301 	and.w	r3, r3, #1
400104a6:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400104aa:	f103 03ec 	add.w	r3, r3, #236	; 0xec
400104ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
400104b2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400104b6:	68ba      	ldr	r2, [r7, #8]
400104b8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:374
400104ba:	68fb      	ldr	r3, [r7, #12]
400104bc:	f003 0301 	and.w	r3, r3, #1
400104c0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400104c4:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
400104c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400104cc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400104d0:	687a      	ldr	r2, [r7, #4]
400104d2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:378
400104d4:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
400104d8:	f2cd 0306 	movt	r3, #53254	; 0xd006
400104dc:	6a3a      	ldr	r2, [r7, #32]
400104de:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:382
400104e0:	f640 33e4 	movw	r3, #3044	; 0xbe4
400104e4:	f2cd 0306 	movt	r3, #53254	; 0xd006
400104e8:	683a      	ldr	r2, [r7, #0]
400104ea:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:385
400104ec:	68fb      	ldr	r3, [r7, #12]
400104ee:	f003 0301 	and.w	r3, r3, #1
400104f2:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400104f6:	f103 0348 	add.w	r3, r3, #72	; 0x48
400104fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
400104fe:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010502:	461a      	mov	r2, r3
40010504:	68fb      	ldr	r3, [r7, #12]
40010506:	f003 0301 	and.w	r3, r3, #1
4001050a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001050e:	f103 0348 	add.w	r3, r3, #72	; 0x48
40010512:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010516:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001051a:	681b      	ldr	r3, [r3, #0]
4001051c:	f043 0301 	orr.w	r3, r3, #1
40010520:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:387
40010522:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:388
40010526:	4618      	mov	r0, r3
40010528:	f107 0718 	add.w	r7, r7, #24
4001052c:	46bd      	mov	sp, r7
4001052e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40010532:	4770      	bx	lr

40010534 <mvXorTransfer>:
mvXorTransfer():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:423
40010534:	b580      	push	{r7, lr}
40010536:	b086      	sub	sp, #24
40010538:	af00      	add	r7, sp, #0
4001053a:	60f8      	str	r0, [r7, #12]
4001053c:	460b      	mov	r3, r1
4001053e:	607a      	str	r2, [r7, #4]
40010540:	72fb      	strb	r3, [r7, #11]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:427
40010542:	68fb      	ldr	r3, [r7, #12]
40010544:	2b03      	cmp	r3, #3
40010546:	d902      	bls.n	4001054e <mvXorTransfer+0x1a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:429
40010548:	f04f 0304 	mov.w	r3, #4
4001054c:	e085      	b.n	4001065a <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:431
4001054e:	68f8      	ldr	r0, [r7, #12]
40010550:	f000 f88a 	bl	40010668 <mvXorStateGet>
40010554:	4603      	mov	r3, r0
40010556:	2b01      	cmp	r3, #1
40010558:	d102      	bne.n	40010560 <mvXorTransfer+0x2c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:433
4001055a:	f04f 031e 	mov.w	r3, #30
4001055e:	e07c      	b.n	4001065a <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:435
40010560:	687b      	ldr	r3, [r7, #4]
40010562:	2b00      	cmp	r3, #0
40010564:	d102      	bne.n	4001056c <mvXorTransfer+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:437
40010566:	f04f 0304 	mov.w	r3, #4
4001056a:	e076      	b.n	4001065a <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:441
4001056c:	68fb      	ldr	r3, [r7, #12]
4001056e:	f003 0301 	and.w	r3, r3, #1
40010572:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010576:	f103 0344 	add.w	r3, r3, #68	; 0x44
4001057a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001057e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010582:	4618      	mov	r0, r3
40010584:	f7ff fca6 	bl	4000fed4 <MV_MEMIO_LE32_READ>
40010588:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:442
4001058a:	697b      	ldr	r3, [r7, #20]
4001058c:	f023 0307 	bic.w	r3, r3, #7
40010590:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:444
40010592:	7afb      	ldrb	r3, [r7, #11]
40010594:	2b01      	cmp	r3, #1
40010596:	d00b      	beq.n	400105b0 <mvXorTransfer+0x7c>
40010598:	2b02      	cmp	r3, #2
4001059a:	d016      	beq.n	400105ca <mvXorTransfer+0x96>
4001059c:	2b00      	cmp	r3, #0
4001059e:	d121      	bne.n	400105e4 <mvXorTransfer+0xb0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:446
400105a0:	687b      	ldr	r3, [r7, #4]
400105a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
400105a6:	2b00      	cmp	r3, #0
400105a8:	d01f      	beq.n	400105ea <mvXorTransfer+0xb6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:449
400105aa:	f04f 0304 	mov.w	r3, #4
400105ae:	e054      	b.n	4001065a <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:456
400105b0:	687b      	ldr	r3, [r7, #4]
400105b2:	f003 031f 	and.w	r3, r3, #31
400105b6:	2b00      	cmp	r3, #0
400105b8:	d002      	beq.n	400105c0 <mvXorTransfer+0x8c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:459
400105ba:	f04f 0304 	mov.w	r3, #4
400105be:	e04c      	b.n	4001065a <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:462
400105c0:	697b      	ldr	r3, [r7, #20]
400105c2:	f043 0302 	orr.w	r3, r3, #2
400105c6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:463
400105c8:	e010      	b.n	400105ec <mvXorTransfer+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:466
400105ca:	687b      	ldr	r3, [r7, #4]
400105cc:	f003 031f 	and.w	r3, r3, #31
400105d0:	2b00      	cmp	r3, #0
400105d2:	d002      	beq.n	400105da <mvXorTransfer+0xa6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:469
400105d4:	f04f 0304 	mov.w	r3, #4
400105d8:	e03f      	b.n	4001065a <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:472
400105da:	697b      	ldr	r3, [r7, #20]
400105dc:	f043 0301 	orr.w	r3, r3, #1
400105e0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:473
400105e2:	e003      	b.n	400105ec <mvXorTransfer+0xb8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:476
400105e4:	f04f 0304 	mov.w	r3, #4
400105e8:	e037      	b.n	4001065a <mvXorTransfer+0x126>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:453
400105ea:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:480
400105ec:	68fb      	ldr	r3, [r7, #12]
400105ee:	f003 0301 	and.w	r3, r3, #1
400105f2:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400105f6:	f103 0344 	add.w	r3, r3, #68	; 0x44
400105fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
400105fe:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010602:	697a      	ldr	r2, [r7, #20]
40010604:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:483
40010606:	68fb      	ldr	r3, [r7, #12]
40010608:	f003 0301 	and.w	r3, r3, #1
4001060c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010610:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
40010614:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010618:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001061c:	687a      	ldr	r2, [r7, #4]
4001061e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:486
40010620:	68fb      	ldr	r3, [r7, #12]
40010622:	f003 0301 	and.w	r3, r3, #1
40010626:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001062a:	f103 0348 	add.w	r3, r3, #72	; 0x48
4001062e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010632:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010636:	461a      	mov	r2, r3
40010638:	68fb      	ldr	r3, [r7, #12]
4001063a:	f003 0301 	and.w	r3, r3, #1
4001063e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010642:	f103 0348 	add.w	r3, r3, #72	; 0x48
40010646:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001064a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001064e:	681b      	ldr	r3, [r3, #0]
40010650:	f043 0301 	orr.w	r3, r3, #1
40010654:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:488
40010656:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:489
4001065a:	4618      	mov	r0, r3
4001065c:	f107 0718 	add.w	r7, r7, #24
40010660:	46bd      	mov	sp, r7
40010662:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40010666:	4770      	bx	lr

40010668 <mvXorStateGet>:
mvXorStateGet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:513
40010668:	b580      	push	{r7, lr}
4001066a:	b084      	sub	sp, #16
4001066c:	af00      	add	r7, sp, #0
4001066e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:517
40010670:	687b      	ldr	r3, [r7, #4]
40010672:	2b03      	cmp	r3, #3
40010674:	d902      	bls.n	4001067c <mvXorStateGet+0x14>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:519
40010676:	f04f 0303 	mov.w	r3, #3
4001067a:	e024      	b.n	400106c6 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:523
4001067c:	687b      	ldr	r3, [r7, #4]
4001067e:	f003 0301 	and.w	r3, r3, #1
40010682:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010686:	f103 0348 	add.w	r3, r3, #72	; 0x48
4001068a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001068e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010692:	4618      	mov	r0, r3
40010694:	f7ff fc1e 	bl	4000fed4 <MV_MEMIO_LE32_READ>
40010698:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:524
4001069a:	68fb      	ldr	r3, [r7, #12]
4001069c:	f003 0330 	and.w	r3, r3, #48	; 0x30
400106a0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:527
400106a2:	68fb      	ldr	r3, [r7, #12]
400106a4:	2b10      	cmp	r3, #16
400106a6:	d006      	beq.n	400106b6 <mvXorStateGet+0x4e>
400106a8:	2b20      	cmp	r3, #32
400106aa:	d007      	beq.n	400106bc <mvXorStateGet+0x54>
400106ac:	2b00      	cmp	r3, #0
400106ae:	d108      	bne.n	400106c2 <mvXorStateGet+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:529
400106b0:	f04f 0300 	mov.w	r3, #0
400106b4:	e007      	b.n	400106c6 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:531
400106b6:	f04f 0301 	mov.w	r3, #1
400106ba:	e004      	b.n	400106c6 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:533
400106bc:	f04f 0302 	mov.w	r3, #2
400106c0:	e001      	b.n	400106c6 <mvXorStateGet+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:535
400106c2:	f04f 0303 	mov.w	r3, #3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:536
400106c6:	4618      	mov	r0, r3
400106c8:	f107 0710 	add.w	r7, r7, #16
400106cc:	46bd      	mov	sp, r7
400106ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400106d2:	4770      	bx	lr

400106d4 <mvXorCommandSet>:
mvXorCommandSet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:561
400106d4:	b580      	push	{r7, lr}
400106d6:	b084      	sub	sp, #16
400106d8:	af00      	add	r7, sp, #0
400106da:	6078      	str	r0, [r7, #4]
400106dc:	460b      	mov	r3, r1
400106de:	70fb      	strb	r3, [r7, #3]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:565
400106e0:	687b      	ldr	r3, [r7, #4]
400106e2:	2b03      	cmp	r3, #3
400106e4:	d902      	bls.n	400106ec <mvXorCommandSet+0x18>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:567
400106e6:	f04f 0304 	mov.w	r3, #4
400106ea:	e09f      	b.n	4001082c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:571
400106ec:	6878      	ldr	r0, [r7, #4]
400106ee:	f7ff ffbb 	bl	40010668 <mvXorStateGet>
400106f2:	4603      	mov	r3, r0
400106f4:	73fb      	strb	r3, [r7, #15]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:574
400106f6:	78fb      	ldrb	r3, [r7, #3]
400106f8:	2b00      	cmp	r3, #0
400106fa:	d120      	bne.n	4001073e <mvXorCommandSet+0x6a>
400106fc:	7bfb      	ldrb	r3, [r7, #15]
400106fe:	2b00      	cmp	r3, #0
40010700:	d11d      	bne.n	4001073e <mvXorCommandSet+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:575
40010702:	687b      	ldr	r3, [r7, #4]
40010704:	f003 0301 	and.w	r3, r3, #1
40010708:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001070c:	f103 0348 	add.w	r3, r3, #72	; 0x48
40010710:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010714:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010718:	461a      	mov	r2, r3
4001071a:	687b      	ldr	r3, [r7, #4]
4001071c:	f003 0301 	and.w	r3, r3, #1
40010720:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010724:	f103 0348 	add.w	r3, r3, #72	; 0x48
40010728:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001072c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010730:	681b      	ldr	r3, [r3, #0]
40010732:	f043 0301 	orr.w	r3, r3, #1
40010736:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:576
40010738:	f04f 0300 	mov.w	r3, #0
4001073c:	e076      	b.n	4001082c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:579
4001073e:	78fb      	ldrb	r3, [r7, #3]
40010740:	2b01      	cmp	r3, #1
40010742:	d120      	bne.n	40010786 <mvXorCommandSet+0xb2>
40010744:	7bfb      	ldrb	r3, [r7, #15]
40010746:	2b01      	cmp	r3, #1
40010748:	d11d      	bne.n	40010786 <mvXorCommandSet+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:580
4001074a:	687b      	ldr	r3, [r7, #4]
4001074c:	f003 0301 	and.w	r3, r3, #1
40010750:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010754:	f103 0348 	add.w	r3, r3, #72	; 0x48
40010758:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001075c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010760:	461a      	mov	r2, r3
40010762:	687b      	ldr	r3, [r7, #4]
40010764:	f003 0301 	and.w	r3, r3, #1
40010768:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001076c:	f103 0348 	add.w	r3, r3, #72	; 0x48
40010770:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010774:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010778:	681b      	ldr	r3, [r3, #0]
4001077a:	f043 0302 	orr.w	r3, r3, #2
4001077e:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:581
40010780:	f04f 0300 	mov.w	r3, #0
40010784:	e052      	b.n	4001082c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:584
40010786:	78fb      	ldrb	r3, [r7, #3]
40010788:	2b02      	cmp	r3, #2
4001078a:	d120      	bne.n	400107ce <mvXorCommandSet+0xfa>
4001078c:	7bfb      	ldrb	r3, [r7, #15]
4001078e:	2b01      	cmp	r3, #1
40010790:	d11d      	bne.n	400107ce <mvXorCommandSet+0xfa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:585
40010792:	687b      	ldr	r3, [r7, #4]
40010794:	f003 0301 	and.w	r3, r3, #1
40010798:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001079c:	f103 0348 	add.w	r3, r3, #72	; 0x48
400107a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400107a4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400107a8:	461a      	mov	r2, r3
400107aa:	687b      	ldr	r3, [r7, #4]
400107ac:	f003 0301 	and.w	r3, r3, #1
400107b0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400107b4:	f103 0348 	add.w	r3, r3, #72	; 0x48
400107b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400107bc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400107c0:	681b      	ldr	r3, [r3, #0]
400107c2:	f043 0304 	orr.w	r3, r3, #4
400107c6:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:586
400107c8:	f04f 0300 	mov.w	r3, #0
400107cc:	e02e      	b.n	4001082c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:589
400107ce:	78fb      	ldrb	r3, [r7, #3]
400107d0:	2b03      	cmp	r3, #3
400107d2:	d120      	bne.n	40010816 <mvXorCommandSet+0x142>
400107d4:	7bfb      	ldrb	r3, [r7, #15]
400107d6:	2b02      	cmp	r3, #2
400107d8:	d11d      	bne.n	40010816 <mvXorCommandSet+0x142>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:590
400107da:	687b      	ldr	r3, [r7, #4]
400107dc:	f003 0301 	and.w	r3, r3, #1
400107e0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400107e4:	f103 0348 	add.w	r3, r3, #72	; 0x48
400107e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400107ec:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400107f0:	461a      	mov	r2, r3
400107f2:	687b      	ldr	r3, [r7, #4]
400107f4:	f003 0301 	and.w	r3, r3, #1
400107f8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400107fc:	f103 0348 	add.w	r3, r3, #72	; 0x48
40010800:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010804:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010808:	681b      	ldr	r3, [r3, #0]
4001080a:	f043 0308 	orr.w	r3, r3, #8
4001080e:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:591
40010810:	f04f 0300 	mov.w	r3, #0
40010814:	e00a      	b.n	4001082c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:595
40010816:	78fb      	ldrb	r3, [r7, #3]
40010818:	2b01      	cmp	r3, #1
4001081a:	d105      	bne.n	40010828 <mvXorCommandSet+0x154>
4001081c:	7bfb      	ldrb	r3, [r7, #15]
4001081e:	2b00      	cmp	r3, #0
40010820:	d102      	bne.n	40010828 <mvXorCommandSet+0x154>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:596
40010822:	f04f 0300 	mov.w	r3, #0
40010826:	e001      	b.n	4001082c <mvXorCommandSet+0x158>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:601
40010828:	f04f 0304 	mov.w	r3, #4
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:602
4001082c:	4618      	mov	r0, r3
4001082e:	f107 0710 	add.w	r7, r7, #16
40010832:	46bd      	mov	sp, r7
40010834:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40010838:	4770      	bx	lr
4001083a:	bf00      	nop

4001083c <mvXorOverrideSet>:
mvXorOverrideSet():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:633
4001083c:	b580      	push	{r7, lr}
4001083e:	b086      	sub	sp, #24
40010840:	af00      	add	r7, sp, #0
40010842:	60f8      	str	r0, [r7, #12]
40010844:	607a      	str	r2, [r7, #4]
40010846:	603b      	str	r3, [r7, #0]
40010848:	460b      	mov	r3, r1
4001084a:	72fb      	strb	r3, [r7, #11]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:637
4001084c:	68fb      	ldr	r3, [r7, #12]
4001084e:	2b03      	cmp	r3, #3
40010850:	d902      	bls.n	40010858 <mvXorOverrideSet+0x1c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:640
40010852:	f04f 0304 	mov.w	r3, #4
40010856:	e08c      	b.n	40010972 <mvXorOverrideSet+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:642
40010858:	687b      	ldr	r3, [r7, #4]
4001085a:	2b03      	cmp	r3, #3
4001085c:	d902      	bls.n	40010864 <mvXorOverrideSet+0x28>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:644
4001085e:	f04f 0304 	mov.w	r3, #4
40010862:	e086      	b.n	40010972 <mvXorOverrideSet+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:648
40010864:	683b      	ldr	r3, [r7, #0]
40010866:	2b00      	cmp	r3, #0
40010868:	d023      	beq.n	400108b2 <mvXorOverrideSet+0x76>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:649
4001086a:	68fb      	ldr	r3, [r7, #12]
4001086c:	f003 0301 	and.w	r3, r3, #1
40010870:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010874:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
40010878:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001087c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010880:	4619      	mov	r1, r3
40010882:	68fb      	ldr	r3, [r7, #12]
40010884:	f003 0301 	and.w	r3, r3, #1
40010888:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001088c:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
40010890:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010894:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010898:	6818      	ldr	r0, [r3, #0]
4001089a:	7afa      	ldrb	r2, [r7, #11]
4001089c:	4613      	mov	r3, r2
4001089e:	ea4f 0343 	mov.w	r3, r3, lsl #1
400108a2:	189b      	adds	r3, r3, r2
400108a4:	f04f 0201 	mov.w	r2, #1
400108a8:	fa02 f303 	lsl.w	r3, r2, r3
400108ac:	4303      	orrs	r3, r0
400108ae:	600b      	str	r3, [r1, #0]
400108b0:	e024      	b.n	400108fc <mvXorOverrideSet+0xc0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:651
400108b2:	68fb      	ldr	r3, [r7, #12]
400108b4:	f003 0301 	and.w	r3, r3, #1
400108b8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400108bc:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
400108c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400108c4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400108c8:	4619      	mov	r1, r3
400108ca:	68fb      	ldr	r3, [r7, #12]
400108cc:	f003 0301 	and.w	r3, r3, #1
400108d0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
400108d4:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
400108d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400108dc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400108e0:	6818      	ldr	r0, [r3, #0]
400108e2:	7afa      	ldrb	r2, [r7, #11]
400108e4:	4613      	mov	r3, r2
400108e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
400108ea:	189b      	adds	r3, r3, r2
400108ec:	f04f 0201 	mov.w	r2, #1
400108f0:	fa02 f303 	lsl.w	r3, r2, r3
400108f4:	ea6f 0303 	mvn.w	r3, r3
400108f8:	4003      	ands	r3, r0
400108fa:	600b      	str	r3, [r1, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:654
400108fc:	68fb      	ldr	r3, [r7, #12]
400108fe:	f003 0301 	and.w	r3, r3, #1
40010902:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
40010906:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4001090a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001090e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010912:	4618      	mov	r0, r3
40010914:	f7ff fade 	bl	4000fed4 <MV_MEMIO_LE32_READ>
40010918:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:655
4001091a:	7afa      	ldrb	r2, [r7, #11]
4001091c:	4613      	mov	r3, r2
4001091e:	ea4f 0343 	mov.w	r3, r3, lsl #1
40010922:	189b      	adds	r3, r3, r2
40010924:	f103 0301 	add.w	r3, r3, #1
40010928:	f04f 0203 	mov.w	r2, #3
4001092c:	fa02 f303 	lsl.w	r3, r2, r3
40010930:	ea6f 0303 	mvn.w	r3, r3
40010934:	697a      	ldr	r2, [r7, #20]
40010936:	4013      	ands	r3, r2
40010938:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:656
4001093a:	7afa      	ldrb	r2, [r7, #11]
4001093c:	4613      	mov	r3, r2
4001093e:	ea4f 0343 	mov.w	r3, r3, lsl #1
40010942:	189b      	adds	r3, r3, r2
40010944:	f103 0301 	add.w	r3, r3, #1
40010948:	687a      	ldr	r2, [r7, #4]
4001094a:	fa02 f303 	lsl.w	r3, r2, r3
4001094e:	697a      	ldr	r2, [r7, #20]
40010950:	4313      	orrs	r3, r2
40010952:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:657
40010954:	68fb      	ldr	r3, [r7, #12]
40010956:	f003 0301 	and.w	r3, r3, #1
4001095a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4001095e:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
40010962:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010966:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001096a:	697a      	ldr	r2, [r7, #20]
4001096c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:658
4001096e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/mvXor.c:659
40010972:	4618      	mov	r0, r3
40010974:	f107 0718 	add.w	r7, r7, #24
40010978:	46bd      	mov	sp, r7
4001097a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4001097e:	4770      	bx	lr

40010980 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
40010980:	b480      	push	{r7}
40010982:	b085      	sub	sp, #20
40010984:	af00      	add	r7, sp, #0
40010986:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
40010988:	687b      	ldr	r3, [r7, #4]
4001098a:	681b      	ldr	r3, [r3, #0]
4001098c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
4001098e:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
40010990:	4618      	mov	r0, r3
40010992:	f107 0714 	add.w	r7, r7, #20
40010996:	46bd      	mov	sp, r7
40010998:	bc80      	pop	{r7}
4001099a:	4770      	bx	lr

4001099c <ddr3GetFreqParameter>:
ddr3GetFreqParameter():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:107
4001099c:	b590      	push	{r4, r7, lr}
4001099e:	b085      	sub	sp, #20
400109a0:	af00      	add	r7, sp, #0
400109a2:	6078      	str	r0, [r7, #4]
400109a4:	6039      	str	r1, [r7, #0]
400109a6:	4c18      	ldr	r4, [pc, #96]	; (40010a08 <ddr3GetFreqParameter+0x6c>)
400109a8:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:110
400109aa:	f7f3 fde5 	bl	40004578 <ddr3GetVCOFreq>
400109ae:	4603      	mov	r3, r0
400109b0:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:113
400109b2:	683b      	ldr	r3, [r7, #0]
400109b4:	2b00      	cmp	r3, #0
400109b6:	d00f      	beq.n	400109d8 <ddr3GetFreqParameter+0x3c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:114
400109b8:	4b14      	ldr	r3, [pc, #80]	; (40010a0c <ddr3GetFreqParameter+0x70>)
400109ba:	58e3      	ldr	r3, [r4, r3]
400109bc:	4619      	mov	r1, r3
400109be:	68ba      	ldr	r2, [r7, #8]
400109c0:	4613      	mov	r3, r2
400109c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
400109c6:	189b      	adds	r3, r3, r2
400109c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400109cc:	687a      	ldr	r2, [r7, #4]
400109ce:	189b      	adds	r3, r3, r2
400109d0:	18cb      	adds	r3, r1, r3
400109d2:	781b      	ldrb	r3, [r3, #0]
400109d4:	60fb      	str	r3, [r7, #12]
400109d6:	e00e      	b.n	400109f6 <ddr3GetFreqParameter+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:116
400109d8:	4b0d      	ldr	r3, [pc, #52]	; (40010a10 <ddr3GetFreqParameter+0x74>)
400109da:	58e3      	ldr	r3, [r4, r3]
400109dc:	4619      	mov	r1, r3
400109de:	68ba      	ldr	r2, [r7, #8]
400109e0:	4613      	mov	r3, r2
400109e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
400109e6:	189b      	adds	r3, r3, r2
400109e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
400109ec:	687a      	ldr	r2, [r7, #4]
400109ee:	189b      	adds	r3, r3, r2
400109f0:	18cb      	adds	r3, r1, r3
400109f2:	781b      	ldrb	r3, [r3, #0]
400109f4:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:118
400109f6:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:119
400109f8:	4618      	mov	r0, r3
400109fa:	f107 0714 	add.w	r7, r7, #20
400109fe:	46bd      	mov	sp, r7
40010a00:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40010a04:	4770      	bx	lr
40010a06:	bf00      	nop
40010a08:	000082b0 			; <UNDEFINED> instruction: 0x000082b0
40010a0c:	00000038 	andeq	r0, r0, r8, lsr r0
40010a10:	00000004 	andeq	r0, r0, r4

40010a14 <ddr3DfsHigh2Low>:
ddr3DfsHigh2Low():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:131
40010a14:	b580      	push	{r7, lr}
40010a16:	b086      	sub	sp, #24
40010a18:	af00      	add	r7, sp, #0
40010a1a:	6078      	str	r0, [r7, #4]
40010a1c:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:135
40010a1e:	f04f 0300 	mov.w	r3, #0
40010a22:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:139
40010a24:	6878      	ldr	r0, [r7, #4]
40010a26:	f04f 0100 	mov.w	r1, #0
40010a2a:	f7ff ffb7 	bl	4001099c <ddr3GetFreqParameter>
40010a2e:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:142
40010a30:	f241 5028 	movw	r0, #5416	; 0x1528
40010a34:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010a38:	f7ff ffa2 	bl	40010980 <MV_MEMIO_LE32_READ>
40010a3c:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:143
40010a3e:	697b      	ldr	r3, [r7, #20]
40010a40:	f043 0301 	orr.w	r3, r3, #1
40010a44:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:144
40010a46:	f241 5328 	movw	r3, #5416	; 0x1528
40010a4a:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010a4e:	697a      	ldr	r2, [r7, #20]
40010a50:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:147
40010a52:	f241 40b0 	movw	r0, #5296	; 0x14b0
40010a56:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010a5a:	f7ff ff91 	bl	40010980 <MV_MEMIO_LE32_READ>
40010a5e:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:148
40010a60:	697b      	ldr	r3, [r7, #20]
40010a62:	f023 0301 	bic.w	r3, r3, #1
40010a66:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:149
40010a68:	f241 43b0 	movw	r3, #5296	; 0x14b0
40010a6c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010a70:	697a      	ldr	r2, [r7, #20]
40010a72:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:152
40010a74:	f241 5028 	movw	r0, #5416	; 0x1528
40010a78:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010a7c:	f7ff ff80 	bl	40010980 <MV_MEMIO_LE32_READ>
40010a80:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:153
40010a82:	697b      	ldr	r3, [r7, #20]
40010a84:	f043 0302 	orr.w	r3, r3, #2
40010a88:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:154
40010a8a:	f241 5328 	movw	r3, #5416	; 0x1528
40010a8e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010a92:	697a      	ldr	r2, [r7, #20]
40010a94:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:157
40010a96:	683b      	ldr	r3, [r7, #0]
40010a98:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
40010a9c:	2b00      	cmp	r3, #0
40010a9e:	d02a      	beq.n	40010af6 <ddr3DfsHigh2Low+0xe2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:159
40010aa0:	f44f 2310 	mov.w	r3, #589824	; 0x90000
40010aa4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:165
40010aa6:	697b      	ldr	r3, [r7, #20]
40010aa8:	f043 030e 	orr.w	r3, r3, #14
40010aac:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:167
40010aae:	f241 4318 	movw	r3, #5144	; 0x1418
40010ab2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010ab6:	697a      	ldr	r2, [r7, #20]
40010ab8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:171
40010aba:	f241 4018 	movw	r0, #5144	; 0x1418
40010abe:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010ac2:	f7ff ff5d 	bl	40010980 <MV_MEMIO_LE32_READ>
40010ac6:	4603      	mov	r3, r0
40010ac8:	f003 030f 	and.w	r3, r3, #15
40010acc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:172
40010ace:	697b      	ldr	r3, [r7, #20]
40010ad0:	2b00      	cmp	r3, #0
40010ad2:	d1f2      	bne.n	40010aba <ddr3DfsHigh2Low+0xa6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:175
40010ad4:	f241 60d0 	movw	r0, #5840	; 0x16d0
40010ad8:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010adc:	f7ff ff50 	bl	40010980 <MV_MEMIO_LE32_READ>
40010ae0:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:176
40010ae2:	697b      	ldr	r3, [r7, #20]
40010ae4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
40010ae8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:177
40010aea:	f241 63d0 	movw	r3, #5840	; 0x16d0
40010aee:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010af2:	697a      	ldr	r2, [r7, #20]
40010af4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:181
40010af6:	f04f 0300 	mov.w	r3, #0
40010afa:	613b      	str	r3, [r7, #16]
40010afc:	e029      	b.n	40010b52 <ddr3DfsHigh2Low+0x13e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:182
40010afe:	683b      	ldr	r3, [r7, #0]
40010b00:	685a      	ldr	r2, [r3, #4]
40010b02:	693b      	ldr	r3, [r7, #16]
40010b04:	f04f 0101 	mov.w	r1, #1
40010b08:	fa01 f303 	lsl.w	r3, r1, r3
40010b0c:	4013      	ands	r3, r2
40010b0e:	2b00      	cmp	r3, #0
40010b10:	d01b      	beq.n	40010b4a <ddr3DfsHigh2Low+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:183
40010b12:	693b      	ldr	r3, [r7, #16]
40010b14:	ea4f 1303 	mov.w	r3, r3, lsl #4
40010b18:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40010b1c:	f103 0314 	add.w	r3, r3, #20
40010b20:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010b24:	4618      	mov	r0, r3
40010b26:	f7ff ff2b 	bl	40010980 <MV_MEMIO_LE32_READ>
40010b2a:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:184
40010b2c:	697b      	ldr	r3, [r7, #20]
40010b2e:	f423 7311 	bic.w	r3, r3, #580	; 0x244
40010b32:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:185
40010b34:	693b      	ldr	r3, [r7, #16]
40010b36:	ea4f 1303 	mov.w	r3, r3, lsl #4
40010b3a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40010b3e:	f103 0314 	add.w	r3, r3, #20
40010b42:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010b46:	697a      	ldr	r2, [r7, #20]
40010b48:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:181
40010b4a:	693b      	ldr	r3, [r7, #16]
40010b4c:	f103 0301 	add.w	r3, r3, #1
40010b50:	613b      	str	r3, [r7, #16]
40010b52:	693b      	ldr	r3, [r7, #16]
40010b54:	2b03      	cmp	r3, #3
40010b56:	d9d2      	bls.n	40010afe <ddr3DfsHigh2Low+0xea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:190
40010b58:	f241 5028 	movw	r0, #5416	; 0x1528
40010b5c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010b60:	f7ff ff0e 	bl	40010980 <MV_MEMIO_LE32_READ>
40010b64:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:191
40010b66:	697b      	ldr	r3, [r7, #20]
40010b68:	f043 0304 	orr.w	r3, r3, #4
40010b6c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:192
40010b6e:	f241 5328 	movw	r3, #5416	; 0x1528
40010b72:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010b76:	697a      	ldr	r2, [r7, #20]
40010b78:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:196
40010b7a:	f241 5028 	movw	r0, #5416	; 0x1528
40010b7e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010b82:	f7ff fefd 	bl	40010980 <MV_MEMIO_LE32_READ>
40010b86:	4603      	mov	r3, r0
40010b88:	f003 0308 	and.w	r3, r3, #8
40010b8c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:197
40010b8e:	697b      	ldr	r3, [r7, #20]
40010b90:	2b00      	cmp	r3, #0
40010b92:	d0f2      	beq.n	40010b7a <ddr3DfsHigh2Low+0x166>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:201
40010b94:	f64f 53ff 	movw	r3, #65023	; 0xfdff
40010b98:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:203
40010b9a:	f44f 4307 	mov.w	r3, #34560	; 0x8700
40010b9e:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010ba2:	697a      	ldr	r2, [r7, #20]
40010ba4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:205
40010ba6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
40010baa:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:206
40010bac:	f248 7304 	movw	r3, #34564	; 0x8704
40010bb0:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010bb4:	697a      	ldr	r2, [r7, #20]
40010bb6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:208
40010bb8:	f248 7008 	movw	r0, #34568	; 0x8708
40010bbc:	f2cd 0001 	movt	r0, #53249	; 0xd001
40010bc0:	f7ff fede 	bl	40010980 <MV_MEMIO_LE32_READ>
40010bc4:	4603      	mov	r3, r0
40010bc6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
40010bca:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:210
40010bcc:	68fb      	ldr	r3, [r7, #12]
40010bce:	ea4f 2303 	mov.w	r3, r3, lsl #8
40010bd2:	697a      	ldr	r2, [r7, #20]
40010bd4:	4313      	orrs	r3, r2
40010bd6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:211
40010bd8:	f248 7308 	movw	r3, #34568	; 0x8708
40010bdc:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010be0:	697a      	ldr	r2, [r7, #20]
40010be2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:217
40010be4:	f64f 7302 	movw	r3, #65282	; 0xff02
40010be8:	f2c0 030f 	movt	r3, #15
40010bec:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:218
40010bee:	f248 7310 	movw	r3, #34576	; 0x8710
40010bf2:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010bf6:	697a      	ldr	r2, [r7, #20]
40010bf8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:220
40010bfa:	f04f 0001 	mov.w	r0, #1
40010bfe:	f7f9 fdcf 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:222
40010c02:	f64f 53ff 	movw	r3, #65023	; 0xfdff
40010c06:	f2c0 1302 	movt	r3, #258	; 0x102
40010c0a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:226
40010c0c:	f44f 4307 	mov.w	r3, #34560	; 0x8700
40010c10:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010c14:	697a      	ldr	r2, [r7, #20]
40010c16:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:228
40010c18:	f04f 0001 	mov.w	r0, #1
40010c1c:	f7f9 fdc0 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:232
40010c20:	f248 7018 	movw	r0, #34584	; 0x8718
40010c24:	f2cd 0001 	movt	r0, #53249	; 0xd001
40010c28:	f7ff feaa 	bl	40010980 <MV_MEMIO_LE32_READ>
40010c2c:	4603      	mov	r3, r0
40010c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
40010c32:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:233
40010c34:	697b      	ldr	r3, [r7, #20]
40010c36:	2b00      	cmp	r3, #0
40010c38:	d0f2      	beq.n	40010c20 <ddr3DfsHigh2Low+0x20c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:235
40010c3a:	f04f 03ff 	mov.w	r3, #255	; 0xff
40010c3e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:236
40010c40:	f44f 4307 	mov.w	r3, #34560	; 0x8700
40010c44:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010c48:	697a      	ldr	r2, [r7, #20]
40010c4a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:238
40010c4c:	f04f 0005 	mov.w	r0, #5
40010c50:	f7f9 fda6 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:243
40010c54:	f248 4088 	movw	r0, #33928	; 0x8488
40010c58:	f2cd 0001 	movt	r0, #53249	; 0xd001
40010c5c:	f7ff fe90 	bl	40010980 <MV_MEMIO_LE32_READ>
40010c60:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:244
40010c62:	697b      	ldr	r3, [r7, #20]
40010c64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
40010c68:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:245
40010c6a:	f248 4388 	movw	r3, #33928	; 0x8488
40010c6e:	f2cd 0301 	movt	r3, #53249	; 0xd001
40010c72:	697a      	ldr	r2, [r7, #20]
40010c74:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:249
40010c76:	f241 5024 	movw	r0, #5412	; 0x1524
40010c7a:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010c7e:	f7ff fe7f 	bl	40010980 <MV_MEMIO_LE32_READ>
40010c82:	4603      	mov	r3, r0
40010c84:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
40010c88:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:250
40010c8a:	f241 5324 	movw	r3, #5412	; 0x1524
40010c8e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010c92:	697a      	ldr	r2, [r7, #20]
40010c94:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:253
40010c96:	f241 4004 	movw	r0, #5124	; 0x1404
40010c9a:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010c9e:	f7ff fe6f 	bl	40010980 <MV_MEMIO_LE32_READ>
40010ca2:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:254
40010ca4:	697b      	ldr	r3, [r7, #20]
40010ca6:	f023 0318 	bic.w	r3, r3, #24
40010caa:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:255
40010cac:	f241 4304 	movw	r3, #5124	; 0x1404
40010cb0:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010cb4:	697a      	ldr	r2, [r7, #20]
40010cb6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:258
40010cb8:	f241 5028 	movw	r0, #5416	; 0x1528
40010cbc:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010cc0:	f7ff fe5e 	bl	40010980 <MV_MEMIO_LE32_READ>
40010cc4:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:259
40010cc6:	697b      	ldr	r3, [r7, #20]
40010cc8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
40010ccc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:260
40010cce:	697b      	ldr	r3, [r7, #20]
40010cd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
40010cd4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:261
40010cd6:	697b      	ldr	r3, [r7, #20]
40010cd8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
40010cdc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:262
40010cde:	697b      	ldr	r3, [r7, #20]
40010ce0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
40010ce4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:263
40010ce6:	f241 5328 	movw	r3, #5416	; 0x1528
40010cea:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010cee:	697a      	ldr	r2, [r7, #20]
40010cf0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:267
40010cf2:	f241 6074 	movw	r0, #5748	; 0x1674
40010cf6:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010cfa:	f7ff fe41 	bl	40010980 <MV_MEMIO_LE32_READ>
40010cfe:	4603      	mov	r3, r0
40010d00:	ea4f 5343 	mov.w	r3, r3, lsl #21
40010d04:	ea4f 5353 	mov.w	r3, r3, lsr #21
40010d08:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:268
40010d0a:	697a      	ldr	r2, [r7, #20]
40010d0c:	f240 73ff 	movw	r3, #2047	; 0x7ff
40010d10:	429a      	cmp	r2, r3
40010d12:	d1ee      	bne.n	40010cf2 <ddr3DfsHigh2Low+0x2de>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:271
40010d14:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40010d18:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010d1c:	f7ff fe30 	bl	40010980 <MV_MEMIO_LE32_READ>
40010d20:	4603      	mov	r3, r0
40010d22:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
40010d26:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:273
40010d28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40010d2c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010d30:	697a      	ldr	r2, [r7, #20]
40010d32:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:276
40010d34:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40010d38:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010d3c:	f7ff fe20 	bl	40010980 <MV_MEMIO_LE32_READ>
40010d40:	4603      	mov	r3, r0
40010d42:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
40010d46:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:278
40010d48:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40010d4c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010d50:	697a      	ldr	r2, [r7, #20]
40010d52:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:281
40010d54:	683b      	ldr	r3, [r7, #0]
40010d56:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
40010d5a:	2b00      	cmp	r3, #0
40010d5c:	d01d      	beq.n	40010d9a <ddr3DfsHigh2Low+0x386>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:300
40010d5e:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
40010d62:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:304
40010d64:	697b      	ldr	r3, [r7, #20]
40010d66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
40010d6a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:306
40010d6c:	697b      	ldr	r3, [r7, #20]
40010d6e:	f043 030e 	orr.w	r3, r3, #14
40010d72:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:308
40010d74:	f241 4318 	movw	r3, #5144	; 0x1418
40010d78:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010d7c:	697a      	ldr	r2, [r7, #20]
40010d7e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:312
40010d80:	f241 4018 	movw	r0, #5144	; 0x1418
40010d84:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010d88:	f7ff fdfa 	bl	40010980 <MV_MEMIO_LE32_READ>
40010d8c:	4603      	mov	r3, r0
40010d8e:	f003 030f 	and.w	r3, r3, #15
40010d92:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:313
40010d94:	697b      	ldr	r3, [r7, #20]
40010d96:	2b00      	cmp	r3, #0
40010d98:	d1f2      	bne.n	40010d80 <ddr3DfsHigh2Low+0x36c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:317
40010d9a:	f241 5028 	movw	r0, #5416	; 0x1528
40010d9e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010da2:	f7ff fded 	bl	40010980 <MV_MEMIO_LE32_READ>
40010da6:	4603      	mov	r3, r0
40010da8:	f023 0304 	bic.w	r3, r3, #4
40010dac:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:318
40010dae:	f241 5328 	movw	r3, #5416	; 0x1528
40010db2:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010db6:	697a      	ldr	r2, [r7, #20]
40010db8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:322
40010dba:	f241 5028 	movw	r0, #5416	; 0x1528
40010dbe:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010dc2:	f7ff fddd 	bl	40010980 <MV_MEMIO_LE32_READ>
40010dc6:	4603      	mov	r3, r0
40010dc8:	f003 0308 	and.w	r3, r3, #8
40010dcc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:323
40010dce:	697b      	ldr	r3, [r7, #20]
40010dd0:	2b00      	cmp	r3, #0
40010dd2:	d1f2      	bne.n	40010dba <ddr3DfsHigh2Low+0x3a6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:327
40010dd4:	f640 7302 	movw	r3, #3842	; 0xf02
40010dd8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:328
40010dda:	f04f 0300 	mov.w	r3, #0
40010dde:	613b      	str	r3, [r7, #16]
40010de0:	e019      	b.n	40010e16 <ddr3DfsHigh2Low+0x402>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:329
40010de2:	683b      	ldr	r3, [r7, #0]
40010de4:	685a      	ldr	r2, [r3, #4]
40010de6:	693b      	ldr	r3, [r7, #16]
40010de8:	f04f 0101 	mov.w	r1, #1
40010dec:	fa01 f303 	lsl.w	r3, r1, r3
40010df0:	4013      	ands	r3, r2
40010df2:	2b00      	cmp	r3, #0
40010df4:	d00b      	beq.n	40010e0e <ddr3DfsHigh2Low+0x3fa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:330
40010df6:	693b      	ldr	r3, [r7, #16]
40010df8:	f103 0308 	add.w	r3, r3, #8
40010dfc:	f04f 0201 	mov.w	r2, #1
40010e00:	fa02 f303 	lsl.w	r3, r2, r3
40010e04:	ea6f 0303 	mvn.w	r3, r3
40010e08:	697a      	ldr	r2, [r7, #20]
40010e0a:	4013      	ands	r3, r2
40010e0c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:328
40010e0e:	693b      	ldr	r3, [r7, #16]
40010e10:	f103 0301 	add.w	r3, r3, #1
40010e14:	613b      	str	r3, [r7, #16]
40010e16:	693b      	ldr	r3, [r7, #16]
40010e18:	2b03      	cmp	r3, #3
40010e1a:	d9e2      	bls.n	40010de2 <ddr3DfsHigh2Low+0x3ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:332
40010e1c:	f241 4318 	movw	r3, #5144	; 0x1418
40010e20:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010e24:	697a      	ldr	r2, [r7, #20]
40010e26:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:336
40010e28:	f241 4018 	movw	r0, #5144	; 0x1418
40010e2c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010e30:	f7ff fda6 	bl	40010980 <MV_MEMIO_LE32_READ>
40010e34:	4603      	mov	r3, r0
40010e36:	f003 030f 	and.w	r3, r3, #15
40010e3a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:337
40010e3c:	697b      	ldr	r3, [r7, #20]
40010e3e:	2b00      	cmp	r3, #0
40010e40:	d1f2      	bne.n	40010e28 <ddr3DfsHigh2Low+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:340
40010e42:	f241 5028 	movw	r0, #5416	; 0x1528
40010e46:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010e4a:	f7ff fd99 	bl	40010980 <MV_MEMIO_LE32_READ>
40010e4e:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:341
40010e50:	697b      	ldr	r3, [r7, #20]
40010e52:	f023 0302 	bic.w	r3, r3, #2
40010e56:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:342
40010e58:	f241 5328 	movw	r3, #5416	; 0x1528
40010e5c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010e60:	697a      	ldr	r2, [r7, #20]
40010e62:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:345
40010e64:	f241 40b0 	movw	r0, #5296	; 0x14b0
40010e68:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010e6c:	f7ff fd88 	bl	40010980 <MV_MEMIO_LE32_READ>
40010e70:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:346
40010e72:	697b      	ldr	r3, [r7, #20]
40010e74:	f043 0301 	orr.w	r3, r3, #1
40010e78:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:347
40010e7a:	f241 43b0 	movw	r3, #5296	; 0x14b0
40010e7e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010e82:	697a      	ldr	r2, [r7, #20]
40010e84:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:349
40010e86:	f04f 0300 	mov.w	r3, #0
40010e8a:	613b      	str	r3, [r7, #16]
40010e8c:	e05a      	b.n	40010f44 <ddr3DfsHigh2Low+0x530>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:350
40010e8e:	683b      	ldr	r3, [r7, #0]
40010e90:	685a      	ldr	r2, [r3, #4]
40010e92:	693b      	ldr	r3, [r7, #16]
40010e94:	f04f 0101 	mov.w	r1, #1
40010e98:	fa01 f303 	lsl.w	r3, r1, r3
40010e9c:	4013      	ands	r3, r2
40010e9e:	2b00      	cmp	r3, #0
40010ea0:	d04c      	beq.n	40010f3c <ddr3DfsHigh2Low+0x528>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:352
40010ea2:	693b      	ldr	r3, [r7, #16]
40010ea4:	ea4f 1303 	mov.w	r3, r3, lsl #4
40010ea8:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40010eac:	f103 0310 	add.w	r3, r3, #16
40010eb0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010eb4:	4618      	mov	r0, r3
40010eb6:	f7ff fd63 	bl	40010980 <MV_MEMIO_LE32_READ>
40010eba:	4603      	mov	r3, r0
40010ebc:	f023 0374 	bic.w	r3, r3, #116	; 0x74
40010ec0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:353
40010ec2:	f04f 0304 	mov.w	r3, #4
40010ec6:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:354
40010ec8:	68bb      	ldr	r3, [r7, #8]
40010eca:	f003 0301 	and.w	r3, r3, #1
40010ece:	ea4f 0383 	mov.w	r3, r3, lsl #2
40010ed2:	697a      	ldr	r2, [r7, #20]
40010ed4:	4313      	orrs	r3, r2
40010ed6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:355
40010ed8:	68bb      	ldr	r3, [r7, #8]
40010eda:	f003 030e 	and.w	r3, r3, #14
40010ede:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40010ee2:	697a      	ldr	r2, [r7, #20]
40010ee4:	4313      	orrs	r3, r2
40010ee6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:356
40010ee8:	693b      	ldr	r3, [r7, #16]
40010eea:	ea4f 1303 	mov.w	r3, r3, lsl #4
40010eee:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40010ef2:	f103 0310 	add.w	r3, r3, #16
40010ef6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010efa:	697a      	ldr	r2, [r7, #20]
40010efc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:358
40010efe:	693b      	ldr	r3, [r7, #16]
40010f00:	ea4f 1303 	mov.w	r3, r3, lsl #4
40010f04:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40010f08:	f103 0318 	add.w	r3, r3, #24
40010f0c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010f10:	4618      	mov	r0, r3
40010f12:	f7ff fd35 	bl	40010980 <MV_MEMIO_LE32_READ>
40010f16:	4603      	mov	r3, r0
40010f18:	f023 0338 	bic.w	r3, r3, #56	; 0x38
40010f1c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:360
40010f1e:	697b      	ldr	r3, [r7, #20]
40010f20:	f043 0308 	orr.w	r3, r3, #8
40010f24:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:361
40010f26:	693b      	ldr	r3, [r7, #16]
40010f28:	ea4f 1303 	mov.w	r3, r3, lsl #4
40010f2c:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40010f30:	f103 0318 	add.w	r3, r3, #24
40010f34:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40010f38:	697a      	ldr	r2, [r7, #20]
40010f3a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:349
40010f3c:	693b      	ldr	r3, [r7, #16]
40010f3e:	f103 0301 	add.w	r3, r3, #1
40010f42:	613b      	str	r3, [r7, #16]
40010f44:	693b      	ldr	r3, [r7, #16]
40010f46:	2b03      	cmp	r3, #3
40010f48:	d9a1      	bls.n	40010e8e <ddr3DfsHigh2Low+0x47a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:367
40010f4a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:580
40010f4e:	4618      	mov	r0, r3
40010f50:	f107 0718 	add.w	r7, r7, #24
40010f54:	46bd      	mov	sp, r7
40010f56:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40010f5a:	4770      	bx	lr

40010f5c <ddr3DfsLow2High>:
ddr3DfsLow2High():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:591
40010f5c:	b590      	push	{r4, r7, lr}
40010f5e:	b089      	sub	sp, #36	; 0x24
40010f60:	af00      	add	r7, sp, #0
40010f62:	60f8      	str	r0, [r7, #12]
40010f64:	60b9      	str	r1, [r7, #8]
40010f66:	607a      	str	r2, [r7, #4]
40010f68:	f8df 4650 	ldr.w	r4, [pc, #1616]	; 400115bc <ddr3DfsLow2High+0x660>
40010f6c:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:595
40010f6e:	f04f 0300 	mov.w	r3, #0
40010f72:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:599
40010f74:	68f8      	ldr	r0, [r7, #12]
40010f76:	68b9      	ldr	r1, [r7, #8]
40010f78:	f7ff fd10 	bl	4001099c <ddr3GetFreqParameter>
40010f7c:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:602
40010f7e:	f241 5028 	movw	r0, #5416	; 0x1528
40010f82:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010f86:	f7ff fcfb 	bl	40010980 <MV_MEMIO_LE32_READ>
40010f8a:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:603
40010f8c:	69fb      	ldr	r3, [r7, #28]
40010f8e:	f023 0301 	bic.w	r3, r3, #1
40010f92:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:604
40010f94:	f241 5328 	movw	r3, #5416	; 0x1528
40010f98:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010f9c:	69fa      	ldr	r2, [r7, #28]
40010f9e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:607
40010fa0:	f241 40b0 	movw	r0, #5296	; 0x14b0
40010fa4:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010fa8:	f7ff fcea 	bl	40010980 <MV_MEMIO_LE32_READ>
40010fac:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:608
40010fae:	69fb      	ldr	r3, [r7, #28]
40010fb0:	f023 0301 	bic.w	r3, r3, #1
40010fb4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:609
40010fb6:	f241 43b0 	movw	r3, #5296	; 0x14b0
40010fba:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010fbe:	69fa      	ldr	r2, [r7, #28]
40010fc0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:612
40010fc2:	f241 5028 	movw	r0, #5416	; 0x1528
40010fc6:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010fca:	f7ff fcd9 	bl	40010980 <MV_MEMIO_LE32_READ>
40010fce:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:613
40010fd0:	69fb      	ldr	r3, [r7, #28]
40010fd2:	f043 0302 	orr.w	r3, r3, #2
40010fd6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:614
40010fd8:	f241 5328 	movw	r3, #5416	; 0x1528
40010fdc:	f2cd 0300 	movt	r3, #53248	; 0xd000
40010fe0:	69fa      	ldr	r2, [r7, #28]
40010fe2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:617
40010fe4:	f241 5028 	movw	r0, #5416	; 0x1528
40010fe8:	f2cd 0000 	movt	r0, #53248	; 0xd000
40010fec:	f7ff fcc8 	bl	40010980 <MV_MEMIO_LE32_READ>
40010ff0:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:618
40010ff2:	69fb      	ldr	r3, [r7, #28]
40010ff4:	f043 0304 	orr.w	r3, r3, #4
40010ff8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:619
40010ffa:	f241 5328 	movw	r3, #5416	; 0x1528
40010ffe:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011002:	69fa      	ldr	r2, [r7, #28]
40011004:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:623
40011006:	f241 5028 	movw	r0, #5416	; 0x1528
4001100a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001100e:	f7ff fcb7 	bl	40010980 <MV_MEMIO_LE32_READ>
40011012:	4603      	mov	r3, r0
40011014:	f003 0308 	and.w	r3, r3, #8
40011018:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:624
4001101a:	69fb      	ldr	r3, [r7, #28]
4001101c:	2b00      	cmp	r3, #0
4001101e:	d0f2      	beq.n	40011006 <ddr3DfsLow2High+0xaa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:628
40011020:	f64f 73ff 	movw	r3, #65535	; 0xffff
40011024:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:630
40011026:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4001102a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4001102e:	69fa      	ldr	r2, [r7, #28]
40011030:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:632
40011032:	f44f 437f 	mov.w	r3, #65280	; 0xff00
40011036:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:633
40011038:	f248 7304 	movw	r3, #34564	; 0x8704
4001103c:	f2cd 0301 	movt	r3, #53249	; 0xd001
40011040:	69fa      	ldr	r2, [r7, #28]
40011042:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:635
40011044:	f248 7008 	movw	r0, #34568	; 0x8708
40011048:	f2cd 0001 	movt	r0, #53249	; 0xd001
4001104c:	f7ff fc98 	bl	40010980 <MV_MEMIO_LE32_READ>
40011050:	4603      	mov	r3, r0
40011052:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
40011056:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:636
40011058:	693b      	ldr	r3, [r7, #16]
4001105a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4001105e:	69fa      	ldr	r2, [r7, #28]
40011060:	4313      	orrs	r3, r2
40011062:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:638
40011064:	f248 7308 	movw	r3, #34568	; 0x8708
40011068:	f2cd 0301 	movt	r3, #53249	; 0xd001
4001106c:	69fa      	ldr	r2, [r7, #28]
4001106e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:643
40011070:	f64f 7302 	movw	r3, #65282	; 0xff02
40011074:	f2c0 030f 	movt	r3, #15
40011078:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:644
4001107a:	f248 7310 	movw	r3, #34576	; 0x8710
4001107e:	f2cd 0301 	movt	r3, #53249	; 0xd001
40011082:	69fa      	ldr	r2, [r7, #28]
40011084:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:646
40011086:	f04f 0001 	mov.w	r0, #1
4001108a:	f7f9 fb89 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:648
4001108e:	f64f 53ff 	movw	r3, #65023	; 0xfdff
40011092:	f2c0 1302 	movt	r3, #258	; 0x102
40011096:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:653
40011098:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4001109c:	f2cd 0301 	movt	r3, #53249	; 0xd001
400110a0:	69fa      	ldr	r2, [r7, #28]
400110a2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:655
400110a4:	f04f 0001 	mov.w	r0, #1
400110a8:	f7f9 fb7a 	bl	4000a7a0 <uDelay>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:659
400110ac:	f248 7018 	movw	r0, #34584	; 0x8718
400110b0:	f2cd 0001 	movt	r0, #53249	; 0xd001
400110b4:	f7ff fc64 	bl	40010980 <MV_MEMIO_LE32_READ>
400110b8:	4603      	mov	r3, r0
400110ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
400110be:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:660
400110c0:	69fb      	ldr	r3, [r7, #28]
400110c2:	2b00      	cmp	r3, #0
400110c4:	d0f2      	beq.n	400110ac <ddr3DfsLow2High+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:662
400110c6:	f04f 03ff 	mov.w	r3, #255	; 0xff
400110ca:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:664
400110cc:	f44f 4307 	mov.w	r3, #34560	; 0x8700
400110d0:	f2cd 0301 	movt	r3, #53249	; 0xd001
400110d4:	69fa      	ldr	r2, [r7, #28]
400110d6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:669
400110d8:	f248 4088 	movw	r0, #33928	; 0x8488
400110dc:	f2cd 0001 	movt	r0, #53249	; 0xd001
400110e0:	f7ff fc4e 	bl	40010980 <MV_MEMIO_LE32_READ>
400110e4:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:670
400110e6:	69fb      	ldr	r3, [r7, #28]
400110e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
400110ec:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:671
400110ee:	f248 4388 	movw	r3, #33928	; 0x8488
400110f2:	f2cd 0301 	movt	r3, #53249	; 0xd001
400110f6:	69fa      	ldr	r2, [r7, #28]
400110f8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:674
400110fa:	68bb      	ldr	r3, [r7, #8]
400110fc:	2b00      	cmp	r3, #0
400110fe:	d00a      	beq.n	40011116 <ddr3DfsLow2High+0x1ba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:676
40011100:	f241 5024 	movw	r0, #5412	; 0x1524
40011104:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011108:	f7ff fc3a 	bl	40010980 <MV_MEMIO_LE32_READ>
4001110c:	4603      	mov	r3, r0
4001110e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
40011112:	61fb      	str	r3, [r7, #28]
40011114:	e009      	b.n	4001112a <ddr3DfsLow2High+0x1ce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:679
40011116:	f241 5024 	movw	r0, #5412	; 0x1524
4001111a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001111e:	f7ff fc2f 	bl	40010980 <MV_MEMIO_LE32_READ>
40011122:	4603      	mov	r3, r0
40011124:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
40011128:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:681
4001112a:	f241 5324 	movw	r3, #5412	; 0x1524
4001112e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011132:	69fa      	ldr	r2, [r7, #28]
40011134:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:684
40011136:	f241 4004 	movw	r0, #5124	; 0x1404
4001113a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001113e:	f7ff fc1f 	bl	40010980 <MV_MEMIO_LE32_READ>
40011142:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:685
40011144:	69fb      	ldr	r3, [r7, #28]
40011146:	f023 0318 	bic.w	r3, r3, #24
4001114a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:686
4001114c:	687b      	ldr	r3, [r7, #4]
4001114e:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
40011152:	f003 0303 	and.w	r3, r3, #3
40011156:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4001115a:	69fa      	ldr	r2, [r7, #28]
4001115c:	4313      	orrs	r3, r2
4001115e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:687
40011160:	f241 4304 	movw	r3, #5124	; 0x1404
40011164:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011168:	69fa      	ldr	r2, [r7, #28]
4001116a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:690
4001116c:	f241 5028 	movw	r0, #5416	; 0x1528
40011170:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011174:	f7ff fc04 	bl	40010980 <MV_MEMIO_LE32_READ>
40011178:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:691
4001117a:	69fb      	ldr	r3, [r7, #28]
4001117c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
40011180:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:692
40011182:	69fb      	ldr	r3, [r7, #28]
40011184:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
40011188:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:693
4001118a:	68fb      	ldr	r3, [r7, #12]
4001118c:	2b03      	cmp	r3, #3
4001118e:	d105      	bne.n	4001119c <ddr3DfsLow2High+0x240>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:694
40011190:	f04f 0006 	mov.w	r0, #6
40011194:	f7f3 fb1a 	bl	400047cc <ddr3CLtoValidCL>
40011198:	61b8      	str	r0, [r7, #24]
4001119a:	e006      	b.n	400111aa <ddr3DfsLow2High+0x24e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:696
4001119c:	687b      	ldr	r3, [r7, #4]
4001119e:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
400111a2:	4618      	mov	r0, r3
400111a4:	f7f3 fb12 	bl	400047cc <ddr3CLtoValidCL>
400111a8:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:697
400111aa:	69bb      	ldr	r3, [r7, #24]
400111ac:	f003 030f 	and.w	r3, r3, #15
400111b0:	ea4f 2303 	mov.w	r3, r3, lsl #8
400111b4:	69fa      	ldr	r2, [r7, #28]
400111b6:	4313      	orrs	r3, r2
400111b8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:698
400111ba:	68fb      	ldr	r3, [r7, #12]
400111bc:	2b03      	cmp	r3, #3
400111be:	d00a      	beq.n	400111d6 <ddr3DfsLow2High+0x27a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:701
400111c0:	687b      	ldr	r3, [r7, #4]
400111c2:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
400111c6:	f003 0307 	and.w	r3, r3, #7
400111ca:	ea4f 3303 	mov.w	r3, r3, lsl #12
400111ce:	69fa      	ldr	r2, [r7, #28]
400111d0:	4313      	orrs	r3, r2
400111d2:	61fb      	str	r3, [r7, #28]
400111d4:	e000      	b.n	400111d8 <ddr3DfsLow2High+0x27c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:699
400111d6:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:702
400111d8:	f241 5328 	movw	r3, #5416	; 0x1528
400111dc:	f2cd 0300 	movt	r3, #53248	; 0xd000
400111e0:	69fa      	ldr	r2, [r7, #28]
400111e2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:705
400111e4:	f04f 0300 	mov.w	r3, #0
400111e8:	617b      	str	r3, [r7, #20]
400111ea:	e036      	b.n	4001125a <ddr3DfsLow2High+0x2fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:706
400111ec:	687b      	ldr	r3, [r7, #4]
400111ee:	685a      	ldr	r2, [r3, #4]
400111f0:	697b      	ldr	r3, [r7, #20]
400111f2:	f04f 0101 	mov.w	r1, #1
400111f6:	fa01 f303 	lsl.w	r3, r1, r3
400111fa:	4013      	ands	r3, r2
400111fc:	2b00      	cmp	r3, #0
400111fe:	d028      	beq.n	40011252 <ddr3DfsLow2High+0x2f6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:707
40011200:	697b      	ldr	r3, [r7, #20]
40011202:	ea4f 1303 	mov.w	r3, r3, lsl #4
40011206:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4001120a:	f103 0314 	add.w	r3, r3, #20
4001120e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011212:	4618      	mov	r0, r3
40011214:	f7ff fbb4 	bl	40010980 <MV_MEMIO_LE32_READ>
40011218:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:708
4001121a:	69fb      	ldr	r3, [r7, #28]
4001121c:	f423 7311 	bic.w	r3, r3, #580	; 0x244
40011220:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:709
40011222:	687b      	ldr	r3, [r7, #4]
40011224:	685a      	ldr	r2, [r3, #4]
40011226:	4be6      	ldr	r3, [pc, #920]	; (400115c0 <ddr3DfsLow2High+0x664>)
40011228:	58e3      	ldr	r3, [r4, r3]
4001122a:	ea4f 0182 	mov.w	r1, r2, lsl #2
4001122e:	697a      	ldr	r2, [r7, #20]
40011230:	188a      	adds	r2, r1, r2
40011232:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
40011236:	69fa      	ldr	r2, [r7, #28]
40011238:	4313      	orrs	r3, r2
4001123a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:710
4001123c:	697b      	ldr	r3, [r7, #20]
4001123e:	ea4f 1303 	mov.w	r3, r3, lsl #4
40011242:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40011246:	f103 0314 	add.w	r3, r3, #20
4001124a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001124e:	69fa      	ldr	r2, [r7, #28]
40011250:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:705
40011252:	697b      	ldr	r3, [r7, #20]
40011254:	f103 0301 	add.w	r3, r3, #1
40011258:	617b      	str	r3, [r7, #20]
4001125a:	697b      	ldr	r3, [r7, #20]
4001125c:	2b03      	cmp	r3, #3
4001125e:	d9c5      	bls.n	400111ec <ddr3DfsLow2High+0x290>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:715
40011260:	f241 50ec 	movw	r0, #5612	; 0x15ec
40011264:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011268:	f7ff fb8a 	bl	40010980 <MV_MEMIO_LE32_READ>
4001126c:	4603      	mov	r3, r0
4001126e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
40011272:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:717
40011274:	f241 53ec 	movw	r3, #5612	; 0x15ec
40011278:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001127c:	69fa      	ldr	r2, [r7, #28]
4001127e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:720
40011280:	f241 50ec 	movw	r0, #5612	; 0x15ec
40011284:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011288:	f7ff fb7a 	bl	40010980 <MV_MEMIO_LE32_READ>
4001128c:	4603      	mov	r3, r0
4001128e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
40011292:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:722
40011294:	f241 53ec 	movw	r3, #5612	; 0x15ec
40011298:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001129c:	69fa      	ldr	r2, [r7, #28]
4001129e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:726
400112a0:	f241 6074 	movw	r0, #5748	; 0x1674
400112a4:	f2cd 0000 	movt	r0, #53248	; 0xd000
400112a8:	f7ff fb6a 	bl	40010980 <MV_MEMIO_LE32_READ>
400112ac:	4603      	mov	r3, r0
400112ae:	ea4f 5343 	mov.w	r3, r3, lsl #21
400112b2:	ea4f 5353 	mov.w	r3, r3, lsr #21
400112b6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:727
400112b8:	69fa      	ldr	r2, [r7, #28]
400112ba:	f240 73ff 	movw	r3, #2047	; 0x7ff
400112be:	429a      	cmp	r2, r3
400112c0:	d1ee      	bne.n	400112a0 <ddr3DfsLow2High+0x344>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:730
400112c2:	68bb      	ldr	r3, [r7, #8]
400112c4:	2b00      	cmp	r3, #0
400112c6:	d01f      	beq.n	40011308 <ddr3DfsLow2High+0x3ac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:733
400112c8:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
400112cc:	f2cd 0000 	movt	r0, #53248	; 0xd000
400112d0:	f7ff fb56 	bl	40010980 <MV_MEMIO_LE32_READ>
400112d4:	4603      	mov	r3, r0
400112d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
400112da:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:735
400112dc:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
400112e0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400112e4:	f7ff fb4c 	bl	40010980 <MV_MEMIO_LE32_READ>
400112e8:	4603      	mov	r3, r0
400112ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
400112ee:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:736
400112f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400112f4:	f2cd 0300 	movt	r3, #53248	; 0xd000
400112f8:	69fa      	ldr	r2, [r7, #28]
400112fa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:739
400112fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40011300:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011304:	69ba      	ldr	r2, [r7, #24]
40011306:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:743
40011308:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4001130c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011310:	f7ff fb36 	bl	40010980 <MV_MEMIO_LE32_READ>
40011314:	4603      	mov	r3, r0
40011316:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
4001131a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:745
4001131c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40011320:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011324:	69fa      	ldr	r2, [r7, #28]
40011326:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:748
40011328:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4001132c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011330:	f7ff fb26 	bl	40010980 <MV_MEMIO_LE32_READ>
40011334:	4603      	mov	r3, r0
40011336:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
4001133a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:750
4001133c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40011340:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011344:	69fa      	ldr	r2, [r7, #28]
40011346:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:753
40011348:	687b      	ldr	r3, [r7, #4]
4001134a:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
4001134e:	2b00      	cmp	r3, #0
40011350:	d03c      	beq.n	400113cc <ddr3DfsLow2High+0x470>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:772
40011352:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
40011356:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:773
40011358:	68fb      	ldr	r3, [r7, #12]
4001135a:	2b03      	cmp	r3, #3
4001135c:	d91a      	bls.n	40011394 <ddr3DfsLow2High+0x438>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:776
4001135e:	68fb      	ldr	r3, [r7, #12]
40011360:	2b03      	cmp	r3, #3
40011362:	d907      	bls.n	40011374 <ddr3DfsLow2High+0x418>
40011364:	68fb      	ldr	r3, [r7, #12]
40011366:	2b06      	cmp	r3, #6
40011368:	d804      	bhi.n	40011374 <ddr3DfsLow2High+0x418>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:778
4001136a:	69fb      	ldr	r3, [r7, #28]
4001136c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
40011370:	61fb      	str	r3, [r7, #28]
40011372:	e010      	b.n	40011396 <ddr3DfsLow2High+0x43a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:779
40011374:	68fb      	ldr	r3, [r7, #12]
40011376:	2b06      	cmp	r3, #6
40011378:	d907      	bls.n	4001138a <ddr3DfsLow2High+0x42e>
4001137a:	68fb      	ldr	r3, [r7, #12]
4001137c:	2b08      	cmp	r3, #8
4001137e:	d804      	bhi.n	4001138a <ddr3DfsLow2High+0x42e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:781
40011380:	69fb      	ldr	r3, [r7, #28]
40011382:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
40011386:	61fb      	str	r3, [r7, #28]
40011388:	e005      	b.n	40011396 <ddr3DfsLow2High+0x43a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:784
4001138a:	69fb      	ldr	r3, [r7, #28]
4001138c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
40011390:	61fb      	str	r3, [r7, #28]
40011392:	e000      	b.n	40011396 <ddr3DfsLow2High+0x43a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:775
40011394:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:787
40011396:	69fb      	ldr	r3, [r7, #28]
40011398:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
4001139c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:789
4001139e:	69fb      	ldr	r3, [r7, #28]
400113a0:	f043 030e 	orr.w	r3, r3, #14
400113a4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:791
400113a6:	f241 4318 	movw	r3, #5144	; 0x1418
400113aa:	f2cd 0300 	movt	r3, #53248	; 0xd000
400113ae:	69fa      	ldr	r2, [r7, #28]
400113b0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:795
400113b2:	f241 4018 	movw	r0, #5144	; 0x1418
400113b6:	f2cd 0000 	movt	r0, #53248	; 0xd000
400113ba:	f7ff fae1 	bl	40010980 <MV_MEMIO_LE32_READ>
400113be:	4603      	mov	r3, r0
400113c0:	f003 030f 	and.w	r3, r3, #15
400113c4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:796
400113c6:	69fb      	ldr	r3, [r7, #28]
400113c8:	2b00      	cmp	r3, #0
400113ca:	d1f2      	bne.n	400113b2 <ddr3DfsLow2High+0x456>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:800
400113cc:	f241 5028 	movw	r0, #5416	; 0x1528
400113d0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400113d4:	f7ff fad4 	bl	40010980 <MV_MEMIO_LE32_READ>
400113d8:	4603      	mov	r3, r0
400113da:	f023 0304 	bic.w	r3, r3, #4
400113de:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:801
400113e0:	f241 5328 	movw	r3, #5416	; 0x1528
400113e4:	f2cd 0300 	movt	r3, #53248	; 0xd000
400113e8:	69fa      	ldr	r2, [r7, #28]
400113ea:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:805
400113ec:	f241 5028 	movw	r0, #5416	; 0x1528
400113f0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400113f4:	f7ff fac4 	bl	40010980 <MV_MEMIO_LE32_READ>
400113f8:	4603      	mov	r3, r0
400113fa:	f003 0308 	and.w	r3, r3, #8
400113fe:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:806
40011400:	69fb      	ldr	r3, [r7, #28]
40011402:	2b00      	cmp	r3, #0
40011404:	d1f2      	bne.n	400113ec <ddr3DfsLow2High+0x490>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:810
40011406:	f640 7302 	movw	r3, #3842	; 0xf02
4001140a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:811
4001140c:	f04f 0300 	mov.w	r3, #0
40011410:	617b      	str	r3, [r7, #20]
40011412:	e019      	b.n	40011448 <ddr3DfsLow2High+0x4ec>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:812
40011414:	687b      	ldr	r3, [r7, #4]
40011416:	685a      	ldr	r2, [r3, #4]
40011418:	697b      	ldr	r3, [r7, #20]
4001141a:	f04f 0101 	mov.w	r1, #1
4001141e:	fa01 f303 	lsl.w	r3, r1, r3
40011422:	4013      	ands	r3, r2
40011424:	2b00      	cmp	r3, #0
40011426:	d00b      	beq.n	40011440 <ddr3DfsLow2High+0x4e4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:813
40011428:	697b      	ldr	r3, [r7, #20]
4001142a:	f103 0308 	add.w	r3, r3, #8
4001142e:	f04f 0201 	mov.w	r2, #1
40011432:	fa02 f303 	lsl.w	r3, r2, r3
40011436:	ea6f 0303 	mvn.w	r3, r3
4001143a:	69fa      	ldr	r2, [r7, #28]
4001143c:	4013      	ands	r3, r2
4001143e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:811
40011440:	697b      	ldr	r3, [r7, #20]
40011442:	f103 0301 	add.w	r3, r3, #1
40011446:	617b      	str	r3, [r7, #20]
40011448:	697b      	ldr	r3, [r7, #20]
4001144a:	2b03      	cmp	r3, #3
4001144c:	d9e2      	bls.n	40011414 <ddr3DfsLow2High+0x4b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:815
4001144e:	f241 4318 	movw	r3, #5144	; 0x1418
40011452:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011456:	69fa      	ldr	r2, [r7, #28]
40011458:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:819
4001145a:	f241 4018 	movw	r0, #5144	; 0x1418
4001145e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011462:	f7ff fa8d 	bl	40010980 <MV_MEMIO_LE32_READ>
40011466:	4603      	mov	r3, r0
40011468:	f003 030f 	and.w	r3, r3, #15
4001146c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:820
4001146e:	69fb      	ldr	r3, [r7, #28]
40011470:	2b00      	cmp	r3, #0
40011472:	d1f2      	bne.n	4001145a <ddr3DfsLow2High+0x4fe>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:823
40011474:	f241 5028 	movw	r0, #5416	; 0x1528
40011478:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001147c:	f7ff fa80 	bl	40010980 <MV_MEMIO_LE32_READ>
40011480:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:824
40011482:	69fb      	ldr	r3, [r7, #28]
40011484:	f023 0302 	bic.w	r3, r3, #2
40011488:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:825
4001148a:	f241 5328 	movw	r3, #5416	; 0x1528
4001148e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011492:	69fa      	ldr	r2, [r7, #28]
40011494:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:828
40011496:	f241 40b0 	movw	r0, #5296	; 0x14b0
4001149a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001149e:	f7ff fa6f 	bl	40010980 <MV_MEMIO_LE32_READ>
400114a2:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:829
400114a4:	69fb      	ldr	r3, [r7, #28]
400114a6:	f043 0301 	orr.w	r3, r3, #1
400114aa:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:830
400114ac:	f241 43b0 	movw	r3, #5296	; 0x14b0
400114b0:	f2cd 0300 	movt	r3, #53248	; 0xd000
400114b4:	69fa      	ldr	r2, [r7, #28]
400114b6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:832
400114b8:	f04f 0300 	mov.w	r3, #0
400114bc:	617b      	str	r3, [r7, #20]
400114be:	e070      	b.n	400115a2 <ddr3DfsLow2High+0x646>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:833
400114c0:	687b      	ldr	r3, [r7, #4]
400114c2:	685a      	ldr	r2, [r3, #4]
400114c4:	697b      	ldr	r3, [r7, #20]
400114c6:	f04f 0101 	mov.w	r1, #1
400114ca:	fa01 f303 	lsl.w	r3, r1, r3
400114ce:	4013      	ands	r3, r2
400114d0:	2b00      	cmp	r3, #0
400114d2:	d062      	beq.n	4001159a <ddr3DfsLow2High+0x63e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:835
400114d4:	697b      	ldr	r3, [r7, #20]
400114d6:	ea4f 1303 	mov.w	r3, r3, lsl #4
400114da:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
400114de:	f103 0310 	add.w	r3, r3, #16
400114e2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400114e6:	4618      	mov	r0, r3
400114e8:	f7ff fa4a 	bl	40010980 <MV_MEMIO_LE32_READ>
400114ec:	4603      	mov	r3, r0
400114ee:	f023 0374 	bic.w	r3, r3, #116	; 0x74
400114f2:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:836
400114f4:	68fb      	ldr	r3, [r7, #12]
400114f6:	2b03      	cmp	r3, #3
400114f8:	d105      	bne.n	40011506 <ddr3DfsLow2High+0x5aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:837
400114fa:	f04f 0006 	mov.w	r0, #6
400114fe:	f7f3 f965 	bl	400047cc <ddr3CLtoValidCL>
40011502:	61b8      	str	r0, [r7, #24]
40011504:	e006      	b.n	40011514 <ddr3DfsLow2High+0x5b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:839
40011506:	687b      	ldr	r3, [r7, #4]
40011508:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4001150c:	4618      	mov	r0, r3
4001150e:	f7f3 f95d 	bl	400047cc <ddr3CLtoValidCL>
40011512:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:840
40011514:	69bb      	ldr	r3, [r7, #24]
40011516:	f003 0301 	and.w	r3, r3, #1
4001151a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001151e:	69fa      	ldr	r2, [r7, #28]
40011520:	4313      	orrs	r3, r2
40011522:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:841
40011524:	69bb      	ldr	r3, [r7, #24]
40011526:	f003 030e 	and.w	r3, r3, #14
4001152a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4001152e:	69fa      	ldr	r2, [r7, #28]
40011530:	4313      	orrs	r3, r2
40011532:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:842
40011534:	697b      	ldr	r3, [r7, #20]
40011536:	ea4f 1303 	mov.w	r3, r3, lsl #4
4001153a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4001153e:	f103 0310 	add.w	r3, r3, #16
40011542:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011546:	69fa      	ldr	r2, [r7, #28]
40011548:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:844
4001154a:	697b      	ldr	r3, [r7, #20]
4001154c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40011550:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
40011554:	f103 0318 	add.w	r3, r3, #24
40011558:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4001155c:	4618      	mov	r0, r3
4001155e:	f7ff fa0f 	bl	40010980 <MV_MEMIO_LE32_READ>
40011562:	4603      	mov	r3, r0
40011564:	f023 0338 	bic.w	r3, r3, #56	; 0x38
40011568:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:846
4001156a:	68fb      	ldr	r3, [r7, #12]
4001156c:	2b03      	cmp	r3, #3
4001156e:	d008      	beq.n	40011582 <ddr3DfsLow2High+0x626>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:849
40011570:	687b      	ldr	r3, [r7, #4]
40011572:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
40011576:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4001157a:	69fa      	ldr	r2, [r7, #28]
4001157c:	4313      	orrs	r3, r2
4001157e:	61fb      	str	r3, [r7, #28]
40011580:	e000      	b.n	40011584 <ddr3DfsLow2High+0x628>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:847
40011582:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:850
40011584:	697b      	ldr	r3, [r7, #20]
40011586:	ea4f 1303 	mov.w	r3, r3, lsl #4
4001158a:	f503 53c3 	add.w	r3, r3, #6240	; 0x1860
4001158e:	f103 0318 	add.w	r3, r3, #24
40011592:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40011596:	69fa      	ldr	r2, [r7, #28]
40011598:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:832
4001159a:	697b      	ldr	r3, [r7, #20]
4001159c:	f103 0301 	add.w	r3, r3, #1
400115a0:	617b      	str	r3, [r7, #20]
400115a2:	697b      	ldr	r3, [r7, #20]
400115a4:	2b03      	cmp	r3, #3
400115a6:	d98b      	bls.n	400114c0 <ddr3DfsLow2High+0x564>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:856
400115a8:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dfs.c:1129
400115ac:	4618      	mov	r0, r3
400115ae:	f107 0724 	add.w	r7, r7, #36	; 0x24
400115b2:	46bd      	mov	sp, r7
400115b4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
400115b8:	4770      	bx	lr
400115ba:	bf00      	nop
400115bc:	00007cec 	andeq	r7, r0, ip, ror #25
400115c0:	0000003c 	andeq	r0, r0, ip, lsr r0

400115c4 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:386
400115c4:	b480      	push	{r7}
400115c6:	b085      	sub	sp, #20
400115c8:	af00      	add	r7, sp, #0
400115ca:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:389
400115cc:	687b      	ldr	r3, [r7, #4]
400115ce:	681b      	ldr	r3, [r3, #0]
400115d0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:391
400115d2:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/./inc/mv_os.h:392
400115d4:	4618      	mov	r0, r3
400115d6:	f107 0714 	add.w	r7, r7, #20
400115da:	46bd      	mov	sp, r7
400115dc:	bc80      	pop	{r7}
400115de:	4770      	bx	lr

400115e0 <ddr3DqsCentralizationRx>:
ddr3DqsCentralizationRx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:135
400115e0:	b580      	push	{r7, lr}
400115e2:	b086      	sub	sp, #24
400115e4:	af00      	add	r7, sp, #0
400115e6:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:141
400115e8:	f241 50b8 	movw	r0, #5560	; 0x15b8
400115ec:	f2cd 0000 	movt	r0, #53248	; 0xd000
400115f0:	f7ff ffe8 	bl	400115c4 <MV_MEMIO_LE32_READ>
400115f4:	4603      	mov	r3, r0
400115f6:	f043 0301 	orr.w	r3, r3, #1
400115fa:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:143
400115fc:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011600:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011604:	68fa      	ldr	r2, [r7, #12]
40011606:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:146
40011608:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4001160c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:147
4001160e:	f241 53b0 	movw	r3, #5552	; 0x15b0
40011612:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011616:	68fa      	ldr	r2, [r7, #12]
40011618:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:149
4001161a:	6878      	ldr	r0, [r7, #4]
4001161c:	f000 ff60 	bl	400124e0 <ddr3LoadDQSPatterns>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:152
40011620:	f04f 0300 	mov.w	r3, #0
40011624:	617b      	str	r3, [r7, #20]
40011626:	e050      	b.n	400116ca <ddr3DqsCentralizationRx+0xea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:153
40011628:	687b      	ldr	r3, [r7, #4]
4001162a:	685a      	ldr	r2, [r3, #4]
4001162c:	697b      	ldr	r3, [r7, #20]
4001162e:	f04f 0101 	mov.w	r1, #1
40011632:	fa01 f303 	lsl.w	r3, r1, r3
40011636:	4013      	ands	r3, r2
40011638:	2b00      	cmp	r3, #0
4001163a:	d042      	beq.n	400116c2 <ddr3DqsCentralizationRx+0xe2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:157
4001163c:	f04f 0300 	mov.w	r3, #0
40011640:	613b      	str	r3, [r7, #16]
40011642:	e037      	b.n	400116b4 <ddr3DqsCentralizationRx+0xd4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:160
40011644:	f241 50b8 	movw	r0, #5560	; 0x15b8
40011648:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001164c:	f7ff ffba 	bl	400115c4 <MV_MEMIO_LE32_READ>
40011650:	4603      	mov	r3, r0
40011652:	f023 0302 	bic.w	r3, r3, #2
40011656:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:161
40011658:	687b      	ldr	r3, [r7, #4]
4001165a:	699b      	ldr	r3, [r3, #24]
4001165c:	693a      	ldr	r2, [r7, #16]
4001165e:	fb02 f303 	mul.w	r3, r2, r3
40011662:	ea4f 0343 	mov.w	r3, r3, lsl #1
40011666:	68fa      	ldr	r2, [r7, #12]
40011668:	4313      	orrs	r3, r2
4001166a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:162
4001166c:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011670:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011674:	68fa      	ldr	r2, [r7, #12]
40011676:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:171
40011678:	6878      	ldr	r0, [r7, #4]
4001167a:	6979      	ldr	r1, [r7, #20]
4001167c:	693a      	ldr	r2, [r7, #16]
4001167e:	f04f 0300 	mov.w	r3, #0
40011682:	f000 f90f 	bl	400118a4 <ddr3FindAdllLimits>
40011686:	4603      	mov	r3, r0
40011688:	2b00      	cmp	r3, #0
4001168a:	d002      	beq.n	40011692 <ddr3DqsCentralizationRx+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:172
4001168c:	f04f 0301 	mov.w	r3, #1
40011690:	e051      	b.n	40011736 <ddr3DqsCentralizationRx+0x156>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:176
40011692:	6878      	ldr	r0, [r7, #4]
40011694:	6979      	ldr	r1, [r7, #20]
40011696:	693a      	ldr	r2, [r7, #16]
40011698:	f04f 0300 	mov.w	r3, #0
4001169c:	f000 fbb0 	bl	40011e00 <ddr3CenterCalc>
400116a0:	4603      	mov	r3, r0
400116a2:	2b00      	cmp	r3, #0
400116a4:	d002      	beq.n	400116ac <ddr3DqsCentralizationRx+0xcc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:177
400116a6:	f04f 0301 	mov.w	r3, #1
400116aa:	e044      	b.n	40011736 <ddr3DqsCentralizationRx+0x156>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:157
400116ac:	693b      	ldr	r3, [r7, #16]
400116ae:	f103 0301 	add.w	r3, r3, #1
400116b2:	613b      	str	r3, [r7, #16]
400116b4:	687b      	ldr	r3, [r7, #4]
400116b6:	699b      	ldr	r3, [r3, #24]
400116b8:	f103 0201 	add.w	r2, r3, #1
400116bc:	693b      	ldr	r3, [r7, #16]
400116be:	429a      	cmp	r2, r3
400116c0:	d8c0      	bhi.n	40011644 <ddr3DqsCentralizationRx+0x64>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:152
400116c2:	697b      	ldr	r3, [r7, #20]
400116c4:	f103 0301 	add.w	r3, r3, #1
400116c8:	617b      	str	r3, [r7, #20]
400116ca:	697b      	ldr	r3, [r7, #20]
400116cc:	2b03      	cmp	r3, #3
400116ce:	d9ab      	bls.n	40011628 <ddr3DqsCentralizationRx+0x48>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:183
400116d0:	f241 50b8 	movw	r0, #5560	; 0x15b8
400116d4:	f2cd 0000 	movt	r0, #53248	; 0xd000
400116d8:	f7ff ff74 	bl	400115c4 <MV_MEMIO_LE32_READ>
400116dc:	4603      	mov	r3, r0
400116de:	f023 0302 	bic.w	r3, r3, #2
400116e2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:184
400116e4:	f241 53b8 	movw	r3, #5560	; 0x15b8
400116e8:	f2cd 0300 	movt	r3, #53248	; 0xd000
400116ec:	68fa      	ldr	r2, [r7, #12]
400116ee:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:188
400116f0:	f241 50b8 	movw	r0, #5560	; 0x15b8
400116f4:	f2cd 0000 	movt	r0, #53248	; 0xd000
400116f8:	f7ff ff64 	bl	400115c4 <MV_MEMIO_LE32_READ>
400116fc:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:189
400116fe:	68fb      	ldr	r3, [r7, #12]
40011700:	f023 0301 	bic.w	r3, r3, #1
40011704:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:190
40011706:	f241 53b8 	movw	r3, #5560	; 0x15b8
4001170a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001170e:	68fa      	ldr	r2, [r7, #12]
40011710:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:192
40011712:	f241 50b4 	movw	r0, #5556	; 0x15b4
40011716:	f2cd 0000 	movt	r0, #53248	; 0xd000
4001171a:	f7ff ff53 	bl	400115c4 <MV_MEMIO_LE32_READ>
4001171e:	4603      	mov	r3, r0
40011720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
40011724:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:193
40011726:	f241 53b4 	movw	r3, #5556	; 0x15b4
4001172a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001172e:	68fa      	ldr	r2, [r7, #12]
40011730:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:195
40011732:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:196
40011736:	4618      	mov	r0, r3
40011738:	f107 0718 	add.w	r7, r7, #24
4001173c:	46bd      	mov	sp, r7
4001173e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40011742:	4770      	bx	lr

40011744 <ddr3DqsCentralizationTx>:
ddr3DqsCentralizationTx():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:208
40011744:	b580      	push	{r7, lr}
40011746:	b086      	sub	sp, #24
40011748:	af00      	add	r7, sp, #0
4001174a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:214
4001174c:	f241 50b8 	movw	r0, #5560	; 0x15b8
40011750:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011754:	f7ff ff36 	bl	400115c4 <MV_MEMIO_LE32_READ>
40011758:	4603      	mov	r3, r0
4001175a:	f043 0301 	orr.w	r3, r3, #1
4001175e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:216
40011760:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011764:	f2cd 0300 	movt	r3, #53248	; 0xd000
40011768:	68fa      	ldr	r2, [r7, #12]
4001176a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:219
4001176c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40011770:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:220
40011772:	f241 53b0 	movw	r3, #5552	; 0x15b0
40011776:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001177a:	68fa      	ldr	r2, [r7, #12]
4001177c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:223
4001177e:	f04f 0300 	mov.w	r3, #0
40011782:	617b      	str	r3, [r7, #20]
40011784:	e050      	b.n	40011828 <ddr3DqsCentralizationTx+0xe4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:224
40011786:	687b      	ldr	r3, [r7, #4]
40011788:	685a      	ldr	r2, [r3, #4]
4001178a:	697b      	ldr	r3, [r7, #20]
4001178c:	f04f 0101 	mov.w	r1, #1
40011790:	fa01 f303 	lsl.w	r3, r1, r3
40011794:	4013      	ands	r3, r2
40011796:	2b00      	cmp	r3, #0
40011798:	d042      	beq.n	40011820 <ddr3DqsCentralizationTx+0xdc>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:227
4001179a:	f04f 0300 	mov.w	r3, #0
4001179e:	613b      	str	r3, [r7, #16]
400117a0:	e037      	b.n	40011812 <ddr3DqsCentralizationTx+0xce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:230
400117a2:	f241 50b8 	movw	r0, #5560	; 0x15b8
400117a6:	f2cd 0000 	movt	r0, #53248	; 0xd000
400117aa:	f7ff ff0b 	bl	400115c4 <MV_MEMIO_LE32_READ>
400117ae:	4603      	mov	r3, r0
400117b0:	f023 0302 	bic.w	r3, r3, #2
400117b4:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:231
400117b6:	687b      	ldr	r3, [r7, #4]
400117b8:	699b      	ldr	r3, [r3, #24]
400117ba:	693a      	ldr	r2, [r7, #16]
400117bc:	fb02 f303 	mul.w	r3, r2, r3
400117c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
400117c4:	68fa      	ldr	r2, [r7, #12]
400117c6:	4313      	orrs	r3, r2
400117c8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:232
400117ca:	f241 53b8 	movw	r3, #5560	; 0x15b8
400117ce:	f2cd 0300 	movt	r3, #53248	; 0xd000
400117d2:	68fa      	ldr	r2, [r7, #12]
400117d4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:241
400117d6:	6878      	ldr	r0, [r7, #4]
400117d8:	6979      	ldr	r1, [r7, #20]
400117da:	693a      	ldr	r2, [r7, #16]
400117dc:	f04f 0301 	mov.w	r3, #1
400117e0:	f000 f860 	bl	400118a4 <ddr3FindAdllLimits>
400117e4:	4603      	mov	r3, r0
400117e6:	2b00      	cmp	r3, #0
400117e8:	d002      	beq.n	400117f0 <ddr3DqsCentralizationTx+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:242
400117ea:	f04f 0301 	mov.w	r3, #1
400117ee:	e051      	b.n	40011894 <ddr3DqsCentralizationTx+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:246
400117f0:	6878      	ldr	r0, [r7, #4]
400117f2:	6979      	ldr	r1, [r7, #20]
400117f4:	693a      	ldr	r2, [r7, #16]
400117f6:	f04f 0301 	mov.w	r3, #1
400117fa:	f000 fb01 	bl	40011e00 <ddr3CenterCalc>
400117fe:	4603      	mov	r3, r0
40011800:	2b00      	cmp	r3, #0
40011802:	d002      	beq.n	4001180a <ddr3DqsCentralizationTx+0xc6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:247
40011804:	f04f 0301 	mov.w	r3, #1
40011808:	e044      	b.n	40011894 <ddr3DqsCentralizationTx+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:227
4001180a:	693b      	ldr	r3, [r7, #16]
4001180c:	f103 0301 	add.w	r3, r3, #1
40011810:	613b      	str	r3, [r7, #16]
40011812:	687b      	ldr	r3, [r7, #4]
40011814:	699b      	ldr	r3, [r3, #24]
40011816:	f103 0201 	add.w	r2, r3, #1
4001181a:	693b      	ldr	r3, [r7, #16]
4001181c:	429a      	cmp	r2, r3
4001181e:	d8c0      	bhi.n	400117a2 <ddr3DqsCentralizationTx+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:223
40011820:	697b      	ldr	r3, [r7, #20]
40011822:	f103 0301 	add.w	r3, r3, #1
40011826:	617b      	str	r3, [r7, #20]
40011828:	697b      	ldr	r3, [r7, #20]
4001182a:	2b03      	cmp	r3, #3
4001182c:	d9ab      	bls.n	40011786 <ddr3DqsCentralizationTx+0x42>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:253
4001182e:	f241 50b8 	movw	r0, #5560	; 0x15b8
40011832:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011836:	f7ff fec5 	bl	400115c4 <MV_MEMIO_LE32_READ>
4001183a:	4603      	mov	r3, r0
4001183c:	f023 0302 	bic.w	r3, r3, #2
40011840:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:254
40011842:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011846:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001184a:	68fa      	ldr	r2, [r7, #12]
4001184c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:258
4001184e:	f241 50b8 	movw	r0, #5560	; 0x15b8
40011852:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011856:	f7ff feb5 	bl	400115c4 <MV_MEMIO_LE32_READ>
4001185a:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:259
4001185c:	68fb      	ldr	r3, [r7, #12]
4001185e:	f023 0301 	bic.w	r3, r3, #1
40011862:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:260
40011864:	f241 53b8 	movw	r3, #5560	; 0x15b8
40011868:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001186c:	68fa      	ldr	r2, [r7, #12]
4001186e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:262
40011870:	f241 50b4 	movw	r0, #5556	; 0x15b4
40011874:	f2cd 0000 	movt	r0, #53248	; 0xd000
40011878:	f7ff fea4 	bl	400115c4 <MV_MEMIO_LE32_READ>
4001187c:	4603      	mov	r3, r0
4001187e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
40011882:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:263
40011884:	f241 53b4 	movw	r3, #5556	; 0x15b4
40011888:	f2cd 0300 	movt	r3, #53248	; 0xd000
4001188c:	68fa      	ldr	r2, [r7, #12]
4001188e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:265
40011890:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:266
40011894:	4618      	mov	r0, r3
40011896:	f107 0718 	add.w	r7, r7, #24
4001189a:	46bd      	mov	sp, r7
4001189c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400118a0:	4770      	bx	lr
400118a2:	bf00      	nop

400118a4 <ddr3FindAdllLimits>:
ddr3FindAdllLimits():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:280
400118a4:	b590      	push	{r4, r7, lr}
400118a6:	b0a3      	sub	sp, #140	; 0x8c
400118a8:	af06      	add	r7, sp, #24
400118aa:	60f8      	str	r0, [r7, #12]
400118ac:	60b9      	str	r1, [r7, #8]
400118ae:	607a      	str	r2, [r7, #4]
400118b0:	603b      	str	r3, [r7, #0]
400118b2:	f8df 44bc 	ldr.w	r4, [pc, #1212]	; 40011d70 <ddr3FindAdllLimits+0x4cc>
400118b6:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:285
400118b8:	f04f 0300 	mov.w	r3, #0
400118bc:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:301
400118be:	683b      	ldr	r3, [r7, #0]
400118c0:	2b01      	cmp	r3, #1
400118c2:	d102      	bne.n	400118ca <ddr3FindAdllLimits+0x26>
400118c4:	f04f 0301 	mov.w	r3, #1
400118c8:	e001      	b.n	400118ce <ddr3FindAdllLimits+0x2a>
400118ca:	f04f 0303 	mov.w	r3, #3
400118ce:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:302
400118d0:	683b      	ldr	r3, [r7, #0]
400118d2:	2b01      	cmp	r3, #1
400118d4:	d102      	bne.n	400118dc <ddr3FindAdllLimits+0x38>
400118d6:	f04f 0300 	mov.w	r3, #0
400118da:	e001      	b.n	400118e0 <ddr3FindAdllLimits+0x3c>
400118dc:	f04f 031f 	mov.w	r3, #31
400118e0:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:303
400118e2:	683b      	ldr	r3, [r7, #0]
400118e4:	2b01      	cmp	r3, #1
400118e6:	d102      	bne.n	400118ee <ddr3FindAdllLimits+0x4a>
400118e8:	f04f 031f 	mov.w	r3, #31
400118ec:	e001      	b.n	400118f2 <ddr3FindAdllLimits+0x4e>
400118ee:	f04f 0300 	mov.w	r3, #0
400118f2:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:305
400118f4:	687b      	ldr	r3, [r7, #4]
400118f6:	2b00      	cmp	r3, #0
400118f8:	d003      	beq.n	40011902 <ddr3FindAdllLimits+0x5e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:306
400118fa:	f04f 0301 	mov.w	r3, #1
400118fe:	637b      	str	r3, [r7, #52]	; 0x34
40011900:	e012      	b.n	40011928 <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:307
40011902:	68fb      	ldr	r3, [r7, #12]
40011904:	689b      	ldr	r3, [r3, #8]
40011906:	2b08      	cmp	r3, #8
40011908:	d103      	bne.n	40011912 <ddr3FindAdllLimits+0x6e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:308
4001190a:	f04f 03ff 	mov.w	r3, #255	; 0xff
4001190e:	637b      	str	r3, [r7, #52]	; 0x34
40011910:	e00a      	b.n	40011928 <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:309
40011912:	68fb      	ldr	r3, [r7, #12]
40011914:	689b      	ldr	r3, [r3, #8]
40011916:	2b04      	cmp	r3, #4
40011918:	d103      	bne.n	40011922 <ddr3FindAdllLimits+0x7e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:310
4001191a:	f04f 030f 	mov.w	r3, #15
4001191e:	637b      	str	r3, [r7, #52]	; 0x34
40011920:	e002      	b.n	40011928 <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:312
40011922:	f04f 0303 	mov.w	r3, #3
40011926:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:314
40011928:	687b      	ldr	r3, [r7, #4]
4001192a:	f1c3 0301 	rsb	r3, r3, #1
4001192e:	68fa      	ldr	r2, [r7, #12]
40011930:	6892      	ldr	r2, [r2, #8]
40011932:	fb02 f203 	mul.w	r2, r2, r3
40011936:	687b      	ldr	r3, [r7, #4]
40011938:	18d3      	adds	r3, r2, r3
4001193a:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:315
4001193c:	68fb      	ldr	r3, [r7, #12]
4001193e:	689b      	ldr	r3, [r3, #8]
40011940:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:320
40011942:	f04f 0300 	mov.w	r3, #0
40011946:	66bb      	str	r3, [r7, #104]	; 0x68
40011948:	e013      	b.n	40011972 <ddr3FindAdllLimits+0xce>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:321
4001194a:	f8df 3428 	ldr.w	r3, [pc, #1064]	; 40011d74 <ddr3FindAdllLimits+0x4d0>
4001194e:	447b      	add	r3, pc
40011950:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011952:	f04f 0100 	mov.w	r1, #0
40011956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:322
4001195a:	f8df 341c 	ldr.w	r3, [pc, #1052]	; 40011d78 <ddr3FindAdllLimits+0x4d4>
4001195e:	447b      	add	r3, pc
40011960:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011962:	f04f 011f 	mov.w	r1, #31
40011966:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:320
4001196a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4001196c:	f103 0301 	add.w	r3, r3, #1
40011970:	66bb      	str	r3, [r7, #104]	; 0x68
40011972:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40011976:	429a      	cmp	r2, r3
40011978:	d3e7      	bcc.n	4001194a <ddr3FindAdllLimits+0xa6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:326
4001197a:	f04f 0300 	mov.w	r3, #0
4001197e:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:327
40011980:	f04f 0300 	mov.w	r3, #0
40011984:	647b      	str	r3, [r7, #68]	; 0x44
40011986:	e011      	b.n	400119ac <ddr3FindAdllLimits+0x108>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:328
40011988:	68fb      	ldr	r3, [r7, #12]
4001198a:	685a      	ldr	r2, [r3, #4]
4001198c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4001198e:	f04f 0101 	mov.w	r1, #1
40011992:	fa01 f303 	lsl.w	r3, r1, r3
40011996:	4013      	ands	r3, r2
40011998:	2b00      	cmp	r3, #0
4001199a:	d003      	beq.n	400119a4 <ddr3FindAdllLimits+0x100>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:329
4001199c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4001199e:	f103 0301 	add.w	r3, r3, #1
400119a2:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:327
400119a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400119a6:	f103 0301 	add.w	r3, r3, #1
400119aa:	647b      	str	r3, [r7, #68]	; 0x44
400119ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
400119ae:	68bb      	ldr	r3, [r7, #8]
400119b0:	429a      	cmp	r2, r3
400119b2:	d3e9      	bcc.n	40011988 <ddr3FindAdllLimits+0xe4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:331
400119b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
400119b6:	ea4f 7303 	mov.w	r3, r3, lsl #28
400119ba:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:332
400119bc:	683b      	ldr	r3, [r7, #0]
400119be:	2b01      	cmp	r3, #1
400119c0:	d102      	bne.n	400119c8 <ddr3FindAdllLimits+0x124>
400119c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
400119c6:	e001      	b.n	400119cc <ddr3FindAdllLimits+0x128>
400119c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
400119cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
400119ce:	18d3      	adds	r3, r2, r3
400119d0:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:335
400119d2:	f04f 0300 	mov.w	r3, #0
400119d6:	66bb      	str	r3, [r7, #104]	; 0x68
400119d8:	e00b      	b.n	400119f2 <ddr3FindAdllLimits+0x14e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:336
400119da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400119dc:	f04f 0201 	mov.w	r2, #1
400119e0:	fa02 f303 	lsl.w	r3, r2, r3
400119e4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
400119e6:	4313      	orrs	r3, r2
400119e8:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:335
400119ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
400119ec:	f103 0301 	add.w	r3, r3, #1
400119f0:	66bb      	str	r3, [r7, #104]	; 0x68
400119f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
400119f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
400119f6:	429a      	cmp	r2, r3
400119f8:	d3ef      	bcc.n	400119da <ddr3FindAdllLimits+0x136>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:339
400119fa:	f04f 0300 	mov.w	r3, #0
400119fe:	66fb      	str	r3, [r7, #108]	; 0x6c
40011a00:	e1a9      	b.n	40011d56 <ddr3FindAdllLimits+0x4b2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:348
40011a02:	f04f 0300 	mov.w	r3, #0
40011a06:	66bb      	str	r3, [r7, #104]	; 0x68
40011a08:	e00a      	b.n	40011a20 <ddr3FindAdllLimits+0x17c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:349
40011a0a:	f107 0210 	add.w	r2, r7, #16
40011a0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011a10:	18d3      	adds	r3, r2, r3
40011a12:	f04f 0200 	mov.w	r2, #0
40011a16:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:348
40011a18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011a1a:	f103 0301 	add.w	r3, r3, #1
40011a1e:	66bb      	str	r3, [r7, #104]	; 0x68
40011a20:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40011a24:	429a      	cmp	r2, r3
40011a26:	d3f0      	bcc.n	40011a0a <ddr3FindAdllLimits+0x166>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:353
40011a28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
40011a2a:	663b      	str	r3, [r7, #96]	; 0x60
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:356
40011a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40011a2e:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:358
40011a30:	f04f 0300 	mov.w	r3, #0
40011a34:	64fb      	str	r3, [r7, #76]	; 0x4c
40011a36:	e15b      	b.n	40011cf0 <ddr3FindAdllLimits+0x44c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:361
40011a38:	f04f 0300 	mov.w	r3, #0
40011a3c:	66bb      	str	r3, [r7, #104]	; 0x68
40011a3e:	e040      	b.n	40011ac2 <ddr3FindAdllLimits+0x21e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:362
40011a40:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011a42:	6e3a      	ldr	r2, [r7, #96]	; 0x60
40011a44:	fa22 f303 	lsr.w	r3, r2, r3
40011a48:	f003 0301 	and.w	r3, r3, #1
40011a4c:	b2db      	uxtb	r3, r3
40011a4e:	2b00      	cmp	r3, #0
40011a50:	d033      	beq.n	40011aba <ddr3FindAdllLimits+0x216>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:363
40011a52:	683b      	ldr	r3, [r7, #0]
40011a54:	2b01      	cmp	r3, #1
40011a56:	d120      	bne.n	40011a9a <ddr3FindAdllLimits+0x1f6>
40011a58:	687b      	ldr	r3, [r7, #4]
40011a5a:	f1c3 0301 	rsb	r3, r3, #1
40011a5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011a60:	fb02 f203 	mul.w	r2, r2, r3
40011a64:	687b      	ldr	r3, [r7, #4]
40011a66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40011a6a:	18d3      	adds	r3, r2, r3
40011a6c:	68f8      	ldr	r0, [r7, #12]
40011a6e:	68b9      	ldr	r1, [r7, #8]
40011a70:	461a      	mov	r2, r3
40011a72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40011a76:	1ad2      	subs	r2, r2, r3
40011a78:	ea4f 0382 	mov.w	r3, r2, lsl #2
40011a7c:	461a      	mov	r2, r3
40011a7e:	460b      	mov	r3, r1
40011a80:	ea4f 1383 	mov.w	r3, r3, lsl #6
40011a84:	1a5b      	subs	r3, r3, r1
40011a86:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011a8a:	18d3      	adds	r3, r2, r3
40011a8c:	18c3      	adds	r3, r0, r3
40011a8e:	f103 0328 	add.w	r3, r3, #40	; 0x28
40011a92:	681a      	ldr	r2, [r3, #0]
40011a94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011a96:	18d3      	adds	r3, r2, r3
40011a98:	e000      	b.n	40011a9c <ddr3FindAdllLimits+0x1f8>
40011a9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011a9c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:364
40011a9e:	687b      	ldr	r3, [r7, #4]
40011aa0:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40011aa4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011aa6:	18d3      	adds	r3, r2, r3
40011aa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40011aaa:	9200      	str	r2, [sp, #0]
40011aac:	6c38      	ldr	r0, [r7, #64]	; 0x40
40011aae:	68b9      	ldr	r1, [r7, #8]
40011ab0:	461a      	mov	r2, r3
40011ab2:	f04f 0300 	mov.w	r3, #0
40011ab6:	f7f8 fea7 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:361
40011aba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011abc:	f103 0301 	add.w	r3, r3, #1
40011ac0:	66bb      	str	r3, [r7, #104]	; 0x68
40011ac2:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40011ac6:	429a      	cmp	r2, r3
40011ac8:	d3ba      	bcc.n	40011a40 <ddr3FindAdllLimits+0x19c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:368
40011aca:	f04f 0300 	mov.w	r3, #0
40011ace:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:372
40011ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
40011ad2:	ea4f 2243 	mov.w	r2, r3, lsl #9
40011ad6:	4ba9      	ldr	r3, [pc, #676]	; (40011d7c <ddr3FindAdllLimits+0x4d8>)
40011ad8:	58e3      	ldr	r3, [r4, r3]
40011ada:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:373
40011adc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
40011ade:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:372
40011ae2:	6aba      	ldr	r2, [r7, #40]	; 0x28
40011ae4:	1889      	adds	r1, r1, r2
40011ae6:	f107 0220 	add.w	r2, r7, #32
40011aea:	f04f 0080 	mov.w	r0, #128	; 0x80
40011aee:	9000      	str	r0, [sp, #0]
40011af0:	9101      	str	r1, [sp, #4]
40011af2:	6839      	ldr	r1, [r7, #0]
40011af4:	9102      	str	r1, [sp, #8]
40011af6:	f04f 0100 	mov.w	r1, #0
40011afa:	9103      	str	r1, [sp, #12]
40011afc:	f04f 0100 	mov.w	r1, #0
40011b00:	9104      	str	r1, [sp, #16]
40011b02:	f04f 0100 	mov.w	r1, #0
40011b06:	9105      	str	r1, [sp, #20]
40011b08:	68f8      	ldr	r0, [r7, #12]
40011b0a:	6e39      	ldr	r1, [r7, #96]	; 0x60
40011b0c:	f7fc fb5a 	bl	4000e1c4 <ddr3SdramCompare>
40011b10:	4603      	mov	r3, r0
40011b12:	2b00      	cmp	r3, #0
40011b14:	d002      	beq.n	40011b1c <ddr3FindAdllLimits+0x278>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:375
40011b16:	f04f 0301 	mov.w	r3, #1
40011b1a:	e122      	b.n	40011d62 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:377
40011b1c:	f04f 0300 	mov.w	r3, #0
40011b20:	66bb      	str	r3, [r7, #104]	; 0x68
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:382
40011b22:	f04f 0300 	mov.w	r3, #0
40011b26:	66bb      	str	r3, [r7, #104]	; 0x68
40011b28:	e0ca      	b.n	40011cc0 <ddr3FindAdllLimits+0x41c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:383
40011b2a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011b2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
40011b2e:	fa22 f303 	lsr.w	r3, r2, r3
40011b32:	f003 0301 	and.w	r3, r3, #1
40011b36:	2b00      	cmp	r3, #0
40011b38:	f000 80bd 	beq.w	40011cb6 <ddr3FindAdllLimits+0x412>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:389
40011b3c:	6a3a      	ldr	r2, [r7, #32]
40011b3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011b40:	fa22 f303 	lsr.w	r3, r2, r3
40011b44:	f003 0301 	and.w	r3, r3, #1
40011b48:	b2db      	uxtb	r3, r3
40011b4a:	2b00      	cmp	r3, #0
40011b4c:	f000 8082 	beq.w	40011c54 <ddr3FindAdllLimits+0x3b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:391
40011b50:	f107 0210 	add.w	r2, r7, #16
40011b54:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011b56:	18d3      	adds	r3, r2, r3
40011b58:	781b      	ldrb	r3, [r3, #0]
40011b5a:	2b01      	cmp	r3, #1
40011b5c:	f040 80ac 	bne.w	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:403
40011b60:	f04f 0301 	mov.w	r3, #1
40011b64:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:404
40011b66:	f04f 0300 	mov.w	r3, #0
40011b6a:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:407
40011b6c:	683b      	ldr	r3, [r7, #0]
40011b6e:	2b00      	cmp	r3, #0
40011b70:	d118      	bne.n	40011ba4 <ddr3FindAdllLimits+0x300>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:409
40011b72:	4b83      	ldr	r3, [pc, #524]	; (40011d80 <ddr3FindAdllLimits+0x4dc>)
40011b74:	447b      	add	r3, pc
40011b76:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011b78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40011b7c:	461a      	mov	r2, r3
40011b7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011b80:	f103 33ff 	add.w	r3, r3, #4294967295
40011b84:	429a      	cmp	r2, r3
40011b86:	d925      	bls.n	40011bd4 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:410
40011b88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011b8a:	f103 33ff 	add.w	r3, r3, #4294967295
40011b8e:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:411
40011b90:	4b7c      	ldr	r3, [pc, #496]	; (40011d84 <ddr3FindAdllLimits+0x4e0>)
40011b92:	447b      	add	r3, pc
40011b94:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40011b9a:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:412
40011b9c:	f04f 0301 	mov.w	r3, #1
40011ba0:	653b      	str	r3, [r7, #80]	; 0x50
40011ba2:	e017      	b.n	40011bd4 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:417
40011ba4:	4b78      	ldr	r3, [pc, #480]	; (40011d88 <ddr3FindAdllLimits+0x4e4>)
40011ba6:	447b      	add	r3, pc
40011ba8:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011baa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40011bae:	461a      	mov	r2, r3
40011bb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011bb2:	f103 0301 	add.w	r3, r3, #1
40011bb6:	429a      	cmp	r2, r3
40011bb8:	d20c      	bcs.n	40011bd4 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:418
40011bba:	4b74      	ldr	r3, [pc, #464]	; (40011d8c <ddr3FindAdllLimits+0x4e8>)
40011bbc:	447b      	add	r3, pc
40011bbe:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40011bc4:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:419
40011bc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011bc8:	f103 0301 	add.w	r3, r3, #1
40011bcc:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:420
40011bce:	f04f 0301 	mov.w	r3, #1
40011bd2:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:425
40011bd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40011bd6:	2b01      	cmp	r3, #1
40011bd8:	d11f      	bne.n	40011c1a <ddr3FindAdllLimits+0x376>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:427
40011bda:	6dba      	ldr	r2, [r7, #88]	; 0x58
40011bdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40011bde:	f107 011c 	add.w	r1, r7, #28
40011be2:	9100      	str	r1, [sp, #0]
40011be4:	6eb8      	ldr	r0, [r7, #104]	; 0x68
40011be6:	4611      	mov	r1, r2
40011be8:	461a      	mov	r2, r3
40011bea:	683b      	ldr	r3, [r7, #0]
40011bec:	f000 f8de 	bl	40011dac <ddr3CheckWindowLimits>
40011bf0:	4603      	mov	r3, r0
40011bf2:	2b00      	cmp	r3, #0
40011bf4:	d002      	beq.n	40011bfc <ddr3FindAdllLimits+0x358>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:428
40011bf6:	f04f 0301 	mov.w	r3, #1
40011bfa:	e0b2      	b.n	40011d62 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:430
40011bfc:	69fb      	ldr	r3, [r7, #28]
40011bfe:	2b01      	cmp	r3, #1
40011c00:	d10b      	bne.n	40011c1a <ddr3FindAdllLimits+0x376>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:432
40011c02:	6d79      	ldr	r1, [r7, #84]	; 0x54
40011c04:	4b62      	ldr	r3, [pc, #392]	; (40011d90 <ddr3FindAdllLimits+0x4ec>)
40011c06:	447b      	add	r3, pc
40011c08:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:433
40011c0e:	6db9      	ldr	r1, [r7, #88]	; 0x58
40011c10:	4b60      	ldr	r3, [pc, #384]	; (40011d94 <ddr3FindAdllLimits+0x4f0>)
40011c12:	447b      	add	r3, pc
40011c14:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011c16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:437
40011c1a:	69fb      	ldr	r3, [r7, #28]
40011c1c:	2b01      	cmp	r3, #1
40011c1e:	d111      	bne.n	40011c44 <ddr3FindAdllLimits+0x3a0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:439
40011c20:	f107 0210 	add.w	r2, r7, #16
40011c24:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011c26:	18d3      	adds	r3, r2, r3
40011c28:	f04f 0202 	mov.w	r2, #2
40011c2c:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:440
40011c2e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011c30:	f04f 0201 	mov.w	r2, #1
40011c34:	fa02 f303 	lsl.w	r3, r2, r3
40011c38:	ea6f 0303 	mvn.w	r3, r3
40011c3c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
40011c3e:	4013      	ands	r3, r2
40011c40:	663b      	str	r3, [r7, #96]	; 0x60
40011c42:	e039      	b.n	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:443
40011c44:	f107 0210 	add.w	r2, r7, #16
40011c48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011c4a:	18d3      	adds	r3, r2, r3
40011c4c:	f04f 0200 	mov.w	r2, #0
40011c50:	701a      	strb	r2, [r3, #0]
40011c52:	e031      	b.n	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:448
40011c54:	f107 0210 	add.w	r2, r7, #16
40011c58:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011c5a:	18d3      	adds	r3, r2, r3
40011c5c:	781b      	ldrb	r3, [r3, #0]
40011c5e:	2b00      	cmp	r3, #0
40011c60:	d12a      	bne.n	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:461
40011c62:	f107 0210 	add.w	r2, r7, #16
40011c66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011c68:	18d3      	adds	r3, r2, r3
40011c6a:	f04f 0201 	mov.w	r2, #1
40011c6e:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:464
40011c70:	683b      	ldr	r3, [r7, #0]
40011c72:	2b00      	cmp	r3, #0
40011c74:	d10f      	bne.n	40011c96 <ddr3FindAdllLimits+0x3f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:466
40011c76:	4b48      	ldr	r3, [pc, #288]	; (40011d98 <ddr3FindAdllLimits+0x4f4>)
40011c78:	447b      	add	r3, pc
40011c7a:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40011c80:	461a      	mov	r2, r3
40011c82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011c84:	429a      	cmp	r2, r3
40011c86:	d817      	bhi.n	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:467
40011c88:	6df9      	ldr	r1, [r7, #92]	; 0x5c
40011c8a:	4b44      	ldr	r3, [pc, #272]	; (40011d9c <ddr3FindAdllLimits+0x4f8>)
40011c8c:	447b      	add	r3, pc
40011c8e:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
40011c94:	e010      	b.n	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:470
40011c96:	4b42      	ldr	r3, [pc, #264]	; (40011da0 <ddr3FindAdllLimits+0x4fc>)
40011c98:	447b      	add	r3, pc
40011c9a:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40011ca0:	461a      	mov	r2, r3
40011ca2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011ca4:	429a      	cmp	r2, r3
40011ca6:	d307      	bcc.n	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:471
40011ca8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
40011caa:	4b3e      	ldr	r3, [pc, #248]	; (40011da4 <ddr3FindAdllLimits+0x500>)
40011cac:	447b      	add	r3, pc
40011cae:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
40011cb4:	e000      	b.n	40011cb8 <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:385
40011cb6:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:382
40011cb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011cba:	f103 0301 	add.w	r3, r3, #1
40011cbe:	66bb      	str	r3, [r7, #104]	; 0x68
40011cc0:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40011cc4:	429a      	cmp	r2, r3
40011cc6:	f4ff af30 	bcc.w	40011b2a <ddr3FindAdllLimits+0x286>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:477
40011cca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
40011ccc:	2b00      	cmp	r3, #0
40011cce:	d014      	beq.n	40011cfa <ddr3FindAdllLimits+0x456>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:484
40011cd0:	683b      	ldr	r3, [r7, #0]
40011cd2:	2b00      	cmp	r3, #0
40011cd4:	d104      	bne.n	40011ce0 <ddr3FindAdllLimits+0x43c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:485
40011cd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011cd8:	f103 0301 	add.w	r3, r3, #1
40011cdc:	65fb      	str	r3, [r7, #92]	; 0x5c
40011cde:	e003      	b.n	40011ce8 <ddr3FindAdllLimits+0x444>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:487
40011ce0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011ce2:	f103 33ff 	add.w	r3, r3, #4294967295
40011ce6:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:358
40011ce8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40011cea:	f103 0301 	add.w	r3, r3, #1
40011cee:	64fb      	str	r3, [r7, #76]	; 0x4c
40011cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40011cf2:	2b1e      	cmp	r3, #30
40011cf4:	f67f aea0 	bls.w	40011a38 <ddr3FindAdllLimits+0x194>
40011cf8:	e000      	b.n	40011cfc <ddr3FindAdllLimits+0x458>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:480
40011cfa:	bf00      	nop
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:490
40011cfc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
40011cfe:	2b00      	cmp	r3, #0
40011d00:	d025      	beq.n	40011d4e <ddr3FindAdllLimits+0x4aa>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:495
40011d02:	f04f 0300 	mov.w	r3, #0
40011d06:	66bb      	str	r3, [r7, #104]	; 0x68
40011d08:	e01d      	b.n	40011d46 <ddr3FindAdllLimits+0x4a2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:496
40011d0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011d0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
40011d0e:	fa22 f303 	lsr.w	r3, r2, r3
40011d12:	f003 0301 	and.w	r3, r3, #1
40011d16:	b2db      	uxtb	r3, r3
40011d18:	2b00      	cmp	r3, #0
40011d1a:	d010      	beq.n	40011d3e <ddr3FindAdllLimits+0x49a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:497
40011d1c:	f107 0210 	add.w	r2, r7, #16
40011d20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011d22:	18d3      	adds	r3, r2, r3
40011d24:	781b      	ldrb	r3, [r3, #0]
40011d26:	2b00      	cmp	r3, #0
40011d28:	d109      	bne.n	40011d3e <ddr3FindAdllLimits+0x49a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:504
40011d2a:	4b1f      	ldr	r3, [pc, #124]	; (40011da8 <ddr3FindAdllLimits+0x504>)
40011d2c:	447b      	add	r3, pc
40011d2e:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011d30:	f04f 0155 	mov.w	r1, #85	; 0x55
40011d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:507
40011d38:	f04f 0301 	mov.w	r3, #1
40011d3c:	e011      	b.n	40011d62 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:495
40011d3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40011d40:	f103 0301 	add.w	r3, r3, #1
40011d44:	66bb      	str	r3, [r7, #104]	; 0x68
40011d46:	6eba      	ldr	r2, [r7, #104]	; 0x68
40011d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40011d4a:	429a      	cmp	r2, r3
40011d4c:	d3dd      	bcc.n	40011d0a <ddr3FindAdllLimits+0x466>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:339
40011d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
40011d50:	f103 0301 	add.w	r3, r3, #1
40011d54:	66fb      	str	r3, [r7, #108]	; 0x6c
40011d56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
40011d58:	2b07      	cmp	r3, #7
40011d5a:	f67f ae52 	bls.w	40011a02 <ddr3FindAdllLimits+0x15e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:524
40011d5e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:525
40011d62:	4618      	mov	r0, r3
40011d64:	f107 0774 	add.w	r7, r7, #116	; 0x74
40011d68:	46bd      	mov	sp, r7
40011d6a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40011d6e:	4770      	bx	lr
40011d70:	000073a2 	andeq	r7, r0, r2, lsr #7
40011d74:	00006e8e 	andeq	r6, r0, lr, lsl #29
40011d78:	00006ea2 	andeq	r6, r0, r2, lsr #29
40011d7c:	00000030 	andeq	r0, r0, r0, lsr r0
40011d80:	00006c8c 	andeq	r6, r0, ip, lsl #25
40011d84:	00006c4a 	andeq	r6, r0, sl, asr #24
40011d88:	00006c36 	andeq	r6, r0, r6, lsr ip
40011d8c:	00006c44 	andeq	r6, r0, r4, asr #24
40011d90:	00006bd6 	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
40011d94:	00006bee 	andeq	r6, r0, lr, ror #23
40011d98:	00006b64 	andeq	r6, r0, r4, ror #22
40011d9c:	00006b50 	andeq	r6, r0, r0, asr fp
40011da0:	00006b68 	andeq	r6, r0, r8, ror #22
40011da4:	00006b54 	andeq	r6, r0, r4, asr fp
40011da8:	00006ab0 			; <UNDEFINED> instruction: 0x00006ab0

40011dac <ddr3CheckWindowLimits>:
ddr3CheckWindowLimits():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:540
40011dac:	b480      	push	{r7}
40011dae:	b085      	sub	sp, #20
40011db0:	af00      	add	r7, sp, #0
40011db2:	60f8      	str	r0, [r7, #12]
40011db4:	60b9      	str	r1, [r7, #8]
40011db6:	607a      	str	r2, [r7, #4]
40011db8:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:544
40011dba:	68ba      	ldr	r2, [r7, #8]
40011dbc:	687b      	ldr	r3, [r7, #4]
40011dbe:	1ad3      	subs	r3, r2, r3
40011dc0:	2b03      	cmp	r3, #3
40011dc2:	dc04      	bgt.n	40011dce <ddr3CheckWindowLimits+0x22>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:546
40011dc4:	69bb      	ldr	r3, [r7, #24]
40011dc6:	f04f 0200 	mov.w	r2, #0
40011dca:	601a      	str	r2, [r3, #0]
40011dcc:	e00f      	b.n	40011dee <ddr3CheckWindowLimits+0x42>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:552
40011dce:	68ba      	ldr	r2, [r7, #8]
40011dd0:	687b      	ldr	r3, [r7, #4]
40011dd2:	1ad3      	subs	r3, r2, r3
40011dd4:	2b1f      	cmp	r3, #31
40011dd6:	dd06      	ble.n	40011de6 <ddr3CheckWindowLimits+0x3a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:553
40011dd8:	69bb      	ldr	r3, [r7, #24]
40011dda:	f04f 0200 	mov.w	r2, #0
40011dde:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:559
40011de0:	f04f 0301 	mov.w	r3, #1
40011de4:	e005      	b.n	40011df2 <ddr3CheckWindowLimits+0x46>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:562
40011de6:	69bb      	ldr	r3, [r7, #24]
40011de8:	f04f 0201 	mov.w	r2, #1
40011dec:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:569
40011dee:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:570
40011df2:	4618      	mov	r0, r3
40011df4:	f107 0714 	add.w	r7, r7, #20
40011df8:	46bd      	mov	sp, r7
40011dfa:	bc80      	pop	{r7}
40011dfc:	4770      	bx	lr
40011dfe:	bf00      	nop

40011e00 <ddr3CenterCalc>:
ddr3CenterCalc():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:584
40011e00:	b580      	push	{r7, lr}
40011e02:	b08a      	sub	sp, #40	; 0x28
40011e04:	af02      	add	r7, sp, #8
40011e06:	60f8      	str	r0, [r7, #12]
40011e08:	60b9      	str	r1, [r7, #8]
40011e0a:	607a      	str	r2, [r7, #4]
40011e0c:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:586
40011e0e:	f04f 0300 	mov.w	r3, #0
40011e12:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:587
40011e14:	f04f 0300 	mov.w	r3, #0
40011e18:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:591
40011e1a:	687b      	ldr	r3, [r7, #4]
40011e1c:	f1c3 0301 	rsb	r3, r3, #1
40011e20:	68fa      	ldr	r2, [r7, #12]
40011e22:	6892      	ldr	r2, [r2, #8]
40011e24:	fb02 f203 	mul.w	r2, r2, r3
40011e28:	687b      	ldr	r3, [r7, #4]
40011e2a:	18d3      	adds	r3, r2, r3
40011e2c:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:593
40011e2e:	f04f 0300 	mov.w	r3, #0
40011e32:	617b      	str	r3, [r7, #20]
40011e34:	e03e      	b.n	40011eb4 <ddr3CenterCalc+0xb4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:594
40011e36:	683b      	ldr	r3, [r7, #0]
40011e38:	2b00      	cmp	r3, #0
40011e3a:	d137      	bne.n	40011eac <ddr3CenterCalc+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:598
40011e3c:	4b37      	ldr	r3, [pc, #220]	; (40011f1c <ddr3CenterCalc+0x11c>)
40011e3e:	447b      	add	r3, pc
40011e40:	697a      	ldr	r2, [r7, #20]
40011e42:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40011e46:	4b36      	ldr	r3, [pc, #216]	; (40011f20 <ddr3CenterCalc+0x120>)
40011e48:	447b      	add	r3, pc
40011e4a:	6979      	ldr	r1, [r7, #20]
40011e4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40011e50:	1ad3      	subs	r3, r2, r3
40011e52:	2b03      	cmp	r3, #3
40011e54:	dc0e      	bgt.n	40011e74 <ddr3CenterCalc+0x74>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:599
40011e56:	4b33      	ldr	r3, [pc, #204]	; (40011f24 <ddr3CenterCalc+0x124>)
40011e58:	447b      	add	r3, pc
40011e5a:	697a      	ldr	r2, [r7, #20]
40011e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:598
40011e60:	2b00      	cmp	r3, #0
40011e62:	d107      	bne.n	40011e74 <ddr3CenterCalc+0x74>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:600
40011e64:	697b      	ldr	r3, [r7, #20]
40011e66:	f04f 0201 	mov.w	r2, #1
40011e6a:	fa02 f303 	lsl.w	r3, r2, r3
40011e6e:	69fa      	ldr	r2, [r7, #28]
40011e70:	4313      	orrs	r3, r2
40011e72:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:604
40011e74:	4b2c      	ldr	r3, [pc, #176]	; (40011f28 <ddr3CenterCalc+0x128>)
40011e76:	447b      	add	r3, pc
40011e78:	697a      	ldr	r2, [r7, #20]
40011e7a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40011e7e:	4b2b      	ldr	r3, [pc, #172]	; (40011f2c <ddr3CenterCalc+0x12c>)
40011e80:	447b      	add	r3, pc
40011e82:	6979      	ldr	r1, [r7, #20]
40011e84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
40011e88:	1ad3      	subs	r3, r2, r3
40011e8a:	2b03      	cmp	r3, #3
40011e8c:	dc0e      	bgt.n	40011eac <ddr3CenterCalc+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:605
40011e8e:	4b28      	ldr	r3, [pc, #160]	; (40011f30 <ddr3CenterCalc+0x130>)
40011e90:	447b      	add	r3, pc
40011e92:	697a      	ldr	r2, [r7, #20]
40011e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:604
40011e98:	2b1f      	cmp	r3, #31
40011e9a:	d107      	bne.n	40011eac <ddr3CenterCalc+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:607
40011e9c:	697b      	ldr	r3, [r7, #20]
40011e9e:	f04f 0201 	mov.w	r2, #1
40011ea2:	fa02 f303 	lsl.w	r3, r2, r3
40011ea6:	69ba      	ldr	r2, [r7, #24]
40011ea8:	4313      	orrs	r3, r2
40011eaa:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:593
40011eac:	697b      	ldr	r3, [r7, #20]
40011eae:	f103 0301 	add.w	r3, r3, #1
40011eb2:	617b      	str	r3, [r7, #20]
40011eb4:	697a      	ldr	r2, [r7, #20]
40011eb6:	693b      	ldr	r3, [r7, #16]
40011eb8:	429a      	cmp	r2, r3
40011eba:	d3bc      	bcc.n	40011e36 <ddr3CenterCalc+0x36>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:612
40011ebc:	69fb      	ldr	r3, [r7, #28]
40011ebe:	2b00      	cmp	r3, #0
40011ec0:	d00d      	beq.n	40011ede <ddr3CenterCalc+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:614
40011ec2:	69fb      	ldr	r3, [r7, #28]
40011ec4:	9300      	str	r3, [sp, #0]
40011ec6:	68f8      	ldr	r0, [r7, #12]
40011ec8:	68b9      	ldr	r1, [r7, #8]
40011eca:	687a      	ldr	r2, [r7, #4]
40011ecc:	683b      	ldr	r3, [r7, #0]
40011ece:	f000 f831 	bl	40011f34 <ddr3SpecialPatternISearch>
40011ed2:	4603      	mov	r3, r0
40011ed4:	2b00      	cmp	r3, #0
40011ed6:	d002      	beq.n	40011ede <ddr3CenterCalc+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:615
40011ed8:	f04f 0301 	mov.w	r3, #1
40011edc:	e017      	b.n	40011f0e <ddr3CenterCalc+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:619
40011ede:	69bb      	ldr	r3, [r7, #24]
40011ee0:	2b00      	cmp	r3, #0
40011ee2:	d00d      	beq.n	40011f00 <ddr3CenterCalc+0x100>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:621
40011ee4:	69bb      	ldr	r3, [r7, #24]
40011ee6:	9300      	str	r3, [sp, #0]
40011ee8:	68f8      	ldr	r0, [r7, #12]
40011eea:	68b9      	ldr	r1, [r7, #8]
40011eec:	687a      	ldr	r2, [r7, #4]
40011eee:	683b      	ldr	r3, [r7, #0]
40011ef0:	f000 f95e 	bl	400121b0 <ddr3SpecialPatternIISearch>
40011ef4:	4603      	mov	r3, r0
40011ef6:	2b00      	cmp	r3, #0
40011ef8:	d002      	beq.n	40011f00 <ddr3CenterCalc+0x100>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:622
40011efa:	f04f 0301 	mov.w	r3, #1
40011efe:	e006      	b.n	40011f0e <ddr3CenterCalc+0x10e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:626
40011f00:	68f8      	ldr	r0, [r7, #12]
40011f02:	68b9      	ldr	r1, [r7, #8]
40011f04:	687a      	ldr	r2, [r7, #4]
40011f06:	683b      	ldr	r3, [r7, #0]
40011f08:	f000 fa6a 	bl	400123e0 <ddr3SetDqsCentralizationResults>
40011f0c:	4603      	mov	r3, r0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:627
40011f0e:	4618      	mov	r0, r3
40011f10:	f107 0720 	add.w	r7, r7, #32
40011f14:	46bd      	mov	sp, r7
40011f16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40011f1a:	4770      	bx	lr
40011f1c:	000069c2 	andeq	r6, r0, r2, asr #19
40011f20:	00006994 	muleq	r0, r4, r9
40011f24:	00006984 	andeq	r6, r0, r4, lsl #19
40011f28:	0000698a 	andeq	r6, r0, sl, lsl #19
40011f2c:	0000695c 	andeq	r6, r0, ip, asr r9
40011f30:	00006970 	andeq	r6, r0, r0, ror r9

40011f34 <ddr3SpecialPatternISearch>:
ddr3SpecialPatternISearch():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:642
40011f34:	b590      	push	{r4, r7, lr}
40011f36:	b09f      	sub	sp, #124	; 0x7c
40011f38:	af06      	add	r7, sp, #24
40011f3a:	60f8      	str	r0, [r7, #12]
40011f3c:	60b9      	str	r1, [r7, #8]
40011f3e:	607a      	str	r2, [r7, #4]
40011f40:	603b      	str	r3, [r7, #0]
40011f42:	4c94      	ldr	r4, [pc, #592]	; (40012194 <ddr3SpecialPatternISearch+0x260>)
40011f44:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:657
40011f46:	687b      	ldr	r3, [r7, #4]
40011f48:	f1c3 0301 	rsb	r3, r3, #1
40011f4c:	68fa      	ldr	r2, [r7, #12]
40011f4e:	6892      	ldr	r2, [r2, #8]
40011f50:	fb02 f203 	mul.w	r2, r2, r3
40011f54:	687b      	ldr	r3, [r7, #4]
40011f56:	18d3      	adds	r3, r2, r3
40011f58:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:660
40011f5a:	f04f 0300 	mov.w	r3, #0
40011f5e:	657b      	str	r3, [r7, #84]	; 0x54
40011f60:	e00d      	b.n	40011f7e <ddr3SpecialPatternISearch+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:661
40011f62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40011f64:	ea4f 0383 	mov.w	r3, r3, lsl #2
40011f68:	f107 0260 	add.w	r2, r7, #96	; 0x60
40011f6c:	18d3      	adds	r3, r2, r3
40011f6e:	f04f 021f 	mov.w	r2, #31
40011f72:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:660
40011f76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40011f78:	f103 0301 	add.w	r3, r3, #1
40011f7c:	657b      	str	r3, [r7, #84]	; 0x54
40011f7e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40011f80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40011f82:	429a      	cmp	r2, r3
40011f84:	d3ed      	bcc.n	40011f62 <ddr3SpecialPatternISearch+0x2e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:666
40011f86:	f04f 0300 	mov.w	r3, #0
40011f8a:	65fb      	str	r3, [r7, #92]	; 0x5c
40011f8c:	e0f5      	b.n	4001217a <ddr3SpecialPatternISearch+0x246>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:667
40011f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40011f90:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:668
40011f92:	f04f 0300 	mov.w	r3, #0
40011f96:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:670
40011f98:	68ba      	ldr	r2, [r7, #8]
40011f9a:	4613      	mov	r3, r2
40011f9c:	ea4f 7303 	mov.w	r3, r3, lsl #28
40011fa0:	1a9a      	subs	r2, r3, r2
40011fa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40011fa4:	ea4f 2343 	mov.w	r3, r3, lsl #9
40011fa8:	18d3      	adds	r3, r2, r3
40011faa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
40011fae:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:672
40011fb0:	f04f 0300 	mov.w	r3, #0
40011fb4:	657b      	str	r3, [r7, #84]	; 0x54
40011fb6:	e01a      	b.n	40011fee <ddr3SpecialPatternISearch+0xba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:674
40011fb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40011fba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40011fbc:	fa22 f303 	lsr.w	r3, r2, r3
40011fc0:	f003 0301 	and.w	r3, r3, #1
40011fc4:	b2db      	uxtb	r3, r3
40011fc6:	2b00      	cmp	r3, #0
40011fc8:	d00d      	beq.n	40011fe6 <ddr3SpecialPatternISearch+0xb2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:676
40011fca:	4b73      	ldr	r3, [pc, #460]	; (40012198 <ddr3SpecialPatternISearch+0x264>)
40011fcc:	447b      	add	r3, pc
40011fce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40011fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40011fd4:	9300      	str	r3, [sp, #0]
40011fd6:	f04f 0003 	mov.w	r0, #3
40011fda:	68b9      	ldr	r1, [r7, #8]
40011fdc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40011fde:	f04f 0300 	mov.w	r3, #0
40011fe2:	f7f8 fc11 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:672
40011fe6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40011fe8:	f103 0301 	add.w	r3, r3, #1
40011fec:	657b      	str	r3, [r7, #84]	; 0x54
40011fee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40011ff0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40011ff2:	429a      	cmp	r2, r3
40011ff4:	d3e0      	bcc.n	40011fb8 <ddr3SpecialPatternISearch+0x84>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:680
40011ff6:	f04f 0300 	mov.w	r3, #0
40011ffa:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:683
40011ffc:	f04f 0300 	mov.w	r3, #0
40012000:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:686
40012002:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40012004:	ea4f 2243 	mov.w	r2, r3, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:685
40012008:	4b64      	ldr	r3, [pc, #400]	; (4001219c <ddr3SpecialPatternISearch+0x268>)
4001200a:	58e3      	ldr	r3, [r4, r3]
4001200c:	18d3      	adds	r3, r2, r3
4001200e:	f107 0238 	add.w	r2, r7, #56	; 0x38
40012012:	f04f 0180 	mov.w	r1, #128	; 0x80
40012016:	9100      	str	r1, [sp, #0]
40012018:	6c79      	ldr	r1, [r7, #68]	; 0x44
4001201a:	9101      	str	r1, [sp, #4]
4001201c:	f04f 0100 	mov.w	r1, #0
40012020:	9102      	str	r1, [sp, #8]
40012022:	f04f 0100 	mov.w	r1, #0
40012026:	9103      	str	r1, [sp, #12]
40012028:	f04f 0100 	mov.w	r1, #0
4001202c:	9104      	str	r1, [sp, #16]
4001202e:	f04f 0101 	mov.w	r1, #1
40012032:	9105      	str	r1, [sp, #20]
40012034:	68f8      	ldr	r0, [r7, #12]
40012036:	6d39      	ldr	r1, [r7, #80]	; 0x50
40012038:	f7fc f8c4 	bl	4000e1c4 <ddr3SdramCompare>
4001203c:	4603      	mov	r3, r0
4001203e:	2b00      	cmp	r3, #0
40012040:	d002      	beq.n	40012048 <ddr3SpecialPatternISearch+0x114>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:689
40012042:	f04f 0301 	mov.w	r3, #1
40012046:	e09e      	b.n	40012186 <ddr3SpecialPatternISearch+0x252>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:703
40012048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4001204a:	ea6f 0203 	mvn.w	r2, r3
4001204e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40012050:	401a      	ands	r2, r3
40012052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40012054:	4013      	ands	r3, r2
40012056:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:704
40012058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4001205a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4001205c:	4313      	orrs	r3, r2
4001205e:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:705
40012060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40012062:	ea6f 0303 	mvn.w	r3, r3
40012066:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40012068:	4013      	ands	r3, r2
4001206a:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:709
4001206c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4001206e:	2b00      	cmp	r3, #0
40012070:	d03c      	beq.n	400120ec <ddr3SpecialPatternISearch+0x1b8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:710
40012072:	f04f 0300 	mov.w	r3, #0
40012076:	657b      	str	r3, [r7, #84]	; 0x54
40012078:	e034      	b.n	400120e4 <ddr3SpecialPatternISearch+0x1b0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:711
4001207a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001207c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4001207e:	fa22 f303 	lsr.w	r3, r2, r3
40012082:	f003 0301 	and.w	r3, r3, #1
40012086:	b2db      	uxtb	r3, r3
40012088:	2b00      	cmp	r3, #0
4001208a:	d027      	beq.n	400120dc <ddr3SpecialPatternISearch+0x1a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:715
4001208c:	4b44      	ldr	r3, [pc, #272]	; (400121a0 <ddr3SpecialPatternISearch+0x26c>)
4001208e:	447b      	add	r3, pc
40012090:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40012092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40012096:	461a      	mov	r2, r3
40012098:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4001209a:	18d3      	adds	r3, r2, r3
4001209c:	f1c3 031f 	rsb	r3, r3, #31
400120a0:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:720
400120a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400120a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400120a8:	f107 0260 	add.w	r2, r7, #96	; 0x60
400120ac:	18d3      	adds	r3, r2, r3
400120ae:	f853 2c4c 	ldr.w	r2, [r3, #-76]
400120b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
400120b4:	429a      	cmp	r2, r3
400120b6:	d911      	bls.n	400120dc <ddr3SpecialPatternISearch+0x1a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:721
400120b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400120ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
400120be:	f107 0260 	add.w	r2, r7, #96	; 0x60
400120c2:	18d3      	adds	r3, r2, r3
400120c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
400120c6:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:722
400120ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
400120cc:	f1c3 0300 	rsb	r3, r3, #0
400120d0:	4619      	mov	r1, r3
400120d2:	4b34      	ldr	r3, [pc, #208]	; (400121a4 <ddr3SpecialPatternISearch+0x270>)
400120d4:	447b      	add	r3, pc
400120d6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
400120d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:710
400120dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400120de:	f103 0301 	add.w	r3, r3, #1
400120e2:	657b      	str	r3, [r7, #84]	; 0x54
400120e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
400120e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
400120e8:	429a      	cmp	r2, r3
400120ea:	d3c6      	bcc.n	4001207a <ddr3SpecialPatternISearch+0x146>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:735
400120ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
400120ee:	f103 0301 	add.w	r3, r3, #1
400120f2:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:736
400120f4:	f04f 0300 	mov.w	r3, #0
400120f8:	657b      	str	r3, [r7, #84]	; 0x54
400120fa:	e032      	b.n	40012162 <ddr3SpecialPatternISearch+0x22e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:737
400120fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400120fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40012100:	fa22 f303 	lsr.w	r3, r2, r3
40012104:	f003 0301 	and.w	r3, r3, #1
40012108:	b2db      	uxtb	r3, r3
4001210a:	2b00      	cmp	r3, #0
4001210c:	d025      	beq.n	4001215a <ddr3SpecialPatternISearch+0x226>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:739
4001210e:	4b26      	ldr	r3, [pc, #152]	; (400121a8 <ddr3SpecialPatternISearch+0x274>)
40012110:	447b      	add	r3, pc
40012112:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40012114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40012118:	461a      	mov	r2, r3
4001211a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4001211c:	18d3      	adds	r3, r2, r3
4001211e:	2b1e      	cmp	r3, #30
40012120:	d90a      	bls.n	40012138 <ddr3SpecialPatternISearch+0x204>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:742
40012122:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40012124:	f04f 0201 	mov.w	r2, #1
40012128:	fa02 f303 	lsl.w	r3, r2, r3
4001212c:	ea6f 0303 	mvn.w	r3, r3
40012130:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40012132:	4013      	ands	r3, r2
40012134:	653b      	str	r3, [r7, #80]	; 0x50
40012136:	e010      	b.n	4001215a <ddr3SpecialPatternISearch+0x226>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:747
40012138:	4b1c      	ldr	r3, [pc, #112]	; (400121ac <ddr3SpecialPatternISearch+0x278>)
4001213a:	447b      	add	r3, pc
4001213c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4001213e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:746
40012142:	461a      	mov	r2, r3
40012144:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40012146:	18d3      	adds	r3, r2, r3
40012148:	9300      	str	r3, [sp, #0]
4001214a:	f04f 0003 	mov.w	r0, #3
4001214e:	68b9      	ldr	r1, [r7, #8]
40012150:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40012152:	f04f 0300 	mov.w	r3, #0
40012156:	f7f8 fb57 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:736
4001215a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001215c:	f103 0301 	add.w	r3, r3, #1
40012160:	657b      	str	r3, [r7, #84]	; 0x54
40012162:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40012164:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40012166:	429a      	cmp	r2, r3
40012168:	d3c8      	bcc.n	400120fc <ddr3SpecialPatternISearch+0x1c8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:751
4001216a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4001216c:	2b00      	cmp	r3, #0
4001216e:	f47f af45 	bne.w	40011ffc <ddr3SpecialPatternISearch+0xc8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:666
40012172:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40012174:	f103 0301 	add.w	r3, r3, #1
40012178:	65fb      	str	r3, [r7, #92]	; 0x5c
4001217a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4001217c:	2b07      	cmp	r3, #7
4001217e:	f67f af06 	bls.w	40011f8e <ddr3SpecialPatternISearch+0x5a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:753
40012182:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:754
40012186:	4618      	mov	r0, r3
40012188:	f107 0764 	add.w	r7, r7, #100	; 0x64
4001218c:	46bd      	mov	sp, r7
4001218e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40012192:	4770      	bx	lr
40012194:	00006d14 	andeq	r6, r0, r4, lsl sp
40012198:	00006834 	andeq	r6, r0, r4, lsr r8
4001219c:	00000024 	andeq	r0, r0, r4, lsr #32
400121a0:	00006772 	andeq	r6, r0, r2, ror r7
400121a4:	00006708 	andeq	r6, r0, r8, lsl #14
400121a8:	000066f0 	strdeq	r6, [r0], -r0
400121ac:	000066c6 	andeq	r6, r0, r6, asr #13

400121b0 <ddr3SpecialPatternIISearch>:
ddr3SpecialPatternIISearch():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:769
400121b0:	b590      	push	{r4, r7, lr}
400121b2:	b09f      	sub	sp, #124	; 0x7c
400121b4:	af06      	add	r7, sp, #24
400121b6:	60f8      	str	r0, [r7, #12]
400121b8:	60b9      	str	r1, [r7, #8]
400121ba:	607a      	str	r2, [r7, #4]
400121bc:	603b      	str	r3, [r7, #0]
400121be:	4c85      	ldr	r4, [pc, #532]	; (400123d4 <ddr3SpecialPatternIISearch+0x224>)
400121c0:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:784
400121c2:	687b      	ldr	r3, [r7, #4]
400121c4:	f1c3 0301 	rsb	r3, r3, #1
400121c8:	68fa      	ldr	r2, [r7, #12]
400121ca:	6892      	ldr	r2, [r2, #8]
400121cc:	fb02 f203 	mul.w	r2, r2, r3
400121d0:	687b      	ldr	r3, [r7, #4]
400121d2:	18d3      	adds	r3, r2, r3
400121d4:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:787
400121d6:	f04f 0300 	mov.w	r3, #0
400121da:	657b      	str	r3, [r7, #84]	; 0x54
400121dc:	e00d      	b.n	400121fa <ddr3SpecialPatternIISearch+0x4a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:788
400121de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400121e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
400121e4:	f107 0260 	add.w	r2, r7, #96	; 0x60
400121e8:	18d3      	adds	r3, r2, r3
400121ea:	f04f 021f 	mov.w	r2, #31
400121ee:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:787
400121f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400121f4:	f103 0301 	add.w	r3, r3, #1
400121f8:	657b      	str	r3, [r7, #84]	; 0x54
400121fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
400121fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
400121fe:	429a      	cmp	r2, r3
40012200:	d3ed      	bcc.n	400121de <ddr3SpecialPatternIISearch+0x2e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:790
40012202:	68ba      	ldr	r2, [r7, #8]
40012204:	4613      	mov	r3, r2
40012206:	ea4f 7303 	mov.w	r3, r3, lsl #28
4001220a:	1a9b      	subs	r3, r3, r2
4001220c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
40012210:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:793
40012212:	f04f 0300 	mov.w	r3, #0
40012216:	65fb      	str	r3, [r7, #92]	; 0x5c
40012218:	e0cf      	b.n	400123ba <ddr3SpecialPatternIISearch+0x20a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:794
4001221a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4001221c:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:795
4001221e:	f04f 0300 	mov.w	r3, #0
40012222:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:797
40012224:	f04f 0300 	mov.w	r3, #0
40012228:	657b      	str	r3, [r7, #84]	; 0x54
4001222a:	e017      	b.n	4001225c <ddr3SpecialPatternIISearch+0xac>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:799
4001222c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001222e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40012230:	fa22 f303 	lsr.w	r3, r2, r3
40012234:	f003 0301 	and.w	r3, r3, #1
40012238:	b2db      	uxtb	r3, r3
4001223a:	2b00      	cmp	r3, #0
4001223c:	d00a      	beq.n	40012254 <ddr3SpecialPatternIISearch+0xa4>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:801
4001223e:	f04f 0300 	mov.w	r3, #0
40012242:	9300      	str	r3, [sp, #0]
40012244:	f04f 0003 	mov.w	r0, #3
40012248:	68b9      	ldr	r1, [r7, #8]
4001224a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4001224c:	f04f 0300 	mov.w	r3, #0
40012250:	f7f8 fada 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:797
40012254:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40012256:	f103 0301 	add.w	r3, r3, #1
4001225a:	657b      	str	r3, [r7, #84]	; 0x54
4001225c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4001225e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40012260:	429a      	cmp	r2, r3
40012262:	d3e3      	bcc.n	4001222c <ddr3SpecialPatternIISearch+0x7c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:805
40012264:	f04f 0300 	mov.w	r3, #0
40012268:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:808
4001226a:	f04f 0300 	mov.w	r3, #0
4001226e:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:810
40012270:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40012272:	ea4f 2243 	mov.w	r2, r3, lsl #9
40012276:	4b58      	ldr	r3, [pc, #352]	; (400123d8 <ddr3SpecialPatternIISearch+0x228>)
40012278:	58e3      	ldr	r3, [r4, r3]
4001227a:	18d3      	adds	r3, r2, r3
4001227c:	f107 0238 	add.w	r2, r7, #56	; 0x38
40012280:	f04f 0180 	mov.w	r1, #128	; 0x80
40012284:	9100      	str	r1, [sp, #0]
40012286:	6c79      	ldr	r1, [r7, #68]	; 0x44
40012288:	9101      	str	r1, [sp, #4]
4001228a:	f04f 0100 	mov.w	r1, #0
4001228e:	9102      	str	r1, [sp, #8]
40012290:	f04f 0100 	mov.w	r1, #0
40012294:	9103      	str	r1, [sp, #12]
40012296:	f04f 0100 	mov.w	r1, #0
4001229a:	9104      	str	r1, [sp, #16]
4001229c:	f04f 0100 	mov.w	r1, #0
400122a0:	9105      	str	r1, [sp, #20]
400122a2:	68f8      	ldr	r0, [r7, #12]
400122a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
400122a6:	f7fb ff8d 	bl	4000e1c4 <ddr3SdramCompare>
400122aa:	4603      	mov	r3, r0
400122ac:	2b00      	cmp	r3, #0
400122ae:	d002      	beq.n	400122b6 <ddr3SpecialPatternIISearch+0x106>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:813
400122b0:	f04f 0301 	mov.w	r3, #1
400122b4:	e087      	b.n	400123c6 <ddr3SpecialPatternIISearch+0x216>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:827
400122b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
400122b8:	ea6f 0203 	mvn.w	r2, r3
400122bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
400122be:	401a      	ands	r2, r3
400122c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
400122c2:	4013      	ands	r3, r2
400122c4:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:828
400122c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
400122c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
400122ca:	4313      	orrs	r3, r2
400122cc:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:829
400122ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
400122d0:	ea6f 0303 	mvn.w	r3, r3
400122d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
400122d6:	4013      	ands	r3, r2
400122d8:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:832
400122da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
400122dc:	2b00      	cmp	r3, #0
400122de:	d033      	beq.n	40012348 <ddr3SpecialPatternIISearch+0x198>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:833
400122e0:	f04f 0300 	mov.w	r3, #0
400122e4:	657b      	str	r3, [r7, #84]	; 0x54
400122e6:	e02b      	b.n	40012340 <ddr3SpecialPatternIISearch+0x190>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:834
400122e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
400122ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
400122ec:	fa22 f303 	lsr.w	r3, r2, r3
400122f0:	f003 0301 	and.w	r3, r3, #1
400122f4:	b2db      	uxtb	r3, r3
400122f6:	2b00      	cmp	r3, #0
400122f8:	d01e      	beq.n	40012338 <ddr3SpecialPatternIISearch+0x188>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:838
400122fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
400122fc:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:843
400122fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40012300:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012304:	f107 0260 	add.w	r2, r7, #96	; 0x60
40012308:	18d3      	adds	r3, r2, r3
4001230a:	f853 2c4c 	ldr.w	r2, [r3, #-76]
4001230e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40012310:	429a      	cmp	r2, r3
40012312:	d911      	bls.n	40012338 <ddr3SpecialPatternIISearch+0x188>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:844
40012314:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40012316:	ea4f 0383 	mov.w	r3, r3, lsl #2
4001231a:	f107 0260 	add.w	r2, r7, #96	; 0x60
4001231e:	18d3      	adds	r3, r2, r3
40012320:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
40012322:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:845
40012326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40012328:	f103 031f 	add.w	r3, r3, #31
4001232c:	4619      	mov	r1, r3
4001232e:	4b2b      	ldr	r3, [pc, #172]	; (400123dc <ddr3SpecialPatternIISearch+0x22c>)
40012330:	447b      	add	r3, pc
40012332:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40012334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:833
40012338:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001233a:	f103 0301 	add.w	r3, r3, #1
4001233e:	657b      	str	r3, [r7, #84]	; 0x54
40012340:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40012342:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40012344:	429a      	cmp	r2, r3
40012346:	d3cf      	bcc.n	400122e8 <ddr3SpecialPatternIISearch+0x138>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:858
40012348:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4001234a:	f103 0301 	add.w	r3, r3, #1
4001234e:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:859
40012350:	f04f 0300 	mov.w	r3, #0
40012354:	657b      	str	r3, [r7, #84]	; 0x54
40012356:	e024      	b.n	400123a2 <ddr3SpecialPatternIISearch+0x1f2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:860
40012358:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001235a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4001235c:	fa22 f303 	lsr.w	r3, r2, r3
40012360:	f003 0301 	and.w	r3, r3, #1
40012364:	b2db      	uxtb	r3, r3
40012366:	2b00      	cmp	r3, #0
40012368:	d017      	beq.n	4001239a <ddr3SpecialPatternIISearch+0x1ea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:862
4001236a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4001236c:	2b1e      	cmp	r3, #30
4001236e:	d90a      	bls.n	40012386 <ddr3SpecialPatternIISearch+0x1d6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:865
40012370:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40012372:	f04f 0201 	mov.w	r2, #1
40012376:	fa02 f303 	lsl.w	r3, r2, r3
4001237a:	ea6f 0303 	mvn.w	r3, r3
4001237e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40012380:	4013      	ands	r3, r2
40012382:	653b      	str	r3, [r7, #80]	; 0x50
40012384:	e009      	b.n	4001239a <ddr3SpecialPatternIISearch+0x1ea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:869
40012386:	6dbb      	ldr	r3, [r7, #88]	; 0x58
40012388:	9300      	str	r3, [sp, #0]
4001238a:	f04f 0003 	mov.w	r0, #3
4001238e:	68b9      	ldr	r1, [r7, #8]
40012390:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40012392:	f04f 0300 	mov.w	r3, #0
40012396:	f7f8 fa37 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:859
4001239a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4001239c:	f103 0301 	add.w	r3, r3, #1
400123a0:	657b      	str	r3, [r7, #84]	; 0x54
400123a2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
400123a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
400123a6:	429a      	cmp	r2, r3
400123a8:	d3d6      	bcc.n	40012358 <ddr3SpecialPatternIISearch+0x1a8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:873
400123aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
400123ac:	2b00      	cmp	r3, #0
400123ae:	f47f af5c 	bne.w	4001226a <ddr3SpecialPatternIISearch+0xba>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:793
400123b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400123b4:	f103 0301 	add.w	r3, r3, #1
400123b8:	65fb      	str	r3, [r7, #92]	; 0x5c
400123ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
400123bc:	2b07      	cmp	r3, #7
400123be:	f67f af2c 	bls.w	4001221a <ddr3SpecialPatternIISearch+0x6a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:875
400123c2:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:876
400123c6:	4618      	mov	r0, r3
400123c8:	f107 0764 	add.w	r7, r7, #100	; 0x64
400123cc:	46bd      	mov	sp, r7
400123ce:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
400123d2:	4770      	bx	lr
400123d4:	00006a98 	muleq	r0, r8, sl
400123d8:	00000024 	andeq	r0, r0, r4, lsr #32
400123dc:	000064d0 	ldrdeq	r6, [r0], -r0

400123e0 <ddr3SetDqsCentralizationResults>:
ddr3SetDqsCentralizationResults():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:889
400123e0:	b580      	push	{r7, lr}
400123e2:	b08a      	sub	sp, #40	; 0x28
400123e4:	af02      	add	r7, sp, #8
400123e6:	60f8      	str	r0, [r7, #12]
400123e8:	60b9      	str	r1, [r7, #8]
400123ea:	607a      	str	r2, [r7, #4]
400123ec:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:894
400123ee:	687b      	ldr	r3, [r7, #4]
400123f0:	f1c3 0301 	rsb	r3, r3, #1
400123f4:	68fa      	ldr	r2, [r7, #12]
400123f6:	6892      	ldr	r2, [r2, #8]
400123f8:	fb02 f203 	mul.w	r2, r2, r3
400123fc:	687b      	ldr	r3, [r7, #4]
400123fe:	18d3      	adds	r3, r2, r3
40012400:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:903
40012402:	f04f 0300 	mov.w	r3, #0
40012406:	61fb      	str	r3, [r7, #28]
40012408:	e059      	b.n	400124be <ddr3SetDqsCentralizationResults+0xde>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:904
4001240a:	4b33      	ldr	r3, [pc, #204]	; (400124d8 <ddr3SetDqsCentralizationResults+0xf8>)
4001240c:	447b      	add	r3, pc
4001240e:	69fa      	ldr	r2, [r7, #28]
40012410:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40012414:	4b31      	ldr	r3, [pc, #196]	; (400124dc <ddr3SetDqsCentralizationResults+0xfc>)
40012416:	447b      	add	r3, pc
40012418:	69f9      	ldr	r1, [r7, #28]
4001241a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4001241e:	18d3      	adds	r3, r2, r3
40012420:	ea4f 72d3 	mov.w	r2, r3, lsr #31
40012424:	18d3      	adds	r3, r2, r3
40012426:	ea4f 0363 	mov.w	r3, r3, asr #1
4001242a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:911
4001242c:	687b      	ldr	r3, [r7, #4]
4001242e:	f1c3 0301 	rsb	r3, r3, #1
40012432:	69fa      	ldr	r2, [r7, #28]
40012434:	fb02 f203 	mul.w	r2, r2, r3
40012438:	687b      	ldr	r3, [r7, #4]
4001243a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4001243e:	18d3      	adds	r3, r2, r3
40012440:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:924
40012442:	69bb      	ldr	r3, [r7, #24]
40012444:	2b00      	cmp	r3, #0
40012446:	da02      	bge.n	4001244e <ddr3SetDqsCentralizationResults+0x6e>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:925
40012448:	f04f 0300 	mov.w	r3, #0
4001244c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:928
4001244e:	69bb      	ldr	r3, [r7, #24]
40012450:	2b1f      	cmp	r3, #31
40012452:	dd02      	ble.n	4001245a <ddr3SetDqsCentralizationResults+0x7a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:929
40012454:	f04f 031f 	mov.w	r3, #31
40012458:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:935
4001245a:	683b      	ldr	r3, [r7, #0]
4001245c:	2b00      	cmp	r3, #0
4001245e:	d020      	beq.n	400124a2 <ddr3SetDqsCentralizationResults+0xc2>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:936
40012460:	68f8      	ldr	r0, [r7, #12]
40012462:	693b      	ldr	r3, [r7, #16]
40012464:	68b9      	ldr	r1, [r7, #8]
40012466:	461a      	mov	r2, r3
40012468:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4001246c:	1ad2      	subs	r2, r2, r3
4001246e:	ea4f 0382 	mov.w	r3, r2, lsl #2
40012472:	461a      	mov	r2, r3
40012474:	460b      	mov	r3, r1
40012476:	ea4f 1383 	mov.w	r3, r3, lsl #6
4001247a:	1a5b      	subs	r3, r3, r1
4001247c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40012480:	18d3      	adds	r3, r2, r3
40012482:	18c3      	adds	r3, r0, r3
40012484:	f103 0328 	add.w	r3, r3, #40	; 0x28
40012488:	681a      	ldr	r2, [r3, #0]
4001248a:	69bb      	ldr	r3, [r7, #24]
4001248c:	18d3      	adds	r3, r2, r3
4001248e:	9300      	str	r3, [sp, #0]
40012490:	f04f 0001 	mov.w	r0, #1
40012494:	68b9      	ldr	r1, [r7, #8]
40012496:	693a      	ldr	r2, [r7, #16]
40012498:	f04f 0300 	mov.w	r3, #0
4001249c:	f7f8 f9b4 	bl	4000a808 <ddr3WritePupReg>
400124a0:	e009      	b.n	400124b6 <ddr3SetDqsCentralizationResults+0xd6>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:938
400124a2:	69bb      	ldr	r3, [r7, #24]
400124a4:	9300      	str	r3, [sp, #0]
400124a6:	f04f 0003 	mov.w	r0, #3
400124aa:	68b9      	ldr	r1, [r7, #8]
400124ac:	693a      	ldr	r2, [r7, #16]
400124ae:	f04f 0300 	mov.w	r3, #0
400124b2:	f7f8 f9a9 	bl	4000a808 <ddr3WritePupReg>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:903
400124b6:	69fb      	ldr	r3, [r7, #28]
400124b8:	f103 0301 	add.w	r3, r3, #1
400124bc:	61fb      	str	r3, [r7, #28]
400124be:	69fa      	ldr	r2, [r7, #28]
400124c0:	697b      	ldr	r3, [r7, #20]
400124c2:	429a      	cmp	r2, r3
400124c4:	d3a1      	bcc.n	4001240a <ddr3SetDqsCentralizationResults+0x2a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:955
400124c6:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:956
400124ca:	4618      	mov	r0, r3
400124cc:	f107 0720 	add.w	r7, r7, #32
400124d0:	46bd      	mov	sp, r7
400124d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400124d6:	4770      	bx	lr
400124d8:	000063f4 	strdeq	r6, [r0], -r4
400124dc:	000063c6 	andeq	r6, r0, r6, asr #7

400124e0 <ddr3LoadDQSPatterns>:
ddr3LoadDQSPatterns():
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:962
400124e0:	b590      	push	{r4, r7, lr}
400124e2:	b08f      	sub	sp, #60	; 0x3c
400124e4:	af06      	add	r7, sp, #24
400124e6:	6078      	str	r0, [r7, #4]
400124e8:	4c58      	ldr	r4, [pc, #352]	; (4001264c <ddr3LoadDQSPatterns+0x16c>)
400124ea:	447c      	add	r4, pc
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:967
400124ec:	f04f 0300 	mov.w	r3, #0
400124f0:	61fb      	str	r3, [r7, #28]
400124f2:	e09d      	b.n	40012630 <ddr3LoadDQSPatterns+0x150>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:968
400124f4:	687b      	ldr	r3, [r7, #4]
400124f6:	685a      	ldr	r2, [r3, #4]
400124f8:	69fb      	ldr	r3, [r7, #28]
400124fa:	f04f 0101 	mov.w	r1, #1
400124fe:	fa01 f303 	lsl.w	r3, r1, r3
40012502:	4013      	ands	r3, r2
40012504:	2b00      	cmp	r3, #0
40012506:	f000 808f 	beq.w	40012628 <ddr3LoadDQSPatterns+0x148>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:970
4001250a:	f04f 0300 	mov.w	r3, #0
4001250e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:971
40012510:	f04f 0300 	mov.w	r3, #0
40012514:	617b      	str	r3, [r7, #20]
40012516:	e011      	b.n	4001253c <ddr3LoadDQSPatterns+0x5c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:972
40012518:	687b      	ldr	r3, [r7, #4]
4001251a:	685a      	ldr	r2, [r3, #4]
4001251c:	697b      	ldr	r3, [r7, #20]
4001251e:	f04f 0101 	mov.w	r1, #1
40012522:	fa01 f303 	lsl.w	r3, r1, r3
40012526:	4013      	ands	r3, r2
40012528:	2b00      	cmp	r3, #0
4001252a:	d003      	beq.n	40012534 <ddr3LoadDQSPatterns+0x54>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:973
4001252c:	69bb      	ldr	r3, [r7, #24]
4001252e:	f103 0301 	add.w	r3, r3, #1
40012532:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:971
40012534:	697b      	ldr	r3, [r7, #20]
40012536:	f103 0301 	add.w	r3, r3, #1
4001253a:	617b      	str	r3, [r7, #20]
4001253c:	697a      	ldr	r2, [r7, #20]
4001253e:	69fb      	ldr	r3, [r7, #28]
40012540:	429a      	cmp	r2, r3
40012542:	d3e9      	bcc.n	40012518 <ddr3LoadDQSPatterns+0x38>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:977
40012544:	69bb      	ldr	r3, [r7, #24]
40012546:	ea4f 7303 	mov.w	r3, r3, lsl #28
4001254a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
4001254e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:978
40012550:	f04f 0300 	mov.w	r3, #0
40012554:	613b      	str	r3, [r7, #16]
40012556:	e02b      	b.n	400125b0 <ddr3LoadDQSPatterns+0xd0>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:979
40012558:	693b      	ldr	r3, [r7, #16]
4001255a:	ea4f 2243 	mov.w	r2, r3, lsl #9
4001255e:	4b3c      	ldr	r3, [pc, #240]	; (40012650 <ddr3LoadDQSPatterns+0x170>)
40012560:	58e3      	ldr	r3, [r4, r3]
40012562:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:980
40012564:	693a      	ldr	r2, [r7, #16]
40012566:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:979
4001256a:	68fa      	ldr	r2, [r7, #12]
4001256c:	188a      	adds	r2, r1, r2
4001256e:	f04f 0180 	mov.w	r1, #128	; 0x80
40012572:	9100      	str	r1, [sp, #0]
40012574:	9201      	str	r2, [sp, #4]
40012576:	f04f 0201 	mov.w	r2, #1
4001257a:	9202      	str	r2, [sp, #8]
4001257c:	f04f 0200 	mov.w	r2, #0
40012580:	9203      	str	r2, [sp, #12]
40012582:	f04f 0200 	mov.w	r2, #0
40012586:	9204      	str	r2, [sp, #16]
40012588:	f04f 0200 	mov.w	r2, #0
4001258c:	9205      	str	r2, [sp, #20]
4001258e:	6878      	ldr	r0, [r7, #4]
40012590:	f04f 0100 	mov.w	r1, #0
40012594:	f04f 0200 	mov.w	r2, #0
40012598:	f7fb fe14 	bl	4000e1c4 <ddr3SdramCompare>
4001259c:	4603      	mov	r3, r0
4001259e:	2b00      	cmp	r3, #0
400125a0:	d002      	beq.n	400125a8 <ddr3LoadDQSPatterns+0xc8>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:981
400125a2:	f04f 0301 	mov.w	r3, #1
400125a6:	e049      	b.n	4001263c <ddr3LoadDQSPatterns+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:978
400125a8:	693b      	ldr	r3, [r7, #16]
400125aa:	f103 0301 	add.w	r3, r3, #1
400125ae:	613b      	str	r3, [r7, #16]
400125b0:	693b      	ldr	r3, [r7, #16]
400125b2:	2b07      	cmp	r3, #7
400125b4:	d9d0      	bls.n	40012558 <ddr3LoadDQSPatterns+0x78>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:985
400125b6:	69bb      	ldr	r3, [r7, #24]
400125b8:	ea4f 7303 	mov.w	r3, r3, lsl #28
400125bc:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
400125c0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:986
400125c2:	f04f 0300 	mov.w	r3, #0
400125c6:	613b      	str	r3, [r7, #16]
400125c8:	e02b      	b.n	40012622 <ddr3LoadDQSPatterns+0x142>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:987
400125ca:	693b      	ldr	r3, [r7, #16]
400125cc:	ea4f 2243 	mov.w	r2, r3, lsl #9
400125d0:	4b20      	ldr	r3, [pc, #128]	; (40012654 <ddr3LoadDQSPatterns+0x174>)
400125d2:	58e3      	ldr	r3, [r4, r3]
400125d4:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:988
400125d6:	693a      	ldr	r2, [r7, #16]
400125d8:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:987
400125dc:	68fa      	ldr	r2, [r7, #12]
400125de:	188a      	adds	r2, r1, r2
400125e0:	f04f 0180 	mov.w	r1, #128	; 0x80
400125e4:	9100      	str	r1, [sp, #0]
400125e6:	9201      	str	r2, [sp, #4]
400125e8:	f04f 0201 	mov.w	r2, #1
400125ec:	9202      	str	r2, [sp, #8]
400125ee:	f04f 0200 	mov.w	r2, #0
400125f2:	9203      	str	r2, [sp, #12]
400125f4:	f04f 0200 	mov.w	r2, #0
400125f8:	9204      	str	r2, [sp, #16]
400125fa:	f04f 0200 	mov.w	r2, #0
400125fe:	9205      	str	r2, [sp, #20]
40012600:	6878      	ldr	r0, [r7, #4]
40012602:	f04f 0100 	mov.w	r1, #0
40012606:	f04f 0200 	mov.w	r2, #0
4001260a:	f7fb fddb 	bl	4000e1c4 <ddr3SdramCompare>
4001260e:	4603      	mov	r3, r0
40012610:	2b00      	cmp	r3, #0
40012612:	d002      	beq.n	4001261a <ddr3LoadDQSPatterns+0x13a>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:989
40012614:	f04f 0301 	mov.w	r3, #1
40012618:	e010      	b.n	4001263c <ddr3LoadDQSPatterns+0x15c>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:986
4001261a:	693b      	ldr	r3, [r7, #16]
4001261c:	f103 0301 	add.w	r3, r3, #1
40012620:	613b      	str	r3, [r7, #16]
40012622:	693b      	ldr	r3, [r7, #16]
40012624:	2b07      	cmp	r3, #7
40012626:	d9d0      	bls.n	400125ca <ddr3LoadDQSPatterns+0xea>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:967
40012628:	69fb      	ldr	r3, [r7, #28]
4001262a:	f103 0301 	add.w	r3, r3, #1
4001262e:	61fb      	str	r3, [r7, #28]
40012630:	69fb      	ldr	r3, [r7, #28]
40012632:	2b03      	cmp	r3, #3
40012634:	f67f af5e 	bls.w	400124f4 <ddr3LoadDQSPatterns+0x14>
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:994
40012638:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/ArmadaXP/UBoot/dsmp_git/tools/bin_hdr_armada_xp/src-internal/ddr3_dqs.c:995
4001263c:	4618      	mov	r0, r3
4001263e:	f107 0724 	add.w	r7, r7, #36	; 0x24
40012642:	46bd      	mov	sp, r7
40012644:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40012648:	4770      	bx	lr
4001264a:	bf00      	nop
4001264c:	0000676e 	andeq	r6, r0, lr, ror #14
40012650:	00000030 	andeq	r0, r0, r0, lsr r0
40012654:	00000024 	andeq	r0, r0, r4, lsr #32

40012658 <__aeabi_uidiv>:
__aeabi_uidiv():
40012658:	e2512001 	subs	r2, r1, #1
4001265c:	012fff1e 	bxeq	lr
40012660:	3a000074 	bcc	40012838 <__aeabi_uidiv+0x1e0>
40012664:	e1500001 	cmp	r0, r1
40012668:	9a00006b 	bls	4001281c <__aeabi_uidiv+0x1c4>
4001266c:	e1110002 	tst	r1, r2
40012670:	0a00006c 	beq	40012828 <__aeabi_uidiv+0x1d0>
40012674:	e16f3f10 	clz	r3, r0
40012678:	e16f2f11 	clz	r2, r1
4001267c:	e0423003 	sub	r3, r2, r3
40012680:	e273301f 	rsbs	r3, r3, #31
40012684:	10833083 	addne	r3, r3, r3, lsl #1
40012688:	e3a02000 	mov	r2, #0
4001268c:	108ff103 	addne	pc, pc, r3, lsl #2
40012690:	e1a00000 	nop			; (mov r0, r0)
40012694:	e1500f81 	cmp	r0, r1, lsl #31
40012698:	e0a22002 	adc	r2, r2, r2
4001269c:	20400f81 	subcs	r0, r0, r1, lsl #31
400126a0:	e1500f01 	cmp	r0, r1, lsl #30
400126a4:	e0a22002 	adc	r2, r2, r2
400126a8:	20400f01 	subcs	r0, r0, r1, lsl #30
400126ac:	e1500e81 	cmp	r0, r1, lsl #29
400126b0:	e0a22002 	adc	r2, r2, r2
400126b4:	20400e81 	subcs	r0, r0, r1, lsl #29
400126b8:	e1500e01 	cmp	r0, r1, lsl #28
400126bc:	e0a22002 	adc	r2, r2, r2
400126c0:	20400e01 	subcs	r0, r0, r1, lsl #28
400126c4:	e1500d81 	cmp	r0, r1, lsl #27
400126c8:	e0a22002 	adc	r2, r2, r2
400126cc:	20400d81 	subcs	r0, r0, r1, lsl #27
400126d0:	e1500d01 	cmp	r0, r1, lsl #26
400126d4:	e0a22002 	adc	r2, r2, r2
400126d8:	20400d01 	subcs	r0, r0, r1, lsl #26
400126dc:	e1500c81 	cmp	r0, r1, lsl #25
400126e0:	e0a22002 	adc	r2, r2, r2
400126e4:	20400c81 	subcs	r0, r0, r1, lsl #25
400126e8:	e1500c01 	cmp	r0, r1, lsl #24
400126ec:	e0a22002 	adc	r2, r2, r2
400126f0:	20400c01 	subcs	r0, r0, r1, lsl #24
400126f4:	e1500b81 	cmp	r0, r1, lsl #23
400126f8:	e0a22002 	adc	r2, r2, r2
400126fc:	20400b81 	subcs	r0, r0, r1, lsl #23
40012700:	e1500b01 	cmp	r0, r1, lsl #22
40012704:	e0a22002 	adc	r2, r2, r2
40012708:	20400b01 	subcs	r0, r0, r1, lsl #22
4001270c:	e1500a81 	cmp	r0, r1, lsl #21
40012710:	e0a22002 	adc	r2, r2, r2
40012714:	20400a81 	subcs	r0, r0, r1, lsl #21
40012718:	e1500a01 	cmp	r0, r1, lsl #20
4001271c:	e0a22002 	adc	r2, r2, r2
40012720:	20400a01 	subcs	r0, r0, r1, lsl #20
40012724:	e1500981 	cmp	r0, r1, lsl #19
40012728:	e0a22002 	adc	r2, r2, r2
4001272c:	20400981 	subcs	r0, r0, r1, lsl #19
40012730:	e1500901 	cmp	r0, r1, lsl #18
40012734:	e0a22002 	adc	r2, r2, r2
40012738:	20400901 	subcs	r0, r0, r1, lsl #18
4001273c:	e1500881 	cmp	r0, r1, lsl #17
40012740:	e0a22002 	adc	r2, r2, r2
40012744:	20400881 	subcs	r0, r0, r1, lsl #17
40012748:	e1500801 	cmp	r0, r1, lsl #16
4001274c:	e0a22002 	adc	r2, r2, r2
40012750:	20400801 	subcs	r0, r0, r1, lsl #16
40012754:	e1500781 	cmp	r0, r1, lsl #15
40012758:	e0a22002 	adc	r2, r2, r2
4001275c:	20400781 	subcs	r0, r0, r1, lsl #15
40012760:	e1500701 	cmp	r0, r1, lsl #14
40012764:	e0a22002 	adc	r2, r2, r2
40012768:	20400701 	subcs	r0, r0, r1, lsl #14
4001276c:	e1500681 	cmp	r0, r1, lsl #13
40012770:	e0a22002 	adc	r2, r2, r2
40012774:	20400681 	subcs	r0, r0, r1, lsl #13
40012778:	e1500601 	cmp	r0, r1, lsl #12
4001277c:	e0a22002 	adc	r2, r2, r2
40012780:	20400601 	subcs	r0, r0, r1, lsl #12
40012784:	e1500581 	cmp	r0, r1, lsl #11
40012788:	e0a22002 	adc	r2, r2, r2
4001278c:	20400581 	subcs	r0, r0, r1, lsl #11
40012790:	e1500501 	cmp	r0, r1, lsl #10
40012794:	e0a22002 	adc	r2, r2, r2
40012798:	20400501 	subcs	r0, r0, r1, lsl #10
4001279c:	e1500481 	cmp	r0, r1, lsl #9
400127a0:	e0a22002 	adc	r2, r2, r2
400127a4:	20400481 	subcs	r0, r0, r1, lsl #9
400127a8:	e1500401 	cmp	r0, r1, lsl #8
400127ac:	e0a22002 	adc	r2, r2, r2
400127b0:	20400401 	subcs	r0, r0, r1, lsl #8
400127b4:	e1500381 	cmp	r0, r1, lsl #7
400127b8:	e0a22002 	adc	r2, r2, r2
400127bc:	20400381 	subcs	r0, r0, r1, lsl #7
400127c0:	e1500301 	cmp	r0, r1, lsl #6
400127c4:	e0a22002 	adc	r2, r2, r2
400127c8:	20400301 	subcs	r0, r0, r1, lsl #6
400127cc:	e1500281 	cmp	r0, r1, lsl #5
400127d0:	e0a22002 	adc	r2, r2, r2
400127d4:	20400281 	subcs	r0, r0, r1, lsl #5
400127d8:	e1500201 	cmp	r0, r1, lsl #4
400127dc:	e0a22002 	adc	r2, r2, r2
400127e0:	20400201 	subcs	r0, r0, r1, lsl #4
400127e4:	e1500181 	cmp	r0, r1, lsl #3
400127e8:	e0a22002 	adc	r2, r2, r2
400127ec:	20400181 	subcs	r0, r0, r1, lsl #3
400127f0:	e1500101 	cmp	r0, r1, lsl #2
400127f4:	e0a22002 	adc	r2, r2, r2
400127f8:	20400101 	subcs	r0, r0, r1, lsl #2
400127fc:	e1500081 	cmp	r0, r1, lsl #1
40012800:	e0a22002 	adc	r2, r2, r2
40012804:	20400081 	subcs	r0, r0, r1, lsl #1
40012808:	e1500001 	cmp	r0, r1
4001280c:	e0a22002 	adc	r2, r2, r2
40012810:	20400001 	subcs	r0, r0, r1
40012814:	e1a00002 	mov	r0, r2
40012818:	e12fff1e 	bx	lr
4001281c:	03a00001 	moveq	r0, #1
40012820:	13a00000 	movne	r0, #0
40012824:	e12fff1e 	bx	lr
40012828:	e16f2f11 	clz	r2, r1
4001282c:	e262201f 	rsb	r2, r2, #31
40012830:	e1a00230 	lsr	r0, r0, r2
40012834:	e12fff1e 	bx	lr
40012838:	e3500000 	cmp	r0, #0
4001283c:	13e00000 	mvnne	r0, #0
40012840:	ea000097 	b	40012aa4 <__aeabi_idiv0>

40012844 <__aeabi_uidivmod>:
__aeabi_uidivmod():
40012844:	e3510000 	cmp	r1, #0
40012848:	0afffffa 	beq	40012838 <__aeabi_uidiv+0x1e0>
4001284c:	e92d4003 	push	{r0, r1, lr}
40012850:	ebffff80 	bl	40012658 <__aeabi_uidiv>
40012854:	e8bd4006 	pop	{r1, r2, lr}
40012858:	e0030092 	mul	r3, r2, r0
4001285c:	e0411003 	sub	r1, r1, r3
40012860:	e12fff1e 	bx	lr

40012864 <__aeabi_idiv>:
__divsi3():
40012864:	e3510000 	cmp	r1, #0
40012868:	0a000081 	beq	40012a74 <.divsi3_skip_div0_test+0x208>

4001286c <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
4001286c:	e020c001 	eor	ip, r0, r1
40012870:	42611000 	rsbmi	r1, r1, #0
40012874:	e2512001 	subs	r2, r1, #1
40012878:	0a000070 	beq	40012a40 <.divsi3_skip_div0_test+0x1d4>
4001287c:	e1b03000 	movs	r3, r0
40012880:	42603000 	rsbmi	r3, r0, #0
40012884:	e1530001 	cmp	r3, r1
40012888:	9a00006f 	bls	40012a4c <.divsi3_skip_div0_test+0x1e0>
4001288c:	e1110002 	tst	r1, r2
40012890:	0a000071 	beq	40012a5c <.divsi3_skip_div0_test+0x1f0>
40012894:	e16f2f13 	clz	r2, r3
40012898:	e16f0f11 	clz	r0, r1
4001289c:	e0402002 	sub	r2, r0, r2
400128a0:	e272201f 	rsbs	r2, r2, #31
400128a4:	10822082 	addne	r2, r2, r2, lsl #1
400128a8:	e3a00000 	mov	r0, #0
400128ac:	108ff102 	addne	pc, pc, r2, lsl #2
400128b0:	e1a00000 	nop			; (mov r0, r0)
400128b4:	e1530f81 	cmp	r3, r1, lsl #31
400128b8:	e0a00000 	adc	r0, r0, r0
400128bc:	20433f81 	subcs	r3, r3, r1, lsl #31
400128c0:	e1530f01 	cmp	r3, r1, lsl #30
400128c4:	e0a00000 	adc	r0, r0, r0
400128c8:	20433f01 	subcs	r3, r3, r1, lsl #30
400128cc:	e1530e81 	cmp	r3, r1, lsl #29
400128d0:	e0a00000 	adc	r0, r0, r0
400128d4:	20433e81 	subcs	r3, r3, r1, lsl #29
400128d8:	e1530e01 	cmp	r3, r1, lsl #28
400128dc:	e0a00000 	adc	r0, r0, r0
400128e0:	20433e01 	subcs	r3, r3, r1, lsl #28
400128e4:	e1530d81 	cmp	r3, r1, lsl #27
400128e8:	e0a00000 	adc	r0, r0, r0
400128ec:	20433d81 	subcs	r3, r3, r1, lsl #27
400128f0:	e1530d01 	cmp	r3, r1, lsl #26
400128f4:	e0a00000 	adc	r0, r0, r0
400128f8:	20433d01 	subcs	r3, r3, r1, lsl #26
400128fc:	e1530c81 	cmp	r3, r1, lsl #25
40012900:	e0a00000 	adc	r0, r0, r0
40012904:	20433c81 	subcs	r3, r3, r1, lsl #25
40012908:	e1530c01 	cmp	r3, r1, lsl #24
4001290c:	e0a00000 	adc	r0, r0, r0
40012910:	20433c01 	subcs	r3, r3, r1, lsl #24
40012914:	e1530b81 	cmp	r3, r1, lsl #23
40012918:	e0a00000 	adc	r0, r0, r0
4001291c:	20433b81 	subcs	r3, r3, r1, lsl #23
40012920:	e1530b01 	cmp	r3, r1, lsl #22
40012924:	e0a00000 	adc	r0, r0, r0
40012928:	20433b01 	subcs	r3, r3, r1, lsl #22
4001292c:	e1530a81 	cmp	r3, r1, lsl #21
40012930:	e0a00000 	adc	r0, r0, r0
40012934:	20433a81 	subcs	r3, r3, r1, lsl #21
40012938:	e1530a01 	cmp	r3, r1, lsl #20
4001293c:	e0a00000 	adc	r0, r0, r0
40012940:	20433a01 	subcs	r3, r3, r1, lsl #20
40012944:	e1530981 	cmp	r3, r1, lsl #19
40012948:	e0a00000 	adc	r0, r0, r0
4001294c:	20433981 	subcs	r3, r3, r1, lsl #19
40012950:	e1530901 	cmp	r3, r1, lsl #18
40012954:	e0a00000 	adc	r0, r0, r0
40012958:	20433901 	subcs	r3, r3, r1, lsl #18
4001295c:	e1530881 	cmp	r3, r1, lsl #17
40012960:	e0a00000 	adc	r0, r0, r0
40012964:	20433881 	subcs	r3, r3, r1, lsl #17
40012968:	e1530801 	cmp	r3, r1, lsl #16
4001296c:	e0a00000 	adc	r0, r0, r0
40012970:	20433801 	subcs	r3, r3, r1, lsl #16
40012974:	e1530781 	cmp	r3, r1, lsl #15
40012978:	e0a00000 	adc	r0, r0, r0
4001297c:	20433781 	subcs	r3, r3, r1, lsl #15
40012980:	e1530701 	cmp	r3, r1, lsl #14
40012984:	e0a00000 	adc	r0, r0, r0
40012988:	20433701 	subcs	r3, r3, r1, lsl #14
4001298c:	e1530681 	cmp	r3, r1, lsl #13
40012990:	e0a00000 	adc	r0, r0, r0
40012994:	20433681 	subcs	r3, r3, r1, lsl #13
40012998:	e1530601 	cmp	r3, r1, lsl #12
4001299c:	e0a00000 	adc	r0, r0, r0
400129a0:	20433601 	subcs	r3, r3, r1, lsl #12
400129a4:	e1530581 	cmp	r3, r1, lsl #11
400129a8:	e0a00000 	adc	r0, r0, r0
400129ac:	20433581 	subcs	r3, r3, r1, lsl #11
400129b0:	e1530501 	cmp	r3, r1, lsl #10
400129b4:	e0a00000 	adc	r0, r0, r0
400129b8:	20433501 	subcs	r3, r3, r1, lsl #10
400129bc:	e1530481 	cmp	r3, r1, lsl #9
400129c0:	e0a00000 	adc	r0, r0, r0
400129c4:	20433481 	subcs	r3, r3, r1, lsl #9
400129c8:	e1530401 	cmp	r3, r1, lsl #8
400129cc:	e0a00000 	adc	r0, r0, r0
400129d0:	20433401 	subcs	r3, r3, r1, lsl #8
400129d4:	e1530381 	cmp	r3, r1, lsl #7
400129d8:	e0a00000 	adc	r0, r0, r0
400129dc:	20433381 	subcs	r3, r3, r1, lsl #7
400129e0:	e1530301 	cmp	r3, r1, lsl #6
400129e4:	e0a00000 	adc	r0, r0, r0
400129e8:	20433301 	subcs	r3, r3, r1, lsl #6
400129ec:	e1530281 	cmp	r3, r1, lsl #5
400129f0:	e0a00000 	adc	r0, r0, r0
400129f4:	20433281 	subcs	r3, r3, r1, lsl #5
400129f8:	e1530201 	cmp	r3, r1, lsl #4
400129fc:	e0a00000 	adc	r0, r0, r0
40012a00:	20433201 	subcs	r3, r3, r1, lsl #4
40012a04:	e1530181 	cmp	r3, r1, lsl #3
40012a08:	e0a00000 	adc	r0, r0, r0
40012a0c:	20433181 	subcs	r3, r3, r1, lsl #3
40012a10:	e1530101 	cmp	r3, r1, lsl #2
40012a14:	e0a00000 	adc	r0, r0, r0
40012a18:	20433101 	subcs	r3, r3, r1, lsl #2
40012a1c:	e1530081 	cmp	r3, r1, lsl #1
40012a20:	e0a00000 	adc	r0, r0, r0
40012a24:	20433081 	subcs	r3, r3, r1, lsl #1
40012a28:	e1530001 	cmp	r3, r1
40012a2c:	e0a00000 	adc	r0, r0, r0
40012a30:	20433001 	subcs	r3, r3, r1
40012a34:	e35c0000 	cmp	ip, #0
40012a38:	42600000 	rsbmi	r0, r0, #0
40012a3c:	e12fff1e 	bx	lr
40012a40:	e13c0000 	teq	ip, r0
40012a44:	42600000 	rsbmi	r0, r0, #0
40012a48:	e12fff1e 	bx	lr
40012a4c:	33a00000 	movcc	r0, #0
40012a50:	01a00fcc 	asreq	r0, ip, #31
40012a54:	03800001 	orreq	r0, r0, #1
40012a58:	e12fff1e 	bx	lr
40012a5c:	e16f2f11 	clz	r2, r1
40012a60:	e262201f 	rsb	r2, r2, #31
40012a64:	e35c0000 	cmp	ip, #0
40012a68:	e1a00233 	lsr	r0, r3, r2
40012a6c:	42600000 	rsbmi	r0, r0, #0
40012a70:	e12fff1e 	bx	lr
40012a74:	e3500000 	cmp	r0, #0
40012a78:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
40012a7c:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
40012a80:	ea000007 	b	40012aa4 <__aeabi_idiv0>

40012a84 <__aeabi_idivmod>:
__aeabi_idivmod():
40012a84:	e3510000 	cmp	r1, #0
40012a88:	0afffff9 	beq	40012a74 <.divsi3_skip_div0_test+0x208>
40012a8c:	e92d4003 	push	{r0, r1, lr}
40012a90:	ebffff75 	bl	4001286c <.divsi3_skip_div0_test>
40012a94:	e8bd4006 	pop	{r1, r2, lr}
40012a98:	e0030092 	mul	r3, r2, r0
40012a9c:	e0411003 	sub	r1, r1, r3
40012aa0:	e12fff1e 	bx	lr

40012aa4 <__aeabi_idiv0>:
__aeabi_idiv0():
40012aa4:	e12fff1e 	bx	lr

Disassembly of section .rodata:

40012aa8 <serdesCfg-0x1f4>:
40012aa8:	385f6264 	ldmdacc	pc, {r2, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
40012aac:	342d3030 	strtcc	r3, [sp], #-48	; 0x30
40012ab0:	00003030 	andeq	r3, r0, r0, lsr r0
40012ab4:	315f6264 	cmpcc	pc, r4, ror #4
40012ab8:	2d303032 	wldrbcs	wr3, [r0, #-50]!
40012abc:	00303033 	eorseq	r3, r0, r3, lsr r0
40012ac0:	315f6264 	cmpcc	pc, r4, ror #4
40012ac4:	2d303032 	wldrbcs	wr3, [r0, #-50]!
40012ac8:	00303036 	eorseq	r3, r0, r6, lsr r0
40012acc:	315f6264 	cmpcc	pc, r4, ror #4
40012ad0:	2d333333 	ldccs	3, cr3, [r3, #-204]!	; 0xffffff34
40012ad4:	00373636 	eorseq	r3, r7, r6, lsr r6
40012ad8:	315f6264 	cmpcc	pc, r4, ror #4
40012adc:	2d303036 	wldrbcs	wr3, [r0, #-54]!
40012ae0:	00303038 	eorseq	r3, r0, r8, lsr r0
40012ae4:	5f636d61 	svcpl	0x00636d61
40012ae8:	33333331 	teqcc	r3, #-1006632960	; 0xc4000000
40012aec:	3736362d 	ldrcc	r3, [r6, -sp, lsr #12]!
40012af0:	00000000 	andeq	r0, r0, r0
40012af4:	365f6264 	ldrbcc	r6, [pc], -r4, ror #4
40012af8:	362d3736 			; <UNDEFINED> instruction: 0x362d3736
40012afc:	00003736 	andeq	r3, r0, r6, lsr r7
40012b00:	315f6264 	cmpcc	pc, r4, ror #4
40012b04:	2d363630 	ldccs	6, cr3, [r6, #-192]!	; 0xffffff40
40012b08:	00333335 	eorseq	r3, r3, r5, lsr r3
40012b0c:	315f6264 	cmpcc	pc, r4, ror #4
40012b10:	2d333333 	ldccs	3, cr3, [r3, #-204]!	; 0xffffff34
40012b14:	00333333 	eorseq	r3, r3, r3, lsr r3
40012b18:	63616370 	cmnvs	r1, #-1073741823	; 0xc0000001
40012b1c:	3032315f 	eorscc	r3, r2, pc, asr r1
40012b20:	30362d30 	eorscc	r2, r6, r0, lsr sp
40012b24:	00000030 	andeq	r0, r0, r0, lsr r0
40012b28:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
40012b2c:	305f3736 	subscc	r3, pc, r6, lsr r7	; <UNPREDICTABLE>
40012b30:	00000000 	andeq	r0, r0, r0
40012b34:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
40012b38:	315f3736 	cmpcc	pc, r6, lsr r7	; <UNPREDICTABLE>
40012b3c:	00000000 	andeq	r0, r0, r0
40012b40:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
40012b44:	325f3736 	subscc	r3, pc, #14155776	; 0xd80000
40012b48:	00000000 	andeq	r0, r0, r0
40012b4c:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
40012b50:	335f3736 	cmpcc	pc, #14155776	; 0xd80000
40012b54:	00000000 	andeq	r0, r0, r0
40012b58:	000a2030 	andeq	r2, sl, r0, lsr r0
40012b5c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012b60:	61725420 	cmnvs	r2, r0, lsr #8
40012b64:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012b68:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40012b6c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012b70:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40012b74:	62614620 	rsbvs	r4, r1, #33554432	; 0x2000000
40012b78:	20636972 	rsbcs	r6, r3, r2, ror r9
40012b7c:	20534644 	subscs	r4, r3, r4, asr #12
40012b80:	203a6f74 	eorscs	r6, sl, r4, ror pc
40012b84:	00000000 	andeq	r0, r0, r0
40012b88:	0000000a 	andeq	r0, r0, sl
40012b8c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012b90:	61725420 	cmnvs	r2, r0, lsr #8
40012b94:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012b98:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40012b9c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012ba0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40012ba4:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40012ba8:	2044454c 	subcs	r4, r4, ip, asr #10
40012bac:	7257202d 	subsvc	r2, r7, #45	; 0x2d
40012bb0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
40012bb4:	706d6153 	rsbvc	r6, sp, r3, asr r1
40012bb8:	6120656c 	teqvs	r0, ip, ror #10
40012bbc:	65522074 	ldrbvs	r2, [r2, #-116]	; 0x74
40012bc0:	20746573 	rsbscs	r6, r4, r3, ror r5
40012bc4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40012bc8:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
40012bcc:	6f697461 	svcvs	0x00697461
40012bd0:	0a20736e 	beq	4082f990 <uiXorRegsMaskBackup+0x816bb4>
40012bd4:	00000000 	andeq	r0, r0, r0
40012bd8:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012bdc:	61725420 	cmnvs	r2, r0, lsr #8
40012be0:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012be4:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40012be8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012bec:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40012bf0:	646e3220 	strbtvs	r3, [lr], #-544	; 0x220
40012bf4:	6f6f6220 	svcvs	0x006f6220
40012bf8:	202d2074 	eorcs	r2, sp, r4, ror r0
40012bfc:	70696b53 	rsbvc	r6, r9, r3, asr fp
40012c00:	00000a20 	andeq	r0, r0, r0, lsr #20
40012c04:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012c08:	61725420 	cmnvs	r2, r0, lsr #8
40012c0c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012c10:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40012c14:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012c18:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40012c1c:	41524420 	cmpmi	r2, r0, lsr #8
40012c20:	7562204d 	strbvc	r2, [r2, #-77]!	; 0x4d
40012c24:	69772073 	ldmdbvs	r7!, {r0, r1, r4, r5, r6, sp}^
40012c28:	20687464 	rsbcs	r7, r8, r4, ror #8
40012c2c:	69423233 	stmdbvs	r2, {r0, r1, r4, r5, r9, ip, sp}^
40012c30:	000a2074 	andeq	r2, sl, r4, ror r0
40012c34:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012c38:	61725420 	cmnvs	r2, r0, lsr #8
40012c3c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012c40:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40012c44:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012c48:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40012c4c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40012c50:	2044454c 	subcs	r4, r4, ip, asr #10
40012c54:	72646428 	rsbvc	r6, r4, #671088640	; 0x28000000
40012c58:	75442033 	strbvc	r2, [r4, #-51]	; 0x33
40012c5c:	2074696e 	rsbscs	r6, r4, lr, ror #18
40012c60:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
40012c64:	0a202970 	beq	4081d22c <uiXorRegsMaskBackup+0x804450>
40012c68:	00000000 	andeq	r0, r0, r0
40012c6c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012c70:	61725420 	cmnvs	r2, r0, lsr #8
40012c74:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40012c78:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40012c7c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40012c80:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40012c84:	646e4520 	strbtvs	r4, [lr], #-1312	; 0x520
40012c88:	53206465 	teqpl	r0, #1694498816	; 0x65000000
40012c8c:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
40012c90:	75667373 	strbvc	r7, [r6, #-883]!	; 0x373
40012c94:	20796c6c 	rsbscs	r6, r9, ip, ror #24
40012c98:	0000000a 	andeq	r0, r0, sl

40012c9c <serdesCfg>:
40012c9c:	ffff0100 			; <UNDEFINED> instruction: 0xffff0100
40012ca0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012ca4:	ff0100ff 			; <UNDEFINED> instruction: 0xff0100ff
40012ca8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012cac:	010002ff 	strdeq	r0, [r0, -pc]
40012cb0:	ffff02ff 			; <UNDEFINED> instruction: 0xffff02ff
40012cb4:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
40012cb8:	02ffff01 	rscseq	pc, pc, #4
40012cbc:	ff03ffff 			; <UNDEFINED> instruction: 0xff03ffff
40012cc0:	ff020100 			; <UNDEFINED> instruction: 0xff020100
40012cc4:	ffff03ff 			; <UNDEFINED> instruction: 0xffff03ff
40012cc8:	02010004 	andeq	r0, r1, #4
40012ccc:	ffff03ff 			; <UNDEFINED> instruction: 0xffff03ff
40012cd0:	0100ff04 	tsteq	r0, r4, lsl #30
40012cd4:	03ff0402 	mvnseq	r0, #33554432	; 0x2000000
40012cd8:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
40012cdc:	ff02ff01 			; <UNDEFINED> instruction: 0xff02ff01
40012ce0:	04ff03ff 	ldrbteq	r0, [pc], #1023	; 40012ce8 <serdesCfg+0x4c>
40012ce4:	ffff0100 			; <UNDEFINED> instruction: 0xffff0100
40012ce8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012cec:	ff0100ff 			; <UNDEFINED> instruction: 0xff0100ff
40012cf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012cf4:	0100ffff 	strdeq	pc, [r0, -pc]
40012cf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012cfc:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
40012d00:	ffffff01 			; <UNDEFINED> instruction: 0xffffff01
40012d04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012d08:	ffff0100 			; <UNDEFINED> instruction: 0xffff0100
40012d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012d10:	ff0100ff 			; <UNDEFINED> instruction: 0xff0100ff
40012d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012d18:	0100ffff 	strdeq	pc, [r0, -pc]
40012d1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012d20:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
40012d24:	ffffff01 			; <UNDEFINED> instruction: 0xffffff01
40012d28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012d2c:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
40012d30:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0x320
40012d34:	50206465 	eorpl	r6, r0, r5, ror #8
40012d38:	2d205948 	stccs	9, cr5, [r0, #-288]!	; 0xfffffee0
40012d3c:	72655620 	rsbvc	r5, r5, #33554432	; 0x2000000
40012d40:	362e3120 	strtcc	r3, [lr], -r0, lsr #2
40012d44:	2d20302e 	wstrbcs	wr3, [r0, #-46]!
40012d48:	646e3220 	strbtvs	r3, [lr], #-544	; 0x220
40012d4c:	6f6f6220 	svcvs	0x006f6220
40012d50:	202d2074 	eorcs	r2, sp, r4, ror r0
40012d54:	70696b53 	rsbvc	r6, r9, r3, asr fp
40012d58:	00000a20 	andeq	r0, r0, r0, lsr #20
40012d5c:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
40012d60:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0x320
40012d64:	50206465 	eorpl	r6, r0, r5, ror #8
40012d68:	2d205948 	stccs	9, cr5, [r0, #-288]!	; 0xfffffee0
40012d6c:	72655620 	rsbvc	r5, r5, #33554432	; 0x2000000
40012d70:	362e3120 	strtcc	r3, [lr], -r0, lsr #2
40012d74:	2820302e 	stmdacs	r0!, {r1, r2, r3, r5, ip, sp}
40012d78:	2d4d4f43 	stclcs	15, cr4, [sp, #-268]	; 0xfffffef4
40012d7c:	2d594850 	ldclcs	8, cr4, [r9, #-320]	; 0xfffffec0
40012d80:	29303256 	ldmdbcs	r0!, {r1, r2, r4, r6, r9, ip, sp}
40012d84:	00000a20 	andeq	r0, r0, r0, lsr #20
40012d88:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
40012d8c:	70732074 	rsbsvc	r2, r3, r4, ror r0
40012d90:	20646565 	rsbcs	r6, r4, r5, ror #10
40012d94:	20594850 	subscs	r4, r9, r0, asr r8
40012d98:	6f727245 	svcvs	0x00727245
40012d9c:	31232072 	teqcc	r3, r2, ror r0
40012da0:	0000000a 	andeq	r0, r0, sl
40012da4:	41544153 	cmpmi	r4, r3, asr r1
40012da8:	726f7020 	rsbvc	r7, pc, #32
40012dac:	72652074 	rsbvc	r2, r5, #116	; 0x74
40012db0:	20726f72 	rsbscs	r6, r2, r2, ror pc
40012db4:	20726f66 	rsbscs	r6, r2, r6, ror #30
40012db8:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
40012dbc:	6c207365 	stcvs	3, cr7, [r0], #-404	; 0xfffffe6c
40012dc0:	3a656e69 	bcc	4196e76c <uiXorRegsMaskBackup+0x1955990>
40012dc4:	00000020 	andeq	r0, r0, r0, lsr #32
40012dc8:	0000000a 	andeq	r0, r0, sl
40012dcc:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012dd0:	766d203a 			; <UNDEFINED> instruction: 0x766d203a
40012dd4:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
40012dd8:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
40012ddc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
40012de0:	20746553 	rsbscs	r6, r4, r3, asr r5
40012de4:	4f525245 	svcmi	0x00525245
40012de8:	202d2052 	eorcs	r2, sp, r2, asr r0
40012dec:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
40012df0:	6c432074 	wstrhvs	wr2, [r3], #-116
40012df4:	20726165 	rsbscs	r6, r2, r5, ror #2
40012df8:	20746962 	rsbscs	r6, r4, r2, ror #18
40012dfc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40012e00:	2074754f 	rsbscs	r7, r4, pc, asr #10
40012e04:	00000a2e 	andeq	r0, r0, lr, lsr #20
40012e08:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012e0c:	766d203a 			; <UNDEFINED> instruction: 0x766d203a
40012e10:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
40012e14:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
40012e18:	53746942 	cmnpl	r4, #1081344	; 0x108000
40012e1c:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
40012e20:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40012e24:	53202d20 	teqpl	r0, #2048	; 0x800
40012e28:	20706f74 	rsbscs	r6, r0, r4, ror pc
40012e2c:	20746962 	rsbscs	r6, r4, r2, ror #18
40012e30:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40012e34:	2074754f 	rsbscs	r7, r4, pc, asr #10
40012e38:	00000a2e 	andeq	r0, r0, lr, lsr #20
40012e3c:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012e40:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40012e44:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
40012e48:	30317264 	eorscc	r7, r1, r4, ror #4
40012e4c:	53746942 	cmnpl	r4, #1081344	; 0x108000
40012e50:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
40012e54:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40012e58:	31202d20 	teqcc	r0, r0, lsr #26
40012e5c:	61207473 	teqvs	r0, r3, ror r4
40012e60:	20726464 	rsbscs	r6, r2, r4, ror #8
40012e64:	42303128 	eorsmi	r3, r0, #10
40012e68:	20297469 	eorcs	r7, r9, r9, ror #8
40012e6c:	20746e49 	rsbscs	r6, r4, r9, asr #28
40012e70:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40012e74:	2e74754f 	cdpcs	5, 7, cr7, cr4, cr15, {2}
40012e78:	0000000a 	andeq	r0, r0, sl
40012e7c:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012e80:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40012e84:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
40012e88:	30317264 	eorscc	r7, r1, r4, ror #4
40012e8c:	53746942 	cmnpl	r4, #1081344	; 0x108000
40012e90:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
40012e94:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40012e98:	32202d20 	eorcc	r2, r0, #2048	; 0x800
40012e9c:	2820646e 	stmdacs	r0!, {r1, r2, r3, r5, r6, sl, sp, lr}
40012ea0:	42203031 	eormi	r3, r0, #49	; 0x31
40012ea4:	20297469 	eorcs	r7, r9, r9, ror #8
40012ea8:	20746e49 	rsbscs	r6, r4, r9, asr #28
40012eac:	4f6d6954 	svcmi	0x006d6954
40012eb0:	0a2e7475 	beq	40bb008c <uiXorRegsMaskBackup+0xb972b0>
40012eb4:	00000000 	andeq	r0, r0, r0
40012eb8:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012ebc:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40012ec0:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
40012ec4:	42377264 	eorsmi	r7, r7, #1073741830	; 0x40000006
40012ec8:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
40012ecc:	52452074 	subpl	r2, r5, #116	; 0x74
40012ed0:	20524f52 	subscs	r4, r2, r2, asr pc
40012ed4:	6441202d 	strbvs	r2, [r1], #-45	; 0x2d
40012ed8:	28207264 	stmdacs	r0!, {r2, r5, r6, r9, ip, sp, lr}
40012edc:	69422037 	stmdbvs	r2, {r0, r1, r2, r4, r5, sp}^
40012ee0:	69202974 	stmdbvs	r0!, {r2, r4, r5, r6, r8, fp, sp}
40012ee4:	5420746e 	strtpl	r7, [r0], #-1134	; 0x46e
40012ee8:	4f656d69 	svcmi	0x00656d69
40012eec:	0a2e7475 	beq	40bb00c8 <uiXorRegsMaskBackup+0xb972ec>
40012ef0:	00000000 	andeq	r0, r0, r0
40012ef4:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012ef8:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40012efc:	61446973 	hvcvs	18067	; 0x4693
40012f00:	72546174 	subsvc	r6, r4, #29
40012f04:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
40012f08:	45207469 	strmi	r7, [r0, #-1129]!	; 0x469
40012f0c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
40012f10:	52202d20 	eorpl	r2, r0, #2048	; 0x800
40012f14:	20646165 	rsbcs	r6, r4, r5, ror #2
40012f18:	61746144 	cmnvs	r4, r4, asr #2
40012f1c:	746e4920 	strbtvc	r4, [lr], #-2336	; 0x920
40012f20:	6d695420 	stclvs	4, cr5, [r9, #-128]!	; 0xffffff80
40012f24:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
40012f28:	00000a2e 	andeq	r0, r0, lr, lsr #20
40012f2c:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012f30:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40012f34:	61446973 	hvcvs	18067	; 0x4693
40012f38:	65526174 	ldrbvs	r6, [r2, #-372]	; 0x174
40012f3c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
40012f40:	52452065 	subpl	r2, r5, #101	; 0x65
40012f44:	20524f52 	subscs	r4, r2, r2, asr pc
40012f48:	6552202d 	ldrbvs	r2, [r2, #-45]	; 0x2d
40012f4c:	44206461 	strtmi	r6, [r0], #-1121	; 0x461
40012f50:	20617461 	rsbcs	r7, r1, r1, ror #8
40012f54:	20746e69 	rsbscs	r6, r4, r9, ror #28
40012f58:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40012f5c:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xf20
40012f60:	000a2e20 	andeq	r2, sl, r0, lsr #28
40012f64:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
40012f68:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
40012f6c:	61446973 	hvcvs	18067	; 0x4693
40012f70:	65526174 	ldrbvs	r6, [r2, #-372]	; 0x174
40012f74:	76696563 	strbtvc	r6, [r9], -r3, ror #10
40012f78:	52452065 	subpl	r2, r5, #101	; 0x65
40012f7c:	20524f52 	subscs	r4, r2, r2, asr pc
40012f80:	6552202d 	ldrbvs	r2, [r2, #-45]	; 0x2d
40012f84:	44206461 	strtmi	r6, [r0], #-1121	; 0x461
40012f88:	20617461 	rsbcs	r7, r1, r1, ror #8
40012f8c:	20746e49 	rsbscs	r6, r4, r9, asr #28
40012f90:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
40012f94:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xf20
40012f98:	000a2e20 	andeq	r2, sl, r0, lsr #28
40012f9c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012fa0:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
40012fa4:	6f43206d 	svcvs	0x0043206d
40012fa8:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
40012fac:	202d2065 	eorcs	r2, sp, r5, rrx
40012fb0:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
40012fb4:	70797420 	rsbsvc	r7, r9, r0, lsr #8
40012fb8:	6f642065 	svcvs	0x00642065
40012fbc:	6e207365 	cdpvs	3, 2, cr7, cr0, cr5, {3}
40012fc0:	6d20746f 	stcvs	4, cr7, [r0, #-444]!	; 0xfffffe44
40012fc4:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
40012fc8:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
40012fcc:	204c4941 	subcs	r4, ip, r1, asr #18
40012fd0:	0000000a 	andeq	r0, r0, sl
40012fd4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40012fd8:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
40012fdc:	6f43206d 	svcvs	0x0043206d
40012fe0:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
40012fe4:	202d2065 	eorcs	r2, sp, r5, rrx
40012fe8:	20434345 	subcs	r4, r3, r5, asr #6
40012fec:	73656f64 	cmnvc	r5, #400	; 0x190
40012ff0:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40012ff8 <serdesCfg+0x35c>
40012ff4:	74616d20 	strbtvc	r6, [r1], #-3360	; 0xd20
40012ff8:	202e6863 	eorcs	r6, lr, r3, ror #16
40012ffc:	20434345 	subcs	r4, r3, r5, asr #6
40013000:	64207369 	strtvs	r7, [r0], #-873	; 0x369
40013004:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
40013008:	2064656c 	rsbcs	r6, r4, ip, ror #10
4001300c:	0000000a 	andeq	r0, r0, sl
40013010:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013014:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
40013018:	6f43206d 	svcvs	0x0043206d
4001301c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
40013020:	202d2065 	eorcs	r2, sp, r5, rrx
40013024:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
40013028:	73756220 	cmnvc	r5, #2
4001302c:	64697720 	strbtvs	r7, [r9], #-1824	; 0x720
40013030:	64206874 	strtvs	r6, [r0], #-2164	; 0x874
40013034:	2073656f 	rsbscs	r6, r3, pc, ror #10
40013038:	20746f6e 	rsbscs	r6, r4, lr, ror #30
4001303c:	6374616d 	cmnvs	r4, #1073741851	; 0x4000001b
40013040:	202d2068 	eorcs	r2, sp, r8, rrx
40013044:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40013048:	00000a20 	andeq	r0, r0, r0, lsr #20
4001304c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013050:	61725420 	cmnvs	r2, r0, lsr #8
40013054:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013058:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001305c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013060:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013064:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013068:	2044454c 	subcs	r4, r4, ip, asr #10
4001306c:	6f725728 	svcvs	0x00725728
40013070:	4420676e 	strtmi	r6, [r0], #-1902	; 0x76e
40013074:	734d4d49 	movtvc	r4, #56649	; 0xdd49
40013078:	74655320 	strbtvc	r5, [r5], #-800	; 0x320
4001307c:	20297075 	eorcs	r7, r9, r5, ror r0
40013080:	0000000a 	andeq	r0, r0, sl
40013084:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013088:	61725420 	cmnvs	r2, r0, lsr #8
4001308c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013090:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013094:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013098:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001309c:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
400130a0:	20726562 	rsbscs	r6, r2, r2, ror #10
400130a4:	4420666f 	strtmi	r6, [r0], #-1647	; 0x66f
400130a8:	734d4d49 	movtvc	r4, #56649	; 0xdd49
400130ac:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
400130b0:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
400130b4:	00203a64 	eoreq	r3, r0, r4, ror #20
400130b8:	0000000a 	andeq	r0, r0, sl
400130bc:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400130c0:	61725420 	cmnvs	r2, r0, lsr #8
400130c4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400130c8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400130cc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400130d0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400130d4:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
400130d8:	20726562 	rsbscs	r6, r2, r2, ror #10
400130dc:	4320666f 	teqmi	r0, #116391936	; 0x6f00000
400130e0:	78652053 	stmdavc	r5!, {r0, r1, r4, r6, sp}^
400130e4:	64656563 	strbtvs	r6, [r5], #-1379	; 0x563
400130e8:	6d696c20 	stclvs	12, cr6, [r9, #-128]!	; 0xffffff80
400130ec:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
400130f0:	00002020 	andeq	r2, r0, r0, lsr #32
400130f4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400130f8:	61725420 	cmnvs	r2, r0, lsr #8
400130fc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013100:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013104:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013108:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001310c:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
40013110:	20726562 	rsbscs	r6, r2, r2, ror #10
40013114:	6520666f 	strvs	r6, [r0, #-1647]!	; 0x66f
40013118:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
4001311c:	43206465 	teqmi	r0, #1694498816	; 0x65000000
40013120:	78652053 	stmdavc	r5!, {r0, r1, r4, r6, sp}^
40013124:	64656563 	strbtvs	r6, [r5], #-1379	; 0x563
40013128:	6d696c20 	stclvs	12, cr6, [r9, #-128]!	; 0xffffff80
4001312c:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
40013130:	00002020 	andeq	r2, r0, r0, lsr #32
40013134:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013138:	61725420 	cmnvs	r2, r0, lsr #8
4001313c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013140:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013144:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013148:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001314c:	67655220 	strbvs	r5, [r5, -r0, lsr #4]!
40013150:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
40013154:	20646572 	rsbcs	r6, r4, r2, ror r5
40013158:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
4001315c:	74656420 	strbtvc	r6, [r5], #-1056	; 0x420
40013160:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
40013164:	000a2064 	andeq	r2, sl, r4, rrx
40013168:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4001316c:	61725420 	cmnvs	r2, r0, lsr #8
40013170:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013174:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013178:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4001317c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013180:	72655620 	rsbvc	r5, r5, #33554432	; 0x2000000
40013184:	312e3220 	teqcc	lr, r0, lsr #4
40013188:	00002e36 	andeq	r2, r0, r6, lsr lr
4001318c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013190:	61725420 	cmnvs	r2, r0, lsr #8
40013194:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013198:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001319c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400131a0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400131a4:	42454420 	submi	r4, r5, #536870912	; 0x20000000
400131a8:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
400131ac:	0a203120 	beq	4081f634 <uiXorRegsMaskBackup+0x806858>
400131b0:	00000000 	andeq	r0, r0, r0
400131b4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400131b8:	61725420 	cmnvs	r2, r0, lsr #8
400131bc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400131c0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400131c4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400131c8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400131cc:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
400131d0:	2044454c 	subcs	r4, r4, ip, asr #10
400131d4:	73664428 	cmnvc	r6, #671088640	; 0x28000000
400131d8:	67694820 	strbvs	r4, [r9, -r0, lsr #16]!
400131dc:	6f4c3268 	svcvs	0x004c3268
400131e0:	0a202977 	beq	4081d7c4 <uiXorRegsMaskBackup+0x8049e8>
400131e4:	00000000 	andeq	r0, r0, r0
400131e8:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400131ec:	61725420 	cmnvs	r2, r0, lsr #8
400131f0:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400131f4:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400131f8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400131fc:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013200:	67655220 	strbvs	r5, [r5, -r0, lsr #4]!
40013204:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
40013208:	20646572 	rsbcs	r6, r4, r2, ror r5
4001320c:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
40013210:	204c5720 	subcs	r5, ip, r0, lsr #14
40013214:	4b53202d 	blmi	414db2d0 <uiXorRegsMaskBackup+0x14c24f4>
40013218:	0a205049 	beq	40827344 <uiXorRegsMaskBackup+0x80e568>
4001321c:	00000000 	andeq	r0, r0, r0
40013220:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013224:	61725420 	cmnvs	r2, r0, lsr #8
40013228:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4001322c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013230:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013234:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013238:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4001323c:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40013240:	0a203220 	beq	4081fac8 <uiXorRegsMaskBackup+0x806cec>
40013244:	00000000 	andeq	r0, r0, r0
40013248:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4001324c:	61725420 	cmnvs	r2, r0, lsr #8
40013250:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013254:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013258:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4001325c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013260:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013264:	2044454c 	subcs	r4, r4, ip, asr #10
40013268:	69725728 	ldmdbvs	r2!, {r3, r5, r8, r9, sl, ip, lr}^
4001326c:	4c206574 	stcmi	5, cr6, [r0], #-464	; 0xfffffe30
40013270:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40013274:	20676e69 	rsbcs	r6, r7, r9, ror #28
40013278:	20297748 	eorcs	r7, r9, r8, asr #14
4001327c:	0000000a 	andeq	r0, r0, sl
40013280:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013284:	61725420 	cmnvs	r2, r0, lsr #8
40013288:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4001328c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013290:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013294:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013298:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4001329c:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
400132a0:	0a203320 	beq	4081ff28 <uiXorRegsMaskBackup+0x80714c>
400132a4:	00000000 	andeq	r0, r0, r0
400132a8:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400132ac:	61725420 	cmnvs	r2, r0, lsr #8
400132b0:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400132b4:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400132b8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400132bc:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400132c0:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
400132c4:	2044454c 	subcs	r4, r4, ip, asr #10
400132c8:	616f4c28 	cmnvs	pc, r8, lsr #24
400132cc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
400132d0:	74615020 	strbtvc	r5, [r1], #-32
400132d4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
400132d8:	0a202973 	beq	4081d8ac <uiXorRegsMaskBackup+0x804ad0>
400132dc:	00000000 	andeq	r0, r0, r0
400132e0:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400132e4:	61725420 	cmnvs	r2, r0, lsr #8
400132e8:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400132ec:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400132f0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400132f4:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400132f8:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
400132fc:	2044454c 	subcs	r4, r4, ip, asr #10
40013300:	73664428 	cmnvc	r6, #671088640	; 0x28000000
40013304:	776f4c20 	strbvc	r4, [pc, -r0, lsr #24]!
40013308:	67694832 			; <UNDEFINED> instruction: 0x67694832
4001330c:	0a202968 	beq	4081d8b4 <uiXorRegsMaskBackup+0x804ad8>
40013310:	00000000 	andeq	r0, r0, r0
40013314:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013318:	61725420 	cmnvs	r2, r0, lsr #8
4001331c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013320:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013324:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013328:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001332c:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40013330:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40013334:	0a203520 	beq	408207bc <uiXorRegsMaskBackup+0x8079e0>
40013338:	00000000 	andeq	r0, r0, r0
4001333c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013340:	61725420 	cmnvs	r2, r0, lsr #8
40013344:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013348:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001334c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013350:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013354:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40013358:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4001335c:	0a203620 	beq	40820be4 <uiXorRegsMaskBackup+0x807e08>
40013360:	00000000 	andeq	r0, r0, r0
40013364:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013368:	61725420 	cmnvs	r2, r0, lsr #8
4001336c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013370:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013374:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013378:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001337c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013380:	2044454c 	subcs	r4, r4, ip, asr #10
40013384:	61655228 	cmnvs	r5, r8, lsr #4
40013388:	654c2064 	strbvs	r2, [ip, #-100]	; 0x64
4001338c:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40013390:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40013394:	0a202977 	beq	4081d978 <uiXorRegsMaskBackup+0x804b9c>
40013398:	00000000 	andeq	r0, r0, r0
4001339c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400133a0:	61725420 	cmnvs	r2, r0, lsr #8
400133a4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400133a8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400133ac:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400133b0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400133b4:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
400133b8:	2044454c 	subcs	r4, r4, ip, asr #10
400133bc:	61655228 	cmnvs	r5, r8, lsr #4
400133c0:	654c2064 	strbvs	r2, [ip, #-100]	; 0x64
400133c4:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
400133c8:	4820676e 	stmdami	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
400133cc:	0a202977 	beq	4081d9b0 <uiXorRegsMaskBackup+0x804bd4>
400133d0:	00000000 	andeq	r0, r0, r0
400133d4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400133d8:	61725420 	cmnvs	r2, r0, lsr #8
400133dc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400133e0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400133e4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400133e8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400133ec:	42454420 	submi	r4, r5, #536870912	; 0x20000000
400133f0:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
400133f4:	0a203720 	beq	4082107c <uiXorRegsMaskBackup+0x8082a0>
400133f8:	00000000 	andeq	r0, r0, r0
400133fc:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013400:	61725420 	cmnvs	r2, r0, lsr #8
40013404:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013408:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001340c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013410:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013414:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013418:	2044454c 	subcs	r4, r4, ip, asr #10
4001341c:	69725728 	ldmdbvs	r2!, {r3, r5, r8, r9, sl, ip, lr}^
40013420:	4c206574 	stcmi	5, cr6, [r0], #-464	; 0xfffffe30
40013424:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
40013428:	20676e69 	rsbcs	r6, r7, r9, ror #28
4001342c:	462d6948 	strtmi	r6, [sp], -r8, asr #18
40013430:	20716572 	rsbscs	r6, r1, r2, ror r5
40013434:	29707553 	ldmdbcs	r0!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
40013438:	00000a20 	andeq	r0, r0, r0, lsr #20
4001343c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013440:	61725420 	cmnvs	r2, r0, lsr #8
40013444:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013448:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001344c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013450:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013454:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40013458:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4001345c:	0a203820 	beq	408214e4 <uiXorRegsMaskBackup+0x808708>
40013460:	00000000 	andeq	r0, r0, r0
40013464:	33726464 	cmncc	r2, #1677721600	; 0x64000000
40013468:	52736250 	rsbspl	r6, r3, #5
4001346c:	20292878 	eorcs	r2, r9, r8, ror r8
40013470:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40013474:	0a206465 	beq	4082c610 <uiXorRegsMaskBackup+0x813834>
40013478:	00000000 	andeq	r0, r0, r0
4001347c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013480:	61725420 	cmnvs	r2, r0, lsr #8
40013484:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013488:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4001348c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013490:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013494:	42454420 	submi	r4, r5, #536870912	; 0x20000000
40013498:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4001349c:	0a203920 	beq	40821924 <uiXorRegsMaskBackup+0x808b48>
400134a0:	00000000 	andeq	r0, r0, r0
400134a4:	33726464 	cmncc	r2, #1677721600	; 0x64000000
400134a8:	54736250 	ldrbtpl	r6, [r3], #-592	; 0x250
400134ac:	20292878 	eorcs	r2, r9, r8, ror r8
400134b0:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
400134b4:	0a206465 	beq	4082c650 <uiXorRegsMaskBackup+0x813874>
400134b8:	00000000 	andeq	r0, r0, r0
400134bc:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400134c0:	61725420 	cmnvs	r2, r0, lsr #8
400134c4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400134c8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400134cc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400134d0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400134d4:	42454420 	submi	r4, r5, #536870912	; 0x20000000
400134d8:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
400134dc:	20303120 	eorscs	r3, r0, r0, lsr #2
400134e0:	0000000a 	andeq	r0, r0, sl
400134e4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400134e8:	61725420 	cmnvs	r2, r0, lsr #8
400134ec:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400134f0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400134f4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400134f8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400134fc:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013500:	2044454c 	subcs	r4, r4, ip, asr #10
40013504:	53514428 	cmppl	r1, #671088640	; 0x28000000
40013508:	6e654320 	cdpvs	3, 6, cr4, cr5, cr0, {1}
4001350c:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
40013510:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40013514:	206e6f69 	rsbcs	r6, lr, r9, ror #30
40013518:	20295852 	eorcs	r5, r9, r2, asr r8
4001351c:	0000000a 	andeq	r0, r0, sl
40013520:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013524:	61725420 	cmnvs	r2, r0, lsr #8
40013528:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4001352c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013530:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013534:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013538:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4001353c:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
40013540:	20313120 	eorscs	r3, r1, r0, lsr #2
40013544:	0000000a 	andeq	r0, r0, sl
40013548:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4001354c:	61725420 	cmnvs	r2, r0, lsr #8
40013550:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013554:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013558:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4001355c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
40013560:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40013564:	2044454c 	subcs	r4, r4, ip, asr #10
40013568:	53514428 	cmppl	r1, #671088640	; 0x28000000
4001356c:	6e654320 	cdpvs	3, 6, cr4, cr5, cr0, {1}
40013570:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
40013574:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40013578:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4001357c:	20295854 	eorcs	r5, r9, r4, asr r8
40013580:	0000000a 	andeq	r0, r0, sl
40013584:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013588:	61725420 	cmnvs	r2, r0, lsr #8
4001358c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40013590:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
40013594:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
40013598:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4001359c:	42454420 	submi	r4, r5, #536870912	; 0x20000000
400135a0:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
400135a4:	20323120 	eorscs	r3, r2, r0, lsr #2
400135a8:	0000000a 	andeq	r0, r0, sl
400135ac:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400135b0:	61725420 	cmnvs	r2, r0, lsr #8
400135b4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
400135b8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
400135bc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
400135c0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
400135c4:	42454420 	submi	r4, r5, #536870912	; 0x20000000
400135c8:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
400135cc:	20333120 	eorscs	r3, r3, r0, lsr #2
400135d0:	0000000a 	andeq	r0, r0, sl
400135d4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
400135d8:	78452072 	stmdavc	r5, {r1, r4, r5, r6, sp}^
400135dc:	65726970 	ldrbvs	r6, [r2, #-2416]!	; 0x970
400135e0:	000a2064 	andeq	r2, sl, r4, rrx
400135e4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
400135e8:	50202d20 	eorpl	r2, r0, r0, lsr #26
400135ec:	575f5055 			; <UNDEFINED> instruction: 0x575f5055
400135f0:	4f4d5f4c 	svcmi	0x004d5f4c
400135f4:	30094544 	andcc	r4, r9, r4, asr #10
400135f8:	0a203078 	beq	4081f7e0 <uiXorRegsMaskBackup+0x806a04>
400135fc:	00000000 	andeq	r0, r0, r0
40013600:	00437830 	subeq	r7, r3, r0, lsr r8
40013604:	0000000a 	andeq	r0, r0, sl
40013608:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4001360c:	50202d20 	eorpl	r2, r0, r0, lsr #26
40013610:	525f5055 	subspl	r5, pc, #85	; 0x55
40013614:	4f4d5f4c 	svcmi	0x004d5f4c
40013618:	30094544 	andcc	r4, r9, r4, asr #10
4001361c:	0a203278 	beq	40820004 <uiXorRegsMaskBackup+0x807228>
40013620:	00000000 	andeq	r0, r0, r0
40013624:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
40013628:	50202d20 	eorpl	r2, r0, r0, lsr #26
4001362c:	445f5055 	ldrbmi	r5, [pc], #-85	; 40013634 <serdesCfg+0x998>
40013630:	525f5351 	subspl	r5, pc, #1140850689	; 0x44000001
40013634:	78300944 	ldmdavc	r0!, {r2, r6, r8, fp}
40013638:	000a2033 	andeq	r2, sl, r3, lsr r0

Disassembly of section .data:

40013640 <ddr3_A0_db_667>:
40013640:	00001400 	andeq	r1, r0, r0, lsl #8
40013644:	7301ca28 	movwvc	ip, #6696	; 0x1a28
40013648:	00001404 	andeq	r1, r0, r4, lsl #8
4001364c:	3630b800 	ldrtcc	fp, [r0], -r0, lsl #16
40013650:	00001408 	andeq	r1, r0, r8, lsl #8
40013654:	43149775 	tstmi	r4, #30670848	; 0x1d40000
40013658:	0000140c 	andeq	r1, r0, ip, lsl #8
4001365c:	38d83fe0 	ldmcc	r8, {r5, r6, r7, r8, r9, sl, fp, ip, sp}^
40013660:	00001410 	andeq	r1, r0, r0, lsl r4
40013664:	040f0000 	streq	r0, [pc], #0	; 4001366c <ddr3_A0_db_667+0x2c>
40013668:	00001414 	andeq	r1, r0, r4, lsl r4
4001366c:	00000000 	andeq	r0, r0, r0
40013670:	00001418 	andeq	r1, r0, r8, lsl r4
40013674:	00000e00 	andeq	r0, r0, r0, lsl #28
40013678:	00001420 	andeq	r1, r0, r0, lsr #8
4001367c:	00000004 	andeq	r0, r0, r4
40013680:	00001424 	andeq	r1, r0, r4, lsr #8
40013684:	0000d3ff 	strdeq	sp, [r0], -pc	; <UNPREDICTABLE>
40013688:	00001428 	andeq	r1, r0, r8, lsr #8
4001368c:	000f8830 	andeq	r8, pc, r0, lsr r8	; <UNPREDICTABLE>
40013690:	0000142c 	andeq	r1, r0, ip, lsr #8
40013694:	214c2f38 	cmpcs	ip, r8, lsr pc
40013698:	0000147c 	andeq	r1, r0, ip, ror r4
4001369c:	0000c671 	andeq	ip, r0, r1, ror r6
400136a0:	000014a0 	andeq	r1, r0, r0, lsr #9
400136a4:	000002a9 	andeq	r0, r0, r9, lsr #5
400136a8:	000014a8 	andeq	r1, r0, r8, lsr #9
400136ac:	00000101 	andeq	r0, r0, r1, lsl #2
400136b0:	00020220 	andeq	r0, r2, r0, lsr #4
400136b4:	00000007 	andeq	r0, r0, r7
400136b8:	00001494 	muleq	r0, r4, r4
400136bc:	00010000 	andeq	r0, r1, r0
400136c0:	00001498 	muleq	r0, r8, r4
400136c4:	00000000 	andeq	r0, r0, r0
400136c8:	0000149c 	muleq	r0, ip, r4
400136cc:	00000001 	andeq	r0, r0, r1
400136d0:	000014c0 	andeq	r1, r0, r0, asr #9
400136d4:	192434e9 	stmdbne	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
400136d8:	000014c4 	andeq	r1, r0, r4, asr #9
400136dc:	092434e9 	stmdbeq	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
400136e0:	000200e8 	andeq	r0, r2, r8, ror #1
400136e4:	3fff0e01 	svccc	0x00ff0e01
400136e8:	00020184 	andeq	r0, r2, r4, lsl #3
400136ec:	3fffffe0 	svccc	0x00ffffe0
400136f0:	00001504 	andeq	r1, r0, r4, lsl #10
400136f4:	7ffffff1 	svcvc	0x00fffff1
400136f8:	0000150c 	andeq	r1, r0, ip, lsl #10
400136fc:	00000000 	andeq	r0, r0, r0
40013700:	00001514 	andeq	r1, r0, r4, lsl r5
40013704:	00000000 	andeq	r0, r0, r0
40013708:	0000151c 	andeq	r1, r0, ip, lsl r5
4001370c:	00000000 	andeq	r0, r0, r0
40013710:	00001538 	andeq	r1, r0, r8, lsr r5
40013714:	0000000b 	andeq	r0, r0, fp
40013718:	0000153c 	andeq	r1, r0, ip, lsr r5
4001371c:	0000000d 	andeq	r0, r0, sp
40013720:	000015d0 	ldrdeq	r1, [r0], -r0
40013724:	00000640 	andeq	r0, r0, r0, asr #12
40013728:	000015d4 	ldrdeq	r1, [r0], -r4
4001372c:	00000046 	andeq	r0, r0, r6, asr #32
40013730:	000015d8 	ldrdeq	r1, [r0], -r8
40013734:	00000010 	andeq	r0, r0, r0, lsl r0
40013738:	000015dc 	ldrdeq	r1, [r0], -ip
4001373c:	00000000 	andeq	r0, r0, r0
40013740:	000015e4 	andeq	r1, r0, r4, ror #11
40013744:	00203c18 	eoreq	r3, r0, r8, lsl ip
40013748:	000015ec 	andeq	r1, r0, ip, ror #11
4001374c:	d800aa25 	stmdale	r0, {r0, r2, r5, r9, fp, sp, pc}
	...

400137d0 <ddr3_A0_AMC_667>:
400137d0:	00001400 	andeq	r1, r0, r0, lsl #8
400137d4:	7301ca28 	movwvc	ip, #6696	; 0x1a28
400137d8:	00001404 	andeq	r1, r0, r4, lsl #8
400137dc:	3630b800 	ldrtcc	fp, [r0], -r0, lsl #16
400137e0:	00001408 	andeq	r1, r0, r8, lsl #8
400137e4:	43149775 	tstmi	r4, #30670848	; 0x1d40000
400137e8:	0000140c 	andeq	r1, r0, ip, lsl #8
400137ec:	38d83fe0 	ldmcc	r8, {r5, r6, r7, r8, r9, sl, fp, ip, sp}^
400137f0:	00001410 	andeq	r1, r0, r0, lsl r4
400137f4:	040f000c 	streq	r0, [pc], #-12	; 400137fc <ddr3_A0_AMC_667+0x2c>
400137f8:	00001414 	andeq	r1, r0, r4, lsl r4
400137fc:	00000000 	andeq	r0, r0, r0
40013800:	00001418 	andeq	r1, r0, r8, lsl r4
40013804:	00000e00 	andeq	r0, r0, r0, lsl #28
40013808:	00001420 	andeq	r1, r0, r0, lsr #8
4001380c:	00000004 	andeq	r0, r0, r4
40013810:	00001424 	andeq	r1, r0, r4, lsr #8
40013814:	0000d3ff 	strdeq	sp, [r0], -pc	; <UNPREDICTABLE>
40013818:	00001428 	andeq	r1, r0, r8, lsr #8
4001381c:	000f8830 	andeq	r8, pc, r0, lsr r8	; <UNPREDICTABLE>
40013820:	0000142c 	andeq	r1, r0, ip, lsr #8
40013824:	214c2f38 	cmpcs	ip, r8, lsr pc
40013828:	0000147c 	andeq	r1, r0, ip, ror r4
4001382c:	0000c671 	andeq	ip, r0, r1, ror r6
40013830:	000014a0 	andeq	r1, r0, r0, lsr #9
40013834:	000002a9 	andeq	r0, r0, r9, lsr #5
40013838:	000014a8 	andeq	r1, r0, r8, lsr #9
4001383c:	00000101 	andeq	r0, r0, r1, lsl #2
40013840:	00020220 	andeq	r0, r2, r0, lsr #4
40013844:	00000007 	andeq	r0, r0, r7
40013848:	00001494 	muleq	r0, r4, r4
4001384c:	00010000 	andeq	r0, r1, r0
40013850:	00001498 	muleq	r0, r8, r4
40013854:	00000000 	andeq	r0, r0, r0
40013858:	0000149c 	muleq	r0, ip, r4
4001385c:	00000001 	andeq	r0, r0, r1
40013860:	000014c0 	andeq	r1, r0, r0, asr #9
40013864:	192434e9 	stmdbne	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
40013868:	000014c4 	andeq	r1, r0, r4, asr #9
4001386c:	092434e9 	stmdbeq	r4!, {r0, r3, r5, r6, r7, sl, ip, sp}
40013870:	000200e8 	andeq	r0, r2, r8, ror #1
40013874:	3fff0e01 	svccc	0x00ff0e01
40013878:	00020184 	andeq	r0, r2, r4, lsl #3
4001387c:	3fffffe0 	svccc	0x00ffffe0
40013880:	00001504 	andeq	r1, r0, r4, lsl #10
40013884:	3ffffff1 	svccc	0x00fffff1
40013888:	0000150c 	andeq	r1, r0, ip, lsl #10
4001388c:	00000000 	andeq	r0, r0, r0
40013890:	00001514 	andeq	r1, r0, r4, lsl r5
40013894:	00000000 	andeq	r0, r0, r0
40013898:	0000151c 	andeq	r1, r0, ip, lsl r5
4001389c:	00000000 	andeq	r0, r0, r0
400138a0:	00001538 	andeq	r1, r0, r8, lsr r5
400138a4:	0000000b 	andeq	r0, r0, fp
400138a8:	0000153c 	andeq	r1, r0, ip, lsr r5
400138ac:	0000000d 	andeq	r0, r0, sp
400138b0:	000015d0 	ldrdeq	r1, [r0], -r0
400138b4:	00000640 	andeq	r0, r0, r0, asr #12
400138b8:	000015d4 	ldrdeq	r1, [r0], -r4
400138bc:	00000046 	andeq	r0, r0, r6, asr #32
400138c0:	000015d8 	ldrdeq	r1, [r0], -r8
400138c4:	00000010 	andeq	r0, r0, r0, lsl r0
400138c8:	000015dc 	ldrdeq	r1, [r0], -ip
400138cc:	00000000 	andeq	r0, r0, r0
400138d0:	000015e4 	andeq	r1, r0, r4, ror #11
400138d4:	00203c18 	eoreq	r3, r0, r8, lsl ip
400138d8:	000015ec 	andeq	r1, r0, ip, ror #11
400138dc:	d800aa25 	stmdale	r0, {r0, r2, r5, r9, fp, sp, pc}
	...

40013960 <ddr3_A0_db_400>:
40013960:	00001400 	andeq	r1, r0, r0, lsl #8
40013964:	7300cc30 	movwvc	ip, #3120	; 0xc30
40013968:	00001404 	andeq	r1, r0, r4, lsl #8
4001396c:	3630b840 	ldrtcc	fp, [r0], -r0, asr #16
40013970:	00001408 	andeq	r1, r0, r8, lsl #8
40013974:	33137663 	tstcc	r3, #103809024	; 0x6300000
40013978:	0000140c 	andeq	r1, r0, ip, lsl #8
4001397c:	38000c55 	stmdacc	r0, {r0, r2, r4, r6, sl, fp}
40013980:	00001410 	andeq	r1, r0, r0, lsl r4
40013984:	040f0000 	streq	r0, [pc], #0	; 4001398c <ddr3_A0_db_400+0x2c>
40013988:	00001414 	andeq	r1, r0, r4, lsl r4
4001398c:	00000000 	andeq	r0, r0, r0
40013990:	00001418 	andeq	r1, r0, r8, lsl r4
40013994:	00000e00 	andeq	r0, r0, r0, lsl #28
40013998:	0000141c 	andeq	r1, r0, ip, lsl r4
4001399c:	00000672 	andeq	r0, r0, r2, ror r6
400139a0:	00001420 	andeq	r1, r0, r0, lsr #8
400139a4:	00000004 	andeq	r0, r0, r4
400139a8:	00001424 	andeq	r1, r0, r4, lsr #8
400139ac:	0100d3ff 	strdeq	sp, [r0, -pc]
400139b0:	00001428 	andeq	r1, r0, r8, lsr #8
400139b4:	000d6720 	andeq	r6, sp, r0, lsr #14
400139b8:	0000142c 	andeq	r1, r0, ip, lsr #8
400139bc:	014c2f38 	cmpeq	ip, r8, lsr pc
400139c0:	0000147c 	andeq	r1, r0, ip, ror r4
400139c4:	00006571 	andeq	r6, r0, r1, ror r5
400139c8:	00001494 	muleq	r0, r4, r4
400139cc:	00010000 	andeq	r0, r1, r0
400139d0:	00001498 	muleq	r0, r8, r4
400139d4:	00000000 	andeq	r0, r0, r0
400139d8:	0000149c 	muleq	r0, ip, r4
400139dc:	00000001 	andeq	r0, r0, r1
400139e0:	000014a0 	andeq	r1, r0, r0, lsr #9
400139e4:	000002a9 	andeq	r0, r0, r9, lsr #5
400139e8:	000014a8 	andeq	r1, r0, r8, lsr #9
400139ec:	00000101 	andeq	r0, r0, r1, lsl #2
400139f0:	00020220 	andeq	r0, r2, r0, lsr #4
400139f4:	00000007 	andeq	r0, r0, r7
400139f8:	000014c0 	andeq	r1, r0, r0, asr #9
400139fc:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
40013a00:	000014c4 	andeq	r1, r0, r4, asr #9
40013a04:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
40013a08:	000200e8 	andeq	r0, r2, r8, ror #1
40013a0c:	3fff0e01 	svccc	0x00ff0e01
40013a10:	00020184 	andeq	r0, r2, r4, lsl #3
40013a14:	3fffffe0 	svccc	0x00ffffe0
40013a18:	00001504 	andeq	r1, r0, r4, lsl #10
40013a1c:	7ffffff1 	svcvc	0x00fffff1
40013a20:	0000150c 	andeq	r1, r0, ip, lsl #10
40013a24:	00000000 	andeq	r0, r0, r0
40013a28:	00001514 	andeq	r1, r0, r4, lsl r5
40013a2c:	00000000 	andeq	r0, r0, r0
40013a30:	0000151c 	andeq	r1, r0, ip, lsl r5
40013a34:	00000000 	andeq	r0, r0, r0
40013a38:	00001538 	andeq	r1, r0, r8, lsr r5
40013a3c:	00000008 	andeq	r0, r0, r8
40013a40:	0000153c 	andeq	r1, r0, ip, lsr r5
40013a44:	0000000a 	andeq	r0, r0, sl
40013a48:	000015d0 	ldrdeq	r1, [r0], -r0
40013a4c:	00000630 	andeq	r0, r0, r0, lsr r6
40013a50:	000015d4 	ldrdeq	r1, [r0], -r4
40013a54:	00000046 	andeq	r0, r0, r6, asr #32
40013a58:	000015d8 	ldrdeq	r1, [r0], -r8
40013a5c:	00000008 	andeq	r0, r0, r8
40013a60:	000015dc 	ldrdeq	r1, [r0], -ip
40013a64:	00000000 	andeq	r0, r0, r0
40013a68:	000015e4 	andeq	r1, r0, r4, ror #11
40013a6c:	00203c18 	eoreq	r3, r0, r8, lsl ip
40013a70:	000015ec 	andeq	r1, r0, ip, ror #11
40013a74:	f800aa25 			; <UNDEFINED> instruction: 0xf800aa25
	...

40013af0 <ddr3_Z1_db_600>:
40013af0:	00001400 	andeq	r1, r0, r0, lsl #8
40013af4:	7301ca28 	movwvc	ip, #6696	; 0x1a28
40013af8:	00001404 	andeq	r1, r0, r4, lsl #8
40013afc:	3630b040 	ldrtcc	fp, [r0], -r0, asr #32
40013b00:	00001408 	andeq	r1, r0, r8, lsl #8
40013b04:	44149887 	ldrmi	r9, [r4], #-2183	; 0x887
40013b08:	0000140c 	andeq	r1, r0, ip, lsl #8
40013b0c:	38d83fe0 	ldmcc	r8, {r5, r6, r7, r8, r9, sl, fp, ip, sp}^
40013b10:	00001410 	andeq	r1, r0, r0, lsl r4
40013b14:	040f0000 	streq	r0, [pc], #0	; 40013b1c <ddr3_Z1_db_600+0x2c>
40013b18:	00001414 	andeq	r1, r0, r4, lsl r4
40013b1c:	00000000 	andeq	r0, r0, r0
40013b20:	00001418 	andeq	r1, r0, r8, lsl r4
40013b24:	00000e00 	andeq	r0, r0, r0, lsl #28
40013b28:	00001420 	andeq	r1, r0, r0, lsr #8
40013b2c:	00000004 	andeq	r0, r0, r4
40013b30:	00001424 	andeq	r1, r0, r4, lsr #8
40013b34:	0100d1ff 	strdeq	sp, [r0, -pc]
40013b38:	00001428 	andeq	r1, r0, r8, lsr #8
40013b3c:	000f8830 	andeq	r8, pc, r0, lsr r8	; <UNPREDICTABLE>
40013b40:	0000142c 	andeq	r1, r0, ip, lsr #8
40013b44:	214c2f38 	cmpcs	ip, r8, lsr pc
40013b48:	0000147c 	andeq	r1, r0, ip, ror r4
40013b4c:	0000c671 	andeq	ip, r0, r1, ror r6
40013b50:	000014a8 	andeq	r1, r0, r8, lsr #9
40013b54:	00000101 	andeq	r0, r0, r1, lsl #2
40013b58:	00020220 	andeq	r0, r2, r0, lsr #4
40013b5c:	00000007 	andeq	r0, r0, r7
40013b60:	00001494 	muleq	r0, r4, r4
40013b64:	00010000 	andeq	r0, r1, r0
40013b68:	00001498 	muleq	r0, r8, r4
40013b6c:	00000000 	andeq	r0, r0, r0
40013b70:	0000149c 	muleq	r0, ip, r4
40013b74:	00000001 	andeq	r0, r0, r1
40013b78:	000014c0 	andeq	r1, r0, r0, asr #9
40013b7c:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
40013b80:	000014c4 	andeq	r1, r0, r4, asr #9
40013b84:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
40013b88:	000200e8 	andeq	r0, r2, r8, ror #1
40013b8c:	3fff0e01 	svccc	0x00ff0e01
40013b90:	00020184 	andeq	r0, r2, r4, lsl #3
40013b94:	3fffffe0 	svccc	0x00ffffe0
40013b98:	00001504 	andeq	r1, r0, r4, lsl #10
40013b9c:	7ffffff1 	svcvc	0x00fffff1
40013ba0:	0000150c 	andeq	r1, r0, ip, lsl #10
40013ba4:	00000000 	andeq	r0, r0, r0
40013ba8:	00001514 	andeq	r1, r0, r4, lsl r5
40013bac:	00000000 	andeq	r0, r0, r0
40013bb0:	0000151c 	andeq	r1, r0, ip, lsl r5
40013bb4:	00000000 	andeq	r0, r0, r0
40013bb8:	00001538 	andeq	r1, r0, r8, lsr r5
40013bbc:	0000000b 	andeq	r0, r0, fp
40013bc0:	0000153c 	andeq	r1, r0, ip, lsr r5
40013bc4:	0000000d 	andeq	r0, r0, sp
40013bc8:	000015d0 	ldrdeq	r1, [r0], -r0
40013bcc:	00000650 	andeq	r0, r0, r0, asr r6
40013bd0:	000015d4 	ldrdeq	r1, [r0], -r4
40013bd4:	00000046 	andeq	r0, r0, r6, asr #32
40013bd8:	000015d8 	ldrdeq	r1, [r0], -r8
40013bdc:	00000010 	andeq	r0, r0, r0, lsl r0
40013be0:	000015dc 	ldrdeq	r1, [r0], -ip
40013be4:	00000000 	andeq	r0, r0, r0
40013be8:	000015e4 	andeq	r1, r0, r4, ror #11
40013bec:	00203c18 	eoreq	r3, r0, r8, lsl ip
40013bf0:	000015ec 	andeq	r1, r0, ip, ror #11
40013bf4:	de000025 	walignile	wr0, wr0, wr5, #0
	...

40013c80 <ddr3_Z1_db_300>:
40013c80:	00001400 	andeq	r1, r0, r0, lsl #8
40013c84:	7300cc30 	movwvc	ip, #3120	; 0xc30
40013c88:	00001404 	andeq	r1, r0, r4, lsl #8
40013c8c:	3630b840 	ldrtcc	fp, [r0], -r0, asr #16
40013c90:	00001408 	andeq	r1, r0, r8, lsl #8
40013c94:	33137663 	tstcc	r3, #103809024	; 0x6300000
40013c98:	0000140c 	andeq	r1, r0, ip, lsl #8
40013c9c:	38000c55 	stmdacc	r0, {r0, r2, r4, r6, sl, fp}
40013ca0:	00001410 	andeq	r1, r0, r0, lsl r4
40013ca4:	040f0000 	streq	r0, [pc], #0	; 40013cac <ddr3_Z1_db_300+0x2c>
40013ca8:	00001414 	andeq	r1, r0, r4, lsl r4
40013cac:	00000000 	andeq	r0, r0, r0
40013cb0:	00001418 	andeq	r1, r0, r8, lsl r4
40013cb4:	00000e00 	andeq	r0, r0, r0, lsl #28
40013cb8:	0000141c 	andeq	r1, r0, ip, lsl r4
40013cbc:	00000672 	andeq	r0, r0, r2, ror r6
40013cc0:	00001420 	andeq	r1, r0, r0, lsr #8
40013cc4:	00000004 	andeq	r0, r0, r4
40013cc8:	00001424 	andeq	r1, r0, r4, lsr #8
40013ccc:	0100f1ff 	strdeq	pc, [r0, -pc]
40013cd0:	00001428 	andeq	r1, r0, r8, lsr #8
40013cd4:	000d6720 	andeq	r6, sp, r0, lsr #14
40013cd8:	0000142c 	andeq	r1, r0, ip, lsr #8
40013cdc:	014c2f38 	cmpeq	ip, r8, lsr pc
40013ce0:	0000147c 	andeq	r1, r0, ip, ror r4
40013ce4:	00006571 	andeq	r6, r0, r1, ror r5
40013ce8:	00001494 	muleq	r0, r4, r4
40013cec:	00010000 	andeq	r0, r1, r0
40013cf0:	00001498 	muleq	r0, r8, r4
40013cf4:	00000000 	andeq	r0, r0, r0
40013cf8:	0000149c 	muleq	r0, ip, r4
40013cfc:	00000001 	andeq	r0, r0, r1
40013d00:	000014c0 	andeq	r1, r0, r0, asr #9
40013d04:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
40013d08:	000014c4 	andeq	r1, r0, r4, asr #9
40013d0c:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
40013d10:	000200e8 	andeq	r0, r2, r8, ror #1
40013d14:	3fff0e01 	svccc	0x00ff0e01
40013d18:	00020184 	andeq	r0, r2, r4, lsl #3
40013d1c:	3fffffe0 	svccc	0x00ffffe0
40013d20:	00001504 	andeq	r1, r0, r4, lsl #10
40013d24:	7ffffff1 	svcvc	0x00fffff1
40013d28:	0000150c 	andeq	r1, r0, ip, lsl #10
40013d2c:	00000000 	andeq	r0, r0, r0
40013d30:	00001514 	andeq	r1, r0, r4, lsl r5
40013d34:	00000000 	andeq	r0, r0, r0
40013d38:	0000151c 	andeq	r1, r0, ip, lsl r5
40013d3c:	00000000 	andeq	r0, r0, r0
40013d40:	00001538 	andeq	r1, r0, r8, lsr r5
40013d44:	00000008 	andeq	r0, r0, r8
40013d48:	0000153c 	andeq	r1, r0, ip, lsr r5
40013d4c:	0000000a 	andeq	r0, r0, sl
40013d50:	000015d0 	ldrdeq	r1, [r0], -r0
40013d54:	00000630 	andeq	r0, r0, r0, lsr r6
40013d58:	000015d4 	ldrdeq	r1, [r0], -r4
40013d5c:	00000046 	andeq	r0, r0, r6, asr #32
40013d60:	000015d8 	ldrdeq	r1, [r0], -r8
40013d64:	00000008 	andeq	r0, r0, r8
40013d68:	000015dc 	ldrdeq	r1, [r0], -ip
40013d6c:	00000000 	andeq	r0, r0, r0
40013d70:	000015e4 	andeq	r1, r0, r4, ror #11
40013d74:	00203c18 	eoreq	r3, r0, r8, lsl ip
40013d78:	000015ec 	andeq	r1, r0, ip, ror #11
40013d7c:	de000025 	walignile	wr0, wr0, wr5, #0
	...

40013e10 <ddr3_db_rev2_667>:
40013e10:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e14:	c002011a 	andgt	r0, r2, sl, lsl r1
40013e18:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e1c:	c0420100 	subgt	r0, r2, r0, lsl #2
40013e20:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e24:	c082020a 	addgt	r0, r2, sl, lsl #4
40013e28:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e2c:	c0c20017 	sbcgt	r0, r2, r7, lsl r0
40013e30:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e34:	c1020113 	tstgt	r2, r3, lsl r1
40013e38:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e3c:	c1420107 	cmpgt	r2, r7, lsl #2
40013e40:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e44:	c182011f 	orrgt	r0, r2, pc, lsl r1
40013e48:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e4c:	c1c2001c 	bicgt	r0, r2, ip, lsl r0
40013e50:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e54:	c202010d 	andgt	r0, r2, #1073741827	; 0x40000003
40013e58:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e5c:	c0004a06 	andgt	r4, r0, r6, lsl #20
40013e60:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e64:	c040690d 	subgt	r6, r0, sp, lsl #18
40013e68:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e6c:	c0806a0d 	addgt	r6, r0, sp, lsl #20
40013e70:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e74:	c0c0a01b 	sbcgt	sl, r0, fp, lsl r0
40013e78:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e7c:	c1003a01 	tstgt	r0, r1, lsl #20
40013e80:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e84:	c1408113 	cmpgt	r0, r3, lsl r1
40013e88:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e8c:	c1805609 	orrgt	r5, r0, r9, lsl #12
40013e90:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e94:	c1c04504 	bicgt	r4, r0, r4, lsl #10
40013e98:	000016a0 	andeq	r1, r0, r0, lsr #13
40013e9c:	c2009518 	andgt	r9, r0, #100663296	; 0x6000000
40013ea0:	000016a0 	andeq	r1, r0, r0, lsr #13
40013ea4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40013ea8:	00001538 	andeq	r1, r0, r8, lsr r5
40013eac:	0000000b 	andeq	r0, r0, fp
40013eb0:	0000153c 	andeq	r1, r0, ip, lsr r5
40013eb4:	0000000f 	andeq	r0, r0, pc
40013eb8:	00001480 	andeq	r1, r0, r0, lsl #9
40013ebc:	00000001 	andeq	r0, r0, r1
	...

40013fa0 <ddr3_db_rev2_800>:
40013fa0:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fa4:	c0020301 	andgt	r0, r2, r1, lsl #6
40013fa8:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fac:	c0420202 	subgt	r0, r2, r2, lsl #4
40013fb0:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fb4:	c0820314 	addgt	r0, r2, r4, lsl r3
40013fb8:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fbc:	c0c20117 	sbcgt	r0, r2, r7, lsl r1
40013fc0:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fc4:	c1020219 	tstgt	r2, r9, lsl r2
40013fc8:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fcc:	c142020b 	cmpgt	r2, fp, lsl #4
40013fd0:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fd4:	c182030a 	orrgt	r0, r2, sl, lsl #6
40013fd8:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fdc:	c1c2011d 	bicgt	r0, r2, sp, lsl r1
40013fe0:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fe4:	c2020212 	andgt	r0, r2, #536870913	; 0x20000001
40013fe8:	000016a0 	andeq	r1, r0, r0, lsr #13
40013fec:	c0007a12 	andgt	r7, r0, r2, lsl sl
40013ff0:	000016a0 	andeq	r1, r0, r0, lsr #13
40013ff4:	c0408d16 	subgt	r8, r0, r6, lsl sp
40013ff8:	000016a0 	andeq	r1, r0, r0, lsr #13
40013ffc:	c0809e1b 	addgt	r9, r0, fp, lsl lr
40014000:	000016a0 	andeq	r1, r0, r0, lsr #13
40014004:	c0c0ac1f 	sbcgt	sl, r0, pc, lsl ip
40014008:	000016a0 	andeq	r1, r0, r0, lsr #13
4001400c:	c1005e0a 	tstgt	r0, sl, lsl #28
40014010:	000016a0 	andeq	r1, r0, r0, lsr #13
40014014:	c140a91d 	cmpgt	r0, sp, lsl r9
40014018:	000016a0 	andeq	r1, r0, r0, lsr #13
4001401c:	c1808e17 	orrgt	r8, r0, r7, lsl lr
40014020:	000016a0 	andeq	r1, r0, r0, lsr #13
40014024:	c1c05509 	bicgt	r5, r0, r9, lsl #10
40014028:	000016a0 	andeq	r1, r0, r0, lsr #13
4001402c:	c2003a01 	andgt	r3, r0, #4096	; 0x1000
40014030:	000016a0 	andeq	r1, r0, r0, lsr #13
40014034:	c0007a12 	andgt	r7, r0, r2, lsl sl
40014038:	000016a0 	andeq	r1, r0, r0, lsr #13
4001403c:	c0408d16 	subgt	r8, r0, r6, lsl sp
40014040:	000016a0 	andeq	r1, r0, r0, lsr #13
40014044:	c0809e1b 	addgt	r9, r0, fp, lsl lr
40014048:	000016a0 	andeq	r1, r0, r0, lsr #13
4001404c:	c0c0ac1f 	sbcgt	sl, r0, pc, lsl ip
40014050:	000016a0 	andeq	r1, r0, r0, lsr #13
40014054:	c1005e0a 	tstgt	r0, sl, lsl #28
40014058:	000016a0 	andeq	r1, r0, r0, lsr #13
4001405c:	c140a91d 	cmpgt	r0, sp, lsl r9
40014060:	000016a0 	andeq	r1, r0, r0, lsr #13
40014064:	c1808e17 	orrgt	r8, r0, r7, lsl lr
40014068:	000016a0 	andeq	r1, r0, r0, lsr #13
4001406c:	c1c05509 	bicgt	r5, r0, r9, lsl #10
40014070:	000016a0 	andeq	r1, r0, r0, lsr #13
40014074:	c2003a01 	andgt	r3, r0, #4096	; 0x1000
40014078:	000016a0 	andeq	r1, r0, r0, lsr #13
4001407c:	c803000b 	stmdagt	r3, {r0, r1, r3}
40014080:	00001538 	andeq	r1, r0, r8, lsr r5
40014084:	0000000d 	andeq	r0, r0, sp
40014088:	0000153c 	andeq	r1, r0, ip, lsr r5
4001408c:	00000011 	andeq	r0, r0, r1, lsl r0
40014090:	00001480 	andeq	r1, r0, r0, lsl #9
40014094:	00000001 	andeq	r0, r0, r1
	...

40014130 <ddr3_db_400>:
40014130:	000016a0 	andeq	r1, r0, r0, lsr #13
40014134:	c002010c 	andgt	r0, r2, ip, lsl #2
40014138:	000016a0 	andeq	r1, r0, r0, lsr #13
4001413c:	c042001c 	subgt	r0, r2, ip, lsl r0
40014140:	000016a0 	andeq	r1, r0, r0, lsr #13
40014144:	c0820115 	addgt	r0, r2, r5, lsl r1
40014148:	000016a0 	andeq	r1, r0, r0, lsr #13
4001414c:	c0c20019 	sbcgt	r0, r2, r9, lsl r0
40014150:	000016a0 	andeq	r1, r0, r0, lsr #13
40014154:	c1020108 	tstgt	r2, r8, lsl #2
40014158:	000016a0 	andeq	r1, r0, r0, lsr #13
4001415c:	c1420100 	mrsgt	r0, (UNDEF: 82)
40014160:	000016a0 	andeq	r1, r0, r0, lsr #13
40014164:	c1820111 	orrgt	r0, r2, r1, lsl r1
40014168:	000016a0 	andeq	r1, r0, r0, lsr #13
4001416c:	c1c2001b 	bicgt	r0, r2, fp, lsl r0
40014170:	000016a0 	andeq	r1, r0, r0, lsr #13
40014174:	c202010c 	andgt	r0, r2, #3
40014178:	000016a0 	andeq	r1, r0, r0, lsr #13
4001417c:	c0005508 	andgt	r5, r0, r8, lsl #10
40014180:	000016a0 	andeq	r1, r0, r0, lsr #13
40014184:	c0409819 	subgt	r9, r0, r9, lsl r8
40014188:	000016a0 	andeq	r1, r0, r0, lsr #13
4001418c:	c080650c 	addgt	r6, r0, ip, lsl #10
40014190:	000016a0 	andeq	r1, r0, r0, lsr #13
40014194:	c0c0700f 	sbcgt	r7, r0, pc
40014198:	000016a0 	andeq	r1, r0, r0, lsr #13
4001419c:	c1004103 	tstgt	r0, r3, lsl #2
400141a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400141a4:	c140a81d 	cmpgt	r0, sp, lsl r8
400141a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400141ac:	c180650c 	orrgt	r6, r0, ip, lsl #10
400141b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400141b4:	c1c08013 	bicgt	r8, r0, r3, lsl r0
400141b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400141bc:	c2005508 	andgt	r5, r0, #33554432	; 0x2000000
400141c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400141c4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
400141c8:	00001538 	andeq	r1, r0, r8, lsr r5
400141cc:	00000008 	andeq	r0, r0, r8
400141d0:	0000153c 	andeq	r1, r0, ip, lsr r5
400141d4:	0000000a 	andeq	r0, r0, sl
400141d8:	00001480 	andeq	r1, r0, r0, lsl #9
400141dc:	00000001 	andeq	r0, r0, r1
	...

400142c0 <ddr3_db_533>:
400142c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400142c4:	c002040c 	andgt	r0, r2, ip, lsl #8
400142c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400142cc:	c0420117 	subgt	r0, r2, r7, lsl r1
400142d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400142d4:	c082041b 	addgt	r0, r2, fp, lsl r4
400142d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400142dc:	c0c20117 	sbcgt	r0, r2, r7, lsl r1
400142e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400142e4:	c102040a 	tstgt	r2, sl, lsl #8
400142e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400142ec:	c1420117 	cmpgt	r2, r7, lsl r1
400142f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400142f4:	c1820419 	orrgt	r0, r2, r9, lsl r4
400142f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400142fc:	c1c20117 	bicgt	r0, r2, r7, lsl r1
40014300:	000016a0 	andeq	r1, r0, r0, lsr #13
40014304:	c2020117 	andgt	r0, r2, #-1073741819	; 0xc0000005
40014308:	000016a0 	andeq	r1, r0, r0, lsr #13
4001430c:	c0008113 	andgt	r8, r0, r3, lsl r1
40014310:	000016a0 	andeq	r1, r0, r0, lsr #13
40014314:	c0404504 	subgt	r4, r0, r4, lsl #10
40014318:	000016a0 	andeq	r1, r0, r0, lsr #13
4001431c:	c0808514 	addgt	r8, r0, r4, lsl r5
40014320:	000016a0 	andeq	r1, r0, r0, lsr #13
40014324:	c0c09418 	sbcgt	r9, r0, r8, lsl r4
40014328:	000016a0 	andeq	r1, r0, r0, lsr #13
4001432c:	c1006d0e 	tstgt	r0, lr, lsl #26
40014330:	000016a0 	andeq	r1, r0, r0, lsr #13
40014334:	c1405508 	cmpgt	r0, r8, lsl #10
40014338:	000016a0 	andeq	r1, r0, r0, lsr #13
4001433c:	c1807d12 	orrgt	r7, r0, r2, lsl sp
40014340:	000016a0 	andeq	r1, r0, r0, lsr #13
40014344:	c1c0b01f 	bicgt	fp, r0, pc, lsl r0
40014348:	000016a0 	andeq	r1, r0, r0, lsr #13
4001434c:	c2005d0a 	andgt	r5, r0, #640	; 0x280
40014350:	000016a0 	andeq	r1, r0, r0, lsr #13
40014354:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014358:	00001538 	andeq	r1, r0, r8, lsr r5
4001435c:	00000008 	andeq	r0, r0, r8
40014360:	0000153c 	andeq	r1, r0, ip, lsr r5
40014364:	0000000a 	andeq	r0, r0, sl
40014368:	00001480 	andeq	r1, r0, r0, lsl #9
4001436c:	00000001 	andeq	r0, r0, r1
	...

40014450 <ddr3_db_600>:
40014450:	000016a0 	andeq	r1, r0, r0, lsr #13
40014454:	c0020104 	andgt	r0, r2, r4, lsl #2
40014458:	000016a0 	andeq	r1, r0, r0, lsr #13
4001445c:	c0420010 	subgt	r0, r2, r0, lsl r0
40014460:	000016a0 	andeq	r1, r0, r0, lsr #13
40014464:	c0820112 	addgt	r0, r2, r2, lsl r1
40014468:	000016a0 	andeq	r1, r0, r0, lsr #13
4001446c:	c0c20009 	sbcgt	r0, r2, r9
40014470:	000016a0 	andeq	r1, r0, r0, lsr #13
40014474:	c102001f 	tstgt	r2, pc, lsl r0
40014478:	000016a0 	andeq	r1, r0, r0, lsr #13
4001447c:	c1420014 	cmpgt	r2, r4, lsl r0
40014480:	000016a0 	andeq	r1, r0, r0, lsr #13
40014484:	c1820109 	orrgt	r0, r2, r9, lsl #2
40014488:	000016a0 	andeq	r1, r0, r0, lsr #13
4001448c:	c1c2000c 	bicgt	r0, r2, ip
40014490:	000016a0 	andeq	r1, r0, r0, lsr #13
40014494:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40014498:	000016a0 	andeq	r1, r0, r0, lsr #13
4001449c:	c0009919 	andgt	r9, r0, r9, lsl r9
400144a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400144a4:	c0405508 	subgt	r5, r0, r8, lsl #10
400144a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400144ac:	c0809919 	addgt	r9, r0, r9, lsl r9
400144b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400144b4:	c0c09c1a 	sbcgt	r9, r0, sl, lsl ip
400144b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400144bc:	c1008113 	tstgt	r0, r3, lsl r1
400144c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400144c4:	c140650c 	cmpgt	r0, ip, lsl #10
400144c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400144cc:	c1809518 	orrgt	r9, r0, r8, lsl r5
400144d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400144d4:	c1c04103 	bicgt	r4, r0, r3, lsl #2
400144d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400144dc:	c2006d0e 	andgt	r6, r0, #896	; 0x380
400144e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400144e4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
400144e8:	00001538 	andeq	r1, r0, r8, lsr r5
400144ec:	0000000b 	andeq	r0, r0, fp
400144f0:	0000153c 	andeq	r1, r0, ip, lsr r5
400144f4:	0000000f 	andeq	r0, r0, pc
400144f8:	00001480 	andeq	r1, r0, r0, lsl #9
400144fc:	00000001 	andeq	r0, r0, r1
	...

400145e0 <ddr3_db_667>:
400145e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400145e4:	c0020103 	andgt	r0, r2, r3, lsl #2
400145e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400145ec:	c0420012 	subgt	r0, r2, r2, lsl r0
400145f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400145f4:	c0820113 	addgt	r0, r2, r3, lsl r1
400145f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400145fc:	c0c20012 	sbcgt	r0, r2, r2, lsl r0
40014600:	000016a0 	andeq	r1, r0, r0, lsr #13
40014604:	c1020100 	mrsgt	r0, (UNDEF: 18)
40014608:	000016a0 	andeq	r1, r0, r0, lsr #13
4001460c:	c1420016 	cmpgt	r2, r6, lsl r0
40014610:	000016a0 	andeq	r1, r0, r0, lsr #13
40014614:	c1820109 	orrgt	r0, r2, r9, lsl #2
40014618:	000016a0 	andeq	r1, r0, r0, lsr #13
4001461c:	c1c20010 	bicgt	r0, r2, r0, lsl r0
40014620:	000016a0 	andeq	r1, r0, r0, lsr #13
40014624:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40014628:	000016a0 	andeq	r1, r0, r0, lsr #13
4001462c:	c000b11f 	andgt	fp, r0, pc, lsl r1
40014630:	000016a0 	andeq	r1, r0, r0, lsr #13
40014634:	c040690d 	subgt	r6, r0, sp, lsl #18
40014638:	000016a0 	andeq	r1, r0, r0, lsr #13
4001463c:	c0803600 	addgt	r3, r0, r0, lsl #12
40014640:	000016a0 	andeq	r1, r0, r0, lsr #13
40014644:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
40014648:	000016a0 	andeq	r1, r0, r0, lsr #13
4001464c:	c1009919 	tstgt	r0, r9, lsl r9
40014650:	000016a0 	andeq	r1, r0, r0, lsr #13
40014654:	c1407911 	cmpgt	r0, r1, lsl r9
40014658:	000016a0 	andeq	r1, r0, r0, lsr #13
4001465c:	c180ad1e 	orrgt	sl, r0, lr, lsl sp
40014660:	000016a0 	andeq	r1, r0, r0, lsr #13
40014664:	c1c04d06 	bicgt	r4, r0, r6, lsl #26
40014668:	000016a0 	andeq	r1, r0, r0, lsr #13
4001466c:	c2008514 	andgt	r8, r0, #83886080	; 0x5000000
40014670:	000016a0 	andeq	r1, r0, r0, lsr #13
40014674:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014678:	00001538 	andeq	r1, r0, r8, lsr r5
4001467c:	0000000b 	andeq	r0, r0, fp
40014680:	0000153c 	andeq	r1, r0, ip, lsr r5
40014684:	0000000f 	andeq	r0, r0, pc
40014688:	00001480 	andeq	r1, r0, r0, lsl #9
4001468c:	00000001 	andeq	r0, r0, r1
	...

40014770 <ddr3_db_800>:
40014770:	000016a0 	andeq	r1, r0, r0, lsr #13
40014774:	c0020213 	andgt	r0, r2, r3, lsl r2
40014778:	000016a0 	andeq	r1, r0, r0, lsr #13
4001477c:	c0420108 	subgt	r0, r2, r8, lsl #2
40014780:	000016a0 	andeq	r1, r0, r0, lsr #13
40014784:	c0820210 	addgt	r0, r2, r0, lsl r2
40014788:	000016a0 	andeq	r1, r0, r0, lsr #13
4001478c:	c0c20108 	sbcgt	r0, r2, r8, lsl #2
40014790:	000016a0 	andeq	r1, r0, r0, lsr #13
40014794:	c102011a 	tstgt	r2, sl, lsl r1
40014798:	000016a0 	andeq	r1, r0, r0, lsr #13
4001479c:	c1420300 	mrsgt	r0, SPSR_svc
400147a0:	000016a0 	andeq	r1, r0, r0, lsr #13
400147a4:	c1820204 	orrgt	r0, r2, r4, lsl #4
400147a8:	000016a0 	andeq	r1, r0, r0, lsr #13
400147ac:	c1c20106 	bicgt	r0, r2, r6, lsl #2
400147b0:	000016a0 	andeq	r1, r0, r0, lsr #13
400147b4:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
400147b8:	000016a0 	andeq	r1, r0, r0, lsr #13
400147bc:	c000620b 	andgt	r6, r0, fp, lsl #4
400147c0:	000016a0 	andeq	r1, r0, r0, lsr #13
400147c4:	c0408d16 	subgt	r8, r0, r6, lsl sp
400147c8:	000016a0 	andeq	r1, r0, r0, lsr #13
400147cc:	c0806a0d 	addgt	r6, r0, sp, lsl #20
400147d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400147d4:	c0c03d02 	sbcgt	r3, r0, r2, lsl #26
400147d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400147dc:	c1004a05 	tstgt	r0, r5, lsl #20
400147e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400147e4:	c140a11b 	cmpgt	r0, fp, lsl r1
400147e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400147ec:	c1805e0a 	orrgt	r5, r0, sl, lsl #28
400147f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400147f4:	c1c06d0e 	bicgt	r6, r0, lr, lsl #26
400147f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400147fc:	c200ad1e 	andgt	sl, r0, #1920	; 0x780
40014800:	000016a0 	andeq	r1, r0, r0, lsr #13
40014804:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014808:	00001538 	andeq	r1, r0, r8, lsr r5
4001480c:	0000000c 	andeq	r0, r0, ip
40014810:	0000153c 	andeq	r1, r0, ip, lsr r5
40014814:	0000000e 	andeq	r0, r0, lr
40014818:	00001480 	andeq	r1, r0, r0, lsl #9
4001481c:	00000001 	andeq	r0, r0, r1
	...

40014900 <ddr3_rd_667_0>:
40014900:	000016a0 	andeq	r1, r0, r0, lsr #13
40014904:	c002010e 	andgt	r0, r2, lr, lsl #2
40014908:	000016a0 	andeq	r1, r0, r0, lsr #13
4001490c:	c042001e 	subgt	r0, r2, lr, lsl r0
40014910:	000016a0 	andeq	r1, r0, r0, lsr #13
40014914:	c0820118 	addgt	r0, r2, r8, lsl r1
40014918:	000016a0 	andeq	r1, r0, r0, lsr #13
4001491c:	c0c2001e 	sbcgt	r0, r2, lr, lsl r0
40014920:	000016a0 	andeq	r1, r0, r0, lsr #13
40014924:	c102010c 	tstgt	r2, ip, lsl #2
40014928:	000016a0 	andeq	r1, r0, r0, lsr #13
4001492c:	c1420102 	cmpgt	r2, r2, lsl #2
40014930:	000016a0 	andeq	r1, r0, r0, lsr #13
40014934:	c1820111 	orrgt	r0, r2, r1, lsl r1
40014938:	000016a0 	andeq	r1, r0, r0, lsr #13
4001493c:	c1c2001c 	bicgt	r0, r2, ip, lsl r0
40014940:	000016a0 	andeq	r1, r0, r0, lsr #13
40014944:	c2020109 	andgt	r0, r2, #1073741826	; 0x40000002
40014948:	000016a0 	andeq	r1, r0, r0, lsr #13
4001494c:	c0003600 	andgt	r3, r0, r0, lsl #12
40014950:	000016a0 	andeq	r1, r0, r0, lsr #13
40014954:	c040690d 	subgt	r6, r0, sp, lsl #18
40014958:	000016a0 	andeq	r1, r0, r0, lsr #13
4001495c:	c0805207 	addgt	r5, r0, r7, lsl #4
40014960:	000016a0 	andeq	r1, r0, r0, lsr #13
40014964:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
40014968:	000016a0 	andeq	r1, r0, r0, lsr #13
4001496c:	c1009919 	tstgt	r0, r9, lsl r9
40014970:	000016a0 	andeq	r1, r0, r0, lsr #13
40014974:	c1407911 	cmpgt	r0, r1, lsl r9
40014978:	000016a0 	andeq	r1, r0, r0, lsr #13
4001497c:	c1803e02 	orrgt	r3, r0, r2, lsl #28
40014980:	000016a0 	andeq	r1, r0, r0, lsr #13
40014984:	c1c05107 	bicgt	r5, r0, r7, lsl #2
40014988:	000016a0 	andeq	r1, r0, r0, lsr #13
4001498c:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
40014990:	000016a0 	andeq	r1, r0, r0, lsr #13
40014994:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014998:	00001538 	andeq	r1, r0, r8, lsr r5
4001499c:	0000000b 	andeq	r0, r0, fp
400149a0:	0000153c 	andeq	r1, r0, ip, lsr r5
400149a4:	0000000f 	andeq	r0, r0, pc
400149a8:	00001480 	andeq	r1, r0, r0, lsl #9
400149ac:	00000001 	andeq	r0, r0, r1
	...

40014a90 <ddr3_rd_667_1>:
40014a90:	000016a0 	andeq	r1, r0, r0, lsr #13
40014a94:	c0020106 	andgt	r0, r2, r6, lsl #2
40014a98:	000016a0 	andeq	r1, r0, r0, lsr #13
40014a9c:	c0420016 	subgt	r0, r2, r6, lsl r0
40014aa0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014aa4:	c0820117 	addgt	r0, r2, r7, lsl r1
40014aa8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014aac:	c0c2000f 	sbcgt	r0, r2, pc
40014ab0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ab4:	c1020105 	tstgt	r2, r5, lsl #2
40014ab8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014abc:	c142001b 	cmpgt	r2, fp, lsl r0
40014ac0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ac4:	c182010c 	orrgt	r0, r2, ip, lsl #2
40014ac8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014acc:	c1c20011 	bicgt	r0, r2, r1, lsl r0
40014ad0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ad4:	c2020101 	andgt	r0, r2, #1073741824	; 0x40000000
40014ad8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014adc:	c0003600 	andgt	r3, r0, r0, lsl #12
40014ae0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ae4:	c0406d0e 	subgt	r6, r0, lr, lsl #26
40014ae8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014aec:	c0803600 	addgt	r3, r0, r0, lsl #12
40014af0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014af4:	c0c04504 	sbcgt	r4, r0, r4, lsl #10
40014af8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014afc:	c1009919 	tstgt	r0, r9, lsl r9
40014b00:	000016a0 	andeq	r1, r0, r0, lsr #13
40014b04:	c1407911 	cmpgt	r0, r1, lsl r9
40014b08:	000016a0 	andeq	r1, r0, r0, lsr #13
40014b0c:	c1803600 	orrgt	r3, r0, r0, lsl #12
40014b10:	000016a0 	andeq	r1, r0, r0, lsr #13
40014b14:	c1c0610b 	bicgt	r6, r0, fp, lsl #2
40014b18:	000016a0 	andeq	r1, r0, r0, lsr #13
40014b1c:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
40014b20:	000016a0 	andeq	r1, r0, r0, lsr #13
40014b24:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014b28:	00001538 	andeq	r1, r0, r8, lsr r5
40014b2c:	0000000b 	andeq	r0, r0, fp
40014b30:	0000153c 	andeq	r1, r0, ip, lsr r5
40014b34:	0000000f 	andeq	r0, r0, pc
40014b38:	00001480 	andeq	r1, r0, r0, lsl #9
40014b3c:	00000001 	andeq	r0, r0, r1
	...

40014c20 <ddr3_rd_667_2>:
40014c20:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c24:	c002010c 	andgt	r0, r2, ip, lsl #2
40014c28:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c2c:	c042001b 	subgt	r0, r2, fp, lsl r0
40014c30:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c34:	c082011d 	addgt	r0, r2, sp, lsl r1
40014c38:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c3c:	c0c20015 	sbcgt	r0, r2, r5, lsl r0
40014c40:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c44:	c102010b 	tstgt	r2, fp, lsl #2
40014c48:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c4c:	c1420101 	cmpgt	r2, r1, lsl #2
40014c50:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c54:	c1820113 	orrgt	r0, r2, r3, lsl r1
40014c58:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c5c:	c1c20017 	bicgt	r0, r2, r7, lsl r0
40014c60:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c64:	c2020107 	andgt	r0, r2, #-1073741823	; 0xc0000001
40014c68:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c6c:	c0003600 	andgt	r3, r0, r0, lsl #12
40014c70:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c74:	c0406d0e 	subgt	r6, r0, lr, lsl #26
40014c78:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c7c:	c0803600 	addgt	r3, r0, r0, lsl #12
40014c80:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c84:	c0c04504 	sbcgt	r4, r0, r4, lsl #10
40014c88:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c8c:	c1009919 	tstgt	r0, r9, lsl r9
40014c90:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c94:	c1407911 	cmpgt	r0, r1, lsl r9
40014c98:	000016a0 	andeq	r1, r0, r0, lsr #13
40014c9c:	c180b11f 	orrgt	fp, r0, pc, lsl r1
40014ca0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ca4:	c1c0610b 	bicgt	r6, r0, fp, lsl #2
40014ca8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014cac:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
40014cb0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014cb4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014cb8:	00001538 	andeq	r1, r0, r8, lsr r5
40014cbc:	0000000b 	andeq	r0, r0, fp
40014cc0:	0000153c 	andeq	r1, r0, ip, lsr r5
40014cc4:	0000000f 	andeq	r0, r0, pc
40014cc8:	00001480 	andeq	r1, r0, r0, lsl #9
40014ccc:	00000001 	andeq	r0, r0, r1
	...

40014db0 <ddr3_db_667_M>:
40014db0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014db4:	c0020103 	andgt	r0, r2, r3, lsl #2
40014db8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014dbc:	c0420012 	subgt	r0, r2, r2, lsl r0
40014dc0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014dc4:	c0820113 	addgt	r0, r2, r3, lsl r1
40014dc8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014dcc:	c0c20012 	sbcgt	r0, r2, r2, lsl r0
40014dd0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014dd4:	c1020100 	mrsgt	r0, (UNDEF: 18)
40014dd8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ddc:	c1420016 	cmpgt	r2, r6, lsl r0
40014de0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014de4:	c1820109 	orrgt	r0, r2, r9, lsl #2
40014de8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014dec:	c1c20010 	bicgt	r0, r2, r0, lsl r0
40014df0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014df4:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40014df8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014dfc:	c000b11f 	andgt	fp, r0, pc, lsl r1
40014e00:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e04:	c040690d 	subgt	r6, r0, sp, lsl #18
40014e08:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e0c:	c0803600 	addgt	r3, r0, r0, lsl #12
40014e10:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e14:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
40014e18:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e1c:	c1009919 	tstgt	r0, r9, lsl r9
40014e20:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e24:	c1407911 	cmpgt	r0, r1, lsl r9
40014e28:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e2c:	c180ad1e 	orrgt	sl, r0, lr, lsl sp
40014e30:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e34:	c1c04d06 	bicgt	r4, r0, r6, lsl #26
40014e38:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e3c:	c2008514 	andgt	r8, r0, #83886080	; 0x5000000
40014e40:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e44:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014e48:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e4c:	c0060103 	andgt	r0, r6, r3, lsl #2
40014e50:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e54:	c0460012 	subgt	r0, r6, r2, lsl r0
40014e58:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e5c:	c0860113 	addgt	r0, r6, r3, lsl r1
40014e60:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e64:	c0c60012 	sbcgt	r0, r6, r2, lsl r0
40014e68:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e6c:	c1060100 	mrsgt	r0, (UNDEF: 22)
40014e70:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e74:	c1460016 	cmpgt	r6, r6, lsl r0
40014e78:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e7c:	c1860109 	orrgt	r0, r6, r9, lsl #2
40014e80:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e84:	c1c60010 	bicgt	r0, r6, r0, lsl r0
40014e88:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e8c:	c2060112 	andgt	r0, r6, #-2147483644	; 0x80000004
40014e90:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e94:	c004b11f 	andgt	fp, r4, pc, lsl r1
40014e98:	000016a0 	andeq	r1, r0, r0, lsr #13
40014e9c:	c044690d 	subgt	r6, r4, sp, lsl #18
40014ea0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ea4:	c0843600 	addgt	r3, r4, r0, lsl #12
40014ea8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014eac:	c0c4a81d 	sbcgt	sl, r4, sp, lsl r8
40014eb0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014eb4:	c1049919 	tstgt	r4, r9, lsl r9
40014eb8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ebc:	c1447911 	cmpgt	r4, r1, lsl r9
40014ec0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ec4:	c184ad1e 	orrgt	sl, r4, lr, lsl sp
40014ec8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ecc:	c1c44d06 	bicgt	r4, r4, r6, lsl #26
40014ed0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014ed4:	c2048514 	andgt	r8, r4, #83886080	; 0x5000000
40014ed8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014edc:	c807000f 	stmdagt	r7, {r0, r1, r2, r3}
40014ee0:	00001538 	andeq	r1, r0, r8, lsr r5
40014ee4:	00000b0b 	andeq	r0, r0, fp, lsl #22
40014ee8:	0000153c 	andeq	r1, r0, ip, lsr r5
40014eec:	00000f0f 	andeq	r0, r0, pc, lsl #30
40014ef0:	00001480 	andeq	r1, r0, r0, lsl #9
40014ef4:	00000001 	andeq	r0, r0, r1
	...

40014f40 <ddr3_rd_667_3>:
40014f40:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f44:	c0020118 	andgt	r0, r2, r8, lsl r1
40014f48:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f4c:	c0420108 	subgt	r0, r2, r8, lsl #2
40014f50:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f54:	c0820202 	addgt	r0, r2, r2, lsl #4
40014f58:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f5c:	c0c20108 	sbcgt	r0, r2, r8, lsl #2
40014f60:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f64:	c1020117 	tstgt	r2, r7, lsl r1
40014f68:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f6c:	c142010c 	cmpgt	r2, ip, lsl #2
40014f70:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f74:	c182011b 	orrgt	r0, r2, fp, lsl r1
40014f78:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f7c:	c1c20107 	bicgt	r0, r2, r7, lsl #2
40014f80:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f84:	c2020113 	andgt	r0, r2, #-1073741820	; 0xc0000004
40014f88:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f8c:	c0003600 	andgt	r3, r0, r0, lsl #12
40014f90:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f94:	c0406d0e 	subgt	r6, r0, lr, lsl #26
40014f98:	000016a0 	andeq	r1, r0, r0, lsr #13
40014f9c:	c0805207 	addgt	r5, r0, r7, lsl #4
40014fa0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014fa4:	c0c0a81d 	sbcgt	sl, r0, sp, lsl r8
40014fa8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014fac:	c1009919 	tstgt	r0, r9, lsl r9
40014fb0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014fb4:	c1407911 	cmpgt	r0, r1, lsl r9
40014fb8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014fbc:	c1803e02 	orrgt	r3, r0, r2, lsl #28
40014fc0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014fc4:	c1c04d06 	bicgt	r4, r0, r6, lsl #26
40014fc8:	000016a0 	andeq	r1, r0, r0, lsr #13
40014fcc:	c2008113 	andgt	r8, r0, #-1073741820	; 0xc0000004
40014fd0:	000016a0 	andeq	r1, r0, r0, lsr #13
40014fd4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40014fd8:	00001538 	andeq	r1, r0, r8, lsr r5
40014fdc:	0000000b 	andeq	r0, r0, fp
40014fe0:	0000153c 	andeq	r1, r0, ip, lsr r5
40014fe4:	0000000f 	andeq	r0, r0, pc
40014fe8:	00001480 	andeq	r1, r0, r0, lsl #9
40014fec:	00000001 	andeq	r0, r0, r1
	...

400150d0 <ddr3_pcac_600>:
400150d0:	000016a0 	andeq	r1, r0, r0, lsr #13
400150d4:	c0020404 	andgt	r0, r2, r4, lsl #8
400150d8:	000016a0 	andeq	r1, r0, r0, lsr #13
400150dc:	c042031e 	subgt	r0, r2, lr, lsl r3
400150e0:	000016a0 	andeq	r1, r0, r0, lsr #13
400150e4:	c0820411 	addgt	r0, r2, r1, lsl r4
400150e8:	000016a0 	andeq	r1, r0, r0, lsr #13
400150ec:	c0c20400 	sbcgt	r0, r2, r0, lsl #8
400150f0:	000016a0 	andeq	r1, r0, r0, lsr #13
400150f4:	c1020404 	tstgt	r2, r4, lsl #8
400150f8:	000016a0 	andeq	r1, r0, r0, lsr #13
400150fc:	c142031d 	cmpgt	r2, sp, lsl r3
40015100:	000016a0 	andeq	r1, r0, r0, lsr #13
40015104:	c182040c 	orrgt	r0, r2, ip, lsl #8
40015108:	000016a0 	andeq	r1, r0, r0, lsr #13
4001510c:	c1c2031b 	bicgt	r0, r2, fp, lsl r3
40015110:	000016a0 	andeq	r1, r0, r0, lsr #13
40015114:	c2020112 	andgt	r0, r2, #-2147483644	; 0x80000004
40015118:	000016a0 	andeq	r1, r0, r0, lsr #13
4001511c:	c0004905 	andgt	r4, r0, r5, lsl #18
40015120:	000016a0 	andeq	r1, r0, r0, lsr #13
40015124:	c040a81d 	subgt	sl, r0, sp, lsl r8
40015128:	000016a0 	andeq	r1, r0, r0, lsr #13
4001512c:	c0804504 	addgt	r4, r0, r4, lsl #10
40015130:	000016a0 	andeq	r1, r0, r0, lsr #13
40015134:	c0c08013 	sbcgt	r8, r0, r3, lsl r0
40015138:	000016a0 	andeq	r1, r0, r0, lsr #13
4001513c:	c1004504 	tstgt	r0, r4, lsl #10
40015140:	000016a0 	andeq	r1, r0, r0, lsr #13
40015144:	c140a81d 	cmpgt	r0, sp, lsl r8
40015148:	000016a0 	andeq	r1, r0, r0, lsr #13
4001514c:	c1805909 	orrgt	r5, r0, r9, lsl #18
40015150:	000016a0 	andeq	r1, r0, r0, lsr #13
40015154:	c1c09418 	bicgt	r9, r0, r8, lsl r4
40015158:	000016a0 	andeq	r1, r0, r0, lsr #13
4001515c:	c2006d0e 	andgt	r6, r0, #896	; 0x380
40015160:	000016a0 	andeq	r1, r0, r0, lsr #13
40015164:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
40015168:	00001538 	andeq	r1, r0, r8, lsr r5
4001516c:	00000009 	andeq	r0, r0, r9
40015170:	0000153c 	andeq	r1, r0, ip, lsr r5
40015174:	0000000d 	andeq	r0, r0, sp
40015178:	00001480 	andeq	r1, r0, r0, lsl #9
4001517c:	00000001 	andeq	r0, r0, r1
	...

40015260 <auiODTStatic>:
	...
40015268:	00000044 	andeq	r0, r0, r4, asr #32
	...
40015278:	00440044 	subeq	r0, r4, r4, asr #32
	...
40015284:	00000044 	andeq	r0, r0, r4, asr #32
40015288:	00000204 	andeq	r0, r0, r4, lsl #4
4001528c:	00000204 	andeq	r0, r0, r4, lsl #4
	...
40015298:	02000040 	andeq	r0, r0, #64	; 0x40
4001529c:	00000200 	andeq	r0, r0, r0, lsl #4
	...
400152c4:	00000044 	andeq	r0, r0, r4, asr #32
400152c8:	00000200 	andeq	r0, r0, r0, lsl #4
400152cc:	02000040 	andeq	r0, r0, #64	; 0x40
	...
400152d8:	02040040 	andeq	r0, r4, #64	; 0x40
400152dc:	02040040 	andeq	r0, r4, #64	; 0x40

400152e0 <auiODTDynamic>:
	...
40015308:	00000400 	andeq	r0, r0, r0, lsl #8
4001530c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001531c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
40015348:	00000400 	andeq	r0, r0, r0, lsl #8
	...

40015360 <auiODTConfig>:
40015360:	00000000 	andeq	r0, r0, r0
40015364:	00010000 	andeq	r0, r1, r0
40015368:	00000000 	andeq	r0, r0, r0
4001536c:	00030000 	andeq	r0, r3, r0
40015370:	04000000 	streq	r0, [r0]
40015374:	05050104 	streq	r0, [r5, #-260]	; 0x104
40015378:	00000000 	andeq	r0, r0, r0
4001537c:	07430340 	strbeq	r0, [r3, -r0, asr #6]
	...
40015390:	00030000 	andeq	r0, r3, r0
40015394:	1c0d100c 	wstrbne	wr1, [sp], #-12
40015398:	00000000 	andeq	r0, r0, r0
4001539c:	3cc330c0 	wstrhcc	wr3, [r3], #192

400153a0 <ucData>:
400153a0:	020b1092 	andeq	r1, fp, #146	; 0x92
400153a4:	09001903 	stmdbeq	r0, {r0, r1, r8, fp, ip}
400153a8:	08015209 	stmdaeq	r1, {r0, r3, r9, ip, lr}
400153ac:	007e000c 	rsbseq	r0, lr, ip
400153b0:	30697869 	rsbcc	r7, r9, r9, ror #16
400153b4:	89201169 	stmdbhi	r0!, {r0, r3, r5, r6, r8, ip}
400153b8:	3c3c0500 	ldccc	5, cr0, [ip]
400153bc:	0582f000 	streq	pc, [r2]
400153c0:	00000080 	andeq	r0, r0, r0, lsl #1
	...
400153dc:	0003010f 	andeq	r0, r3, pc, lsl #2
	...
40015414:	012c8000 	teqeq	ip, r0
40015418:	28352310 	ldmdacs	r5!, {r4, r8, r9, sp}
4001541c:	8f19caeb 	svchi	0x0019caeb

40015420 <s_auiCpuFabClkToHClk>:
	...
40015474:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
40015478:	000009c4 	andeq	r0, r0, r4, asr #19
	...
400154a4:	00001194 	muleq	r0, r4, r1
400154a8:	00000ea6 	andeq	r0, r0, r6, lsr #29
	...
400154e8:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40015510:	00000fa0 	andeq	r0, r0, r0, lsr #31
40015514:	00000ea6 	andeq	r0, r0, r6, lsr #29
40015518:	00000d05 	andeq	r0, r0, r5, lsl #26
4001551c:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
40015520:	00000a6a 	andeq	r0, r0, sl, ror #20
40015524:	00000960 	andeq	r0, r0, r0, ror #18
	...
40015538:	00001388 	andeq	r1, r0, r8, lsl #7
4001553c:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40015564:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
	...
400155a0:	000009c4 	andeq	r0, r0, r4, asr #19
	...
400155d8:	00001388 	andeq	r1, r0, r8, lsl #7
400155dc:	00000000 	andeq	r0, r0, r0
400155e0:	00000fa0 	andeq	r0, r0, r0, lsr #31
	...
400155fc:	00000ea6 	andeq	r0, r0, r6, lsr #29
40015600:	00001388 	andeq	r1, r0, r8, lsl #7
	...
4001560c:	00000ea6 	andeq	r0, r0, r6, lsr #29
40015610:	00000d05 	andeq	r0, r0, r5, lsl #26
	...
4001562c:	00000c35 	andeq	r0, r0, r5, lsr ip
	...
40015668:	00000d02 	andeq	r0, r0, r2, lsl #26
4001566c:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
	...
4001568c:	000009c4 	andeq	r0, r0, r4, asr #19
	...
400157d4:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
400157d8:	000009c4 	andeq	r0, r0, r4, asr #19
400157dc:	00000000 	andeq	r0, r0, r0
400157e0:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
400157e4:	00000000 	andeq	r0, r0, r0
400157e8:	000009c4 	andeq	r0, r0, r4, asr #19
	...
40015808:	00000ea6 	andeq	r0, r0, r6, lsr #29
4001580c:	00000000 	andeq	r0, r0, r0

40015810 <s_auiCpuDdrRatios>:
	...
40015864:	00000001 	andeq	r0, r0, r1
40015868:	00000003 	andeq	r0, r0, r3
	...
40015894:	00000004 	andeq	r0, r0, r4
40015898:	00000006 	andeq	r0, r0, r6
	...
400158d8:	00000003 	andeq	r0, r0, r3
	...
40015900:	00000005 	andeq	r0, r0, r5
40015904:	00000006 	andeq	r0, r0, r6
40015908:	00000007 	andeq	r0, r0, r7
4001590c:	00000008 	andeq	r0, r0, r8
40015910:	00000009 	andeq	r0, r0, r9
40015914:	0000000b 	andeq	r0, r0, fp
	...
40015928:	00000003 	andeq	r0, r0, r3
4001592c:	0000000a 	andeq	r0, r0, sl
	...
40015954:	00000001 	andeq	r0, r0, r1
	...
40015990:	00000003 	andeq	r0, r0, r3
	...
400159c8:	00000003 	andeq	r0, r0, r3
400159cc:	00000000 	andeq	r0, r0, r0
400159d0:	00000005 	andeq	r0, r0, r5
	...
400159ec:	00000006 	andeq	r0, r0, r6
400159f0:	00000003 	andeq	r0, r0, r3
	...
400159fc:	00000006 	andeq	r0, r0, r6
40015a00:	00000007 	andeq	r0, r0, r7
	...
40015a1c:	00000008 	andeq	r0, r0, r8
	...
40015a58:	00000001 	andeq	r0, r0, r1
40015a5c:	00000001 	andeq	r0, r0, r1
	...
40015a7c:	00000003 	andeq	r0, r0, r3
	...
40015a98:	00000007 	andeq	r0, r0, r7
40015a9c:	00000008 	andeq	r0, r0, r8
	...
40015bc4:	00000008 	andeq	r0, r0, r8
40015bc8:	0000000a 	andeq	r0, r0, sl
40015bcc:	00000000 	andeq	r0, r0, r0
40015bd0:	00000008 	andeq	r0, r0, r8
40015bd4:	00000000 	andeq	r0, r0, r0
40015bd8:	0000000a 	andeq	r0, r0, sl
	...
40015bf8:	00000006 	andeq	r0, r0, r6
40015bfc:	00000000 	andeq	r0, r0, r0

40015c00 <s_auiDivRatio1to1>:
40015c00:	0000030a 	andeq	r0, r0, sl, lsl #6
40015c04:	00000200 	andeq	r0, r0, r0, lsl #4
40015c08:	00000000 	andeq	r0, r0, r0
40015c0c:	0000030b 	andeq	r0, r0, fp, lsl #6
40015c10:	00020000 	andeq	r0, r2, r0
40015c14:	00000000 	andeq	r0, r0, r0
40015c18:	0300040c 	movweq	r0, #1036	; 0x40c
40015c1c:	02000000 	andeq	r0, r0, #0
40015c20:	00000000 	andeq	r0, r0, r0
40015c24:	0400040d 	streq	r0, [r0], #-1037	; 0x40d
40015c28:	00000000 	andeq	r0, r0, r0
40015c2c:	00000002 	andeq	r0, r0, r2
40015c30:	0400050f 	streq	r0, [r0], #-1295	; 0x50f
40015c34:	00000300 	andeq	r0, r0, r0, lsl #6
40015c38:	00000000 	andeq	r0, r0, r0
40015c3c:	04000511 	streq	r0, [r0], #-1297	; 0x511
	...
40015c48:	04050612 	streq	r0, [r5], #-1554	; 0x612
40015c4c:	03000000 	movweq	r0, #0
40015c50:	00000000 	andeq	r0, r0, r0
40015c54:	05000714 	streq	r0, [r0, #-1812]	; 0x714
40015c58:	00000400 	andeq	r0, r0, r0, lsl #8
40015c5c:	00000003 	andeq	r0, r0, r3
40015c60:	02000206 	andeq	r0, r0, #1610612736	; 0x60000000
	...
40015c6c:	00000206 	andeq	r0, r0, r6, lsl #4
	...
40015c78:	02000208 	andeq	r0, r0, #-2147483648	; 0x80000000
	...
40015c84:	04000510 	streq	r0, [r0], #-1296	; 0x510
	...
40015c90:	05000014 	streq	r0, [r0, #-20]
	...
40015c9c:	00000015 	andeq	r0, r0, r5, lsl r0
	...
40015ca8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
40015cb4:	0000001a 	andeq	r0, r0, sl, lsl r0
	...
40015cc0:	0000001e 	andeq	r0, r0, lr, lsl r0
	...
40015ccc:	00000021 	andeq	r0, r0, r1, lsr #32
	...
40015cd8:	00000024 	andeq	r0, r0, r4, lsr #32
	...
40015ce4:	00000028 	andeq	r0, r0, r8, lsr #32
	...
40015cf0:	0000000c 	andeq	r0, r0, ip
	...
40015cfc:	0000000d 	andeq	r0, r0, sp
	...
40015d08:	00000010 	andeq	r0, r0, r0, lsl r0
	...
40015d14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

40015d20 <s_auiDivRatio2to1>:
40015d20:	00000000 	andeq	r0, r0, r0
40015d24:	00000200 	andeq	r0, r0, r0, lsl #4
40015d28:	00000003 	andeq	r0, r0, r3
40015d2c:	00000000 	andeq	r0, r0, r0
40015d30:	00020000 	andeq	r0, r2, r0
40015d34:	00000000 	andeq	r0, r0, r0
40015d38:	03000000 	movweq	r0, #0
40015d3c:	02000005 	andeq	r0, r0, #5
40015d40:	03030000 	movweq	r0, #12288	; 0x3000
40015d44:	00000000 	andeq	r0, r0, r0
40015d48:	00050000 	andeq	r0, r5, r0
40015d4c:	00030002 	andeq	r0, r3, r2
40015d50:	00000000 	andeq	r0, r0, r0
40015d54:	05000300 	streq	r0, [r0, #-768]	; 0x300
40015d58:	00000200 	andeq	r0, r0, r0, lsl #4
	...
40015d64:	02000005 	andeq	r0, r0, #5
40015d68:	00000000 	andeq	r0, r0, r0
40015d6c:	03000000 	movweq	r0, #0
40015d70:	00000500 	andeq	r0, r0, r0, lsl #10
	...
40015d7c:	05000003 	streq	r0, [r0, #-3]
	...
40015d94:	00000001 	andeq	r0, r0, r1
40015d98:	02000000 	andeq	r0, r0, #0
40015d9c:	00000000 	andeq	r0, r0, r0
40015da0:	00010000 	andeq	r0, r1, r0
40015da4:	00000000 	andeq	r0, r0, r0
40015da8:	00030000 	andeq	r0, r3, r0
40015dac:	00020000 	andeq	r0, r2, r0
40015db0:	05000000 	streq	r0, [r0]
40015db4:	00000000 	andeq	r0, r0, r0
40015db8:	00000003 	andeq	r0, r0, r3
	...
40015dd0:	00030000 	andeq	r0, r3, r0
40015dd4:	00000000 	andeq	r0, r0, r0
40015dd8:	00050000 	andeq	r0, r5, r0
	...
40015de4:	05000000 	streq	r0, [r0]
	...
40015e20:	00000003 	andeq	r0, r0, r3
	...
40015e2c:	00030000 	andeq	r0, r3, r0
	...
40015e3c:	00000005 	andeq	r0, r0, r5

40015e40 <PexModule>:
40015e40:	00000000 	andeq	r0, r0, r0

40015e44 <SwitchModule>:
40015e44:	00000000 	andeq	r0, r0, r0

40015e48 <db88f78XX0BoardSerdesChangeMphy>:
40015e48:	00000001 	andeq	r0, r0, r1
40015e4c:	00000000 	andeq	r0, r0, r0
40015e50:	000f2a21 	andeq	r2, pc, r1, lsr #20
40015e54:	00000000 	andeq	r0, r0, r0
40015e58:	000f2a21 	andeq	r2, pc, r1, lsr #20
40015e5c:	00000001 	andeq	r0, r0, r1
40015e60:	00000000 	andeq	r0, r0, r0
40015e64:	004f6219 	subeq	r6, pc, r9, lsl r2	; <UNPREDICTABLE>
40015e68:	00000000 	andeq	r0, r0, r0
40015e6c:	004f6219 	subeq	r6, pc, r9, lsl r2	; <UNPREDICTABLE>
40015e70:	00000002 	andeq	r0, r0, r2
40015e74:	0000083c 	andeq	r0, r0, ip, lsr r8
40015e78:	00008a31 	andeq	r8, r0, r1, lsr sl
40015e7c:	0000083c 	andeq	r0, r0, ip, lsr r8
40015e80:	00008a31 	andeq	r8, r0, r1, lsr sl
40015e84:	00000002 	andeq	r0, r0, r2
40015e88:	00000834 	andeq	r0, r0, r4, lsr r8
40015e8c:	0000c928 	andeq	ip, r0, r8, lsr #18
40015e90:	00000834 	andeq	r0, r0, r4, lsr r8
40015e94:	0000c928 	andeq	ip, r0, r8, lsr #18
40015e98:	00000002 	andeq	r0, r0, r2
40015e9c:	00000838 	andeq	r0, r0, r8, lsr r8
40015ea0:	000030f0 	strdeq	r3, [r0], -r0
40015ea4:	00000838 	andeq	r0, r0, r8, lsr r8
40015ea8:	000030f0 	strdeq	r3, [r0], -r0
40015eac:	00000002 	andeq	r0, r0, r2
40015eb0:	00000840 	andeq	r0, r0, r0, asr #16
40015eb4:	000030f5 	strdeq	r3, [r0], -r5
40015eb8:	00000840 	andeq	r0, r0, r0, asr #16
40015ebc:	000030f5 	strdeq	r3, [r0], -r5
40015ec0:	00000003 	andeq	r0, r0, r3
40015ec4:	00000e18 	andeq	r0, r0, r8, lsl lr
40015ec8:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
40015ecc:	00000e18 	andeq	r0, r0, r8, lsl lr
40015ed0:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
40015ed4:	00000003 	andeq	r0, r0, r3
40015ed8:	00000e38 	andeq	r0, r0, r8, lsr lr
40015edc:	000010fa 	strdeq	r1, [r0], -sl
40015ee0:	00000e38 	andeq	r0, r0, r8, lsr lr
40015ee4:	000010fa 	strdeq	r1, [r0], -sl
40015ee8:	00000003 	andeq	r0, r0, r3
40015eec:	00000e34 	andeq	r0, r0, r4, lsr lr
40015ef0:	0000c968 	andeq	ip, r0, r8, ror #18
40015ef4:	00000e34 	andeq	r0, r0, r4, lsr lr
40015ef8:	0000c66c 	andeq	ip, r0, ip, ror #12
40015efc:	00000007 	andeq	r0, r0, r7
40015f00:	00072e34 	andeq	r2, r7, r4, lsr lr
40015f04:	0000aa58 	andeq	sl, r0, r8, asr sl
40015f08:	00072e34 	andeq	r2, r7, r4, lsr lr
40015f0c:	0000aa58 	andeq	sl, r0, r8, asr sl
40015f10:	00000007 	andeq	r0, r0, r7
40015f14:	00072e38 	andeq	r2, r7, r8, lsr lr
40015f18:	000010af 	andeq	r1, r0, pc, lsr #1
40015f1c:	00072e38 	andeq	r2, r7, r8, lsr lr
40015f20:	000010af 	andeq	r1, r0, pc, lsr #1
40015f24:	00000007 	andeq	r0, r0, r7
40015f28:	00072e18 	andeq	r2, r7, r8, lsl lr
40015f2c:	000098ac 	andeq	r9, r0, ip, lsr #17
40015f30:	00072e18 	andeq	r2, r7, r8, lsl lr
40015f34:	000098ac 	andeq	r9, r0, ip, lsr #17
	...

40015f60 <g_auiPbsPattern>:
40015f60:	aaaaaaaa 	bge	3eac0a10 <MV_CPU_LE+0x3eac0a0f>
40015f64:	aaaaaaaa 	bge	3eac0a14 <MV_CPU_LE+0x3eac0a13>
40015f68:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f6c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f70:	aaaaaaaa 	bge	3eac0a20 <MV_CPU_LE+0x3eac0a1f>
40015f74:	aaaaaaaa 	bge	3eac0a24 <MV_CPU_LE+0x3eac0a23>
40015f78:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f7c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f80:	aaaaaaaa 	bge	3eac0a30 <MV_CPU_LE+0x3eac0a2f>
40015f84:	aaaaaaaa 	bge	3eac0a34 <MV_CPU_LE+0x3eac0a33>
40015f88:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f8c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f90:	aaaaaaaa 	bge	3eac0a40 <MV_CPU_LE+0x3eac0a3f>
40015f94:	aaaaaaaa 	bge	3eac0a44 <MV_CPU_LE+0x3eac0a43>
40015f98:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015f9c:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fa0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fa4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fa8:	aaaaaaaa 	bge	3eac0a58 <MV_CPU_LE+0x3eac0a57>
40015fac:	aaaaaaaa 	bge	3eac0a5c <MV_CPU_LE+0x3eac0a5b>
40015fb0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fb4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fb8:	aaaaaaaa 	bge	3eac0a68 <MV_CPU_LE+0x3eac0a67>
40015fbc:	aaaaaaaa 	bge	3eac0a6c <MV_CPU_LE+0x3eac0a6b>
40015fc0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fc4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fc8:	aaaaaaaa 	bge	3eac0a78 <MV_CPU_LE+0x3eac0a77>
40015fcc:	aaaaaaaa 	bge	3eac0a7c <MV_CPU_LE+0x3eac0a7b>
40015fd0:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fd4:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
40015fd8:	aaaaaaaa 	bge	3eac0a88 <MV_CPU_LE+0x3eac0a87>
40015fdc:	aaaaaaaa 	bge	3eac0a8c <MV_CPU_LE+0x3eac0a8b>

40015fe0 <g_auiRLPattern>:
	...
40016010:	01010101 	tsteq	r1, r1, lsl #2
40016014:	01010101 	tsteq	r1, r1, lsl #2
40016018:	01010101 	tsteq	r1, r1, lsl #2
4001601c:	01010101 	tsteq	r1, r1, lsl #2

40016020 <g_auiWLPattern>:
	...
40016050:	01010101 	tsteq	r1, r1, lsl #2
40016054:	01010101 	tsteq	r1, r1, lsl #2
40016058:	01010101 	tsteq	r1, r1, lsl #2
4001605c:	01010101 	tsteq	r1, r1, lsl #2

40016060 <g_auiWLInvPattern>:
40016060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001606c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016070:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001607c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016088:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001608c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016090:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016094:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016098:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001609c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}

400160a0 <g_auiKillerPattern>:
400160a0:	01010101 	tsteq	r1, r1, lsl #2
400160a4:	01010101 	tsteq	r1, r1, lsl #2
	...
400160b0:	01010101 	tsteq	r1, r1, lsl #2
400160b4:	01010101 	tsteq	r1, r1, lsl #2
400160b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400160bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400160c0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160c4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160c8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160cc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160d0:	01010101 	tsteq	r1, r1, lsl #2
400160d4:	01010101 	tsteq	r1, r1, lsl #2
400160d8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160dc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160e0:	01010101 	tsteq	r1, r1, lsl #2
400160e4:	01010101 	tsteq	r1, r1, lsl #2
400160e8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160ec:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400160f0:	01010101 	tsteq	r1, r1, lsl #2
400160f4:	01010101 	tsteq	r1, r1, lsl #2
400160f8:	01010101 	tsteq	r1, r1, lsl #2
400160fc:	01010101 	tsteq	r1, r1, lsl #2
40016100:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016104:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016108:	01010101 	tsteq	r1, r1, lsl #2
4001610c:	01010101 	tsteq	r1, r1, lsl #2
40016110:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016114:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40016120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016130:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016154:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016158:	01010101 	tsteq	r1, r1, lsl #2
4001615c:	01010101 	tsteq	r1, r1, lsl #2
	...
40016168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001616c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001617c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016198:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001619c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400161a0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400161a4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400161a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400161c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400161d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400161e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400161f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016208:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001620c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016218:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001621c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016220:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016224:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40016230:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016234:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40016248:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001624c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016250:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016254:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016258:	01010101 	tsteq	r1, r1, lsl #2
4001625c:	01010101 	tsteq	r1, r1, lsl #2
40016260:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016268:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001626c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016270:	01010101 	tsteq	r1, r1, lsl #2
40016274:	01010101 	tsteq	r1, r1, lsl #2
	...
40016280:	01010101 	tsteq	r1, r1, lsl #2
40016284:	01010101 	tsteq	r1, r1, lsl #2
40016288:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001628c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016290:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016294:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40016298:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001629c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400162a0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162a4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
400162b0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162b4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400162bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400162c0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162c4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162c8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162cc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162d0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162d4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162d8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162dc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162e0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162e4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162e8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162ec:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400162f0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162f4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162f8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400162fc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016300:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40016304:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40016308:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001630c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016310:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40016314:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40016320:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016334:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016340:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016350:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016354:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016358:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001635c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40016368:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001636c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016378:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001637c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016398:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001639c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400163a0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400163a4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400163a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400163c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400163d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400163e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400163f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001640c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001641c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016420:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40016424:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40016430:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40016434:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40016448:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001644c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016450:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016454:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016458:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001645c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016460:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016464:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001646c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016470:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016474:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40016480:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016484:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40016488:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001648c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016490:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40016494:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40016498:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001649c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400164a0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164a4:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
400164b0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164b4:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400164bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400164c0:	fbfbfbfb 	blx	3ff154b6 <MV_CPU_LE+0x3ff154b5>
400164c4:	fbfbfbfb 	blx	3ff154ba <MV_CPU_LE+0x3ff154b9>
400164c8:	fbfbfbfb 	blx	3ff154be <MV_CPU_LE+0x3ff154bd>
400164cc:	fbfbfbfb 	blx	3ff154c2 <MV_CPU_LE+0x3ff154c1>
400164d0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164d4:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164d8:	fbfbfbfb 	blx	3ff154ce <MV_CPU_LE+0x3ff154cd>
400164dc:	fbfbfbfb 	blx	3ff154d2 <MV_CPU_LE+0x3ff154d1>
400164e0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164e4:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164e8:	fbfbfbfb 	blx	3ff154de <MV_CPU_LE+0x3ff154dd>
400164ec:	fbfbfbfb 	blx	3ff154e2 <MV_CPU_LE+0x3ff154e1>
400164f0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164f4:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164f8:	04040404 	streq	r0, [r4], #-1028	; 0x404
400164fc:	04040404 	streq	r0, [r4], #-1028	; 0x404
40016500:	fbfbfbfb 	blx	3ff154f6 <MV_CPU_LE+0x3ff154f5>
40016504:	fbfbfbfb 	blx	3ff154fa <MV_CPU_LE+0x3ff154f9>
40016508:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001650c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40016510:	fbfbfbfb 	blx	3ff15506 <MV_CPU_LE+0x3ff15505>
40016514:	fbfbfbfb 	blx	3ff1550a <MV_CPU_LE+0x3ff15509>
	...
40016520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016530:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016534:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016540:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016550:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016554:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016558:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001655c:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40016568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001656c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016578:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001657c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016598:	fbfbfbfb 	blx	3ff1558e <MV_CPU_LE+0x3ff1558d>
4001659c:	fbfbfbfb 	blx	3ff15592 <MV_CPU_LE+0x3ff15591>
400165a0:	fbfbfbfb 	blx	3ff15596 <MV_CPU_LE+0x3ff15595>
400165a4:	fbfbfbfb 	blx	3ff1559a <MV_CPU_LE+0x3ff15599>
400165a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400165c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400165d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400165e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400165f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016608:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001660c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016618:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001661c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016620:	fbfbfbfb 	blx	3ff15616 <MV_CPU_LE+0x3ff15615>
40016624:	fbfbfbfb 	blx	3ff1561a <MV_CPU_LE+0x3ff15619>
	...
40016630:	fbfbfbfb 	blx	3ff15626 <MV_CPU_LE+0x3ff15625>
40016634:	fbfbfbfb 	blx	3ff1562a <MV_CPU_LE+0x3ff15629>
	...
40016648:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001664c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016650:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016654:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016658:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001665c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40016660:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016664:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016668:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001666c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016670:	04040404 	streq	r0, [r4], #-1028	; 0x404
40016674:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40016680:	04040404 	streq	r0, [r4], #-1028	; 0x404
40016684:	04040404 	streq	r0, [r4], #-1028	; 0x404
40016688:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001668c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016690:	fbfbfbfb 	blx	3ff15686 <MV_CPU_LE+0x3ff15685>
40016694:	fbfbfbfb 	blx	3ff1568a <MV_CPU_LE+0x3ff15689>
40016698:	fbfbfbfb 	blx	3ff1568e <MV_CPU_LE+0x3ff1568d>
4001669c:	fbfbfbfb 	blx	3ff15692 <MV_CPU_LE+0x3ff15691>
400166a0:	08080808 	stmdaeq	r8, {r3, fp}
400166a4:	08080808 	stmdaeq	r8, {r3, fp}
	...
400166b0:	08080808 	stmdaeq	r8, {r3, fp}
400166b4:	08080808 	stmdaeq	r8, {r3, fp}
400166b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400166bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400166c0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166c4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166c8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166cc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166d0:	08080808 	stmdaeq	r8, {r3, fp}
400166d4:	08080808 	stmdaeq	r8, {r3, fp}
400166d8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166dc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166e0:	08080808 	stmdaeq	r8, {r3, fp}
400166e4:	08080808 	stmdaeq	r8, {r3, fp}
400166e8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166ec:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400166f0:	08080808 	stmdaeq	r8, {r3, fp}
400166f4:	08080808 	stmdaeq	r8, {r3, fp}
400166f8:	08080808 	stmdaeq	r8, {r3, fp}
400166fc:	08080808 	stmdaeq	r8, {r3, fp}
40016700:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40016704:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40016708:	08080808 	stmdaeq	r8, {r3, fp}
4001670c:	08080808 	stmdaeq	r8, {r3, fp}
40016710:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40016714:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40016720:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016730:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016734:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016754:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016758:	08080808 	stmdaeq	r8, {r3, fp}
4001675c:	08080808 	stmdaeq	r8, {r3, fp}
	...
40016768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001676c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001677c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016798:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001679c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400167a0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400167a4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400167a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400167c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400167d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400167e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400167f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016808:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001680c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016818:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001681c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016820:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40016824:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40016830:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40016834:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40016848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001684c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016854:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016858:	08080808 	stmdaeq	r8, {r3, fp}
4001685c:	08080808 	stmdaeq	r8, {r3, fp}
40016860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016868:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001686c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016870:	08080808 	stmdaeq	r8, {r3, fp}
40016874:	08080808 	stmdaeq	r8, {r3, fp}
	...
40016880:	08080808 	stmdaeq	r8, {r3, fp}
40016884:	08080808 	stmdaeq	r8, {r3, fp}
40016888:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001688c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016890:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40016894:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40016898:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001689c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400168a0:	10101010 	andsne	r1, r0, r0, lsl r0
400168a4:	10101010 	andsne	r1, r0, r0, lsl r0
	...
400168b0:	10101010 	andsne	r1, r0, r0, lsl r0
400168b4:	10101010 	andsne	r1, r0, r0, lsl r0
400168b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400168bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400168c0:	efefefef 	svc	0x00efefef
400168c4:	efefefef 	svc	0x00efefef
400168c8:	efefefef 	svc	0x00efefef
400168cc:	efefefef 	svc	0x00efefef
400168d0:	10101010 	andsne	r1, r0, r0, lsl r0
400168d4:	10101010 	andsne	r1, r0, r0, lsl r0
400168d8:	efefefef 	svc	0x00efefef
400168dc:	efefefef 	svc	0x00efefef
400168e0:	10101010 	andsne	r1, r0, r0, lsl r0
400168e4:	10101010 	andsne	r1, r0, r0, lsl r0
400168e8:	efefefef 	svc	0x00efefef
400168ec:	efefefef 	svc	0x00efefef
400168f0:	10101010 	andsne	r1, r0, r0, lsl r0
400168f4:	10101010 	andsne	r1, r0, r0, lsl r0
400168f8:	10101010 	andsne	r1, r0, r0, lsl r0
400168fc:	10101010 	andsne	r1, r0, r0, lsl r0
40016900:	efefefef 	svc	0x00efefef
40016904:	efefefef 	svc	0x00efefef
40016908:	10101010 	andsne	r1, r0, r0, lsl r0
4001690c:	10101010 	andsne	r1, r0, r0, lsl r0
40016910:	efefefef 	svc	0x00efefef
40016914:	efefefef 	svc	0x00efefef
	...
40016920:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016930:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016934:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016944:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016950:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016954:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016958:	10101010 	andsne	r1, r0, r0, lsl r0
4001695c:	10101010 	andsne	r1, r0, r0, lsl r0
	...
40016968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001696c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016978:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001697c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016998:	efefefef 	svc	0x00efefef
4001699c:	efefefef 	svc	0x00efefef
400169a0:	efefefef 	svc	0x00efefef
400169a4:	efefefef 	svc	0x00efefef
400169a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400169c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400169d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400169e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400169f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016a08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016a18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a20:	efefefef 	svc	0x00efefef
40016a24:	efefefef 	svc	0x00efefef
	...
40016a30:	efefefef 	svc	0x00efefef
40016a34:	efefefef 	svc	0x00efefef
	...
40016a48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a58:	10101010 	andsne	r1, r0, r0, lsl r0
40016a5c:	10101010 	andsne	r1, r0, r0, lsl r0
40016a60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a70:	10101010 	andsne	r1, r0, r0, lsl r0
40016a74:	10101010 	andsne	r1, r0, r0, lsl r0
	...
40016a80:	10101010 	andsne	r1, r0, r0, lsl r0
40016a84:	10101010 	andsne	r1, r0, r0, lsl r0
40016a88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016a90:	efefefef 	svc	0x00efefef
40016a94:	efefefef 	svc	0x00efefef
40016a98:	efefefef 	svc	0x00efefef
40016a9c:	efefefef 	svc	0x00efefef
40016aa0:	20202020 	eorcs	r2, r0, r0, lsr #32
40016aa4:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40016ab0:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ab4:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ab8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016abc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016ac0:	dfdfdfdf 	svcle	0x00dfdfdf
40016ac4:	dfdfdfdf 	svcle	0x00dfdfdf
40016ac8:	dfdfdfdf 	svcle	0x00dfdfdf
40016acc:	dfdfdfdf 	svcle	0x00dfdfdf
40016ad0:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ad4:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ad8:	dfdfdfdf 	svcle	0x00dfdfdf
40016adc:	dfdfdfdf 	svcle	0x00dfdfdf
40016ae0:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ae4:	20202020 	eorcs	r2, r0, r0, lsr #32
40016ae8:	dfdfdfdf 	svcle	0x00dfdfdf
40016aec:	dfdfdfdf 	svcle	0x00dfdfdf
40016af0:	20202020 	eorcs	r2, r0, r0, lsr #32
40016af4:	20202020 	eorcs	r2, r0, r0, lsr #32
40016af8:	20202020 	eorcs	r2, r0, r0, lsr #32
40016afc:	20202020 	eorcs	r2, r0, r0, lsr #32
40016b00:	dfdfdfdf 	svcle	0x00dfdfdf
40016b04:	dfdfdfdf 	svcle	0x00dfdfdf
40016b08:	20202020 	eorcs	r2, r0, r0, lsr #32
40016b0c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016b10:	dfdfdfdf 	svcle	0x00dfdfdf
40016b14:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40016b20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016b24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016b30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016b40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016b44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016b50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016b54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016b58:	20202020 	eorcs	r2, r0, r0, lsr #32
40016b5c:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40016b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016b6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016b78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016b7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016b98:	dfdfdfdf 	svcle	0x00dfdfdf
40016b9c:	dfdfdfdf 	svcle	0x00dfdfdf
40016ba0:	dfdfdfdf 	svcle	0x00dfdfdf
40016ba4:	dfdfdfdf 	svcle	0x00dfdfdf
40016ba8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016bc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016bd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016be8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016bf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016c08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016c18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c20:	dfdfdfdf 	svcle	0x00dfdfdf
40016c24:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40016c30:	dfdfdfdf 	svcle	0x00dfdfdf
40016c34:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40016c48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c58:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c5c:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c70:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c74:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40016c80:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c84:	20202020 	eorcs	r2, r0, r0, lsr #32
40016c88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016c90:	dfdfdfdf 	svcle	0x00dfdfdf
40016c94:	dfdfdfdf 	svcle	0x00dfdfdf
40016c98:	dfdfdfdf 	svcle	0x00dfdfdf
40016c9c:	dfdfdfdf 	svcle	0x00dfdfdf
40016ca0:	40404040 	submi	r4, r0, r0, asr #32
40016ca4:	40404040 	submi	r4, r0, r0, asr #32
	...
40016cb0:	40404040 	submi	r4, r0, r0, asr #32
40016cb4:	40404040 	submi	r4, r0, r0, asr #32
40016cb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016cbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016cc0:	bfbfbfbf 	svclt	0x00bfbfbf
40016cc4:	bfbfbfbf 	svclt	0x00bfbfbf
40016cc8:	bfbfbfbf 	svclt	0x00bfbfbf
40016ccc:	bfbfbfbf 	svclt	0x00bfbfbf
40016cd0:	40404040 	submi	r4, r0, r0, asr #32
40016cd4:	40404040 	submi	r4, r0, r0, asr #32
40016cd8:	bfbfbfbf 	svclt	0x00bfbfbf
40016cdc:	bfbfbfbf 	svclt	0x00bfbfbf
40016ce0:	40404040 	submi	r4, r0, r0, asr #32
40016ce4:	40404040 	submi	r4, r0, r0, asr #32
40016ce8:	bfbfbfbf 	svclt	0x00bfbfbf
40016cec:	bfbfbfbf 	svclt	0x00bfbfbf
40016cf0:	40404040 	submi	r4, r0, r0, asr #32
40016cf4:	40404040 	submi	r4, r0, r0, asr #32
40016cf8:	40404040 	submi	r4, r0, r0, asr #32
40016cfc:	40404040 	submi	r4, r0, r0, asr #32
40016d00:	bfbfbfbf 	svclt	0x00bfbfbf
40016d04:	bfbfbfbf 	svclt	0x00bfbfbf
40016d08:	40404040 	submi	r4, r0, r0, asr #32
40016d0c:	40404040 	submi	r4, r0, r0, asr #32
40016d10:	bfbfbfbf 	svclt	0x00bfbfbf
40016d14:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40016d20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016d24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016d30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016d40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016d50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016d54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016d58:	40404040 	submi	r4, r0, r0, asr #32
40016d5c:	40404040 	submi	r4, r0, r0, asr #32
	...
40016d68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016d78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016d7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016d98:	bfbfbfbf 	svclt	0x00bfbfbf
40016d9c:	bfbfbfbf 	svclt	0x00bfbfbf
40016da0:	bfbfbfbf 	svclt	0x00bfbfbf
40016da4:	bfbfbfbf 	svclt	0x00bfbfbf
40016da8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016dac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016dc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016dc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016dc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016dcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016dd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016ddc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016de8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016dec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016df0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016df4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016e08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016e18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e20:	bfbfbfbf 	svclt	0x00bfbfbf
40016e24:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40016e30:	bfbfbfbf 	svclt	0x00bfbfbf
40016e34:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40016e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e58:	40404040 	submi	r4, r0, r0, asr #32
40016e5c:	40404040 	submi	r4, r0, r0, asr #32
40016e60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e70:	40404040 	submi	r4, r0, r0, asr #32
40016e74:	40404040 	submi	r4, r0, r0, asr #32
	...
40016e80:	40404040 	submi	r4, r0, r0, asr #32
40016e84:	40404040 	submi	r4, r0, r0, asr #32
40016e88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016e90:	bfbfbfbf 	svclt	0x00bfbfbf
40016e94:	bfbfbfbf 	svclt	0x00bfbfbf
40016e98:	bfbfbfbf 	svclt	0x00bfbfbf
40016e9c:	bfbfbfbf 	svclt	0x00bfbfbf
40016ea0:	80808080 	addhi	r8, r0, r0, lsl #1
40016ea4:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40016eb0:	80808080 	addhi	r8, r0, r0, lsl #1
40016eb4:	80808080 	addhi	r8, r0, r0, lsl #1
40016eb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016ebc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016ec0:	7f7f7f7f 	svcvc	0x007f7f7f
40016ec4:	7f7f7f7f 	svcvc	0x007f7f7f
40016ec8:	7f7f7f7f 	svcvc	0x007f7f7f
40016ecc:	7f7f7f7f 	svcvc	0x007f7f7f
40016ed0:	80808080 	addhi	r8, r0, r0, lsl #1
40016ed4:	80808080 	addhi	r8, r0, r0, lsl #1
40016ed8:	7f7f7f7f 	svcvc	0x007f7f7f
40016edc:	7f7f7f7f 	svcvc	0x007f7f7f
40016ee0:	80808080 	addhi	r8, r0, r0, lsl #1
40016ee4:	80808080 	addhi	r8, r0, r0, lsl #1
40016ee8:	7f7f7f7f 	svcvc	0x007f7f7f
40016eec:	7f7f7f7f 	svcvc	0x007f7f7f
40016ef0:	80808080 	addhi	r8, r0, r0, lsl #1
40016ef4:	80808080 	addhi	r8, r0, r0, lsl #1
40016ef8:	80808080 	addhi	r8, r0, r0, lsl #1
40016efc:	80808080 	addhi	r8, r0, r0, lsl #1
40016f00:	7f7f7f7f 	svcvc	0x007f7f7f
40016f04:	7f7f7f7f 	svcvc	0x007f7f7f
40016f08:	80808080 	addhi	r8, r0, r0, lsl #1
40016f0c:	80808080 	addhi	r8, r0, r0, lsl #1
40016f10:	7f7f7f7f 	svcvc	0x007f7f7f
40016f14:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40016f20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016f30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016f40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016f50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f58:	80808080 	addhi	r8, r0, r0, lsl #1
40016f5c:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40016f68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016f7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016f98:	7f7f7f7f 	svcvc	0x007f7f7f
40016f9c:	7f7f7f7f 	svcvc	0x007f7f7f
40016fa0:	7f7f7f7f 	svcvc	0x007f7f7f
40016fa4:	7f7f7f7f 	svcvc	0x007f7f7f
40016fa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016fc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016fc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016fc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016fcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016fd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016fdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40016fe8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016fec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016ff0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40016ff4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001700c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017018:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001701c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017020:	7f7f7f7f 	svcvc	0x007f7f7f
40017024:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40017030:	7f7f7f7f 	svcvc	0x007f7f7f
40017034:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40017048:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001704c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017050:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017054:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017058:	80808080 	addhi	r8, r0, r0, lsl #1
4001705c:	80808080 	addhi	r8, r0, r0, lsl #1
40017060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001706c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017070:	80808080 	addhi	r8, r0, r0, lsl #1
40017074:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40017080:	80808080 	addhi	r8, r0, r0, lsl #1
40017084:	80808080 	addhi	r8, r0, r0, lsl #1
40017088:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001708c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017090:	7f7f7f7f 	svcvc	0x007f7f7f
40017094:	7f7f7f7f 	svcvc	0x007f7f7f
40017098:	7f7f7f7f 	svcvc	0x007f7f7f
4001709c:	7f7f7f7f 	svcvc	0x007f7f7f

400170a0 <g_auiSpecialPattern>:
	...
400170a8:	01010101 	tsteq	r1, r1, lsl #2
400170ac:	01010101 	tsteq	r1, r1, lsl #2
400170b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400170b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400170b8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170bc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170c0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170c4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170c8:	01010101 	tsteq	r1, r1, lsl #2
400170cc:	01010101 	tsteq	r1, r1, lsl #2
400170d0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170d4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170d8:	01010101 	tsteq	r1, r1, lsl #2
400170dc:	01010101 	tsteq	r1, r1, lsl #2
400170e0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170e4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170e8:	01010101 	tsteq	r1, r1, lsl #2
400170ec:	01010101 	tsteq	r1, r1, lsl #2
400170f0:	01010101 	tsteq	r1, r1, lsl #2
400170f4:	01010101 	tsteq	r1, r1, lsl #2
400170f8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400170fc:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017100:	01010101 	tsteq	r1, r1, lsl #2
40017104:	01010101 	tsteq	r1, r1, lsl #2
40017108:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001710c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40017118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001711c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001712c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001713c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017148:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001714c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017150:	01010101 	tsteq	r1, r1, lsl #2
40017154:	01010101 	tsteq	r1, r1, lsl #2
	...
40017160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017190:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017194:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017198:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001719c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400171a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400171b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400171d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400171e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400171ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017200:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017210:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017214:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017218:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001721c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40017228:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001722c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40017240:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017244:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017248:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001724c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017250:	01010101 	tsteq	r1, r1, lsl #2
40017254:	01010101 	tsteq	r1, r1, lsl #2
40017258:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001725c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017260:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017264:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017268:	01010101 	tsteq	r1, r1, lsl #2
4001726c:	01010101 	tsteq	r1, r1, lsl #2
	...
40017278:	01010101 	tsteq	r1, r1, lsl #2
4001727c:	01010101 	tsteq	r1, r1, lsl #2
40017280:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017288:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001728c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017290:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40017294:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
400172a8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172ac:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400172b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400172b8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172bc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172c0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172c4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172c8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172cc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172d0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172d4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172d8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172dc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172e0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172e4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172e8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172ec:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172f0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172f4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400172f8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400172fc:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017300:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017304:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017308:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001730c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40017318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001731c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001732c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001733c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017348:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001734c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017350:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017354:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40017360:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017364:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017370:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017390:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017394:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017398:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001739c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400173a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400173b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400173d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400173e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400173ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017410:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017414:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017418:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001741c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40017428:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001742c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40017440:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017444:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017448:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001744c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017450:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017454:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017458:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001745c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017460:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017464:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017468:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001746c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
40017478:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001747c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40017480:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017484:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017488:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001748c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017490:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40017494:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
400174a8:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174ac:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400174b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400174b8:	fbfbfbfb 	blx	3ff164ae <MV_CPU_LE+0x3ff164ad>
400174bc:	fbfbfbfb 	blx	3ff164b2 <MV_CPU_LE+0x3ff164b1>
400174c0:	fbfbfbfb 	blx	3ff164b6 <MV_CPU_LE+0x3ff164b5>
400174c4:	fbfbfbfb 	blx	3ff164ba <MV_CPU_LE+0x3ff164b9>
400174c8:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174cc:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174d0:	fbfbfbfb 	blx	3ff164c6 <MV_CPU_LE+0x3ff164c5>
400174d4:	fbfbfbfb 	blx	3ff164ca <MV_CPU_LE+0x3ff164c9>
400174d8:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174dc:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174e0:	fbfbfbfb 	blx	3ff164d6 <MV_CPU_LE+0x3ff164d5>
400174e4:	fbfbfbfb 	blx	3ff164da <MV_CPU_LE+0x3ff164d9>
400174e8:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174ec:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174f0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174f4:	04040404 	streq	r0, [r4], #-1028	; 0x404
400174f8:	fbfbfbfb 	blx	3ff164ee <MV_CPU_LE+0x3ff164ed>
400174fc:	fbfbfbfb 	blx	3ff164f2 <MV_CPU_LE+0x3ff164f1>
40017500:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017504:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017508:	fbfbfbfb 	blx	3ff164fe <MV_CPU_LE+0x3ff164fd>
4001750c:	fbfbfbfb 	blx	3ff16502 <MV_CPU_LE+0x3ff16501>
	...
40017518:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001751c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001752c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001753c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017548:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001754c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017550:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017554:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40017560:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017564:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017570:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017574:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017590:	fbfbfbfb 	blx	3ff16586 <MV_CPU_LE+0x3ff16585>
40017594:	fbfbfbfb 	blx	3ff1658a <MV_CPU_LE+0x3ff16589>
40017598:	fbfbfbfb 	blx	3ff1658e <MV_CPU_LE+0x3ff1658d>
4001759c:	fbfbfbfb 	blx	3ff16592 <MV_CPU_LE+0x3ff16591>
400175a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400175b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400175d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400175e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400175ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017600:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017604:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017614:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017618:	fbfbfbfb 	blx	3ff1660e <MV_CPU_LE+0x3ff1660d>
4001761c:	fbfbfbfb 	blx	3ff16612 <MV_CPU_LE+0x3ff16611>
	...
40017628:	fbfbfbfb 	blx	3ff1661e <MV_CPU_LE+0x3ff1661d>
4001762c:	fbfbfbfb 	blx	3ff16622 <MV_CPU_LE+0x3ff16621>
	...
40017640:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017644:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017648:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001764c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017650:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017654:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017658:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001765c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017660:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017664:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017668:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001766c:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
40017678:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001767c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40017680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017684:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017688:	fbfbfbfb 	blx	3ff1667e <MV_CPU_LE+0x3ff1667d>
4001768c:	fbfbfbfb 	blx	3ff16682 <MV_CPU_LE+0x3ff16681>
40017690:	fbfbfbfb 	blx	3ff16686 <MV_CPU_LE+0x3ff16685>
40017694:	fbfbfbfb 	blx	3ff1668a <MV_CPU_LE+0x3ff16689>
	...
400176a8:	08080808 	stmdaeq	r8, {r3, fp}
400176ac:	08080808 	stmdaeq	r8, {r3, fp}
400176b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400176b8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176bc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176c0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176c4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176c8:	08080808 	stmdaeq	r8, {r3, fp}
400176cc:	08080808 	stmdaeq	r8, {r3, fp}
400176d0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176d4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176d8:	08080808 	stmdaeq	r8, {r3, fp}
400176dc:	08080808 	stmdaeq	r8, {r3, fp}
400176e0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176e4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176e8:	08080808 	stmdaeq	r8, {r3, fp}
400176ec:	08080808 	stmdaeq	r8, {r3, fp}
400176f0:	08080808 	stmdaeq	r8, {r3, fp}
400176f4:	08080808 	stmdaeq	r8, {r3, fp}
400176f8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400176fc:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017700:	08080808 	stmdaeq	r8, {r3, fp}
40017704:	08080808 	stmdaeq	r8, {r3, fp}
40017708:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001770c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40017718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001771c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001772c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017738:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001773c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017748:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001774c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017750:	08080808 	stmdaeq	r8, {r3, fp}
40017754:	08080808 	stmdaeq	r8, {r3, fp}
	...
40017760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017774:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017790:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017794:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017798:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001779c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400177a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400177b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400177d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400177e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400177ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017800:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017804:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017810:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017814:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017818:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001781c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40017828:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001782c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40017840:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017844:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017848:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001784c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017850:	08080808 	stmdaeq	r8, {r3, fp}
40017854:	08080808 	stmdaeq	r8, {r3, fp}
40017858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001785c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017868:	08080808 	stmdaeq	r8, {r3, fp}
4001786c:	08080808 	stmdaeq	r8, {r3, fp}
	...
40017878:	08080808 	stmdaeq	r8, {r3, fp}
4001787c:	08080808 	stmdaeq	r8, {r3, fp}
40017880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017884:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017888:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001788c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017890:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40017894:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
400178a8:	10101010 	andsne	r1, r0, r0, lsl r0
400178ac:	10101010 	andsne	r1, r0, r0, lsl r0
400178b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400178b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400178b8:	efefefef 	svc	0x00efefef
400178bc:	efefefef 	svc	0x00efefef
400178c0:	efefefef 	svc	0x00efefef
400178c4:	efefefef 	svc	0x00efefef
400178c8:	10101010 	andsne	r1, r0, r0, lsl r0
400178cc:	10101010 	andsne	r1, r0, r0, lsl r0
400178d0:	efefefef 	svc	0x00efefef
400178d4:	efefefef 	svc	0x00efefef
400178d8:	10101010 	andsne	r1, r0, r0, lsl r0
400178dc:	10101010 	andsne	r1, r0, r0, lsl r0
400178e0:	efefefef 	svc	0x00efefef
400178e4:	efefefef 	svc	0x00efefef
400178e8:	10101010 	andsne	r1, r0, r0, lsl r0
400178ec:	10101010 	andsne	r1, r0, r0, lsl r0
400178f0:	10101010 	andsne	r1, r0, r0, lsl r0
400178f4:	10101010 	andsne	r1, r0, r0, lsl r0
400178f8:	efefefef 	svc	0x00efefef
400178fc:	efefefef 	svc	0x00efefef
40017900:	10101010 	andsne	r1, r0, r0, lsl r0
40017904:	10101010 	andsne	r1, r0, r0, lsl r0
40017908:	efefefef 	svc	0x00efefef
4001790c:	efefefef 	svc	0x00efefef
	...
40017918:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001791c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001792c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017938:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001793c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001794c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017950:	10101010 	andsne	r1, r0, r0, lsl r0
40017954:	10101010 	andsne	r1, r0, r0, lsl r0
	...
40017960:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017970:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017974:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017990:	efefefef 	svc	0x00efefef
40017994:	efefefef 	svc	0x00efefef
40017998:	efefefef 	svc	0x00efefef
4001799c:	efefefef 	svc	0x00efefef
400179a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400179b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400179d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400179e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400179ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017a00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017a10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a18:	efefefef 	svc	0x00efefef
40017a1c:	efefefef 	svc	0x00efefef
	...
40017a28:	efefefef 	svc	0x00efefef
40017a2c:	efefefef 	svc	0x00efefef
	...
40017a40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a50:	10101010 	andsne	r1, r0, r0, lsl r0
40017a54:	10101010 	andsne	r1, r0, r0, lsl r0
40017a58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a68:	10101010 	andsne	r1, r0, r0, lsl r0
40017a6c:	10101010 	andsne	r1, r0, r0, lsl r0
	...
40017a78:	10101010 	andsne	r1, r0, r0, lsl r0
40017a7c:	10101010 	andsne	r1, r0, r0, lsl r0
40017a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017a88:	efefefef 	svc	0x00efefef
40017a8c:	efefefef 	svc	0x00efefef
40017a90:	efefefef 	svc	0x00efefef
40017a94:	efefefef 	svc	0x00efefef
	...
40017aa8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017aac:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ab0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ab4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ab8:	dfdfdfdf 	svcle	0x00dfdfdf
40017abc:	dfdfdfdf 	svcle	0x00dfdfdf
40017ac0:	dfdfdfdf 	svcle	0x00dfdfdf
40017ac4:	dfdfdfdf 	svcle	0x00dfdfdf
40017ac8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017acc:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ad0:	dfdfdfdf 	svcle	0x00dfdfdf
40017ad4:	dfdfdfdf 	svcle	0x00dfdfdf
40017ad8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017adc:	20202020 	eorcs	r2, r0, r0, lsr #32
40017ae0:	dfdfdfdf 	svcle	0x00dfdfdf
40017ae4:	dfdfdfdf 	svcle	0x00dfdfdf
40017ae8:	20202020 	eorcs	r2, r0, r0, lsr #32
40017aec:	20202020 	eorcs	r2, r0, r0, lsr #32
40017af0:	20202020 	eorcs	r2, r0, r0, lsr #32
40017af4:	20202020 	eorcs	r2, r0, r0, lsr #32
40017af8:	dfdfdfdf 	svcle	0x00dfdfdf
40017afc:	dfdfdfdf 	svcle	0x00dfdfdf
40017b00:	20202020 	eorcs	r2, r0, r0, lsr #32
40017b04:	20202020 	eorcs	r2, r0, r0, lsr #32
40017b08:	dfdfdfdf 	svcle	0x00dfdfdf
40017b0c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40017b18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b50:	20202020 	eorcs	r2, r0, r0, lsr #32
40017b54:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40017b60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017b74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017b90:	dfdfdfdf 	svcle	0x00dfdfdf
40017b94:	dfdfdfdf 	svcle	0x00dfdfdf
40017b98:	dfdfdfdf 	svcle	0x00dfdfdf
40017b9c:	dfdfdfdf 	svcle	0x00dfdfdf
40017ba0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017ba4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017bb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017be0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017be4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017be8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017bec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017c00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017c10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c18:	dfdfdfdf 	svcle	0x00dfdfdf
40017c1c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40017c28:	dfdfdfdf 	svcle	0x00dfdfdf
40017c2c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40017c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c50:	20202020 	eorcs	r2, r0, r0, lsr #32
40017c54:	20202020 	eorcs	r2, r0, r0, lsr #32
40017c58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c68:	20202020 	eorcs	r2, r0, r0, lsr #32
40017c6c:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40017c78:	20202020 	eorcs	r2, r0, r0, lsr #32
40017c7c:	20202020 	eorcs	r2, r0, r0, lsr #32
40017c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017c88:	dfdfdfdf 	svcle	0x00dfdfdf
40017c8c:	dfdfdfdf 	svcle	0x00dfdfdf
40017c90:	dfdfdfdf 	svcle	0x00dfdfdf
40017c94:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40017ca8:	40404040 	submi	r4, r0, r0, asr #32
40017cac:	40404040 	submi	r4, r0, r0, asr #32
40017cb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017cb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017cb8:	bfbfbfbf 	svclt	0x00bfbfbf
40017cbc:	bfbfbfbf 	svclt	0x00bfbfbf
40017cc0:	bfbfbfbf 	svclt	0x00bfbfbf
40017cc4:	bfbfbfbf 	svclt	0x00bfbfbf
40017cc8:	40404040 	submi	r4, r0, r0, asr #32
40017ccc:	40404040 	submi	r4, r0, r0, asr #32
40017cd0:	bfbfbfbf 	svclt	0x00bfbfbf
40017cd4:	bfbfbfbf 	svclt	0x00bfbfbf
40017cd8:	40404040 	submi	r4, r0, r0, asr #32
40017cdc:	40404040 	submi	r4, r0, r0, asr #32
40017ce0:	bfbfbfbf 	svclt	0x00bfbfbf
40017ce4:	bfbfbfbf 	svclt	0x00bfbfbf
40017ce8:	40404040 	submi	r4, r0, r0, asr #32
40017cec:	40404040 	submi	r4, r0, r0, asr #32
40017cf0:	40404040 	submi	r4, r0, r0, asr #32
40017cf4:	40404040 	submi	r4, r0, r0, asr #32
40017cf8:	bfbfbfbf 	svclt	0x00bfbfbf
40017cfc:	bfbfbfbf 	svclt	0x00bfbfbf
40017d00:	40404040 	submi	r4, r0, r0, asr #32
40017d04:	40404040 	submi	r4, r0, r0, asr #32
40017d08:	bfbfbfbf 	svclt	0x00bfbfbf
40017d0c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40017d18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d50:	40404040 	submi	r4, r0, r0, asr #32
40017d54:	40404040 	submi	r4, r0, r0, asr #32
	...
40017d60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017d74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017d90:	bfbfbfbf 	svclt	0x00bfbfbf
40017d94:	bfbfbfbf 	svclt	0x00bfbfbf
40017d98:	bfbfbfbf 	svclt	0x00bfbfbf
40017d9c:	bfbfbfbf 	svclt	0x00bfbfbf
40017da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017da4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017db8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017dbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017dc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017dc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017dd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017dd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017de0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017de4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017de8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017dec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017e00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e18:	bfbfbfbf 	svclt	0x00bfbfbf
40017e1c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40017e28:	bfbfbfbf 	svclt	0x00bfbfbf
40017e2c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40017e40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e50:	40404040 	submi	r4, r0, r0, asr #32
40017e54:	40404040 	submi	r4, r0, r0, asr #32
40017e58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e68:	40404040 	submi	r4, r0, r0, asr #32
40017e6c:	40404040 	submi	r4, r0, r0, asr #32
	...
40017e78:	40404040 	submi	r4, r0, r0, asr #32
40017e7c:	40404040 	submi	r4, r0, r0, asr #32
40017e80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017e88:	bfbfbfbf 	svclt	0x00bfbfbf
40017e8c:	bfbfbfbf 	svclt	0x00bfbfbf
40017e90:	bfbfbfbf 	svclt	0x00bfbfbf
40017e94:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40017ea8:	80808080 	addhi	r8, r0, r0, lsl #1
40017eac:	80808080 	addhi	r8, r0, r0, lsl #1
40017eb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017eb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017eb8:	7f7f7f7f 	svcvc	0x007f7f7f
40017ebc:	7f7f7f7f 	svcvc	0x007f7f7f
40017ec0:	7f7f7f7f 	svcvc	0x007f7f7f
40017ec4:	7f7f7f7f 	svcvc	0x007f7f7f
40017ec8:	80808080 	addhi	r8, r0, r0, lsl #1
40017ecc:	80808080 	addhi	r8, r0, r0, lsl #1
40017ed0:	7f7f7f7f 	svcvc	0x007f7f7f
40017ed4:	7f7f7f7f 	svcvc	0x007f7f7f
40017ed8:	80808080 	addhi	r8, r0, r0, lsl #1
40017edc:	80808080 	addhi	r8, r0, r0, lsl #1
40017ee0:	7f7f7f7f 	svcvc	0x007f7f7f
40017ee4:	7f7f7f7f 	svcvc	0x007f7f7f
40017ee8:	80808080 	addhi	r8, r0, r0, lsl #1
40017eec:	80808080 	addhi	r8, r0, r0, lsl #1
40017ef0:	80808080 	addhi	r8, r0, r0, lsl #1
40017ef4:	80808080 	addhi	r8, r0, r0, lsl #1
40017ef8:	7f7f7f7f 	svcvc	0x007f7f7f
40017efc:	7f7f7f7f 	svcvc	0x007f7f7f
40017f00:	80808080 	addhi	r8, r0, r0, lsl #1
40017f04:	80808080 	addhi	r8, r0, r0, lsl #1
40017f08:	7f7f7f7f 	svcvc	0x007f7f7f
40017f0c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40017f18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f50:	80808080 	addhi	r8, r0, r0, lsl #1
40017f54:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40017f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017f74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017f90:	7f7f7f7f 	svcvc	0x007f7f7f
40017f94:	7f7f7f7f 	svcvc	0x007f7f7f
40017f98:	7f7f7f7f 	svcvc	0x007f7f7f
40017f9c:	7f7f7f7f 	svcvc	0x007f7f7f
40017fa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017fb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017fd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40017fe0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fe8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40017fec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018000:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40018010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018018:	7f7f7f7f 	svcvc	0x007f7f7f
4001801c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40018028:	7f7f7f7f 	svcvc	0x007f7f7f
4001802c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40018040:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018044:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018048:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001804c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018050:	80808080 	addhi	r8, r0, r0, lsl #1
40018054:	80808080 	addhi	r8, r0, r0, lsl #1
40018058:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001805c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018060:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018064:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018068:	80808080 	addhi	r8, r0, r0, lsl #1
4001806c:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40018078:	80808080 	addhi	r8, r0, r0, lsl #1
4001807c:	80808080 	addhi	r8, r0, r0, lsl #1
40018080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40018088:	7f7f7f7f 	svcvc	0x007f7f7f
4001808c:	7f7f7f7f 	svcvc	0x007f7f7f
40018090:	7f7f7f7f 	svcvc	0x007f7f7f
40018094:	7f7f7f7f 	svcvc	0x007f7f7f
	...

400180a0 <s_auiFabricRatio>:
400180a0:	04010204 	streq	r0, [r1], #-516	; 0x204
400180a4:	04020202 	streq	r0, [r2], #-514	; 0x202
400180a8:	08020306 	stmdaeq	r2, {r1, r2, r8, r9}
400180ac:	08020303 	stmdaeq	r2, {r0, r1, r8, r9}
400180b0:	04020303 	streq	r0, [r2], #-771	; 0x303
400180b4:	04020204 	streq	r0, [r2], #-516	; 0x204
400180b8:	04010202 	streq	r0, [r1], #-514	; 0x202
400180bc:	08030606 	stmdaeq	r3, {r1, r2, r9, sl}
400180c0:	08030505 	stmdaeq	r3, {r0, r2, r8, sl}
400180c4:	04020306 	streq	r0, [r2], #-774	; 0x306
400180c8:	0804050a 	stmdaeq	r4, {r1, r3, r8, sl}
400180cc:	04030606 	streq	r0, [r3], #-1542	; 0x606
400180d0:	04020404 	streq	r0, [r2], #-1028	; 0x404
400180d4:	04030306 	streq	r0, [r3], #-774	; 0x306
400180d8:	04020505 	streq	r0, [r2], #-1285	; 0x505
400180dc:	08020505 	stmdaeq	r2, {r0, r2, r8, sl}
400180e0:	04010303 	streq	r0, [r1], #-771	; 0x303
400180e4:	08050a0a 	stmdaeq	r5, {r1, r3, r9, fp}
400180e8:	04030408 	streq	r0, [r3], #-1032	; 0x408
400180ec:	04010102 	streq	r0, [r1], #-258	; 0x102
400180f0:	08030306 	stmdaeq	r3, {r1, r2, r8, r9}

400180f4 <s_auiPbsDqMapping>:
400180f4:	00000003 	andeq	r0, r0, r3
400180f8:	00000002 	andeq	r0, r0, r2
400180fc:	00000005 	andeq	r0, r0, r5
40018100:	00000007 	andeq	r0, r0, r7
40018104:	00000001 	andeq	r0, r0, r1
40018108:	00000000 	andeq	r0, r0, r0
4001810c:	00000006 	andeq	r0, r0, r6
40018110:	00000004 	andeq	r0, r0, r4
40018114:	00000002 	andeq	r0, r0, r2
40018118:	00000003 	andeq	r0, r0, r3
4001811c:	00000006 	andeq	r0, r0, r6
40018120:	00000007 	andeq	r0, r0, r7
40018124:	00000001 	andeq	r0, r0, r1
40018128:	00000000 	andeq	r0, r0, r0
4001812c:	00000004 	andeq	r0, r0, r4
40018130:	00000005 	andeq	r0, r0, r5
40018134:	00000001 	andeq	r0, r0, r1
40018138:	00000003 	andeq	r0, r0, r3
4001813c:	00000005 	andeq	r0, r0, r5
40018140:	00000006 	andeq	r0, r0, r6
40018144:	00000000 	andeq	r0, r0, r0
40018148:	00000002 	andeq	r0, r0, r2
4001814c:	00000004 	andeq	r0, r0, r4
40018150:	00000007 	andeq	r0, r0, r7
40018154:	00000000 	andeq	r0, r0, r0
40018158:	00000002 	andeq	r0, r0, r2
4001815c:	00000004 	andeq	r0, r0, r4
40018160:	00000007 	andeq	r0, r0, r7
40018164:	00000001 	andeq	r0, r0, r1
40018168:	00000003 	andeq	r0, r0, r3
4001816c:	00000005 	andeq	r0, r0, r5
40018170:	00000006 	andeq	r0, r0, r6
40018174:	00000003 	andeq	r0, r0, r3
40018178:	00000000 	andeq	r0, r0, r0
4001817c:	00000004 	andeq	r0, r0, r4
40018180:	00000006 	andeq	r0, r0, r6
40018184:	00000001 	andeq	r0, r0, r1
40018188:	00000002 	andeq	r0, r0, r2
4001818c:	00000005 	andeq	r0, r0, r5
40018190:	00000007 	andeq	r0, r0, r7
40018194:	00000000 	andeq	r0, r0, r0
40018198:	00000003 	andeq	r0, r0, r3
4001819c:	00000005 	andeq	r0, r0, r5
400181a0:	00000007 	andeq	r0, r0, r7
400181a4:	00000001 	andeq	r0, r0, r1
400181a8:	00000002 	andeq	r0, r0, r2
400181ac:	00000004 	andeq	r0, r0, r4
400181b0:	00000006 	andeq	r0, r0, r6
400181b4:	00000002 	andeq	r0, r0, r2
400181b8:	00000003 	andeq	r0, r0, r3
400181bc:	00000005 	andeq	r0, r0, r5
400181c0:	00000007 	andeq	r0, r0, r7
400181c4:	00000001 	andeq	r0, r0, r1
400181c8:	00000000 	andeq	r0, r0, r0
400181cc:	00000004 	andeq	r0, r0, r4
400181d0:	00000006 	andeq	r0, r0, r6
400181d4:	00000000 	andeq	r0, r0, r0
400181d8:	00000002 	andeq	r0, r0, r2
400181dc:	00000005 	andeq	r0, r0, r5
400181e0:	00000004 	andeq	r0, r0, r4
400181e4:	00000001 	andeq	r0, r0, r1
400181e8:	00000003 	andeq	r0, r0, r3
400181ec:	00000006 	andeq	r0, r0, r6
400181f0:	00000007 	andeq	r0, r0, r7
400181f4:	00000002 	andeq	r0, r0, r2
400181f8:	00000003 	andeq	r0, r0, r3
400181fc:	00000004 	andeq	r0, r0, r4
40018200:	00000007 	andeq	r0, r0, r7
40018204:	00000000 	andeq	r0, r0, r0
40018208:	00000001 	andeq	r0, r0, r1
4001820c:	00000005 	andeq	r0, r0, r5
40018210:	00000006 	andeq	r0, r0, r6
	...

40018220 <s_auiSkewArray>:
	...

40018340 <s_auiPbsLockedDq>:
	...

40018460 <s_auiPbsLockedDm>:
	...

40018484 <s_auiPbsLockedValue>:
	...

400185c0 <auiSdramData>:
	...

400187c0 <Virt>:
	...

400187e0 <s_aiCentralizationLowLimit>:
	...

40018804 <s_aiCentralizationHighLimit>:
	...

Disassembly of section .data.rel:

40018828 <ddr_modes>:
40018828:	40012aa8 	andmi	r2, r1, r8, lsr #21
4001882c:	0300050a 	movweq	r0, #1290	; 0x50a
40018830:	40013960 	andmi	r3, r1, r0, ror #18
40018834:	00000000 	andeq	r0, r0, r0
40018838:	40012ab4 			; <UNDEFINED> instruction: 0x40012ab4
4001883c:	03000c02 	movweq	r0, #3074	; 0xc02
40018840:	40013960 	andmi	r3, r1, r0, ror #18
40018844:	00000000 	andeq	r0, r0, r0
40018848:	40012ac0 	andmi	r2, r1, r0, asr #21
4001884c:	03000502 	movweq	r0, #1282	; 0x502
	...
40018858:	40012acc 	andmi	r2, r1, ip, asr #21
4001885c:	03000503 	movweq	r0, #1283	; 0x503
40018860:	40013640 	andmi	r3, r1, r0, asr #12
40018864:	40013e10 	andmi	r3, r1, r0, lsl lr
40018868:	40012ad8 	ldrdmi	r2, [r1], -r8
4001886c:	0300050b 	movweq	r0, #1291	; 0x50b
40018870:	40013640 	andmi	r3, r1, r0, asr #12
40018874:	40013fa0 	andmi	r3, r1, r0, lsr #31
40018878:	40012ae4 	andmi	r2, r1, r4, ror #21
4001887c:	04000503 	streq	r0, [r0], #-1283	; 0x503
40018880:	400137d0 	ldrdmi	r3, [r1], -r0
40018884:	00000000 	andeq	r0, r0, r0
40018888:	40012af4 	strdmi	r2, [r1], -r4
4001888c:	00001309 	andeq	r1, r0, r9, lsl #6
40018890:	40013af0 	strdmi	r3, [r1], -r0
40018894:	400145e0 	andmi	r4, r1, r0, ror #11
40018898:	40012aa8 	andmi	r2, r1, r8, lsr #21
4001889c:	0000010a 	andeq	r0, r0, sl, lsl #2
400188a0:	40013c80 	andmi	r3, r1, r0, lsl #25
400188a4:	40014130 	andmi	r4, r1, r0, lsr r1
400188a8:	40012b00 	andmi	r2, r1, r0, lsl #22
400188ac:	00000101 	andeq	r0, r0, r1, lsl #2
400188b0:	40013c80 	andmi	r3, r1, r0, lsl #25
400188b4:	400142c0 	andmi	r4, r1, r0, asr #5
400188b8:	40012ab4 			; <UNDEFINED> instruction: 0x40012ab4
400188bc:	00000c02 	andeq	r0, r0, r2, lsl #24
400188c0:	40013c80 	andmi	r3, r1, r0, lsl #25
400188c4:	400145e0 	andmi	r4, r1, r0, ror #11
400188c8:	40012ac0 	andmi	r2, r1, r0, asr #21
400188cc:	00000502 	andeq	r0, r0, r2, lsl #10
400188d0:	40013af0 	strdmi	r3, [r1], -r0
400188d4:	00000000 	andeq	r0, r0, r0
400188d8:	40012b0c 	andmi	r2, r1, ip, lsl #22
400188dc:	00000c03 	andeq	r0, r0, r3, lsl #24
400188e0:	40013c80 	andmi	r3, r1, r0, lsl #25
400188e4:	40014130 	andmi	r4, r1, r0, lsr r1
400188e8:	40012acc 	andmi	r2, r1, ip, asr #21
400188ec:	00000503 	andeq	r0, r0, r3, lsl #10
400188f0:	40013af0 	strdmi	r3, [r1], -r0
400188f4:	400145e0 	andmi	r4, r1, r0, ror #11
400188f8:	40012b18 	andmi	r2, r1, r8, lsl fp
400188fc:	01000502 	tsteq	r0, r2, lsl #10
40018900:	40013af0 	strdmi	r3, [r1], -r0
40018904:	400150d0 	ldrdmi	r5, [r1], -r0
40018908:	40012b28 	andmi	r2, r1, r8, lsr #22
4001890c:	02000503 	andeq	r0, r0, #12582912	; 0xc00000
40018910:	40013af0 	strdmi	r3, [r1], -r0
40018914:	40014900 	andmi	r4, r1, r0, lsl #18
40018918:	40012b34 	andmi	r2, r1, r4, lsr fp
4001891c:	02010503 	andeq	r0, r1, #12582912	; 0xc00000
40018920:	40013af0 	strdmi	r3, [r1], -r0
40018924:	40014a90 	mulmi	r1, r0, sl
40018928:	40012b40 	andmi	r2, r1, r0, asr #22
4001892c:	02020503 	andeq	r0, r2, #12582912	; 0xc00000
40018930:	40013af0 	strdmi	r3, [r1], -r0
40018934:	40014c20 	andmi	r4, r1, r0, lsr #24
40018938:	40012b4c 	andmi	r2, r1, ip, asr #22
4001893c:	02030503 	andeq	r0, r3, #12582912	; 0xc00000
40018940:	40013af0 	strdmi	r3, [r1], -r0
40018944:	40014f40 	andmi	r4, r1, r0, asr #30
	...

40018a08 <db88f78XX0InfoBoardSerdesConfigValue>:
40018a08:	00000000 	andeq	r0, r0, r0
40018a0c:	32221111 	eorcc	r1, r2, #1073741828	; 0x40000004
40018a10:	11111111 	tstne	r1, r1, lsl r1
40018a14:	02020001 	andeq	r0, r2, #1
40018a18:	00000030 	andeq	r0, r0, r0, lsr r0
40018a1c:	40015e48 	andmi	r5, r1, r8, asr #28
40018a20:	00000000 	andeq	r0, r0, r0
40018a24:	31211111 	teqcc	r1, r1, lsl r1
40018a28:	11111111 	tstne	r1, r1, lsl r1
40018a2c:	02020101 	andeq	r0, r2, #1073741824	; 0x40000000
40018a30:	00000030 	andeq	r0, r0, r0, lsr r0
40018a34:	40015e48 	andmi	r5, r1, r8, asr #28
40018a38:	00000000 	andeq	r0, r0, r0
40018a3c:	32220000 	eorcc	r0, r2, #0
	...
40018a48:	00000030 	andeq	r0, r0, r0, lsr r0
40018a4c:	40015e48 	andmi	r5, r1, r8, asr #28
40018a50:	00000000 	andeq	r0, r0, r0
40018a54:	31210000 	teqcc	r1, r0
40018a58:	00000000 	andeq	r0, r0, r0
40018a5c:	00000100 	andeq	r0, r0, r0, lsl #2
40018a60:	00000030 	andeq	r0, r0, r0, lsr r0
40018a64:	40015e48 	andmi	r5, r1, r8, asr #28

40018a68 <db88f78XX0rev2InfoBoardSerdesConfigValue>:
40018a68:	00000000 	andeq	r0, r0, r0
40018a6c:	33221111 	teqcc	r2, #1073741828	; 0x40000004
40018a70:	11111111 	tstne	r1, r1, lsl r1
40018a74:	02020001 	andeq	r0, r2, #1
40018a78:	00000030 	andeq	r0, r0, r0, lsr r0
40018a7c:	40015e48 	andmi	r5, r1, r8, asr #28
40018a80:	00000000 	andeq	r0, r0, r0
40018a84:	33211111 	teqcc	r1, #1073741828	; 0x40000004
40018a88:	11111111 	tstne	r1, r1, lsl r1
40018a8c:	02020101 	andeq	r0, r2, #1073741824	; 0x40000000
40018a90:	00000030 	andeq	r0, r0, r0, lsr r0
40018a94:	40015e48 	andmi	r5, r1, r8, asr #28
40018a98:	00000000 	andeq	r0, r0, r0
40018a9c:	33221111 	teqcc	r2, #1073741828	; 0x40000004
40018aa0:	11111111 	tstne	r1, r1, lsl r1
40018aa4:	02020002 	andeq	r0, r2, #2
40018aa8:	00000030 	andeq	r0, r0, r0, lsr r0
40018aac:	40015e48 	andmi	r5, r1, r8, asr #28
40018ab0:	00000000 	andeq	r0, r0, r0
40018ab4:	33211111 	teqcc	r1, #1073741828	; 0x40000004
40018ab8:	11111111 	tstne	r1, r1, lsl r1
40018abc:	02020102 	andeq	r0, r2, #-2147483648	; 0x80000000
40018ac0:	00000030 	andeq	r0, r0, r0, lsr r0
40018ac4:	40015e48 	andmi	r5, r1, r8, asr #28
40018ac8:	00000000 	andeq	r0, r0, r0
40018acc:	11111111 	tstne	r1, r1, lsl r1
40018ad0:	11111111 	tstne	r1, r1, lsl r1
40018ad4:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
40018ad8:	00000030 	andeq	r0, r0, r0, lsr r0
40018adc:	40015e48 	andmi	r5, r1, r8, asr #28
40018ae0:	00000000 	andeq	r0, r0, r0
40018ae4:	11111111 	tstne	r1, r1, lsl r1
40018ae8:	11111111 	tstne	r1, r1, lsl r1
40018aec:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40018af0:	00000030 	andeq	r0, r0, r0, lsr r0
40018af4:	40015e48 	andmi	r5, r1, r8, asr #28

40018af8 <rd78460nasInfoBoardSerdesConfigValue>:
40018af8:	00000000 	andeq	r0, r0, r0
40018afc:	00223001 	eoreq	r3, r2, r1
40018b00:	11111111 	tstne	r1, r1, lsl r1
40018b04:	02020001 	andeq	r0, r2, #1
40018b08:	00000030 	andeq	r0, r0, r0, lsr r0
40018b0c:	40015e48 	andmi	r5, r1, r8, asr #28
40018b10:	00000000 	andeq	r0, r0, r0
40018b14:	33320201 	teqcc	r2, #268435456	; 0x10000000
40018b18:	11111111 	tstne	r1, r1, lsl r1
40018b1c:	02020001 	andeq	r0, r2, #1
40018b20:	000000f4 	strdeq	r0, [r0], -r4
40018b24:	40015e48 	andmi	r5, r1, r8, asr #28

40018b28 <rd78460InfoBoardSerdesConfigValue>:
40018b28:	00000000 	andeq	r0, r0, r0
40018b2c:	22321111 	eorscs	r1, r2, #1073741828	; 0x40000004
40018b30:	00000000 	andeq	r0, r0, r0
40018b34:	00000002 	andeq	r0, r0, r2
40018b38:	00000010 	andeq	r0, r0, r0, lsl r0
40018b3c:	40015e48 	andmi	r5, r1, r8, asr #28
40018b40:	00000000 	andeq	r0, r0, r0
40018b44:	00321111 	eorseq	r1, r2, r1, lsl r1
40018b48:	00000000 	andeq	r0, r0, r0
40018b4c:	00000002 	andeq	r0, r0, r2
40018b50:	00000010 	andeq	r0, r0, r0, lsl r0
40018b54:	40015e48 	andmi	r5, r1, r8, asr #28

40018b58 <rd78460ServerRev2InfoBoardSerdesConfigValue>:
40018b58:	00000000 	andeq	r0, r0, r0
40018b5c:	00321111 	eorseq	r1, r2, r1, lsl r1
40018b60:	00000000 	andeq	r0, r0, r0
40018b64:	00000002 	andeq	r0, r0, r2
40018b68:	00000010 	andeq	r0, r0, r0, lsl r0
40018b6c:	40015e48 	andmi	r5, r1, r8, asr #28
40018b70:	00000000 	andeq	r0, r0, r0
40018b74:	00321111 	eorseq	r1, r2, r1, lsl r1
40018b78:	00000000 	andeq	r0, r0, r0
40018b7c:	00000002 	andeq	r0, r0, r2
40018b80:	00000010 	andeq	r0, r0, r0, lsl r0
40018b84:	40015e48 	andmi	r5, r1, r8, asr #28

40018b88 <db78X60pcacInfoBoardSerdesConfigValue>:
40018b88:	00000001 	andeq	r0, r0, r1
40018b8c:	22321111 	eorscs	r1, r2, #1073741828	; 0x40000004
40018b90:	00000000 	andeq	r0, r0, r0
40018b94:	00000002 	andeq	r0, r0, r2
40018b98:	00000010 	andeq	r0, r0, r0, lsl r0
40018b9c:	40015e48 	andmi	r5, r1, r8, asr #28

40018ba0 <db78X60pcacrev2InfoBoardSerdesConfigValue>:
40018ba0:	00000001 	andeq	r0, r0, r1
40018ba4:	23321111 	teqcs	r2, #1073741828	; 0x40000004
40018ba8:	00000000 	andeq	r0, r0, r0
40018bac:	00000002 	andeq	r0, r0, r2
40018bb0:	00000010 	andeq	r0, r0, r0, lsl r0
40018bb4:	40015e48 	andmi	r5, r1, r8, asr #28

40018bb8 <fpga88f78XX0InfoBoardSerdesConfigValue>:
	...
40018bcc:	40015e48 	andmi	r5, r1, r8, asr #28

40018bd0 <db78X60amcInfoBoardSerdesConfigValue>:
40018bd0:	00000000 	andeq	r0, r0, r0
40018bd4:	23111111 	tstcs	r1, #1073741828	; 0x40000004
40018bd8:	11111111 	tstne	r1, r1, lsl r1
40018bdc:	02020102 	andeq	r0, r2, #-2147483648	; 0x80000000
40018be0:	00000030 	andeq	r0, r0, r0, lsr r0
40018be4:	40015e48 	andmi	r5, r1, r8, asr #28

40018be8 <rd78460customerInfoBoardSerdesConfigValue>:
40018be8:	00000000 	andeq	r0, r0, r0
40018bec:	00223001 	eoreq	r3, r2, r1
40018bf0:	11111111 	tstne	r1, r1, lsl r1
40018bf4:	02020001 	andeq	r0, r2, #1
40018bf8:	00000030 	andeq	r0, r0, r0, lsr r0
40018bfc:	40015e48 	andmi	r5, r1, r8, asr #28
40018c00:	00000000 	andeq	r0, r0, r0
40018c04:	33320201 	teqcc	r2, #268435456	; 0x10000000
40018c08:	11111111 	tstne	r1, r1, lsl r1
40018c0c:	02020001 	andeq	r0, r2, #1
40018c10:	00000030 	andeq	r0, r0, r0, lsr r0
40018c14:	40015e48 	andmi	r5, r1, r8, asr #28

40018c18 <rd78460AXP_GP_InfoBoardSerdesConfigValue>:
40018c18:	00000000 	andeq	r0, r0, r0
40018c1c:	00223001 	eoreq	r3, r2, r1
40018c20:	11111111 	tstne	r1, r1, lsl r1
40018c24:	02020001 	andeq	r0, r2, #1
40018c28:	00000030 	andeq	r0, r0, r0, lsr r0
40018c2c:	40015e48 	andmi	r5, r1, r8, asr #28

40018c30 <SerdesInfoTbl>:
40018c30:	40018a08 	andmi	r8, r1, r8, lsl #20
40018c34:	40018b28 	andmi	r8, r1, r8, lsr #22
40018c38:	40018b88 	andmi	r8, r1, r8, lsl #23
40018c3c:	40018bb8 			; <UNDEFINED> instruction: 0x40018bb8
40018c40:	40018a68 	andmi	r8, r1, r8, ror #20
40018c44:	40018af8 	strdmi	r8, [r1], -r8	; <UNPREDICTABLE>
40018c48:	40018bd0 	ldrdmi	r8, [r1], -r0
40018c4c:	40018ba0 	andmi	r8, r1, r0, lsr #23
40018c50:	40018b58 	andmi	r8, r1, r8, asr fp
40018c54:	40018c18 	andmi	r8, r1, r8, lsl ip
40018c58:	40018be8 	andmi	r8, r1, r8, ror #23

Disassembly of section .got:

40018c5c <.got>:
40018c5c:	40015fe0 	andmi	r5, r1, r0, ror #31
40018c60:	40015c00 	andmi	r5, r1, r0, lsl #24
40018c64:	40015f60 	andmi	r5, r1, r0, ror #30
40018c68:	40018460 	andmi	r8, r1, r0, ror #8
40018c6c:	40018c30 	andmi	r8, r1, r0, lsr ip
40018c70:	400152e0 	andmi	r5, r1, r0, ror #5
40018c74:	40015360 	andmi	r5, r1, r0, ror #6
40018c78:	40018340 	andmi	r8, r1, r0, asr #6
40018c7c:	40016020 	andmi	r6, r1, r0, lsr #32
40018c80:	400170a0 	andmi	r7, r1, r0, lsr #1
40018c84:	40016060 	andmi	r6, r1, r0, rrx
40018c88:	400180f4 	strdmi	r8, [r1], -r4
40018c8c:	400160a0 	andmi	r6, r1, r0, lsr #1
40018c90:	400153a0 	andmi	r5, r1, r0, lsr #7
40018c94:	40015d20 	andmi	r5, r1, r0, lsr #26
40018c98:	40015260 	andmi	r5, r1, r0, ror #4

Disassembly of section .got.plt:

40018c9c <_GLOBAL_OFFSET_TABLE_>:
	...

Disassembly of section .bss:

40018ca8 <bPerBitData>:
	...

40018dc8 <uiXorRegsCtrlBackup>:
40018dc8:	00000000 	andeq	r0, r0, r0

40018dcc <uiXorRegsBaseBackup>:
	...

40018ddc <uiXorRegsMaskBackup>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003705 	streq	r3, [r0], -r5, lsl #14
  14:	0901080a 	stmdbeq	r1, {r1, r3, fp}
  18:	12020a02 	andne	r0, r2, #8192	; 0x2000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	61726220 	cmnvs	r2, r0, lsr #4
  14:	2d68636e 	stclcs	3, cr6, [r8, #-440]!	; 0xfffffe48
  18:	2e362e34 	mrccs	14, 1, r2, cr6, cr4, {1}
  1c:	4d202e32 	stcmi	14, cr2, [r0, #-200]!	; 0xffffff38
  20:	65767261 	ldrbvs	r7, [r6, #-609]!	; 0x261
  24:	47206c6c 	strmi	r6, [r0, -ip, ror #24]!
  28:	32204343 	eorcc	r4, r0, #201326593	; 0xc000001
  2c:	30323130 	eorscc	r3, r2, r0, lsr r1
  30:	38382d31 	ldmdacc	r8!, {r0, r4, r5, r8, sl, fp, sp}
  34:	31302e33 	teqcc	r0, r3, lsr lr
  38:	39343963 	ldmdbcc	r4!, {r0, r1, r5, r6, r8, fp, ip, sp}
  3c:	20296564 	eorcs	r6, r9, r4, ror #10
  40:	2e362e34 	mrccs	14, 1, r2, cr6, cr4, {1}
  44:	Address 0x00000044 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000b2d 	andeq	r0, r0, sp, lsr #22
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000504 	andeq	r0, r0, r4, lsl #10
      10:	00023e01 	andeq	r3, r2, r1, lsl #28
      14:	0002b100 	andeq	fp, r2, r0, lsl #2
      18:	0040b000 	subeq	fp, r0, r0
      1c:	004b8240 	subeq	r8, fp, r0, asr #4
      20:	00000040 	andeq	r0, r0, r0, asr #32
      24:	04040200 	streq	r0, [r4], #-512	; 0x200
      28:	0000013d 	andeq	r0, r0, sp, lsr r1
      2c:	f0040802 			; <UNDEFINED> instruction: 0xf0040802
      30:	03000005 	movweq	r0, #5
      34:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
      38:	04040074 	streq	r0, [r4], #-116	; 0x74
      3c:	00000040 	andeq	r0, r0, r0, asr #32
      40:	3d080102 	wstrwcc	wr0, [r8, #-8]
      44:	02000005 	andeq	r0, r0, #5
      48:	015f0704 	cmpeq	pc, r4, lsl #14
      4c:	04020000 	streq	r0, [r2]
      50:	00033405 	andeq	r3, r3, r5, lsl #8
      54:	05080200 	streq	r0, [r8, #-512]	; 0x200
      58:	0000032f 	andeq	r0, r0, pc, lsr #6
      5c:	34080102 	strcc	r0, [r8], #-258	; 0x102
      60:	02000005 	andeq	r0, r0, #5
      64:	05b70702 	ldreq	r0, [r7, #1794]!	; 0x702
      68:	04020000 	streq	r0, [r2]
      6c:	00015a07 	andeq	r5, r1, r7, lsl #20
      70:	06010200 	streq	r0, [r1], -r0, lsl #4
      74:	00000536 	andeq	r0, r0, r6, lsr r5
      78:	4c050202 	stcmi	2, cr0, [r5], {2}
      7c:	02000004 	andeq	r0, r0, #4
      80:	01550708 	cmpeq	r5, r8, lsl #14
      84:	2b050000 	blcs	14008c <MV_CPU_LE+0x14008b>
      88:	01000000 	mrseq	r0, (UNDEF: 0)
      8c:	00005ca8 	andeq	r5, r0, r8, lsr #25
      90:	00680500 	rsbeq	r0, r8, r0, lsl #10
      94:	ab010000 	blge	4009c <MV_CPU_LE+0x4009b>
      98:	00000047 	andeq	r0, r0, r7, asr #32
      9c:	0005f705 	andeq	pc, r5, r5, lsl #14
      a0:	63ae0100 			; <UNDEFINED> instruction: 0x63ae0100
      a4:	05000000 	streq	r0, [r0]
      a8:	00000015 	andeq	r0, r0, r5, lsl r0
      ac:	0033bc01 	eorseq	fp, r3, r1, lsl #24
      b0:	04040000 	streq	r0, [r4]
      b4:	00000091 	muleq	r0, r1, r0
      b8:	00018606 	andeq	r8, r1, r6, lsl #12
      bc:	4e030100 	wmululmi	wr0, wr3, wr0
      c0:	000000d7 	ldrdeq	r0, [r0], -r7
      c4:	00021207 	andeq	r1, r2, r7, lsl #4
      c8:	51070000 	mrspl	r0, (UNDEF: 7)
      cc:	01000003 	tsteq	r0, r3
      d0:	0000e107 	andeq	lr, r0, r7, lsl #2
      d4:	05000200 	streq	r0, [r0, #-512]	; 0x200
      d8:	0000027e 	andeq	r0, r0, lr, ror r2
      dc:	00b85203 	adcseq	r5, r8, r3, lsl #4
      e0:	86080000 	strhi	r0, [r8], -r0
      e4:	f2000000 	vhadd.s8	d0, d0, d0
      e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      ec:	00000047 	andeq	r0, r0, r7, asr #32
      f0:	010a007f 	tsteq	sl, pc, ror r0
      f4:	0107d204 	tsteq	r7, r4, lsl #4
      f8:	6b070000 	blvs	1c0100 <MV_CPU_LE+0x1c00ff>
      fc:	00000004 	andeq	r0, r0, r4
     100:	00031107 	andeq	r1, r3, r7, lsl #2
     104:	05000100 	streq	r0, [r0, #-256]	; 0x100
     108:	00000174 	andeq	r0, r0, r4, ror r1
     10c:	00f2d504 	rscseq	sp, r2, r4, lsl #10
     110:	e20b0000 	and	r0, fp, #0
     114:	08000004 	stmdaeq	r0, {r2}
     118:	013bd804 	teqeq	fp, r4, lsl #16
     11c:	ee0c0000 	wor	wr0, wr12, wr0
     120:	04000004 	streq	r0, [r0], #-4
     124:	000091d9 	ldrdeq	r9, [r0], -r9	; <UNPREDICTABLE>
     128:	00230200 	eoreq	r0, r3, r0, lsl #4
     12c:	00052f0c 	andeq	r2, r5, ip, lsl #30
     130:	07da0400 	ldrbeq	r0, [sl, r0, lsl #8]
     134:	02000001 	andeq	r0, r0, #1
     138:	05000423 	streq	r0, [r0, #-1059]	; 0x423
     13c:	00000639 	andeq	r0, r0, r9, lsr r6
     140:	0112db04 	tsteq	r2, r4, lsl #22
     144:	bc0b0000 	wstrblt	wr0, [fp]
     148:	14000001 	strne	r0, [r0], #-1
     14c:	018bde04 	orreq	sp, fp, r4, lsl #28
     150:	fd0c0000 	stc2	0, cr0, [ip]
     154:	04000002 	streq	r0, [r0], #-2
     158:	00013bdf 	ldrdeq	r3, [r1], -pc	; <UNPREDICTABLE>
     15c:	00230200 	eoreq	r0, r3, r0, lsl #4
     160:	0004a10c 	andeq	sl, r4, ip, lsl #2
     164:	a7e00400 	strbge	r0, [r0, r0, lsl #8]!
     168:	02000000 	andeq	r0, r0, #0
     16c:	370c0823 	strcc	r0, [ip, -r3, lsr #16]
     170:	04000002 	streq	r0, [r0], #-2
     174:	000091e1 	andeq	r9, r0, r1, ror #3
     178:	0c230200 	stceq	2, cr0, [r3]
     17c:	0000960c 	andeq	r9, r0, ip, lsl #12
     180:	a7e20400 	strbge	r0, [r2, r0, lsl #8]!
     184:	02000000 	andeq	r0, r0, #0
     188:	05001023 	streq	r1, [r0, #-35]	; 0x23
     18c:	000005a9 	andeq	r0, r0, r9, lsr #11
     190:	0146e304 	cmpeq	r6, r4, lsl #6
     194:	010b0000 	mrseq	r0, (UNDEF: 11)
     198:	08000001 	stmdaeq	r0, {r0}
     19c:	01bf4405 			; <UNDEFINED> instruction: 0x01bf4405
     1a0:	560c0000 	strpl	r0, [ip], -r0
     1a4:	05000004 	streq	r0, [r0, #-4]
     1a8:	00009145 	andeq	r9, r0, r5, asr #2
     1ac:	00230200 	eoreq	r0, r3, r0, lsl #4
     1b0:	0005e60c 	andeq	lr, r5, ip, lsl #12
     1b4:	91460500 	cmpls	r6, r0, lsl #10
     1b8:	02000000 	andeq	r0, r0, #0
     1bc:	05000423 	streq	r0, [r0, #-1059]	; 0x423
     1c0:	000004ad 	andeq	r0, r0, sp, lsr #9
     1c4:	01964705 	orrseq	r4, r6, r5, lsl #14
     1c8:	e80b0000 	stmda	fp, {}	; <UNPREDICTABLE>
     1cc:	08000003 	stmdaeq	r0, {r0, r1}
     1d0:	01f34706 	mvnseq	r4, r6, lsl #14
     1d4:	560c0000 	strpl	r0, [ip], -r0
     1d8:	06000004 	streq	r0, [r0], -r4
     1dc:	00009148 	andeq	r9, r0, r8, asr #2
     1e0:	00230200 	eoreq	r0, r3, r0, lsl #4
     1e4:	0005e60c 	andeq	lr, r5, ip, lsl #12
     1e8:	91490600 	cmpls	r9, r0, lsl #12
     1ec:	02000000 	andeq	r0, r0, #0
     1f0:	05000423 	streq	r0, [r0, #-1059]	; 0x423
     1f4:	0000028d 	andeq	r0, r0, sp, lsl #5
     1f8:	01ca4a06 	biceq	r4, sl, r6, lsl #20
     1fc:	010a0000 	mrseq	r0, (UNDEF: 10)
     200:	02234907 	eoreq	r4, r3, #114688	; 0x1c000
     204:	5a0d0000 	bpl	34020c <MV_CPU_LE+0x34020b>
     208:	07000031 	smladxeq	r0, r1, r0, r0
     20c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     210:	03ad0701 			; <UNDEFINED> instruction: 0x03ad0701
     214:	0d020000 	wstrbeq	wr0, [r2]
     218:	03003041 	movweq	r3, #65	; 0x41
     21c:	00058607 	andeq	r8, r5, r7, lsl #12
     220:	05000400 	streq	r0, [r0, #-1024]	; 0x400
     224:	0000060e 	andeq	r0, r0, lr, lsl #12
     228:	01fe4f07 	mvnseq	r4, r7, lsl #30
     22c:	290b0000 	stmdbcs	fp, {}	; <UNPREDICTABLE>
     230:	10000002 	andne	r0, r0, r2
     234:	029d5107 	addseq	r5, sp, #-1073741823	; 0xc0000001
     238:	610c0000 	mrsvs	r0, (UNDEF: 12)
     23c:	07000003 	streq	r0, [r0, -r3]
     240:	00003a52 	andeq	r3, r0, r2, asr sl
     244:	00230200 	eoreq	r0, r3, r0, lsl #4
     248:	0000820c 	andeq	r8, r0, ip, lsl #4
     24c:	86530700 	ldrbhi	r0, [r3], -r0, lsl #14
     250:	02000000 	andeq	r0, r0, #0
     254:	6c0c0423 	stcvs	4, cr0, [ip], {35}	; 0x23
     258:	07000001 	streq	r0, [r0, -r1]
     25c:	00008654 	andeq	r8, r0, r4, asr r6
     260:	05230200 	streq	r0, [r3, #-512]!	; 0x200
     264:	00006f0c 	andeq	r6, r0, ip, lsl #30
     268:	86550700 	ldrbhi	r0, [r5], -r0, lsl #14
     26c:	02000000 	andeq	r0, r0, #0
     270:	100c0623 	andne	r0, ip, r3, lsr #12
     274:	07000005 	streq	r0, [r0, -r5]
     278:	00022356 	andeq	r2, r2, r6, asr r3
     27c:	07230200 	streq	r0, [r3, -r0, lsl #4]!
     280:	0000f20c 	andeq	pc, r0, ip, lsl #4
     284:	9d570700 	ldclls	7, cr0, [r7]
     288:	02000002 	andeq	r0, r0, #2
     28c:	380c0823 	stmdacc	ip, {r0, r1, r5, fp}
     290:	07000001 	streq	r0, [r0, -r1]
     294:	0002a358 	andeq	sl, r2, r8, asr r3
     298:	0c230200 	stceq	2, cr0, [r3]
     29c:	bf040400 	svclt	0x00040400
     2a0:	04000001 	streq	r0, [r0], #-1
     2a4:	0001f304 	andeq	pc, r1, r4, lsl #6
     2a8:	04f60500 	ldrbteq	r0, [r6], #1280	; 0x500
     2ac:	59070000 	stmdbpl	r7, {}	; <UNPREDICTABLE>
     2b0:	0000022e 	andeq	r0, r0, lr, lsr #4
     2b4:	0000ba0e 	andeq	fp, r0, lr, lsl #20
     2b8:	01810100 	orreq	r0, r1, r0, lsl #2
     2bc:	00009101 	andeq	r9, r0, r1, lsl #2
     2c0:	0040b000 	subeq	fp, r0, r0
     2c4:	0040cc40 	subeq	ip, r0, r0, asr #24
     2c8:	00000040 	andeq	r0, r0, r0, asr #32
     2cc:	0002f000 	andeq	pc, r2, r0
     2d0:	045a0f00 	ldrbeq	r0, [sl], #-3840	; 0xf00
     2d4:	81010000 	mrshi	r0, (UNDEF: 1)
     2d8:	00009101 	andeq	r9, r0, r1, lsl #2
     2dc:	6c910200 	ldcvs	2, cr0, [r1], {0}
     2e0:	000ced10 	andeq	lr, ip, r0, lsl sp
     2e4:	01830100 	orreq	r0, r3, r0, lsl #2
     2e8:	00000091 	muleq	r0, r1, r0
     2ec:	00749102 	rsbseq	r9, r4, r2, lsl #2
     2f0:	036b0111 	cmneq	fp, #1073741828	; 0x40000004
     2f4:	6e020000 	worvs	wr0, wr2, wr0
     2f8:	00009101 	andeq	r9, r0, r1, lsl #2
     2fc:	0040cc00 	subeq	ip, r0, r0, lsl #24
     300:	0044d040 	subeq	sp, r4, r0, asr #32
     304:	00003840 	andeq	r3, r0, r0, asr #16
     308:	0003df00 	andeq	sp, r3, r0, lsl #30
     30c:	04941200 	ldreq	r1, [r4], #512	; 0x200
     310:	70020000 	andvc	r0, r2, r0
     314:	00000091 	muleq	r0, r1, r0
     318:	12589102 	subsne	r9, r8, #-2147483648	; 0x80000000
     31c:	000003d6 	ldrdeq	r0, [r0], -r6
     320:	00917002 	addseq	r7, r1, r2
     324:	91020000 	mrsls	r0, (UNDEF: 2)
     328:	05a31274 	streq	r1, [r3, #628]!	; 0x274
     32c:	71020000 	mrsvc	r0, (UNDEF: 2)
     330:	00000091 	muleq	r0, r1, r0
     334:	12689102 	rsbne	r9, r8, #-2147483648	; 0x80000000
     338:	0000033d 	andeq	r0, r0, sp, lsr r3
     33c:	00917202 	addseq	r7, r1, r2, lsl #4
     340:	91020000 	mrsls	r0, (UNDEF: 2)
     344:	025d125c 	subseq	r1, sp, #-1073741819	; 0xc0000005
     348:	72020000 	andvc	r0, r2, #0
     34c:	00000091 	muleq	r0, r1, r0
     350:	12709102 	rsbsne	r9, r0, #-2147483648	; 0x80000000
     354:	000004bd 			; <UNDEFINED> instruction: 0x000004bd
     358:	00917202 	addseq	r7, r1, r2, lsl #4
     35c:	91020000 	mrsls	r0, (UNDEF: 2)
     360:	01c91254 	biceq	r1, r9, r4, asr r2
     364:	72020000 	andvc	r0, r2, #0
     368:	00000091 	muleq	r0, r1, r0
     36c:	12609102 	rsbne	r9, r0, #-2147483648	; 0x80000000
     370:	0000021d 	andeq	r0, r0, sp, lsl r2
     374:	00917202 	addseq	r7, r1, r2, lsl #4
     378:	91020000 	mrsls	r0, (UNDEF: 2)
     37c:	008a1250 	addeq	r1, sl, r0, asr r2
     380:	72020000 	andvc	r0, r2, #0
     384:	00000091 	muleq	r0, r1, r0
     388:	124c9102 	subne	r9, ip, #-2147483648	; 0x80000000
     38c:	0000045f 	andeq	r0, r0, pc, asr r4
     390:	03df7302 	bicseq	r7, pc, #134217728	; 0x8000000
     394:	91030000 	mrsls	r0, (UNDEF: 3)
     398:	59127f8c 	ldmdbpl	r2, {r2, r3, r7, r8, r9, sl, fp, ip, sp, lr}
     39c:	02000000 	andeq	r0, r0, #0
     3a0:	0000a774 	andeq	sl, r0, r4, ror r7
     3a4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
     3a8:	00058d12 	andeq	r8, r5, r2, lsl sp
     3ac:	a7750200 	ldrbge	r0, [r5, -r0, lsl #4]!
     3b0:	02000000 	andeq	r0, r0, #0
     3b4:	a0126c91 	mulsge	r2, r1, ip
     3b8:	02000001 	andeq	r0, r0, #1
     3bc:	00009176 	andeq	r9, r0, r6, ror r1
     3c0:	88910300 	ldmhi	r1, {r8, r9}
     3c4:	40f0137f 	rscsmi	r1, r0, pc, ror r3
     3c8:	411c4000 	tstmi	ip, r0
     3cc:	66124000 	ldrvs	r4, [r2], -r0
     3d0:	02000002 	andeq	r0, r0, #2
     3d4:	00013b7f 	andeq	r3, r1, pc, ror fp
     3d8:	80910300 	addshi	r0, r1, r0, lsl #6
     3dc:	0800007f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
     3e0:	00000091 	muleq	r0, r1, r0
     3e4:	000003ef 	andeq	r0, r0, pc, ror #7
     3e8:	00004709 	andeq	r4, r0, r9, lsl #14
     3ec:	14000f00 	strne	r0, [r0], #-3840	; 0xf00
     3f0:	00057101 	andeq	r7, r5, r1, lsl #2
     3f4:	01670200 	cmneq	r7, r0, lsl #4
     3f8:	00009101 	andeq	r9, r0, r1, lsl #2
     3fc:	0044d000 	subeq	sp, r4, r0
     400:	00452240 	subeq	r2, r5, r0, asr #4
     404:	00007240 	andeq	r7, r0, r0, asr #4
     408:	00042c00 	andeq	r2, r4, r0, lsl #24
     40c:	05a31000 	streq	r1, [r3]!
     410:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
     414:	00009101 	andeq	r9, r0, r1, lsl #2
     418:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     41c:	00033d10 	andeq	r3, r3, r0, lsl sp
     420:	01690200 	cmneq	r9, r0, lsl #4
     424:	00000091 	muleq	r0, r1, r0
     428:	00709102 	rsbseq	r9, r0, r2, lsl #2
     42c:	05d80114 	ldrbeq	r0, [r8, #276]	; 0x114
     430:	7f020000 	svcvc	0x00020000
     434:	00910101 	addseq	r0, r1, r1, lsl #2
     438:	45240000 	strmi	r0, [r4]!
     43c:	45764000 	ldrbmi	r4, [r6]!
     440:	00aa4000 	adceq	r4, sl, r0
     444:	04690000 	strbteq	r0, [r9]
     448:	a3100000 	tstge	r0, #0
     44c:	02000005 	andeq	r0, r0, #5
     450:	00910181 	addseq	r0, r1, r1, lsl #3
     454:	91020000 	mrsls	r0, (UNDEF: 2)
     458:	025d1074 	subseq	r1, sp, #116	; 0x74
     45c:	81020000 	mrshi	r0, (UNDEF: 2)
     460:	00009101 	andeq	r9, r0, r1, lsl #2
     464:	70910200 	addsvc	r0, r1, r0, lsl #4
     468:	ee011400 	cdp	4, 0, cr1, cr1, cr0, {0}
     46c:	02000002 	andeq	r0, r0, #2
     470:	91010197 			; <UNDEFINED> instruction: 0x91010197
     474:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     478:	d8400045 	stmdale	r0, {r0, r2, r6}^
     47c:	e2400045 	sub	r0, r0, #69	; 0x45
     480:	b5000000 	strlt	r0, [r0]
     484:	10000004 	andne	r0, r0, r4
     488:	00000580 	andeq	r0, r0, r0, lsl #11
     48c:	91019902 	tstls	r1, r2, lsl #18
     490:	02000000 	andeq	r0, r0, #0
     494:	3d107091 	wldrbcc	wr7, [r0, #-145]
     498:	02000003 	andeq	r0, r0, #3
     49c:	00910199 	umullseq	r0, r1, r9, r1
     4a0:	91020000 	mrsls	r0, (UNDEF: 2)
     4a4:	0347106c 	movteq	r1, #28780	; 0x706c
     4a8:	99020000 	stmdbls	r2, {}	; <UNPREDICTABLE>
     4ac:	00009101 	andeq	r9, r0, r1, lsl #2
     4b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     4b4:	00011400 	andeq	r1, r1, r0, lsl #8
     4b8:	02000000 	andeq	r0, r0, #0
     4bc:	91010211 	tstls	r1, r1, lsl r2
     4c0:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     4c4:	2a400045 	bcs	10005e0 <MV_CPU_LE+0x10005df>
     4c8:	1a400046 	bne	10005e8 <MV_CPU_LE+0x10005e7>
     4cc:	3d000001 	wstrbcc	wr0, [r0, #-1]
     4d0:	0f000005 	svceq	0x00000005
     4d4:	000000b2 	strheq	r0, [r0], -r2
     4d8:	91021102 	tstls	r2, r2, lsl #2
     4dc:	02000000 	andeq	r0, r0, #0
     4e0:	fd0f6c91 	stc2	12, cr6, [pc, #-580]	; 2a4 <MV_CPU_LE+0x2a3>
     4e4:	02000003 	andeq	r0, r0, #3
     4e8:	00910211 	addseq	r0, r1, r1, lsl r2
     4ec:	91020000 	mrsls	r0, (UNDEF: 2)
     4f0:	03dc0f68 	bicseq	r0, ip, #416	; 0x1a0
     4f4:	11020000 	mrsne	r0, (UNDEF: 2)
     4f8:	00009102 	andeq	r9, r0, r2, lsl #2
     4fc:	64910200 	ldrvs	r0, [r1], #512	; 0x200
     500:	0004050f 	andeq	r0, r4, pc, lsl #10
     504:	02110200 	andseq	r0, r1, #0
     508:	00000091 	muleq	r0, r1, r0
     50c:	0f609102 	svceq	0x00609102
     510:	000003e2 	andeq	r0, r0, r2, ror #7
     514:	91021102 	tstls	r2, r2, lsl #2
     518:	02000000 	andeq	r0, r0, #0
     51c:	a3100091 	tstge	r0, #145	; 0x91
     520:	02000005 	andeq	r0, r0, #5
     524:	00910213 	addseq	r0, r1, r3, lsl r2
     528:	91020000 	mrsls	r0, (UNDEF: 2)
     52c:	03281070 	teqeq	r8, #112	; 0x70
     530:	13020000 	movwne	r0, #8192	; 0x2000
     534:	00009102 	andeq	r9, r0, r2, lsl #2
     538:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     53c:	7f011400 	svcvc	0x00011400
     540:	02000004 	andeq	r0, r0, #4
     544:	91010226 	tstls	r1, r6, lsr #4
     548:	2c000000 	wstrbcs	wr0, [r0]
     54c:	bc400046 	wstrhlt	wr0, [r0], #-70
     550:	52400046 	subpl	r0, r0, #70	; 0x46
     554:	78000001 	stmdavc	r0, {r0}
     558:	10000005 	andne	r0, r0, r5
     55c:	00000510 	andeq	r0, r0, r0, lsl r5
     560:	91022802 	tstls	r2, r2, lsl #16
     564:	02000000 	andeq	r0, r0, #0
     568:	69157091 	ldmdbvs	r5, {r0, r4, r7, ip, sp, lr}
     56c:	02280200 	eoreq	r0, r8, #0
     570:	00000091 	muleq	r0, r1, r0
     574:	00749102 	rsbseq	r9, r4, r2, lsl #2
     578:	05fe0114 	ldrbeq	r0, [lr, #276]!	; 0x114
     57c:	64020000 	strvs	r0, [r2]
     580:	00a70102 	adceq	r0, r7, r2, lsl #2
     584:	46bc0000 	ldrtmi	r0, [ip], r0
     588:	47684000 	strbmi	r4, [r8, -r0]!
     58c:	018a4000 	orreq	r4, sl, r0
     590:	05d30000 	ldrbeq	r0, [r3]
     594:	ca0f0000 	bgt	3c059c <MV_CPU_LE+0x3c059b>
     598:	02000004 	andeq	r0, r0, #4
     59c:	00910264 	addseq	r0, r1, r4, ror #4
     5a0:	91020000 	mrsls	r0, (UNDEF: 2)
     5a4:	062e0f5c 	qsaxeq	r0, lr, ip
     5a8:	64020000 	strvs	r0, [r2]
     5ac:	0000d702 	andeq	sp, r0, r2, lsl #14
     5b0:	5b910200 	blpl	fe440db8 <uiXorRegsMaskBackup+0xbe427fdc>
     5b4:	00013110 	andeq	r3, r1, r0, lsl r1
     5b8:	02670200 	rsbeq	r0, r7, #0
     5bc:	00000086 	andeq	r0, r0, r6, lsl #1
     5c0:	10779102 	rsbsne	r9, r7, r2, lsl #2
     5c4:	00000599 	muleq	r0, r9, r5
     5c8:	8b026802 	blhi	9a5d8 <MV_CPU_LE+0x9a5d7>
     5cc:	02000001 	andeq	r0, r0, #1
     5d0:	14006091 	strne	r6, [r0], #-145	; 0x91
     5d4:	00024a01 	andeq	r4, r2, r1, lsl #20
     5d8:	02930200 	addseq	r0, r3, #0
     5dc:	00008601 	andeq	r8, r0, r1, lsl #12
     5e0:	00476800 	subeq	r6, r7, r0, lsl #16
     5e4:	0047ca40 	subeq	ip, r7, r0, asr #20
     5e8:	0001c240 	andeq	ip, r1, r0, asr #4
     5ec:	00061000 	andeq	r1, r6, r0
     5f0:	01311000 	teqeq	r1, r0
     5f4:	96020000 	strls	r0, [r2], -r0
     5f8:	00008602 	andeq	r8, r0, r2, lsl #12
     5fc:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     600:	00059910 	andeq	r9, r5, r0, lsl r9
     604:	02970200 	addseq	r0, r7, #0
     608:	0000018b 	andeq	r0, r0, fp, lsl #3
     60c:	00609102 	rsbeq	r9, r0, r2, lsl #2
     610:	01d80114 	bicseq	r0, r8, r4, lsl r1
     614:	ae020000 	worge	wr0, wr2, wr0
     618:	00910102 	addseq	r0, r1, r2, lsl #2
     61c:	47cc0000 	strbmi	r0, [ip, r0]
     620:	485c4000 	ldmdami	ip, {lr}^
     624:	01fa4000 	mvnseq	r4, r0
     628:	063e0000 	ldrteq	r0, [lr], -r0
     62c:	760f0000 	strvc	r0, [pc], -r0
     630:	02000000 	andeq	r0, r0, #0
     634:	009102ae 	addseq	r0, r1, lr, lsr #5
     638:	91020000 	mrsls	r0, (UNDEF: 2)
     63c:	01140074 	tsteq	r4, r4, ror r0
     640:	00000049 	andeq	r0, r0, r9, asr #32
     644:	0102dd02 	tsteq	r2, r2, lsl #26
     648:	00000091 	muleq	r0, r1, r0
     64c:	4000485c 	andmi	r4, r0, ip, asr r8
     650:	400048fc 	strdmi	r4, [r0], -ip
     654:	00000232 	andeq	r0, r0, r2, lsr r2
     658:	0000066c 	andeq	r0, r0, ip, ror #12
     65c:	0003070f 	andeq	r0, r3, pc, lsl #14
     660:	02dd0200 	sbcseq	r0, sp, #0
     664:	00000091 	muleq	r0, r1, r0
     668:	00749102 	rsbseq	r9, r4, r2, lsl #2
     66c:	011d0114 	tsteq	sp, r4, lsl r1
     670:	0b020000 	bleq	80678 <MV_CPU_LE+0x80677>
     674:	00910103 	addseq	r0, r1, r3, lsl #2
     678:	48fc0000 	ldmmi	ip!, {}^	; <UNPREDICTABLE>
     67c:	49504000 	ldmdbmi	r0, {lr}^
     680:	026a4000 	rsbeq	r4, sl, #0
     684:	06b80000 	ldrteq	r0, [r8], r0
     688:	46100000 	ldrmi	r0, [r0], -r0
     68c:	02000006 	andeq	r0, r0, #6
     690:	0091030d 	addseq	r0, r1, sp, lsl #6
     694:	91020000 	mrsls	r0, (UNDEF: 2)
     698:	00f7106c 	rscseq	r1, r7, ip, rrx
     69c:	0e020000 	woreq	wr0, wr2, wr0
     6a0:	00009103 	andeq	r9, r0, r3, lsl #2
     6a4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     6a8:	0000cd10 	andeq	ip, r0, r0, lsl sp
     6ac:	030f0200 	movweq	r0, #61952	; 0xf200
     6b0:	00000091 	muleq	r0, r1, r0
     6b4:	00709102 	rsbseq	r9, r0, r2, lsl #2
     6b8:	040d0116 	streq	r0, [sp], #-278	; 0x116
     6bc:	1f020000 	svcne	0x00020000
     6c0:	00910103 	addseq	r0, r1, r3, lsl #2
     6c4:	49500000 	ldmdbmi	r0, {}^	; <UNPREDICTABLE>
     6c8:	49704000 	ldmdbmi	r0!, {lr}^
     6cc:	02a24000 	adceq	r4, r2, #0
     6d0:	01140000 	tsteq	r4, r0
     6d4:	00000110 	andeq	r0, r0, r0, lsl r1
     6d8:	01033602 	tsteq	r3, r2, lsl #12
     6dc:	00000086 	andeq	r0, r0, r6, lsl #1
     6e0:	40004970 	andmi	r4, r0, r0, ror r9
     6e4:	40004996 	mulmi	r0, r6, r9
     6e8:	000002ce 	andeq	r0, r0, lr, asr #5
     6ec:	00000700 	andeq	r0, r0, r0, lsl #14
     6f0:	00007b10 	andeq	r7, r0, r0, lsl fp
     6f4:	03380200 	teqeq	r8, #0
     6f8:	00000086 	andeq	r0, r0, r6, lsl #1
     6fc:	00779102 	rsbseq	r9, r7, r2, lsl #2
     700:	0003b817 	andeq	fp, r3, r7, lsl r8
     704:	03490200 	movteq	r0, #37376	; 0x9200
     708:	00499801 	subeq	r9, r9, r1, lsl #16
     70c:	004ae240 	subeq	lr, sl, r0, asr #4
     710:	00030640 	andeq	r0, r3, r0, asr #12
     714:	00077300 	andeq	r7, r7, r0, lsl #6
     718:	045f0f00 	ldrbeq	r0, [pc], #-3840	; 720 <MV_CPU_LE+0x71f>
     71c:	49020000 	stmdbmi	r2, {}	; <UNPREDICTABLE>
     720:	0000b203 	andeq	fp, r0, r3, lsl #4
     724:	54910200 	ldrpl	r0, [r1], #512	; 0x200
     728:	00064610 	andeq	r4, r6, r0, lsl r6
     72c:	034b0200 	movteq	r0, #45568	; 0xb200
     730:	00000091 	muleq	r0, r1, r0
     734:	105c9102 	subsne	r9, ip, r2, lsl #2
     738:	000005a3 	andeq	r0, r0, r3, lsr #11
     73c:	91034c02 	tstls	r3, r2, lsl #24
     740:	02000000 	andeq	r0, r0, #0
     744:	e8106c91 	ldmda	r0, {r0, r4, r7, sl, fp, sp, lr}
     748:	02000001 	andeq	r0, r0, #1
     74c:	0091034c 	addseq	r0, r1, ip, asr #6
     750:	91020000 	mrsls	r0, (UNDEF: 2)
     754:	00cd1068 	sbceq	r1, sp, r8, rrx
     758:	4c020000 	wstrbmi	wr0, [r2]
     75c:	00009103 	andeq	r9, r0, r3, lsl #2
     760:	64910200 	ldrvs	r0, [r1], #512	; 0x200
     764:	00697515 	rsbeq	r7, r9, r5, lsl r5
     768:	91034c02 	tstls	r3, r2, lsl #24
     76c:	02000000 	andeq	r0, r0, #0
     770:	17006091 			; <UNDEFINED> instruction: 0x17006091
     774:	000001f4 	strdeq	r0, [r0], -r4
     778:	01037402 	tsteq	r3, r2, lsl #8
     77c:	40004ae4 	andmi	r4, r0, r4, ror #21
     780:	40004b82 	andmi	r4, r0, r2, lsl #23
     784:	0000033e 	andeq	r0, r0, lr, lsr r3
     788:	000007d7 	ldrdeq	r0, [r0], -r7
     78c:	00045f0f 	andeq	r5, r4, pc, lsl #30
     790:	03740200 	cmneq	r4, #0
     794:	000000b2 	strheq	r0, [r0], -r2
     798:	15649102 	strbne	r9, [r4, #-258]!	; 0x102
     79c:	02006975 	andeq	r6, r0, #1916928	; 0x1d4000
     7a0:	00910376 	addseq	r0, r1, r6, ror r3
     7a4:	91020000 	mrsls	r0, (UNDEF: 2)
     7a8:	05a31074 	streq	r1, [r3, #116]!	; 0x74
     7ac:	76020000 	strvc	r0, [r2], -r0
     7b0:	00009103 	andeq	r9, r0, r3, lsl #2
     7b4:	70910200 	addsvc	r0, r1, r0, lsl #4
     7b8:	0000cd10 	andeq	ip, r0, r0, lsl sp
     7bc:	03760200 	cmneq	r6, #0
     7c0:	00000091 	muleq	r0, r1, r0
     7c4:	106c9102 	rsbne	r9, ip, r2, lsl #2
     7c8:	00000646 	andeq	r0, r0, r6, asr #12
     7cc:	91037702 	tstls	r3, r2, lsl #14
     7d0:	02000000 	andeq	r0, r0, #0
     7d4:	08006891 	stmdaeq	r0, {r0, r4, r7, fp, sp, lr}
     7d8:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
     7dc:	000007e7 	andeq	r0, r0, r7, ror #15
     7e0:	00004709 	andeq	r4, r0, r9, lsl #14
     7e4:	18003100 	stmdane	r0, {r8, ip, sp}
     7e8:	0000061f 	andeq	r0, r0, pc, lsl r6
     7ec:	07d74905 	ldrbeq	r4, [r7, r5, lsl #18]
     7f0:	01010000 	mrseq	r0, (UNDEF: 1)
     7f4:	0000a218 	andeq	sl, r0, r8, lsl r2
     7f8:	d7840500 	strle	r0, [r4, r0, lsl #10]
     7fc:	01000007 	tsteq	r0, r7
     800:	04d31801 	ldrbeq	r1, [r3], #2049	; 0x801
     804:	bf050000 	svclt	0x00050000
     808:	000007d7 	ldrdeq	r0, [r0], -r7
     80c:	d2180101 	andsle	r0, r8, #1073741824	; 0x40000000
     810:	05000000 	streq	r0, [r0]
     814:	0007d7f6 	strdeq	sp, [r7], -r6
     818:	19010100 	stmdbne	r1, {r8}
     81c:	00000374 	andeq	r0, r0, r4, ror r3
     820:	d7013005 	strle	r3, [r1, -r5]
     824:	01000007 	tsteq	r0, r7
     828:	01f30801 	mvnseq	r0, r1, lsl #16
     82c:	08390000 	ldmdaeq	r9!, {}	; <UNPREDICTABLE>
     830:	47090000 	strmi	r0, [r9, -r0]
     834:	31000000 	mrscc	r0, (UNDEF: 0)
     838:	01ab1800 			; <UNDEFINED> instruction: 0x01ab1800
     83c:	4c060000 	wstrbmi	wr0, [r6]
     840:	00000829 	andeq	r0, r0, r9, lsr #16
     844:	21180101 	tstcs	r8, r1, lsl #2
     848:	06000004 	streq	r0, [r0], -r4
     84c:	00082982 	andeq	r2, r8, r2, lsl #19
     850:	18010100 	stmdane	r1, {r8}
     854:	0000031c 	andeq	r0, r0, ip, lsl r3
     858:	0829cc06 	stmdaeq	r9!, {r1, r2, sl, fp, lr, pc}
     85c:	01010000 	mrseq	r0, (UNDEF: 1)
     860:	00003d19 	andeq	r3, r0, r9, lsl sp
     864:	01030600 	tsteq	r3, r0, lsl #12
     868:	00000829 	andeq	r0, r0, r9, lsr #16
     86c:	32190101 	andscc	r0, r9, #1073741824	; 0x40000000
     870:	06000004 	streq	r0, [r0], -r4
     874:	0829016e 	stmdaeq	r9!, {r1, r2, r3, r5, r6, r8}
     878:	01010000 	mrseq	r0, (UNDEF: 1)
     87c:	00038319 	andeq	r8, r3, r9, lsl r3
     880:	01dc0600 	bicseq	r0, ip, r0, lsl #12
     884:	00000829 	andeq	r0, r0, r9, lsr #16
     888:	91190101 	tstls	r9, r1, lsl #2
     88c:	06000003 	streq	r0, [r0], -r3
     890:	08290213 	stmdaeq	r9!, {r0, r1, r4, r9}
     894:	01010000 	mrseq	r0, (UNDEF: 1)
     898:	00039f19 	andeq	r9, r3, r9, lsl pc
     89c:	02490600 	subeq	r0, r9, #0
     8a0:	00000829 	andeq	r0, r0, r9, lsr #16
     8a4:	3e190101 	wmulumcc	wr0, wr9, wr1
     8a8:	06000004 	streq	r0, [r0], -r4
     8ac:	082902e4 	stmdaeq	r9!, {r2, r5, r6, r7, r9}
     8b0:	01010000 	mrseq	r0, (UNDEF: 1)
     8b4:	00001d19 	andeq	r1, r0, r9, lsl sp
     8b8:	031b0600 	tsteq	fp, #0
     8bc:	00000829 	andeq	r0, r0, r9, lsr #16
     8c0:	a9080101 	stmdbge	r8, {r0, r8}
     8c4:	d2000002 	andle	r0, r0, #2
     8c8:	09000008 	stmdbeq	r0, {r3}
     8cc:	00000047 	andeq	r0, r0, r7, asr #32
     8d0:	7518001d 	ldrvc	r0, [r8, #-29]
     8d4:	07000004 	streq	r0, [r0, -r4]
     8d8:	0008c25b 	andeq	ip, r8, fp, asr r2
     8dc:	08010100 	stmdaeq	r1, {r8}
     8e0:	00000091 	muleq	r0, r1, r0
     8e4:	000008f5 	strdeq	r0, [r0], -r5
     8e8:	00004709 	andeq	r4, r0, r9, lsl #14
     8ec:	47091400 	strmi	r1, [r9, -r0, lsl #8]
     8f0:	0b000000 	bleq	8f8 <MV_CPU_LE+0x8f7>
     8f4:	054f1800 	strbeq	r1, [pc, #-2048]	; fc <MV_CPU_LE+0xfb>
     8f8:	f0070000 			; <UNDEFINED> instruction: 0xf0070000
     8fc:	000008df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     900:	43190101 	tstmi	r9, #1073741824	; 0x40000000
     904:	07000001 	streq	r0, [r0, -r1]
     908:	08df010b 	ldmeq	pc, {r0, r1, r3, r8}^	; <UNPREDICTABLE>
     90c:	01010000 	mrseq	r0, (UNDEF: 1)
     910:	00061f1a 	andeq	r1, r6, sl, lsl pc
     914:	d7490500 	strble	r0, [r9, -r0, lsl #10]
     918:	01000007 	tsteq	r0, r7
     91c:	36400305 	strbcc	r0, [r0], -r5, lsl #6
     920:	a21a4001 	andsge	r4, sl, #1
     924:	05000000 	streq	r0, [r0]
     928:	0007d784 	andeq	sp, r7, r4, lsl #15
     92c:	03050100 	movweq	r0, #20736	; 0x5100
     930:	400137d0 	ldrdmi	r3, [r1], -r0
     934:	0004d31a 	andeq	sp, r4, sl, lsl r3
     938:	d7bf0500 	ldrle	r0, [pc, r0, lsl #10]!
     93c:	01000007 	tsteq	r0, r7
     940:	39600305 	stmdbcc	r0!, {r0, r2, r8, r9}^
     944:	d21a4001 	andsle	r4, sl, #1
     948:	05000000 	streq	r0, [r0]
     94c:	0007d7f6 	strdeq	sp, [r7], -r6
     950:	03050100 	movweq	r0, #20736	; 0x5100
     954:	40013af0 	strdmi	r3, [r1], -r0
     958:	0003741b 	andeq	r7, r3, fp, lsl r4
     95c:	01300500 	teqeq	r0, r0, lsl #10
     960:	000007d7 	ldrdeq	r0, [r0], -r7
     964:	80030501 	andhi	r0, r3, r1, lsl #10
     968:	1a40013c 	bne	1000e60 <MV_CPU_LE+0x1000e5f>
     96c:	000001ab 	andeq	r0, r0, fp, lsr #3
     970:	08294c06 	stmdaeq	r9!, {r1, r2, sl, fp, lr}
     974:	05010000 	streq	r0, [r1]
     978:	013e1003 	teqeq	lr, r3
     97c:	04211a40 	strteq	r1, [r1], #-2624	; 0xa40
     980:	82060000 	andhi	r0, r6, #0
     984:	00000829 	andeq	r0, r0, r9, lsr #16
     988:	a0030501 	andge	r0, r3, r1, lsl #10
     98c:	1a40013f 	bne	1000e90 <MV_CPU_LE+0x1000e8f>
     990:	0000031c 	andeq	r0, r0, ip, lsl r3
     994:	0829cc06 	stmdaeq	r9!, {r1, r2, sl, fp, lr, pc}
     998:	05010000 	streq	r0, [r1]
     99c:	01413003 	cmpeq	r1, r3
     9a0:	003d1b40 	eorseq	r1, sp, r0, asr #22
     9a4:	03060000 	movweq	r0, #24576	; 0x6000
     9a8:	00082901 	andeq	r2, r8, r1, lsl #18
     9ac:	03050100 	movweq	r0, #20736	; 0x5100
     9b0:	400142c0 	andmi	r4, r1, r0, asr #5
     9b4:	0001941b 	andeq	r9, r1, fp, lsl r4
     9b8:	01390600 	teqeq	r9, r0, lsl #12
     9bc:	00000829 	andeq	r0, r0, r9, lsr #16
     9c0:	50030501 	andpl	r0, r3, r1, lsl #10
     9c4:	1b400144 	blne	1000edc <MV_CPU_LE+0x1000edb>
     9c8:	00000432 	andeq	r0, r0, r2, lsr r4
     9cc:	29016e06 	stmdbcs	r1, {r1, r2, r9, sl, fp, sp, lr}
     9d0:	01000008 	tsteq	r0, r8
     9d4:	45e00305 	strbmi	r0, [r0, #773]!	; 0x305
     9d8:	311b4001 	tstcc	fp, r1
     9dc:	06000000 	streq	r0, [r0], -r0
     9e0:	082901a5 	stmdaeq	r9!, {r0, r2, r5, r7, r8}
     9e4:	05010000 	streq	r0, [r1]
     9e8:	01477003 	cmpeq	r7, r3
     9ec:	03831b40 	orreq	r1, r3, #65536	; 0x10000
     9f0:	dc060000 	wstrble	wr0, [r6]
     9f4:	00082901 	andeq	r2, r8, r1, lsl #18
     9f8:	03050100 	movweq	r0, #20736	; 0x5100
     9fc:	40014900 	andmi	r4, r1, r0, lsl #18
     a00:	0003911b 	andeq	r9, r3, fp, lsl r1
     a04:	02130600 	andseq	r0, r3, #0
     a08:	00000829 	andeq	r0, r0, r9, lsr #16
     a0c:	90030501 	andls	r0, r3, r1, lsl #10
     a10:	1b40014a 	blne	1000f40 <MV_CPU_LE+0x1000f3f>
     a14:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
     a18:	29024906 	stmdbcs	r2, {r1, r2, r8, fp, lr}
     a1c:	01000008 	tsteq	r0, r8
     a20:	4c200305 	stcmi	3, cr0, [r0], #-20	; 0xffffffec
     a24:	a31b4001 	tstge	fp, #1
     a28:	06000002 	streq	r0, [r0], -r2
     a2c:	08290280 	stmdaeq	r9!, {r7, r9}
     a30:	05010000 	streq	r0, [r1]
     a34:	014db003 	cmpeq	sp, r3
     a38:	043e1b40 	ldrteq	r1, [lr], #-2880	; 0xb40
     a3c:	e4060000 	str	r0, [r6]
     a40:	00082902 	andeq	r2, r8, r2, lsl #18
     a44:	03050100 	movweq	r0, #20736	; 0x5100
     a48:	40014f40 	andmi	r4, r1, r0, asr #30
     a4c:	00001d1b 	andeq	r1, r0, fp, lsl sp
     a50:	031b0600 	tsteq	fp, #0
     a54:	00000829 	andeq	r0, r0, r9, lsr #16
     a58:	d0030501 	andle	r0, r3, r1, lsl #10
     a5c:	1a400150 	bne	1000fa4 <MV_CPU_LE+0x1000fa3>
     a60:	00000475 	andeq	r0, r0, r5, ror r4
     a64:	08c25b07 	stmiaeq	r2, {r0, r1, r2, r8, r9, fp, ip, lr}^
     a68:	05010000 	streq	r0, [r1]
     a6c:	01882803 	orreq	r2, r8, r3, lsl #16
     a70:	009c0840 	addseq	r0, ip, r0, asr #16
     a74:	0a870000 	beq	fe1c0a7c <uiXorRegsMaskBackup+0xbe1a7ca0>
     a78:	47090000 	strmi	r0, [r9, -r0]
     a7c:	0f000000 	svceq	0x00000000
     a80:	00004709 	andeq	r4, r0, r9, lsl #14
     a84:	1a000300 	bne	168c <MV_CPU_LE+0x168b>
     a88:	00000542 	andeq	r0, r0, r2, asr #10
     a8c:	0a717707 	beq	1c5e6b0 <MV_CPU_LE+0x1c5e6af>
     a90:	05010000 	streq	r0, [r1]
     a94:	01526003 	cmpeq	r2, r3
     a98:	05ca1a40 	strbeq	r1, [sl, #2624]	; 0xa40
     a9c:	8b070000 	blhi	1c0aa4 <MV_CPU_LE+0x1c0aa3>
     aa0:	00000a71 	andeq	r0, r0, r1, ror sl
     aa4:	e0030501 	and	r0, r3, r1, lsl #10
     aa8:	1a400152 	bne	1000ff8 <MV_CPU_LE+0x1000ff7>
     aac:	00000564 	andeq	r0, r0, r4, ror #10
     ab0:	03df9f07 	bicseq	r9, pc, #28
     ab4:	05010000 	streq	r0, [r1]
     ab8:	01536003 	cmpeq	r3, r3
     abc:	01311a40 	teqeq	r1, r0, asr #20
     ac0:	a6070000 	strge	r0, [r7], -r0
     ac4:	000000e2 	andeq	r0, r0, r2, ror #1
     ac8:	a0030501 	andge	r0, r3, r1, lsl #10
     acc:	1a400153 	bne	1001020 <MV_CPU_LE+0x100101f>
     ad0:	0000054f 	andeq	r0, r0, pc, asr #10
     ad4:	08dff007 	ldmeq	pc, {r0, r1, r2, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     ad8:	05010000 	streq	r0, [r1]
     adc:	01542003 	cmpeq	r4, r3
     ae0:	01431b40 	cmpeq	r3, r0, asr #22
     ae4:	0b070000 	bleq	1c0aec <MV_CPU_LE+0x1c0aeb>
     ae8:	0008df01 	andeq	sp, r8, r1, lsl #30
     aec:	03050100 	movweq	r0, #20736	; 0x5100
     af0:	40015810 	andmi	r5, r1, r0, lsl r8
     af4:	00008608 	andeq	r8, r0, r8, lsl #12
     af8:	000b0a00 	andeq	r0, fp, r0, lsl #20
     afc:	00470900 	subeq	r0, r7, r0, lsl #18
     b00:	09170000 	ldmdbeq	r7, {}	; <UNPREDICTABLE>
     b04:	00000047 	andeq	r0, r0, r7, asr #32
     b08:	1d1b000b 	wldrbne	wr0, [fp, #-11]
     b0c:	07000005 	streq	r0, [r0, -r5]
     b10:	0af40127 	beq	ffd00fb4 <uiXorRegsMaskBackup+0xbfce81d8>
     b14:	05010000 	streq	r0, [r1]
     b18:	015c0003 	cmpeq	ip, r3
     b1c:	026c1b40 	rsbeq	r1, ip, #65536	; 0x10000
     b20:	44070000 	strmi	r0, [r7]
     b24:	000af401 	andeq	pc, sl, r1, lsl #8
     b28:	03050100 	movweq	r0, #20736	; 0x5100
     b2c:	40015d20 	andmi	r5, r1, r0, lsr #26
     b30:	00081500 	andeq	r1, r8, r0, lsl #10
     b34:	9c000200 	stcls	2, cr0, [r0], {0}
     b38:	04000001 	streq	r0, [r0], #-1
     b3c:	00050401 	andeq	r0, r5, r1, lsl #8
     b40:	079e0100 	ldreq	r0, [lr, r0, lsl #2]
     b44:	02b10000 	adcseq	r0, r1, #0
     b48:	4b840000 	blmi	fe100b50 <uiXorRegsMaskBackup+0xbe0e7d74>
     b4c:	70944000 	addsvc	r4, r4, r0
     b50:	02574000 	subseq	r4, r7, #0
     b54:	04020000 	streq	r0, [r2]
     b58:	00013d04 	andeq	r3, r1, r4, lsl #26
     b5c:	04080200 	streq	r0, [r8], #-512	; 0x200
     b60:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b64:	69050403 	stmdbvs	r5, {r0, r1, sl}
     b68:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     b6c:	053d0801 	ldreq	r0, [sp, #-2049]!	; 0x801
     b70:	04020000 	streq	r0, [r2]
     b74:	00015f07 	andeq	r5, r1, r7, lsl #30
     b78:	05040200 	streq	r0, [r4, #-512]	; 0x200
     b7c:	00000334 	andeq	r0, r0, r4, lsr r3
     b80:	2f050802 	svccs	0x00050802
     b84:	02000003 	andeq	r0, r0, #3
     b88:	05340801 	ldreq	r0, [r4, #-2049]!	; 0x801
     b8c:	02020000 	andeq	r0, r2, #0
     b90:	0005b707 	andeq	fp, r5, r7, lsl #14
     b94:	07040200 	streq	r0, [r4, -r0, lsl #4]
     b98:	0000015a 	andeq	r0, r0, sl, asr r1
     b9c:	36060102 	strcc	r0, [r6], -r2, lsl #2
     ba0:	02000005 	andeq	r0, r0, #5
     ba4:	044c0502 	strbeq	r0, [ip], #-1282	; 0x502
     ba8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     bac:	00015507 	andeq	r5, r1, r7, lsl #10
     bb0:	078a0400 	streq	r0, [sl, r0, lsl #8]
     bb4:	a7010000 	strge	r0, [r1, -r0]
     bb8:	0000003a 	andeq	r0, r0, sl, lsr r0
     bbc:	00002b04 	andeq	r2, r0, r4, lsl #22
     bc0:	56a80100 	strtpl	r0, [r8], r0, lsl #2
     bc4:	04000000 	streq	r0, [r0]
     bc8:	00000068 	andeq	r0, r0, r8, rrx
     bcc:	0041ab01 	subeq	sl, r1, r1, lsl #22
     bd0:	f7040000 			; <UNDEFINED> instruction: 0xf7040000
     bd4:	01000005 	tsteq	r0, r5
     bd8:	00005dae 	andeq	r5, r0, lr, lsr #27
     bdc:	065b0400 	ldrbeq	r0, [fp], -r0, lsl #8
     be0:	bb010000 	bllt	40be8 <MV_CPU_LE+0x40be7>
     be4:	00000033 	andeq	r0, r0, r3, lsr r0
     be8:	00001504 	andeq	r1, r0, r4, lsl #10
     bec:	33bc0100 			; <UNDEFINED> instruction: 0x33bc0100
     bf0:	05000000 	streq	r0, [r0]
     bf4:	07470301 	strbeq	r0, [r7, -r1, lsl #6]
     bf8:	06000001 	streq	r0, [r0], -r1
     bfc:	00000a09 	andeq	r0, r0, r9, lsl #20
     c00:	09cf0600 	stmibeq	pc, {r9, sl}^	; <UNPREDICTABLE>
     c04:	06010000 	streq	r0, [r1], -r0
     c08:	00000993 	muleq	r0, r3, r9
     c0c:	0a450602 	beq	114241c <MV_CPU_LE+0x114241b>
     c10:	06030000 	streq	r0, [r3], -r0
     c14:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     c18:	0a580604 	beq	1602430 <MV_CPU_LE+0x160242f>
     c1c:	06050000 	streq	r0, [r5], -r0
     c20:	00000a6b 	andeq	r0, r0, fp, ror #20
     c24:	09700606 	ldmdbeq	r0!, {r1, r2, r9, sl}^
     c28:	06070000 	streq	r0, [r7], -r0
     c2c:	000007f3 	strdeq	r0, [r0], -r3
     c30:	0a8f0608 	beq	fe3c2458 <uiXorRegsMaskBackup+0xbe3a967c>
     c34:	00090000 	andeq	r0, r9, r0
     c38:	0006e004 	andeq	lr, r6, r4
     c3c:	c2520300 	subsgt	r0, r2, #0
     c40:	05000000 	streq	r0, [r0]
     c44:	33550301 	cmpcc	r5, #67108864	; 0x4000000
     c48:	06000001 	streq	r0, [r0], -r1
     c4c:	00000886 	andeq	r0, r0, r6, lsl #17
     c50:	084a0600 	stmdaeq	sl, {r9, sl}^
     c54:	06010000 	streq	r0, [r1], -r0
     c58:	0000085a 	andeq	r0, r0, sl, asr r8
     c5c:	08970602 	ldmeq	r7, {r1, r9, sl}
     c60:	00030000 	andeq	r0, r3, r0
     c64:	00082e04 	andeq	r2, r8, r4, lsl #28
     c68:	125a0300 	subsne	r0, sl, #0
     c6c:	07000001 	streq	r0, [r0, -r1]
     c70:	000008a7 	andeq	r0, r0, r7, lsr #17
     c74:	575d0301 	ldrbpl	r0, [sp, -r1, lsl #6]
     c78:	06000001 	streq	r0, [r0], -r1
     c7c:	000006cc 	andeq	r0, r0, ip, asr #13
     c80:	06a90600 	strteq	r0, [r9], r0, lsl #12
     c84:	00010000 	andeq	r0, r1, r0
     c88:	00083e04 	andeq	r3, r8, r4, lsl #28
     c8c:	3e600300 	cdpcc	3, 6, cr0, cr0, cr0, {0}
     c90:	08000001 	stmdaeq	r0, {r0}
     c94:	00000a21 	andeq	r0, r0, r1, lsr #20
     c98:	b5610314 	strblt	r0, [r1, #-788]!	; 0x314
     c9c:	09000001 	stmdbeq	r0, {r0}
     ca0:	0000073d 	andeq	r0, r0, sp, lsr r7
     ca4:	01076203 	tsteq	r7, r3, lsl #4
     ca8:	23020000 	movwcs	r0, #8192	; 0x2000
     cac:	07e10900 	strbeq	r0, [r1, r0, lsl #18]!
     cb0:	63030000 	movwvs	r0, #12288	; 0x3000
     cb4:	00000096 	muleq	r0, r6, r0
     cb8:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
     cbc:	0000092c 	andeq	r0, r0, ip, lsr #18
     cc0:	00966403 	addseq	r6, r6, r3, lsl #8
     cc4:	23020000 	movwcs	r0, #8192	; 0x2000
     cc8:	09a40908 	stmibeq	r4!, {r3, r8, fp}
     ccc:	65030000 	strvs	r0, [r3]
     cd0:	00000096 	muleq	r0, r6, r0
     cd4:	090c2302 	stmdbeq	ip, {r1, r8, r9, sp}
     cd8:	000006f8 	strdeq	r0, [r0], -r8
     cdc:	00966603 	addseq	r6, r6, r3, lsl #12
     ce0:	23020000 	movwcs	r0, #8192	; 0x2000
     ce4:	26040010 			; <UNDEFINED> instruction: 0x26040010
     ce8:	03000007 	movweq	r0, #7
     cec:	00016267 	andeq	r6, r1, r7, ror #4
     cf0:	0a7e0800 	beq	1f82cf8 <MV_CPU_LE+0x1f82cf7>
     cf4:	03180000 	tsteq	r8, #0
     cf8:	0002216b 	andeq	r2, r2, fp, ror #2
     cfc:	077b0900 	ldrbeq	r0, [fp, -r0, lsl #18]!
     d00:	6c030000 	wstrbvs	wr0, [r3]
     d04:	00000157 	andeq	r0, r0, r7, asr r1
     d08:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
     d0c:	0000080d 	andeq	r0, r0, sp, lsl #16
     d10:	00966d03 	addseq	r6, r6, r3, lsl #26
     d14:	23020000 	movwcs	r0, #8192	; 0x2000
     d18:	07ba0904 	ldreq	r0, [sl, r4, lsl #18]!
     d1c:	6e030000 	worvs	wr0, wr3, wr0
     d20:	00000096 	muleq	r0, r6, r0
     d24:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
     d28:	0000071f 	andeq	r0, r0, pc, lsl r7
     d2c:	02217003 	eoreq	r7, r1, #3
     d30:	23020000 	movwcs	r0, #8192	; 0x2000
     d34:	0804090c 	stmdaeq	r4, {r2, r3, r8, fp}
     d38:	71030000 	mrsvc	r0, (UNDEF: 3)
     d3c:	00000096 	muleq	r0, r6, r0
     d40:	09102302 	ldmdbeq	r0, {r1, r8, r9, sp}
     d44:	00000ac2 	andeq	r0, r0, r2, asr #21
     d48:	02317603 	eorseq	r7, r1, #3145728	; 0x300000
     d4c:	23020000 	movwcs	r0, #8192	; 0x2000
     d50:	330a0014 	movwcc	r0, #40980	; 0xa014
     d54:	31000001 	tstcc	r0, r1
     d58:	0b000002 	bleq	d68 <MV_CPU_LE+0xd67>
     d5c:	00000041 	andeq	r0, r0, r1, asr #32
     d60:	040c0003 	streq	r0, [ip], #-3
     d64:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
     d68:	00074f04 	andeq	r4, r7, r4, lsl #30
     d6c:	c0770300 	rsbsgt	r0, r7, r0, lsl #6
     d70:	05000001 	streq	r0, [r0, #-1]
     d74:	57d20401 	ldrbpl	r0, [r2, r1, lsl #8]
     d78:	06000002 	streq	r0, [r0], -r2
     d7c:	0000046b 	andeq	r0, r0, fp, ror #8
     d80:	03110600 	tsteq	r1, #0
     d84:	00010000 	andeq	r0, r1, r0
     d88:	00017404 	andeq	r7, r1, r4, lsl #8
     d8c:	42d50400 	sbcsmi	r0, r5, #0
     d90:	08000002 	stmdaeq	r0, {r1}
     d94:	000004e2 	andeq	r0, r0, r2, ror #9
     d98:	8bd80408 	blhi	ff601dc0 <uiXorRegsMaskBackup+0xbf5e8fe4>
     d9c:	09000002 	stmdbeq	r0, {r1}
     da0:	000004ee 	andeq	r0, r0, lr, ror #9
     da4:	0096d904 	addseq	sp, r6, r4, lsl #18
     da8:	23020000 	movwcs	r0, #8192	; 0x2000
     dac:	052f0900 	streq	r0, [pc, #-2304]!	; 4b4 <MV_CPU_LE+0x4b3>
     db0:	da040000 	ble	100db8 <MV_CPU_LE+0x100db7>
     db4:	00000257 	andeq	r0, r0, r7, asr r2
     db8:	00042302 	andeq	r2, r4, r2, lsl #6
     dbc:	00063904 	andeq	r3, r6, r4, lsl #18
     dc0:	62db0400 	sbcsvs	r0, fp, #0
     dc4:	08000002 	stmdaeq	r0, {r1}
     dc8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     dcc:	dbde0414 	blle	ff781e24 <uiXorRegsMaskBackup+0xbf769048>
     dd0:	09000002 	stmdbeq	r0, {r1}
     dd4:	000002fd 	strdeq	r0, [r0], -sp
     dd8:	028bdf04 	addeq	sp, fp, #16
     ddc:	23020000 	movwcs	r0, #8192	; 0x2000
     de0:	04a10900 	strteq	r0, [r1], #2304	; 0x900
     de4:	e0040000 	and	r0, r4, r0
     de8:	000000b7 	strheq	r0, [r0], -r7
     dec:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
     df0:	00000237 	andeq	r0, r0, r7, lsr r2
     df4:	0096e104 	addseq	lr, r6, r4, lsl #2
     df8:	23020000 	movwcs	r0, #8192	; 0x2000
     dfc:	0096090c 	addseq	r0, r6, ip, lsl #18
     e00:	e2040000 	and	r0, r4, #0
     e04:	000000b7 	strheq	r0, [r0], -r7
     e08:	00102302 	andseq	r2, r0, r2, lsl #6
     e0c:	0005a904 	andeq	sl, r5, r4, lsl #18
     e10:	96e30400 	strbtls	r0, [r3], r0, lsl #8
     e14:	0d000002 	wstrbeq	wr0, [r0, #-2]
     e18:	000000ba 	strheq	r0, [r0], -sl
     e1c:	01018101 	tsteq	r1, r1, lsl #2
     e20:	00000096 	muleq	r0, r6, r0
     e24:	40004b84 	andmi	r4, r0, r4, lsl #23
     e28:	40004ba0 	andmi	r4, r0, r0, lsr #23
     e2c:	00000376 	andeq	r0, r0, r6, ror r3
     e30:	00000322 	andeq	r0, r0, r2, lsr #6
     e34:	00045a0e 	andeq	r5, r4, lr, lsl #20
     e38:	01810100 	orreq	r0, r1, r0, lsl #2
     e3c:	00000096 	muleq	r0, r6, r0
     e40:	0f6c9102 	svceq	0x006c9102
     e44:	00000ced 	andeq	r0, r0, sp, ror #25
     e48:	96018301 	strls	r8, [r1], -r1, lsl #6
     e4c:	02000000 	andeq	r0, r0, #0
     e50:	10007491 	mulne	r0, r1, r4
     e54:	00064e01 	andeq	r4, r6, r1, lsl #28
     e58:	01640200 	cmneq	r4, r0, lsl #4
     e5c:	00000096 	muleq	r0, r6, r0
     e60:	40004ba0 	andmi	r4, r0, r0, lsr #23
     e64:	40004bb0 			; <UNDEFINED> instruction: 0x40004bb0
     e68:	000003ae 	andeq	r0, r0, lr, lsr #7
     e6c:	09fa0110 	ldmibeq	sl!, {r4, r8}^
     e70:	81020000 	mrshi	r0, (UNDEF: 2)
     e74:	00009601 	andeq	r9, r0, r1, lsl #12
     e78:	004bb000 	subeq	fp, fp, r0
     e7c:	004be640 	subeq	lr, fp, r0, asr #12
     e80:	0003da40 	andeq	sp, r3, r0, asr #20
     e84:	1b011100 	blne	4528c <MV_CPU_LE+0x4528b>
     e88:	02000008 	andeq	r0, r0, #8
     e8c:	008b0189 	addeq	r0, fp, r9, lsl #3
     e90:	4be80000 	blmi	ffa00e98 <uiXorRegsMaskBackup+0xbf9e80bc>
     e94:	4c744000 	wldrhmi	wr4, [r4]
     e98:	04064000 	streq	r4, [r6]
     e9c:	03b80000 			; <UNDEFINED> instruction: 0x03b80000
     ea0:	48120000 	ldmdami	r2, {}	; <UNPREDICTABLE>
     ea4:	02000007 	andeq	r0, r0, #7
     ea8:	00008b89 	andeq	r8, r0, r9, lsl #23
     eac:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
     eb0:	0009b512 	andeq	fp, r9, r2, lsl r5
     eb4:	8b890200 	blhi	fe2416bc <uiXorRegsMaskBackup+0xbe2288e0>
     eb8:	02000000 	andeq	r0, r0, #0
     ebc:	99135691 	ldmdbls	r3, {r0, r4, r7, r9, sl, ip, lr}
     ec0:	02000005 	andeq	r0, r0, #5
     ec4:	0002db8b 	andeq	sp, r2, fp, lsl #23
     ec8:	64910200 	ldrvs	r0, [r1], #512	; 0x200
     ecc:	00026613 	andeq	r6, r2, r3, lsl r6
     ed0:	8b8c0200 	blhi	fe3016d8 <uiXorRegsMaskBackup+0xbe2e88fc>
     ed4:	02000002 	andeq	r0, r0, #2
     ed8:	ed135c91 	ldc	12, cr5, [r3, #-580]	; 0xfffffdbc
     edc:	0200000c 	andeq	r0, r0, #12
     ee0:	00008b8d 	andeq	r8, r0, sp, lsl #23
     ee4:	5b910200 	blpl	fe4416ec <uiXorRegsMaskBackup+0xbe428910>
     ee8:	65011100 	strvs	r1, [r1, #-256]	; 0x100
     eec:	02000006 	andeq	r0, r0, #6
     ef0:	00ac01a0 	adceq	r0, ip, r0, lsr #3
     ef4:	4c740000 	wldrhmi	wr0, [r4]
     ef8:	4d6c4000 	wstrhmi	wr4, [ip]
     efc:	043e4000 	ldrteq	r4, [lr]
     f00:	040e0000 	streq	r0, [lr]
     f04:	cf130000 	svcgt	0x00130000
     f08:	02000008 	andeq	r0, r0, #8
     f0c:	00008ba2 	andeq	r8, r0, r2, lsr #23
     f10:	73910200 	orrsvc	r0, r1, #0
     f14:	00059913 	andeq	r9, r5, r3, lsl r9
     f18:	dba30200 	blle	fe8c1720 <uiXorRegsMaskBackup+0xbe8a8944>
     f1c:	02000002 	andeq	r0, r0, #2
     f20:	66135c91 			; <UNDEFINED> instruction: 0x66135c91
     f24:	02000002 	andeq	r0, r0, #2
     f28:	00028ba4 	andeq	r8, r2, r4, lsr #23
     f2c:	54910200 	ldrpl	r0, [r1], #512	; 0x200
     f30:	0007b213 	andeq	fp, r7, r3, lsl r2
     f34:	96a50200 	strtls	r0, [r5], r0, lsl #4
     f38:	02000000 	andeq	r0, r0, #0
     f3c:	10007491 	mulne	r0, r1, r4
     f40:	00086a01 	andeq	r6, r8, r1, lsl #20
     f44:	01c30200 	biceq	r0, r3, r0, lsl #4
     f48:	000000b7 	strheq	r0, [r0], -r7
     f4c:	40004d6c 	andmi	r4, r0, ip, ror #26
     f50:	40004d84 	andmi	r4, r0, r4, lsl #27
     f54:	00000476 	andeq	r0, r0, r6, ror r4
     f58:	08eb0111 	stmiaeq	fp!, {r0, r4, r8}^
     f5c:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
     f60:	0000a101 	andeq	sl, r0, r1, lsl #2
     f64:	004d8400 	subeq	r8, sp, r0, lsl #8
     f68:	004df840 	subeq	pc, sp, r0, asr #16
     f6c:	0004a240 	andeq	sl, r4, r0, asr #4
     f70:	00047d00 	andeq	r7, r4, r0, lsl #26
     f74:	08c91300 	stmiaeq	r9, {r8, r9, ip}^
     f78:	ca020000 	bgt	80f80 <MV_CPU_LE+0x80f7f>
     f7c:	00000096 	muleq	r0, r6, r0
     f80:	13689102 	cmnne	r8, #-2147483648	; 0x80000000
     f84:	0000098d 	andeq	r0, r0, sp, lsl #19
     f88:	00a1cb02 	adceq	ip, r1, r2, lsl #22
     f8c:	91020000 	mrsls	r0, (UNDEF: 2)
     f90:	65721476 	ldrbvs	r1, [r2, #-1142]!	; 0x476
     f94:	cc020067 	wstrbgt	wr0, [r2], #-103
     f98:	00000096 	muleq	r0, r6, r0
     f9c:	13709102 	cmnne	r0, #-2147483648	; 0x80000000
     fa0:	00000988 	andeq	r0, r0, r8, lsl #19
     fa4:	0096cc02 	addseq	ip, r6, r2, lsl #24
     fa8:	91020000 	mrsls	r0, (UNDEF: 2)
     fac:	0111006c 	tsteq	r1, ip, rrx
     fb0:	000008d6 	ldrdeq	r0, [r0], -r6
     fb4:	9601de02 	strls	sp, [r1], -r2, lsl #28
     fb8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
     fbc:	2440004d 	strbcs	r0, [r0], #-77	; 0x4d
     fc0:	da40004e 	ble	1001100 <MV_CPU_LE+0x10010ff>
     fc4:	a9000004 	stmdbge	r0, {r2}
     fc8:	14000004 	strne	r0, [r0], #-4
     fcc:	00676572 	rsbeq	r6, r7, r2, ror r5
     fd0:	0096e002 	addseq	lr, r6, r2
     fd4:	91020000 	mrsls	r0, (UNDEF: 2)
     fd8:	01110074 	tsteq	r1, r4, ror r0
     fdc:	0000067d 	andeq	r0, r0, sp, ror r6
     fe0:	1b01e502 	blne	7a3f0 <MV_CPU_LE+0x7a3ef>
     fe4:	24000005 	strcs	r0, [r0], #-5
     fe8:	e840004e 	stmda	r0, {r1, r2, r3, r6}^
     fec:	1240004f 	subne	r0, r0, #79	; 0x4f
     ff0:	1b000005 	blne	100c <MV_CPU_LE+0x100b>
     ff4:	12000005 	andne	r0, r0, #5
     ff8:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     ffc:	008be502 	addeq	lr, fp, r2, lsl #10
    1000:	91020000 	mrsls	r0, (UNDEF: 2)
    1004:	07b21357 	sbfxeq	r1, r7, #6, #19
    1008:	e7020000 	str	r0, [r2, -r0]
    100c:	00000096 	muleq	r0, r6, r0
    1010:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    1014:	0000091e 	andeq	r0, r0, lr, lsl r9
    1018:	0096e802 	addseq	lr, r6, r2, lsl #16
    101c:	91020000 	mrsls	r0, (UNDEF: 2)
    1020:	0771136c 	ldrbeq	r1, [r1, -ip, ror #6]!
    1024:	e9020000 	stmdb	r2, {}	; <UNPREDICTABLE>
    1028:	00000033 	andeq	r0, r0, r3, lsr r0
    102c:	13689102 	cmnne	r8, #-2147483648	; 0x80000000
    1030:	00000776 	andeq	r0, r0, r6, ror r7
    1034:	0033ea02 	eorseq	lr, r3, r2, lsl #20
    1038:	91020000 	mrsls	r0, (UNDEF: 2)
    103c:	07611364 	strbeq	r1, [r1, -r4, ror #6]!
    1040:	eb020000 	bl	81048 <MV_CPU_LE+0x81047>
    1044:	000000b7 	strheq	r0, [r0], -r7
    1048:	00609102 	rsbeq	r9, r0, r2, lsl #2
    104c:	0237040c 	eorseq	r0, r7, #201326592	; 0xc000000
    1050:	01150000 	tsteq	r5, r0
    1054:	00000691 	muleq	r0, r1, r6
    1058:	01013402 	tsteq	r1, r2, lsl #8
    105c:	00000096 	muleq	r0, r6, r0
    1060:	40004fe8 	andmi	r4, r0, r8, ror #31
    1064:	40005056 	andmi	r5, r0, r6, asr r0
    1068:	0000054a 	andeq	r0, r0, sl, asr #10
    106c:	0ad30115 	beq	ff4c14c8 <uiXorRegsMaskBackup+0xbf4a86ec>
    1070:	47020000 	strmi	r0, [r2, -r0]
    1074:	00960101 	addseq	r0, r6, r1, lsl #2
    1078:	50580000 	subspl	r0, r8, r0
    107c:	50c64000 	sbcpl	r4, r6, r0
    1080:	05764000 	ldrbeq	r4, [r6]!
    1084:	01160000 	tsteq	r6, r0
    1088:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    108c:	01015b02 	tsteq	r1, r2, lsl #22
    1090:	0000008b 	andeq	r0, r0, fp, lsl #1
    1094:	400050c8 	andmi	r5, r0, r8, asr #1
    1098:	40005114 	andmi	r5, r0, r4, lsl r1
    109c:	000005a2 	andeq	r0, r0, r2, lsr #11
    10a0:	00000592 	muleq	r0, r2, r5
    10a4:	72617317 	rsbvc	r7, r1, #1543503872	; 0x5c000000
    10a8:	015d0200 	cmpeq	sp, r0, lsl #4
    10ac:	00000096 	muleq	r0, r6, r0
    10b0:	0f749102 	svceq	0x00749102
    10b4:	00000783 	andeq	r0, r0, r3, lsl #15
    10b8:	96015e02 	strls	r5, [r1], -r2, lsl #28
    10bc:	02000000 	andeq	r0, r0, #0
    10c0:	16007091 			; <UNDEFINED> instruction: 0x16007091
    10c4:	0008fa01 	andeq	pc, r8, r1, lsl #20
    10c8:	01660200 	cmneq	r6, r0, lsl #4
    10cc:	00009601 	andeq	r9, r0, r1, lsl #12
    10d0:	00511400 	subseq	r1, r1, r0, lsl #8
    10d4:	00515a40 	subseq	r5, r1, r0, asr #20
    10d8:	0005da40 	andeq	sp, r5, r0, asr #20
    10dc:	0005cf00 	andeq	ip, r5, r0, lsl #30
    10e0:	0ab20e00 	beq	fec848e8 <uiXorRegsMaskBackup+0xbec6bb0c>
    10e4:	66020000 	strvs	r0, [r2], -r0
    10e8:	00009601 	andeq	r9, r0, r1, lsl #12
    10ec:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    10f0:	0008bd0e 	andeq	fp, r8, lr, lsl #26
    10f4:	01660200 	cmneq	r6, r0, lsl #4
    10f8:	0000051b 	andeq	r0, r0, fp, lsl r5
    10fc:	00709102 	rsbseq	r9, r0, r2, lsl #2
    1100:	094a0116 	stmdbeq	sl, {r1, r2, r4, r8}^
    1104:	6e020000 	worvs	wr0, wr2, wr0
    1108:	00ac0101 	adceq	r0, ip, r1, lsl #2
    110c:	515c0000 	cmppl	ip, r0
    1110:	70944000 	addsvc	r4, r4, r0
    1114:	06124000 	ldreq	r4, [r2], -r0
    1118:	07730000 	ldrbeq	r0, [r3, -r0]!
    111c:	0c0f0000 	wstrbeq	wr0, [pc]
    1120:	02000009 	andeq	r0, r0, #9
    1124:	00ac0170 	adceq	r0, ip, r0, ror r1
    1128:	91020000 	mrsls	r0, (UNDEF: 2)
    112c:	08fe0f6c 	ldmeq	lr!, {r2, r3, r5, r6, r8, r9, sl, fp}^
    1130:	71020000 	mrsvc	r0, (UNDEF: 2)
    1134:	00009601 	andeq	r9, r0, r1, lsl #12
    1138:	40910200 	addsmi	r0, r1, r0, lsl #4
    113c:	000ab20f 	andeq	fp, sl, pc, lsl #4
    1140:	01720200 	cmneq	r2, r0, lsl #4
    1144:	0000008b 	andeq	r0, r0, fp, lsl #1
    1148:	0f6b9102 	svceq	0x006b9102
    114c:	000000b2 	strheq	r0, [r0], -r2
    1150:	73017302 	movwvc	r7, #4866	; 0x1302
    1154:	03000007 	movweq	r0, #7
    1158:	0f79f491 	svceq	0x0079f491
    115c:	000008cf 	andeq	r0, r0, pc, asr #17
    1160:	73017302 	movwvc	r7, #4866	; 0x1302
    1164:	03000007 	movweq	r0, #7
    1168:	0f74b491 	svceq	0x0074b491
    116c:	00000aaa 	andeq	r0, r0, sl, lsr #21
    1170:	8b017402 	blhi	5e180 <MV_CPU_LE+0x5e17f>
    1174:	02000000 	andeq	r0, r0, #0
    1178:	b20f6a91 	andlt	r6, pc, #593920	; 0x91000
    117c:	02000008 	andeq	r0, r0, #8
    1180:	008b0174 	addeq	r0, fp, r4, ror r1
    1184:	91030000 	mrsls	r0, (UNDEF: 3)
    1188:	400f7fbf 			; <UNDEFINED> instruction: 0x400f7fbf
    118c:	02000009 	andeq	r0, r0, #9
    1190:	008b0175 	addeq	r0, fp, r5, ror r1
    1194:	91020000 	mrsls	r0, (UNDEF: 2)
    1198:	6d741769 	ldclvs	7, cr1, [r4, #-420]!	; 0xfffffe5c
    119c:	76020070 			; <UNDEFINED> instruction: 0x76020070
    11a0:	00009601 	andeq	r9, r0, r1, lsl #12
    11a4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    11a8:	0009e70f 	andeq	lr, r9, pc, lsl #14
    11ac:	01770200 	cmneq	r7, r0, lsl #4
    11b0:	00000096 	muleq	r0, r6, r0
    11b4:	0f609102 	svceq	0x00609102
    11b8:	0000078f 	andeq	r0, r0, pc, lsl #15
    11bc:	8b017802 	blhi	5f1cc <MV_CPU_LE+0x5f1cb>
    11c0:	02000000 	andeq	r0, r0, #0
    11c4:	bd0f4f91 	stclt	15, cr4, [pc, #-580]	; f88 <MV_CPU_LE+0xf87>
    11c8:	02000008 	andeq	r0, r0, #8
    11cc:	051b0179 	ldreq	r0, [fp, #-377]	; 0x179
    11d0:	91020000 	mrsls	r0, (UNDEF: 2)
    11d4:	09690f44 	stmdbeq	r9!, {r2, r6, r8, r9, sl, fp}^
    11d8:	7a020000 	bvc	811e0 <MV_CPU_LE+0x811df>
    11dc:	00008b01 	andeq	r8, r0, r1, lsl #22
    11e0:	5f910200 	svcpl	0x00910200
    11e4:	0009f10f 	andeq	pc, r9, pc, lsl #2
    11e8:	017b0200 	cmneq	fp, r0, lsl #4
    11ec:	0000008b 	andeq	r0, r0, fp, lsl #1
    11f0:	0f5e9102 	svceq	0x005e9102
    11f4:	00000678 	andeq	r0, r0, r8, ror r6
    11f8:	8b017c02 	blhi	60208 <MV_CPU_LE+0x60207>
    11fc:	02000000 	andeq	r0, r0, #0
    1200:	130f4e91 	movwne	r4, #65169	; 0xfe91
    1204:	02000009 	andeq	r0, r0, #9
    1208:	008b017d 	addeq	r0, fp, sp, ror r1
    120c:	91020000 	mrsls	r0, (UNDEF: 2)
    1210:	070b0f4d 	streq	r0, [fp, -sp, asr #30]
    1214:	7e020000 	worvc	wr0, wr2, wr0
    1218:	00009601 	andeq	r9, r0, r1, lsl #12
    121c:	58910200 	ldmpl	r1, {r9}
    1220:	0007b20f 	andeq	fp, r7, pc, lsl #4
    1224:	017f0200 	cmneq	pc, r0, lsl #4
    1228:	00000096 	muleq	r0, r6, r0
    122c:	0f509102 	svceq	0x00509102
    1230:	00000266 	andeq	r0, r0, r6, ror #4
    1234:	8b018202 	blhi	61a44 <MV_CPU_LE+0x61a43>
    1238:	03000002 	movweq	r0, #2
    123c:	1874ac91 	ldmdane	r4!, {r0, r4, r7, sl, fp, sp, pc}^
    1240:	40005326 	andmi	r5, r0, r6, lsr #6
    1244:	4000535c 	andmi	r5, r0, ip, asr r3
    1248:	0000072b 	andeq	r0, r0, fp, lsr #14
    124c:	0009830f 	andeq	r8, r9, pc, lsl #6
    1250:	01c50200 	biceq	r0, r5, r0, lsl #4
    1254:	00000096 	muleq	r0, r6, r0
    1258:	00489102 	subeq	r9, r8, r2, lsl #2
    125c:	00664618 	rsbeq	r4, r6, r8, lsl r6
    1260:	00687e40 	rsbeq	r7, r8, r0, asr #28
    1264:	00074940 	andeq	r4, r7, r0, asr #18
    1268:	6d741700 	ldclvs	7, cr1, [r4]
    126c:	5d020070 	wstrbpl	wr0, [r2, #-112]
    1270:	00009603 	andeq	r9, r0, r3, lsl #12
    1274:	b8910300 	ldmlt	r1, {r8, r9}
    1278:	0e19007f 	textrmsbeq	r0, wr9, #7
    127c:	0240006c 	subeq	r0, r0, #108	; 0x6c
    1280:	0f400070 	svceq	0x00400070
    1284:	00000ac0 	andeq	r0, r0, r0, asr #21
    1288:	3103ad02 	tstcc	r3, r2, lsl #26
    128c:	02000002 	andeq	r0, r0, #2
    1290:	040f5491 	streq	r5, [pc], #-1169	; 1298 <MV_CPU_LE+0x1297>
    1294:	02000008 	andeq	r0, r0, #8
    1298:	009603ae 	addseq	r0, r6, lr, lsr #7
    129c:	91030000 	mrsls	r0, (UNDEF: 3)
    12a0:	00007fb4 			; <UNDEFINED> instruction: 0x00007fb4
    12a4:	0000960a 	andeq	r9, r0, sl, lsl #12
    12a8:	00078900 	andeq	r8, r7, r0, lsl #18
    12ac:	00410b00 	subeq	r0, r1, r0, lsl #22
    12b0:	0b0f0000 	bleq	3c12b8 <MV_CPU_LE+0x3c12b7>
    12b4:	00000041 	andeq	r0, r0, r1, asr #32
    12b8:	8b0a000a 	blhi	2812e8 <MV_CPU_LE+0x2812e7>
    12bc:	9f000000 	svcls	0x00000000
    12c0:	0b000007 	bleq	12e4 <MV_CPU_LE+0x12e3>
    12c4:	00000041 	andeq	r0, r0, r1, asr #32
    12c8:	00410b0f 	subeq	r0, r1, pc, lsl #22
    12cc:	00080000 	andeq	r0, r8, r0
    12d0:	0007d713 	andeq	sp, r7, r3, lsl r7
    12d4:	b04f0200 	sublt	r0, pc, r0, lsl #4
    12d8:	05000007 	streq	r0, [r0, #-7]
    12dc:	012c9c03 	teqeq	ip, r3, lsl #24
    12e0:	07891a40 	streq	r1, [r9, r0, asr #20]
    12e4:	1b0a0000 	blne	2812ec <MV_CPU_LE+0x2812eb>
    12e8:	c0000005 	andgt	r0, r0, r5
    12ec:	1b000007 	blne	1310 <MV_CPU_LE+0x130f>
    12f0:	07c91c00 	strbeq	r1, [r9, r0, lsl #24]
    12f4:	51020000 	mrspl	r0, (UNDEF: 2)
    12f8:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    12fc:	a01c0101 	andsge	r0, ip, r1, lsl #2
    1300:	0200000a 	andeq	r0, r0, #10
    1304:	0000b760 	andeq	fp, r0, r0, ror #14
    1308:	1c010100 	wstrwne	wr0, [r1]
    130c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1310:	00b76102 	adcseq	r6, r7, r2, lsl #2
    1314:	01010000 	mrseq	r0, (UNDEF: 1)
    1318:	0007c91c 	andeq	ip, r7, ip, lsl r9
    131c:	b5510200 	ldrblt	r0, [r1, #-512]	; 0x200
    1320:	01000007 	tsteq	r0, r7
    1324:	0aa01d01 	beq	fe808730 <uiXorRegsMaskBackup+0xbe7ef954>
    1328:	60020000 	andvs	r0, r2, r0
    132c:	000000b7 	strheq	r0, [r0], -r7
    1330:	40030501 	andmi	r0, r3, r1, lsl #10
    1334:	1d40015e 	wstrdne	wr0, [r0, #-376]	; 0xfffffe88
    1338:	00000a38 	andeq	r0, r0, r8, lsr sl
    133c:	00b76102 	adcseq	r6, r7, r2, lsl #2
    1340:	05010000 	streq	r0, [r1]
    1344:	015e4403 	cmpeq	lr, r3, lsl #8
    1348:	03ed0040 	mvneq	r0, #64	; 0x40
    134c:	00020000 	andeq	r0, r2, r0
    1350:	00000344 	andeq	r0, r0, r4, asr #6
    1354:	05040104 	streq	r0, [r4, #-260]	; 0x104
    1358:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    135c:	b100000b 	tstlt	r0, fp
    1360:	94000002 	strls	r0, [r0], #-2
    1364:	94400070 	strbls	r0, [r0], #-112	; 0x70
    1368:	45400070 	strbmi	r0, [r0, #-112]	; 0x70
    136c:	02000008 	andeq	r0, r0, #8
    1370:	053d0801 	ldreq	r0, [sp, #-2049]!	; 0x801
    1374:	01020000 	mrseq	r0, (UNDEF: 2)
    1378:	00053408 	andeq	r3, r5, r8, lsl #8
    137c:	05040300 	streq	r0, [r4, #-768]	; 0x300
    1380:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1384:	00006804 	andeq	r6, r0, r4, lsl #16
    1388:	45ab0100 	strmi	r0, [fp, #256]!	; 0x100
    138c:	02000000 	andeq	r0, r0, #0
    1390:	015f0704 	cmpeq	pc, r4, lsl #14
    1394:	02020000 	andeq	r0, r2, #0
    1398:	00044c05 	andeq	r4, r4, r5, lsl #24
    139c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    13a0:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
    13a4:	2f050802 	svccs	0x00050802
    13a8:	02000003 	andeq	r0, r0, #3
    13ac:	01550708 	cmpeq	r5, r8, lsl #14
    13b0:	04020000 	streq	r0, [r2]
    13b4:	00033405 	andeq	r3, r3, r5, lsl #8
    13b8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    13bc:	0000015a 	andeq	r0, r0, sl, asr r1
    13c0:	3d040402 	stccc	4, cr0, [r4, #-8]
    13c4:	02000001 	andeq	r0, r0, #1
    13c8:	05f00408 	ldrbeq	r0, [r0, #1032]!	; 0x408
    13cc:	01050000 	mrseq	r0, (UNDEF: 5)
    13d0:	00c94702 	sbceq	r4, r9, r2, lsl #14
    13d4:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    13d8:	0000000a 	andeq	r0, r0, sl
    13dc:	0009cf06 	andeq	ip, r9, r6, lsl #30
    13e0:	93060100 	movwls	r0, #24832	; 0x6100
    13e4:	02000009 	andeq	r0, r0, #9
    13e8:	000a4506 	andeq	r4, sl, r6, lsl #10
    13ec:	bc060300 	stclt	3, cr0, [r6], {0}
    13f0:	04000009 	streq	r0, [r0], #-9
    13f4:	000a5806 	andeq	r5, sl, r6, lsl #16
    13f8:	6b060500 	blvs	182800 <MV_CPU_LE+0x1827ff>
    13fc:	0600000a 	streq	r0, [r0], -sl
    1400:	00097006 	andeq	r7, r9, r6
    1404:	f3060700 	vabd.u8	d0, d6, d0
    1408:	08000007 	stmdaeq	r0, {r0, r1, r2}
    140c:	000a8f06 	andeq	r8, sl, r6, lsl #30
    1410:	04000900 	streq	r0, [r0], #-2304	; 0x900
    1414:	000006e0 	andeq	r0, r0, r0, ror #13
    1418:	00845202 	addeq	r5, r4, r2, lsl #4
    141c:	01050000 	mrseq	r0, (UNDEF: 5)
    1420:	00f55502 	rscseq	r5, r5, r2, lsl #10
    1424:	86060000 	strhi	r0, [r6], -r0
    1428:	00000008 	andeq	r0, r0, r8
    142c:	00084a06 	andeq	r4, r8, r6, lsl #20
    1430:	5a060100 	bpl	181838 <MV_CPU_LE+0x181837>
    1434:	02000008 	andeq	r0, r0, #8
    1438:	00089706 	andeq	r9, r8, r6, lsl #14
    143c:	04000300 	streq	r0, [r0], #-768	; 0x300
    1440:	0000082e 	andeq	r0, r0, lr, lsr #16
    1444:	00d45a02 	sbcseq	r5, r4, r2, lsl #20
    1448:	a7070000 	strge	r0, [r7, -r0]
    144c:	01000008 	tsteq	r0, r8
    1450:	01195d02 	tsteq	r9, r2, lsl #26
    1454:	cc060000 	wstrbgt	wr0, [r6]
    1458:	00000006 	andeq	r0, r0, r6
    145c:	0006a906 	andeq	sl, r6, r6, lsl #18
    1460:	04000100 	streq	r0, [r0], #-256	; 0x100
    1464:	0000083e 	andeq	r0, r0, lr, lsr r8
    1468:	01006002 	tsteq	r0, r2
    146c:	21080000 	mrscs	r0, (UNDEF: 8)
    1470:	1400000a 	strne	r0, [r0], #-10
    1474:	01776102 	cmneq	r7, r2, lsl #2
    1478:	3d090000 	wstrbcc	wr0, [r9]
    147c:	02000007 	andeq	r0, r0, #7
    1480:	0000c962 	andeq	ip, r0, r2, ror #18
    1484:	00230200 	eoreq	r0, r3, r0, lsl #4
    1488:	0007e109 	andeq	lr, r7, r9, lsl #2
    148c:	3a630200 	bcc	18c1c94 <MV_CPU_LE+0x18c1c93>
    1490:	02000000 	andeq	r0, r0, #0
    1494:	2c090423 	stccs	4, cr0, [r9], {35}	; 0x23
    1498:	02000009 	andeq	r0, r0, #9
    149c:	00003a64 	andeq	r3, r0, r4, ror #20
    14a0:	08230200 	stmdaeq	r3!, {r9}
    14a4:	0009a409 	andeq	sl, r9, r9, lsl #8
    14a8:	3a650200 	bcc	1941cb0 <MV_CPU_LE+0x1941caf>
    14ac:	02000000 	andeq	r0, r0, #0
    14b0:	f8090c23 			; <UNDEFINED> instruction: 0xf8090c23
    14b4:	02000006 	andeq	r0, r0, #6
    14b8:	00003a66 	andeq	r3, r0, r6, ror #20
    14bc:	10230200 	eorne	r0, r3, r0, lsl #4
    14c0:	07260400 	streq	r0, [r6, -r0, lsl #8]!
    14c4:	67020000 	strvs	r0, [r2, -r0]
    14c8:	00000124 	andeq	r0, r0, r4, lsr #2
    14cc:	000a7e08 	andeq	r7, sl, r8, lsl #28
    14d0:	6b021800 	blvs	874d8 <MV_CPU_LE+0x874d7>
    14d4:	000001e3 	andeq	r0, r0, r3, ror #3
    14d8:	00077b09 	andeq	r7, r7, r9, lsl #22
    14dc:	196c0200 	stmdbne	ip!, {r9}^
    14e0:	02000001 	andeq	r0, r0, #1
    14e4:	0d090023 	wstrbeq	wr0, [r9, #-35]
    14e8:	02000008 	andeq	r0, r0, #8
    14ec:	00003a6d 	andeq	r3, r0, sp, ror #20
    14f0:	04230200 	strteq	r0, [r3], #-512	; 0x200
    14f4:	0007ba09 	andeq	fp, r7, r9, lsl #20
    14f8:	3a6e0200 	bcc	1b81d00 <MV_CPU_LE+0x1b81cff>
    14fc:	02000000 	andeq	r0, r0, #0
    1500:	1f090823 	svcne	0x00090823
    1504:	02000007 	andeq	r0, r0, #7
    1508:	0001e370 	andeq	lr, r1, r0, ror r3
    150c:	0c230200 	stceq	2, cr0, [r3]
    1510:	00080409 	andeq	r0, r8, r9, lsl #8
    1514:	3a710200 	bcc	1c41d1c <MV_CPU_LE+0x1c41d1b>
    1518:	02000000 	andeq	r0, r0, #0
    151c:	c2091023 	andgt	r1, r9, #35	; 0x23
    1520:	0200000a 	andeq	r0, r0, #10
    1524:	0001f376 	andeq	pc, r1, r6, ror r3	; <UNPREDICTABLE>
    1528:	14230200 	strtne	r0, [r3], #-512	; 0x200
    152c:	00f50a00 	rscseq	r0, r5, r0, lsl #20
    1530:	01f30000 	mvnseq	r0, r0
    1534:	450b0000 	strmi	r0, [fp]
    1538:	03000000 	movweq	r0, #0
    153c:	77040c00 	strvc	r0, [r4, -r0, lsl #24]
    1540:	04000001 	streq	r0, [r0], #-1
    1544:	0000074f 	andeq	r0, r0, pc, asr #14
    1548:	01827702 	orreq	r7, r2, r2, lsl #14
    154c:	770a0000 	strvc	r0, [sl, -r0]
    1550:	14000001 	strne	r0, [r0], #-1
    1554:	0b000002 	bleq	1564 <MV_CPU_LE+0x1563>
    1558:	00000045 	andeq	r0, r0, r5, asr #32
    155c:	5d0d000c 	wstrbpl	wr0, [sp, #-12]
    1560:	0300000c 	movweq	r0, #12
    1564:	00020442 	andeq	r0, r2, r2, asr #8
    1568:	0a010100 	beq	41970 <MV_CPU_LE+0x4196f>
    156c:	000001f9 	strdeq	r0, [r0], -r9
    1570:	00000231 	andeq	r0, r0, r1, lsr r2
    1574:	0000450b 	andeq	r4, r0, fp, lsl #10
    1578:	0d000300 	stceq	3, cr0, [r0]
    157c:	00000ca7 	andeq	r0, r0, r7, lsr #25
    1580:	02215303 	eoreq	r5, r1, #201326592	; 0xc000000
    1584:	01010000 	mrseq	r0, (UNDEF: 1)
    1588:	0001f90a 	andeq	pc, r1, sl, lsl #18
    158c:	00024e00 	andeq	r4, r2, r0, lsl #28
    1590:	00450b00 	subeq	r0, r5, r0, lsl #22
    1594:	00050000 	andeq	r0, r5, r0
    1598:	000ba90d 	andeq	sl, fp, sp, lsl #18
    159c:	3e5f0300 	cdpcc	3, 5, cr0, cr15, cr0, {0}
    15a0:	01000002 	tsteq	r0, r2
    15a4:	01f90a01 	mvnseq	r0, r1, lsl #20
    15a8:	026b0000 	rsbeq	r0, fp, #0
    15ac:	450b0000 	strmi	r0, [fp]
    15b0:	01000000 	mrseq	r0, (UNDEF: 0)
    15b4:	0ae70d00 	beq	ff9c49bc <uiXorRegsMaskBackup+0xbf9abbe0>
    15b8:	6b030000 	blvs	c15c0 <MV_CPU_LE+0xc15bf>
    15bc:	0000025b 	andeq	r0, r0, fp, asr r2
    15c0:	0c0d0101 	wstrweq	wr0, [sp], #-4
    15c4:	0300000b 	movweq	r0, #11
    15c8:	00025b72 	andeq	r5, r2, r2, ror fp
    15cc:	0d010100 	wstrweq	wr0, [r1]
    15d0:	00000b54 	andeq	r0, r0, r4, asr fp
    15d4:	025b7903 	subseq	r7, fp, #49152	; 0xc000
    15d8:	01010000 	mrseq	r0, (UNDEF: 1)
    15dc:	0001f90a 	andeq	pc, r1, sl, lsl #18
    15e0:	0002a200 	andeq	sl, r2, r0, lsl #4
    15e4:	00450b00 	subeq	r0, r5, r0, lsl #22
    15e8:	00000000 	andeq	r0, r0, r0
    15ec:	000b2e0d 	andeq	r2, fp, sp, lsl #28
    15f0:	92800300 	addls	r0, r0, #0
    15f4:	01000002 	tsteq	r0, r2
    15f8:	0c7d0d01 	ldcleq	13, cr0, [sp], #-4
    15fc:	86030000 	strhi	r0, [r3], -r0
    1600:	00000292 	muleq	r0, r2, r2
    1604:	0c0d0101 	wstrweq	wr0, [sp], #-4
    1608:	0300000c 	movweq	r0, #12
    160c:	0002928c 	andeq	r9, r2, ip, lsl #5
    1610:	0d010100 	wstrweq	wr0, [r1]
    1614:	00000bd2 	ldrdeq	r0, [r0], -r2
    1618:	02929203 	addseq	r9, r2, #805306368	; 0x30000000
    161c:	01010000 	mrseq	r0, (UNDEF: 1)
    1620:	000c330d 	andeq	r3, ip, sp, lsl #6
    1624:	5b9b0300 	blpl	fe6c222c <uiXorRegsMaskBackup+0xbe6a9450>
    1628:	01000002 	tsteq	r0, r2
    162c:	0b800d01 	bleq	fe004a38 <uiXorRegsMaskBackup+0xbdfebc5c>
    1630:	a1030000 	mrsge	r0, (UNDEF: 3)
    1634:	00000292 	muleq	r0, r2, r2
    1638:	5d0e0101 	wstrwpl	wr0, [lr, #-4]
    163c:	0300000c 	movweq	r0, #12
    1640:	00020442 	andeq	r0, r2, r2, asr #8
    1644:	03050100 	movweq	r0, #20736	; 0x5100
    1648:	40015e48 	andmi	r5, r1, r8, asr #28
    164c:	000ca70e 	andeq	sl, ip, lr, lsl #14
    1650:	21530300 	cmpcs	r3, r0, lsl #6
    1654:	01000002 	tsteq	r0, r2
    1658:	8a080305 	bhi	202274 <MV_CPU_LE+0x202273>
    165c:	a90e4001 	stmdbge	lr, {r0, lr}
    1660:	0300000b 	movweq	r0, #11
    1664:	00023e5f 	andeq	r3, r2, pc, asr lr
    1668:	03050100 	movweq	r0, #20736	; 0x5100
    166c:	40018a68 	andmi	r8, r1, r8, ror #20
    1670:	000ae70e 	andeq	lr, sl, lr, lsl #14
    1674:	5b6b0300 	blpl	1ac227c <MV_CPU_LE+0x1ac227b>
    1678:	01000002 	tsteq	r0, r2
    167c:	8af80305 	bhi	ffe02298 <uiXorRegsMaskBackup+0xbfde94bc>
    1680:	0c0e4001 	wstrbeq	wr4, [lr], #-1
    1684:	0300000b 	movweq	r0, #11
    1688:	00025b72 	andeq	r5, r2, r2, ror fp
    168c:	03050100 	movweq	r0, #20736	; 0x5100
    1690:	40018b28 	andmi	r8, r1, r8, lsr #22
    1694:	000b540e 	andeq	r5, fp, lr, lsl #8
    1698:	5b790300 	blpl	1e422a0 <MV_CPU_LE+0x1e4229f>
    169c:	01000002 	tsteq	r0, r2
    16a0:	8b580305 	blhi	16022bc <MV_CPU_LE+0x16022bb>
    16a4:	2e0e4001 	worcs	wr4, wr14, wr1
    16a8:	0300000b 	movweq	r0, #11
    16ac:	00029280 	andeq	r9, r2, r0, lsl #5
    16b0:	03050100 	movweq	r0, #20736	; 0x5100
    16b4:	40018b88 	andmi	r8, r1, r8, lsl #23
    16b8:	000c7d0e 	andeq	r7, ip, lr, lsl #26
    16bc:	92860300 	addls	r0, r6, #0
    16c0:	01000002 	tsteq	r0, r2
    16c4:	8ba00305 	blhi	fe8022e0 <uiXorRegsMaskBackup+0xbe7e9504>
    16c8:	0c0e4001 	wstrbeq	wr4, [lr], #-1
    16cc:	0300000c 	movweq	r0, #12
    16d0:	0002928c 	andeq	r9, r2, ip, lsl #5
    16d4:	03050100 	movweq	r0, #20736	; 0x5100
    16d8:	40018bb8 			; <UNDEFINED> instruction: 0x40018bb8
    16dc:	000bd20e 	andeq	sp, fp, lr, lsl #4
    16e0:	92920300 	addsls	r0, r2, #0
    16e4:	01000002 	tsteq	r0, r2
    16e8:	8bd00305 	blhi	ff402304 <uiXorRegsMaskBackup+0xbf3e9528>
    16ec:	330e4001 	movwcc	r4, #57345	; 0xe001
    16f0:	0300000c 	movweq	r0, #12
    16f4:	00025b9b 	muleq	r2, fp, fp
    16f8:	03050100 	movweq	r0, #20736	; 0x5100
    16fc:	40018be8 	andmi	r8, r1, r8, ror #23
    1700:	000b800e 	andeq	r8, fp, lr
    1704:	92a10300 	adcls	r0, r1, #0
    1708:	01000002 	tsteq	r0, r2
    170c:	8c180305 	ldchi	3, cr0, [r8], {5}
    1710:	d80a4001 	stmdale	sl, {r0, lr}
    1714:	d8000003 	stmdale	r0, {r0, r1}
    1718:	0b000003 	bleq	172c <MV_CPU_LE+0x172b>
    171c:	00000045 	andeq	r0, r0, r5, asr #32
    1720:	040c000a 	streq	r0, [ip], #-10
    1724:	000001f9 	strdeq	r0, [r0], -r9
    1728:	0007c90e 	andeq	ip, r7, lr, lsl #18
    172c:	c8a60300 	stmiagt	r6!, {r8, r9}
    1730:	01000003 	tsteq	r0, r3
    1734:	8c300305 	ldchi	3, cr0, [r0], #-20	; 0xffffffec
    1738:	6e004001 	worvs	wr4, wr0, wr1
    173c:	02000003 	andeq	r0, r0, #3
    1740:	0003fb00 	andeq	pc, r3, r0, lsl #22
    1744:	04010400 	streq	r0, [r1], #-1024	; 0x400
    1748:	01000005 	tsteq	r0, r5
    174c:	00000d30 	andeq	r0, r0, r0, lsr sp
    1750:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    1754:	40007094 	mulmi	r0, r4, r0
    1758:	40007302 	andmi	r7, r0, r2, lsl #6
    175c:	000008aa 	andeq	r0, r0, sl, lsr #17
    1760:	3d080102 	wstrwcc	wr0, [r8, #-8]
    1764:	03000005 	movweq	r0, #5
    1768:	0000002b 	andeq	r0, r0, fp, lsr #32
    176c:	0037a801 	eorseq	sl, r7, r1, lsl #16
    1770:	01020000 	mrseq	r0, (UNDEF: 2)
    1774:	00053408 	andeq	r3, r5, r8, lsl #8
    1778:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    177c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1780:	00006803 	andeq	r6, r0, r3, lsl #16
    1784:	50ab0100 	adcpl	r0, fp, r0, lsl #2
    1788:	02000000 	andeq	r0, r0, #0
    178c:	015f0704 	cmpeq	pc, r4, lsl #14
    1790:	02020000 	andeq	r0, r2, #0
    1794:	00044c05 	andeq	r4, r4, r5, lsl #24
    1798:	07020200 	streq	r0, [r2, -r0, lsl #4]
    179c:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
    17a0:	2f050802 	svccs	0x00050802
    17a4:	02000003 	andeq	r0, r0, #3
    17a8:	01550708 	cmpeq	r5, r8, lsl #14
    17ac:	04020000 	streq	r0, [r2]
    17b0:	00033405 	andeq	r3, r3, r5, lsl #8
    17b4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    17b8:	0000015a 	andeq	r0, r0, sl, asr r1
    17bc:	00001503 	andeq	r1, r0, r3, lsl #10
    17c0:	3ebc0100 	wmaddsxcc	wr0, wr12, wr0
    17c4:	02000000 	andeq	r0, r0, #0
    17c8:	013d0404 	teqeq	sp, r4, lsl #8
    17cc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    17d0:	0005f004 	andeq	pc, r5, r4
    17d4:	0d1b0500 	ldceq	5, cr0, [fp]
    17d8:	03200000 	teqeq	r0, #0
    17dc:	00018746 	andeq	r8, r1, r6, asr #14
    17e0:	62720600 	rsbsvs	r0, r2, #0
    17e4:	48030072 	stmdami	r3, {r1, r4, r5, r6}
    17e8:	0000002c 	andeq	r0, r0, ip, lsr #32
    17ec:	07002302 	streq	r2, [r0, -r2, lsl #6]
    17f0:	00000ccc 	andeq	r0, r0, ip, asr #25
    17f4:	01874903 	orreq	r4, r7, r3, lsl #18
    17f8:	23020000 	movwcs	r0, #8192	; 0x2000
    17fc:	65690601 	strbvs	r0, [r9, #-1537]!	; 0x601
    1800:	4b030072 	blmi	c19d0 <MV_CPU_LE+0xc19cf>
    1804:	0000002c 	andeq	r0, r0, ip, lsr #32
    1808:	07042302 	streq	r2, [r4, -r2, lsl #6]
    180c:	00000cd1 	ldrdeq	r0, [r0], -r1
    1810:	01874c03 	orreq	r4, r7, r3, lsl #24
    1814:	23020000 	movwcs	r0, #8192	; 0x2000
    1818:	63660605 	cmnvs	r6, #5242880	; 0x500000
    181c:	4e030072 	mcrmi	0, 0, r0, cr3, cr2, {3}
    1820:	0000002c 	andeq	r0, r0, ip, lsr #32
    1824:	07082302 	streq	r2, [r8, -r2, lsl #6]
    1828:	00000d09 	andeq	r0, r0, r9, lsl #26
    182c:	01874f03 	orreq	r4, r7, r3, lsl #30
    1830:	23020000 	movwcs	r0, #8192	; 0x2000
    1834:	636c0609 	cmnvs	ip, #9437184	; 0x900000
    1838:	51030072 	tstpl	r3, r2, ror r0
    183c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1840:	070c2302 	streq	r2, [ip, -r2, lsl #6]
    1844:	00000d0e 	andeq	r0, r0, lr, lsl #26
    1848:	01875203 	orreq	r5, r7, r3, lsl #4
    184c:	23020000 	movwcs	r0, #8192	; 0x2000
    1850:	636d060d 	cmnvs	sp, #13631488	; 0xd00000
    1854:	54030072 	strpl	r0, [r3], #-114	; 0x72
    1858:	0000002c 	andeq	r0, r0, ip, lsr #32
    185c:	07102302 	ldreq	r2, [r0, -r2, lsl #6]
    1860:	00000cd6 	ldrdeq	r0, [r0], -r6
    1864:	01875503 	orreq	r5, r7, r3, lsl #10
    1868:	23020000 	movwcs	r0, #8192	; 0x2000
    186c:	736c0611 	cmnvc	ip, #17825792	; 0x1100000
    1870:	57030072 	smlsdxpl	r3, r2, r0, r0
    1874:	0000002c 	andeq	r0, r0, ip, lsr #32
    1878:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
    187c:	00000cdb 	ldrdeq	r0, [r0], -fp
    1880:	01875803 	orreq	r5, r7, r3, lsl #16
    1884:	23020000 	movwcs	r0, #8192	; 0x2000
    1888:	736d0615 	cmnvc	sp, #22020096	; 0x1500000
    188c:	5a030072 	bpl	c1a5c <MV_CPU_LE+0xc1a5b>
    1890:	0000002c 	andeq	r0, r0, ip, lsr #32
    1894:	07182302 	ldreq	r2, [r8, -r2, lsl #6]
    1898:	00000ce0 	andeq	r0, r0, r0, ror #25
    189c:	01875b03 	orreq	r5, r7, r3, lsl #22
    18a0:	23020000 	movwcs	r0, #8192	; 0x2000
    18a4:	63730619 	cmnvs	r3, #26214400	; 0x1900000
    18a8:	5d030072 	wstrbpl	wr0, [r3, #-114]
    18ac:	0000002c 	andeq	r0, r0, ip, lsr #32
    18b0:	071c2302 	ldreq	r2, [ip, -r2, lsl #6]
    18b4:	00000ce5 	andeq	r0, r0, r5, ror #25
    18b8:	01875e03 	orreq	r5, r7, r3, lsl #28
    18bc:	23020000 	movwcs	r0, #8192	; 0x2000
    18c0:	2c08001d 	wstrbcs	wr0, [r8], #-29
    18c4:	97000000 	strls	r0, [r0, -r0]
    18c8:	09000001 	stmdbeq	r0, {r0}
    18cc:	00000050 	andeq	r0, r0, r0, asr r0
    18d0:	57030002 	strpl	r0, [r3, -r2]
    18d4:	0300000d 	movweq	r0, #13
    18d8:	00009a5f 	andeq	r9, r0, pc, asr sl
    18dc:	00ba0a00 	adcseq	r0, sl, r0, lsl #20
    18e0:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    18e4:	00450101 	subeq	r0, r5, r1, lsl #2
    18e8:	70940000 	addsvc	r0, r4, r0
    18ec:	70b04000 	adcsvc	r4, r0, r0
    18f0:	064c4000 	strbeq	r4, [ip], -r0
    18f4:	01de0000 	bicseq	r0, lr, r0
    18f8:	5a0b0000 	bpl	2c1900 <MV_CPU_LE+0x2c18ff>
    18fc:	01000004 	tsteq	r0, r4
    1900:	00450188 	subeq	r0, r5, r8, lsl #3
    1904:	91020000 	mrsls	r0, (UNDEF: 2)
    1908:	0ced0c6c 	stcleq	12, cr0, [sp], #432	; 0x1b0
    190c:	8a010000 	bhi	41914 <MV_CPU_LE+0x41913>
    1910:	00004501 	andeq	r4, r0, r1, lsl #10
    1914:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1918:	64010d00 	strvs	r0, [r1], #-3328	; 0xd00
    191c:	0200000d 	andeq	r0, r0, #13
    1920:	70b00159 	adcsvc	r0, r0, r9, asr r1
    1924:	717c4000 	cmnvc	ip, r0
    1928:	06844000 	streq	r4, [r4], r0
    192c:	02300000 	eorseq	r0, r0, #0
    1930:	a30e0000 	movwge	r0, #57344	; 0xe000
    1934:	02000005 	andeq	r0, r0, #5
    1938:	0000455b 	andeq	r4, r0, fp, asr r5
    193c:	68910200 	ldmvs	r1, {r9}
    1940:	000d3d0e 	andeq	r3, sp, lr, lsl #26
    1944:	305c0200 	subscc	r0, ip, r0, lsl #4
    1948:	02000002 	andeq	r0, r0, #2
    194c:	f20e6c91 	vfma.f32	d6, d30, d1
    1950:	0200000c 	andeq	r0, r0, #12
    1954:	0000455d 	andeq	r4, r0, sp, asr r5
    1958:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    195c:	000d6f0e 	andeq	r6, sp, lr, lsl #30
    1960:	455e0200 	ldrbmi	r0, [lr, #-512]	; 0x200
    1964:	02000000 	andeq	r0, r0, #0
    1968:	0f007091 	svceq	0x00007091
    196c:	00023604 	andeq	r3, r2, r4, lsl #12
    1970:	01971000 	orrseq	r1, r7, r0
    1974:	010d0000 	mrseq	r0, (UNDEF: 13)
    1978:	00000d47 	andeq	r0, r0, r7, asr #26
    197c:	7c019b02 	stcvc	11, cr9, [r1], {2}
    1980:	b0400071 	sublt	r0, r0, r1, ror r0
    1984:	bc400071 	wstrhlt	wr0, [r0], #-113
    1988:	6f000006 	svcvs	0x00000006
    198c:	11000002 	tstne	r0, r2
    1990:	9b020063 	blls	81b24 <MV_CPU_LE+0x81b23>
    1994:	0000002c 	andeq	r0, r0, ip, lsr #32
    1998:	0e6f9102 	wmacseq	wr9, wr15, wr2
    199c:	00000d3d 	andeq	r0, r0, sp, lsr sp
    19a0:	02309d02 	eorseq	r9, r0, #128	; 0x80
    19a4:	91020000 	mrsls	r0, (UNDEF: 2)
    19a8:	010d0074 	tsteq	sp, r4, ror r0
    19ac:	00000d26 	andeq	r0, r0, r6, lsr #26
    19b0:	b001ac02 	andlt	sl, r1, r2, lsl #24
    19b4:	f0400071 			; <UNDEFINED> instruction: 0xf0400071
    19b8:	f4400071 	vst4.16	{d16-d19}, [r0 :256], r1
    19bc:	97000006 	strls	r0, [r0, -r6]
    19c0:	11000002 	tstne	r0, r2
    19c4:	00727473 	rsbseq	r7, r2, r3, ror r4
    19c8:	0297ac02 	addseq	sl, r7, #512	; 0x200
    19cc:	91020000 	mrsls	r0, (UNDEF: 2)
    19d0:	040f0074 	streq	r0, [pc], #-116	; 19d8 <MV_CPU_LE+0x19d7>
    19d4:	00000025 	andeq	r0, r0, r5, lsr #32
    19d8:	0cea010d 	wstrdeq	wr0, [sl], #52	; 0x34
    19dc:	c6020000 	strgt	r0, [r2], -r0
    19e0:	0071f001 	rsbseq	pc, r1, r1
    19e4:	0072a640 	rsbseq	sl, r2, r0, asr #12
    19e8:	00072c40 	andeq	r2, r7, r0, asr #24
    19ec:	00030900 	andeq	r0, r3, r0, lsl #18
    19f0:	0d8d1200 	stceq	2, cr1, [sp]
    19f4:	c6020000 	strgt	r0, [r2], -r0
    19f8:	00000045 	andeq	r0, r0, r5, asr #32
    19fc:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
    1a00:	00000d86 	andeq	r0, r0, r6, lsl #27
    1a04:	0045c602 	subeq	ip, r5, r2, lsl #12
    1a08:	91020000 	mrsls	r0, (UNDEF: 2)
    1a0c:	74731358 	ldrbtvc	r1, [r3], #-856	; 0x358
    1a10:	c9020072 	stmdbgt	r2, {r1, r4, r5, r6}
    1a14:	00000309 	andeq	r0, r0, r9, lsl #6
    1a18:	13609102 	cmnne	r0, #-2147483648	; 0x80000000
    1a1c:	ca020069 	bgt	81bc8 <MV_CPU_LE+0x81bc7>
    1a20:	00000045 	andeq	r0, r0, r5, asr #32
    1a24:	0e749102 	wmacszeq	wr9, wr4, wr2
    1a28:	00000d52 	andeq	r0, r0, r2, asr sp
    1a2c:	0045ca02 	subeq	ip, r5, r2, lsl #20
    1a30:	91020000 	mrsls	r0, (UNDEF: 2)
    1a34:	0d130e70 	ldceq	14, cr0, [r3, #-448]	; 0xfffffe40
    1a38:	ca020000 	bgt	81a40 <MV_CPU_LE+0x81a3f>
    1a3c:	00000045 	andeq	r0, r0, r5, asr #32
    1a40:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    1a44:	00002508 	andeq	r2, r0, r8, lsl #10
    1a48:	00031900 	andeq	r1, r3, r0, lsl #18
    1a4c:	00500900 	subseq	r0, r0, r0, lsl #18
    1a50:	000a0000 	andeq	r0, sl, r0
    1a54:	0d7b0114 	wldrdeq	wr0, [fp, #-80]!	; 0xffffffb0
    1a58:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    1a5c:	002c0101 	eoreq	r0, ip, r1, lsl #2
    1a60:	72a80000 	adcvc	r0, r8, #0
    1a64:	72da4000 	sbcsvc	r4, sl, #0
    1a68:	07644000 	strbeq	r4, [r4, -r0]!
    1a6c:	03470000 	movteq	r0, #28672	; 0x7000
    1a70:	3d0c0000 	wstrbcc	wr0, [ip]
    1a74:	0200000d 	andeq	r0, r0, #13
    1a78:	0230010c 	eorseq	r0, r0, #3
    1a7c:	91020000 	mrsls	r0, (UNDEF: 2)
    1a80:	01150074 	tsteq	r5, r4, ror r0
    1a84:	00000cfe 	strdeq	r0, [r0], -lr
    1a88:	01012502 	tsteq	r1, r2, lsl #10
    1a8c:	00000081 	andeq	r0, r0, r1, lsl #1
    1a90:	400072dc 	ldrdmi	r7, [r0], -ip
    1a94:	40007302 	andmi	r7, r0, r2, lsl #6
    1a98:	0000079c 	muleq	r0, ip, r7
    1a9c:	000d3d0c 	andeq	r3, sp, ip, lsl #26
    1aa0:	01280200 	teqeq	r8, r0, lsl #4
    1aa4:	00000230 	andeq	r0, r0, r0, lsr r2
    1aa8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1aac:	00083b00 	andeq	r3, r8, r0, lsl #22
    1ab0:	39000200 	stmdbcc	r0, {r9}
    1ab4:	04000005 	streq	r0, [r0], #-5
    1ab8:	00050401 	andeq	r0, r5, r1, lsl #8
    1abc:	0ef80100 	wmulsmreq	wr0, wr8, wr0
    1ac0:	02b10000 	adcseq	r0, r1, #0
    1ac4:	73040000 	movwvc	r0, #16384	; 0x4000
    1ac8:	80d44000 	sbcshi	r4, r4, r0
    1acc:	09864000 	stmibeq	r6, {lr}
    1ad0:	8a020000 	bhi	81ad8 <MV_CPU_LE+0x81ad7>
    1ad4:	01000007 	tsteq	r0, r7
    1ad8:	000030a7 	andeq	r3, r0, r7, lsr #1
    1adc:	08010300 	stmdaeq	r1, {r8, r9}
    1ae0:	0000053d 	andeq	r0, r0, sp, lsr r5
    1ae4:	00002b02 	andeq	r2, r0, r2, lsl #22
    1ae8:	42a80100 	adcmi	r0, r8, #0
    1aec:	03000000 	movweq	r0, #0
    1af0:	05340801 	ldreq	r0, [r4, #-2049]!	; 0x801
    1af4:	04040000 	streq	r0, [r4]
    1af8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    1afc:	00680200 	rsbeq	r0, r8, r0, lsl #4
    1b00:	ab010000 	blge	41b08 <MV_CPU_LE+0x41b07>
    1b04:	0000005b 	andeq	r0, r0, fp, asr r0
    1b08:	5f070403 	svcpl	0x00070403
    1b0c:	03000001 	movweq	r0, #1
    1b10:	044c0502 	strbeq	r0, [ip], #-1282	; 0x502
    1b14:	02030000 	andeq	r0, r3, #0
    1b18:	0005b707 	andeq	fp, r5, r7, lsl #14
    1b1c:	05080300 	streq	r0, [r8, #-768]	; 0x300
    1b20:	0000032f 	andeq	r0, r0, pc, lsr #6
    1b24:	55070803 	strpl	r0, [r7, #-2051]	; 0x803
    1b28:	03000001 	movweq	r0, #1
    1b2c:	03340504 	teqeq	r4, #16777216	; 0x1000000
    1b30:	04030000 	streq	r0, [r3]
    1b34:	00015a07 	andeq	r5, r1, r7, lsl #20
    1b38:	065b0200 	ldrbeq	r0, [fp], -r0, lsl #4
    1b3c:	bb010000 	bllt	41b44 <MV_CPU_LE+0x41b43>
    1b40:	00000049 	andeq	r0, r0, r9, asr #32
    1b44:	00001502 	andeq	r1, r0, r2, lsl #10
    1b48:	49bc0100 	ldmibmi	ip!, {r8}
    1b4c:	03000000 	movweq	r0, #0
    1b50:	013d0404 	teqeq	sp, r4, lsl #8
    1b54:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    1b58:	0005f004 	andeq	pc, r5, r4
    1b5c:	0fa50200 	svceq	0x00a50200
    1b60:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    1b64:	00000050 	andeq	r0, r0, r0, asr r0
    1b68:	00370405 	eorseq	r0, r7, r5, lsl #8
    1b6c:	01060000 	mrseq	r0, (UNDEF: 6)
    1b70:	00d6d203 	sbcseq	sp, r6, r3, lsl #4
    1b74:	6b070000 	blvs	1c1b7c <MV_CPU_LE+0x1c1b7b>
    1b78:	00000004 	andeq	r0, r0, r4
    1b7c:	00031107 	andeq	r1, r3, r7, lsl #2
    1b80:	02000100 	andeq	r0, r0, #0
    1b84:	00000174 	andeq	r0, r0, r4, ror r1
    1b88:	00c1d503 	sbceq	sp, r1, r3, lsl #10
    1b8c:	e2080000 	and	r0, r8, #0
    1b90:	08000004 	stmdaeq	r0, {r2}
    1b94:	010ad803 	tsteq	sl, r3, lsl #16
    1b98:	ee090000 	wor	wr0, wr9, wr0
    1b9c:	03000004 	movweq	r0, #4
    1ba0:	000050d9 	ldrdeq	r5, [r0], -r9
    1ba4:	00230200 	eoreq	r0, r3, r0, lsl #4
    1ba8:	00052f09 	andeq	r2, r5, r9, lsl #30
    1bac:	d6da0300 	ldrble	r0, [sl], r0, lsl #6
    1bb0:	02000000 	andeq	r0, r0, #0
    1bb4:	02000423 	andeq	r0, r0, #587202560	; 0x23000000
    1bb8:	00000639 	andeq	r0, r0, r9, lsr r6
    1bbc:	00e1db03 	rsceq	sp, r1, r3, lsl #22
    1bc0:	bc080000 	wstrblt	wr0, [r8]
    1bc4:	14000001 	strne	r0, [r0], #-1
    1bc8:	015ade03 	cmpeq	sl, r3, lsl #28
    1bcc:	fd090000 	stc2	0, cr0, [r9]
    1bd0:	03000002 	movweq	r0, #2
    1bd4:	00010adf 	ldrdeq	r0, [r1], -pc	; <UNPREDICTABLE>
    1bd8:	00230200 	eoreq	r0, r3, r0, lsl #4
    1bdc:	0004a109 	andeq	sl, r4, r9, lsl #2
    1be0:	97e00300 	strbls	r0, [r0, r0, lsl #6]!
    1be4:	02000000 	andeq	r0, r0, #0
    1be8:	37090823 	strcc	r0, [r9, -r3, lsr #16]
    1bec:	03000002 	movweq	r0, #2
    1bf0:	000050e1 	andeq	r5, r0, r1, ror #1
    1bf4:	0c230200 	stceq	2, cr0, [r3]
    1bf8:	00009609 	andeq	r9, r0, r9, lsl #12
    1bfc:	97e20300 	strbls	r0, [r2, r0, lsl #6]!
    1c00:	02000000 	andeq	r0, r0, #0
    1c04:	02001023 	andeq	r1, r0, #35	; 0x23
    1c08:	000005a9 	andeq	r0, r0, r9, lsr #11
    1c0c:	0115e303 	tsteq	r5, r3, lsl #6
    1c10:	910a0000 	mrsls	r0, (UNDEF: 10)
    1c14:	0100000e 	tsteq	r0, lr
    1c18:	017ee603 	cmneq	lr, r3, lsl #12
    1c1c:	63070000 	movwvs	r0, #28672	; 0x7000
    1c20:	0000000f 	andeq	r0, r0, pc
    1c24:	000fab07 	andeq	sl, pc, r7, lsl #22
    1c28:	02000100 	andeq	r0, r0, #0
    1c2c:	00000fb8 			; <UNDEFINED> instruction: 0x00000fb8
    1c30:	0165e903 	cmneq	r5, r3, lsl #18
    1c34:	ba0b0000 	blt	2c1c3c <MV_CPU_LE+0x2c1c3b>
    1c38:	01000000 	mrseq	r0, (UNDEF: 0)
    1c3c:	50010181 	andpl	r0, r1, r1, lsl #3
    1c40:	04000000 	streq	r0, [r0]
    1c44:	20400073 	subcs	r0, r0, r3, ror r0
    1c48:	d4400073 	strble	r0, [r0], #-115	; 0x73
    1c4c:	c5000007 	strgt	r0, [r0, #-7]
    1c50:	0c000001 	wstrbeq	wr0, [r0], #-1
    1c54:	0000045a 	andeq	r0, r0, sl, asr r4
    1c58:	50018101 	andpl	r8, r1, r1, lsl #2
    1c5c:	02000000 	andeq	r0, r0, #0
    1c60:	ed0d6c91 	stc	12, cr6, [sp, #-580]	; 0xfffffdbc
    1c64:	0100000c 	tsteq	r0, ip
    1c68:	00500183 	subseq	r0, r0, r3, lsl #3
    1c6c:	91020000 	mrsls	r0, (UNDEF: 2)
    1c70:	540e0074 	strpl	r0, [lr], #-116	; 0x74
    1c74:	0200000f 	andeq	r0, r0, #15
    1c78:	00970164 	addseq	r0, r7, r4, ror #2
    1c7c:	73200000 	teqvc	r0, #0
    1c80:	734a4000 	movtvc	r4, #40960	; 0xa000
    1c84:	080c4000 	stmdaeq	ip, {lr}
    1c88:	01fe0000 	mvnseq	r0, r0
    1c8c:	cc0f0000 	wstrbgt	wr0, [pc]
    1c90:	0200000f 	andeq	r0, r0, #15
    1c94:	00005064 	andeq	r5, r0, r4, rrx
    1c98:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1c9c:	000dc20f 	andeq	ip, sp, pc, lsl #4
    1ca0:	fe640200 	cdp2	2, 6, cr0, cr4, cr0, {0}
    1ca4:	02000001 	andeq	r0, r0, #1
    1ca8:	05007091 	streq	r7, [r0, #-145]	; 0x91
    1cac:	00020404 	andeq	r0, r2, r4, lsl #8
    1cb0:	00251000 	eoreq	r1, r5, r0
    1cb4:	01110000 	tsteq	r1, r0
    1cb8:	00000e60 	andeq	r0, r0, r0, ror #28
    1cbc:	8c018602 	stchi	6, cr8, [r1], {2}
    1cc0:	4c000000 	wstrbmi	wr0, [r0]
    1cc4:	58400073 	stmdapl	r0, {r0, r1, r4, r5, r6}^
    1cc8:	44400074 	strbmi	r0, [r0], #-116	; 0x74
    1ccc:	5f000008 	svcpl	0x00000008
    1cd0:	0f000002 	svceq	0x00000002
    1cd4:	00000e58 	andeq	r0, r0, r8, asr lr
    1cd8:	00378602 	eorseq	r8, r7, r2, lsl #12
    1cdc:	91020000 	mrsls	r0, (UNDEF: 2)
    1ce0:	0f4a1267 	svceq	0x004a1267
    1ce4:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    1ce8:	00000097 	muleq	r0, r7, r0
    1cec:	12749102 	rsbsne	r9, r4, #-2147483648	; 0x80000000
    1cf0:	00000fcc 	andeq	r0, r0, ip, asr #31
    1cf4:	00508902 	subseq	r8, r0, r2, lsl #18
    1cf8:	91020000 	mrsls	r0, (UNDEF: 2)
    1cfc:	0de11270 	stcleq	2, cr1, [r1, #448]!	; 0x1c0
    1d00:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    1d04:	00000050 	andeq	r0, r0, r0, asr r0
    1d08:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    1d0c:	0eac0111 	mcreq	1, 5, r0, cr12, cr1, {0}
    1d10:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
    1d14:	00008c01 	andeq	r8, r0, r1, lsl #24
    1d18:	00745800 	rsbseq	r5, r4, r0, lsl #16
    1d1c:	00755040 	rsbseq	r5, r5, r0, asr #32
    1d20:	00087c40 	andeq	r7, r8, r0, asr #24
    1d24:	0002a700 	andeq	sl, r2, r0, lsl #14
    1d28:	0e580f00 	cdpeq	15, 5, cr0, cr8, cr0, {0}
    1d2c:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
    1d30:	00000037 	andeq	r0, r0, r7, lsr r0
    1d34:	126f9102 	rsbne	r9, pc, #-2147483648	; 0x80000000
    1d38:	00000fcc 	andeq	r0, r0, ip, asr #31
    1d3c:	0050ca02 	subseq	ip, r0, r2, lsl #20
    1d40:	91020000 	mrsls	r0, (UNDEF: 2)
    1d44:	0de11274 	stcleq	2, cr1, [r1, #464]!	; 0x1d0
    1d48:	ca020000 	bgt	81d50 <MV_CPU_LE+0x81d4f>
    1d4c:	00000050 	andeq	r0, r0, r0, asr r0
    1d50:	00709102 	rsbseq	r9, r0, r2, lsl #2
    1d54:	000f3b0e 	andeq	r3, pc, lr, lsl #22
    1d58:	01fe0200 	mvnseq	r0, r0, lsl #4
    1d5c:	00000097 	muleq	r0, r7, r0
    1d60:	40007550 	andmi	r7, r0, r0, asr r5
    1d64:	40007598 	mulmi	r0, r8, r5
    1d68:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    1d6c:	000002e1 	andeq	r0, r0, r1, ror #5
    1d70:	000e580f 	andeq	r5, lr, pc, lsl #16
    1d74:	37fe0200 	ldrbcc	r0, [lr, r0, lsl #4]!
    1d78:	02000000 	andeq	r0, r0, #0
    1d7c:	e10d6f91 			; <UNDEFINED> instruction: 0xe10d6f91
    1d80:	0200000d 	andeq	r0, r0, #13
    1d84:	00500100 	subseq	r0, r0, r0, lsl #2
    1d88:	91020000 	mrsls	r0, (UNDEF: 2)
    1d8c:	20130074 	andscs	r0, r3, r4, ror r0
    1d90:	0200000f 	andeq	r0, r0, #15
    1d94:	9801011d 	stmdals	r1, {r0, r2, r3, r4, r8}
    1d98:	f2400075 	vqadd.s8	q8, q0, <illegal reg q10.5>
    1d9c:	ec400075 	wstrh	wr0, [r0], #-117
    1da0:	19000008 	stmdbne	r0, {r3}
    1da4:	0c000003 	wstrbeq	wr0, [r0], #-3
    1da8:	00000e58 	andeq	r0, r0, r8, asr lr
    1dac:	37011d02 	strcc	r1, [r1, -r2, lsl #26]
    1db0:	02000000 	andeq	r0, r0, #0
    1db4:	e10d6f91 			; <UNDEFINED> instruction: 0xe10d6f91
    1db8:	0200000d 	andeq	r0, r0, #13
    1dbc:	0050011f 	subseq	r0, r0, pc, lsl r1
    1dc0:	91020000 	mrsls	r0, (UNDEF: 2)
    1dc4:	8d130074 	wldrbhi	wr0, [r3, #-116]
    1dc8:	0200000f 	andeq	r0, r0, #15
    1dcc:	f401013c 	vst4.8	{d0,d2,d4,d6}, [r1 :256], ip
    1dd0:	46400075 			; <UNDEFINED> instruction: 0x46400075
    1dd4:	24400076 	strbcs	r0, [r0], #-118	; 0x76
    1dd8:	51000009 	tstpl	r0, r9
    1ddc:	0c000003 	wstrbeq	wr0, [r0], #-3
    1de0:	00000e58 	andeq	r0, r0, r8, asr lr
    1de4:	37013c02 	strcc	r3, [r1, -r2, lsl #24]
    1de8:	02000000 	andeq	r0, r0, #0
    1dec:	e10d6f91 			; <UNDEFINED> instruction: 0xe10d6f91
    1df0:	0200000d 	andeq	r0, r0, #13
    1df4:	0050013e 	subseq	r0, r0, lr, lsr r1
    1df8:	91020000 	mrsls	r0, (UNDEF: 2)
    1dfc:	01140074 	tsteq	r4, r4, ror r0
    1e00:	00000e86 	andeq	r0, r0, r6, lsl #29
    1e04:	01016002 	tsteq	r1, r2
    1e08:	00000050 	andeq	r0, r0, r0, asr r0
    1e0c:	40007648 	andmi	r7, r0, r8, asr #12
    1e10:	40007854 	andmi	r7, r0, r4, asr r8
    1e14:	0000095c 	andeq	r0, r0, ip, asr r9
    1e18:	0000044d 	andeq	r0, r0, sp, asr #8
    1e1c:	000e580c 	andeq	r5, lr, ip, lsl #16
    1e20:	01600200 	cmneq	r0, r0, lsl #4
    1e24:	00000037 	andeq	r0, r0, r7, lsr r0
    1e28:	0c4f9102 	wstrdeq	wr9, [pc], #-8
    1e2c:	00000f71 	andeq	r0, r0, r1, ror pc
    1e30:	b0016002 	andlt	r6, r1, r2
    1e34:	02000000 	andeq	r0, r0, #0
    1e38:	a70c4891 			; <UNDEFINED> instruction: 0xa70c4891
    1e3c:	0200000e 	andeq	r0, r0, #14
    1e40:	00500160 	subseq	r0, r0, r0, ror #2
    1e44:	91020000 	mrsls	r0, (UNDEF: 2)
    1e48:	0e4e0c44 	cdpeq	12, 4, cr0, cr14, cr4, {2}
    1e4c:	60020000 	andvs	r0, r2, r0
    1e50:	00044d01 	andeq	r4, r4, r1, lsl #26
    1e54:	40910200 	addsmi	r0, r1, r0, lsl #4
    1e58:	000ebd0c 	andeq	fp, lr, ip, lsl #26
    1e5c:	01600200 	cmneq	r0, r0, lsl #4
    1e60:	00000097 	muleq	r0, r7, r0
    1e64:	15009102 	strne	r9, [r0, #-258]	; 0x102
    1e68:	6202006e 	andvs	r0, r2, #110	; 0x6e
    1e6c:	00005001 	andeq	r5, r0, r1
    1e70:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1e74:	02006d15 	andeq	r6, r0, #1344	; 0x540
    1e78:	00500162 	subseq	r0, r0, r2, ror #2
    1e7c:	91020000 	mrsls	r0, (UNDEF: 2)
    1e80:	06780d70 			; <UNDEFINED> instruction: 0x06780d70
    1e84:	62020000 	andvs	r0, r2, #0
    1e88:	00005001 	andeq	r5, r0, r1
    1e8c:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    1e90:	000f190d 	andeq	r1, pc, sp, lsl #18
    1e94:	01620200 	cmneq	r2, r0, lsl #4
    1e98:	00000050 	andeq	r0, r0, r0, asr r0
    1e9c:	0d509102 	wldrdeq	wr9, [r0, #-8]
    1ea0:	00000f7b 	andeq	r0, r0, fp, ror pc
    1ea4:	50016202 	andpl	r6, r1, r2, lsl #4
    1ea8:	02000000 	andeq	r0, r0, #0
    1eac:	350d6c91 	strcc	r6, [sp, #-3217]	; 0xc91
    1eb0:	0200000f 	andeq	r0, r0, #15
    1eb4:	00500163 	subseq	r0, r0, r3, ror #2
    1eb8:	91020000 	mrsls	r0, (UNDEF: 2)
    1ebc:	0e280d58 	mcreq	13, 1, r0, cr8, cr8, {2}
    1ec0:	64020000 	strvs	r0, [r2]
    1ec4:	00005001 	andeq	r5, r0, r1
    1ec8:	68910200 	ldmvs	r1, {r9}
    1ecc:	000e3b0d 	andeq	r3, lr, sp, lsl #22
    1ed0:	01640200 	cmneq	r4, r0, lsl #4
    1ed4:	00000050 	andeq	r0, r0, r0, asr r0
    1ed8:	0d649102 	wstrdeq	wr9, [r4, #-8]!
    1edc:	00000f85 	andeq	r0, r0, r5, lsl #31
    1ee0:	50016402 	andpl	r6, r1, r2, lsl #8
    1ee4:	02000000 	andeq	r0, r0, #0
    1ee8:	76156091 			; <UNDEFINED> instruction: 0x76156091
    1eec:	02006c61 	andeq	r6, r0, #24832	; 0x6100
    1ef0:	00500164 	subseq	r0, r0, r4, ror #2
    1ef4:	91020000 	mrsls	r0, (UNDEF: 2)
    1ef8:	0405005c 	streq	r0, [r5], #-92	; 0x5c
    1efc:	0000010a 	andeq	r0, r0, sl, lsl #2
    1f00:	000e430b 	andeq	r4, lr, fp, lsl #6
    1f04:	01c70200 	biceq	r0, r7, r0, lsl #4
    1f08:	00005001 	andeq	r5, r0, r1
    1f0c:	00785400 	rsbseq	r5, r8, r0, lsl #8
    1f10:	00788640 	rsbseq	r8, r8, r0, asr #12
    1f14:	00099640 	andeq	r9, r9, r0, asr #12
    1f18:	00048000 	andeq	r8, r4, r0
    1f1c:	0e580c00 	cdpeq	12, 5, cr0, cr8, cr0, {0}
    1f20:	c7020000 	strgt	r0, [r2, -r0]
    1f24:	00003701 	andeq	r3, r0, r1, lsl #14
    1f28:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1f2c:	0f9b1300 	svceq	0x009b1300
    1f30:	dd020000 	wstrble	wr0, [r2]
    1f34:	78880101 	stmvc	r8, {r0, r8}
    1f38:	78be4000 	ldmvc	lr!, {lr}
    1f3c:	09ce4000 	stmibeq	lr, {lr}^
    1f40:	04a90000 	strteq	r0, [r9]
    1f44:	580c0000 	stmdapl	ip, {}	; <UNPREDICTABLE>
    1f48:	0200000e 	andeq	r0, r0, #14
    1f4c:	003701dd 	ldrsbteq	r0, [r7], -sp
    1f50:	91020000 	mrsls	r0, (UNDEF: 2)
    1f54:	01140077 	tsteq	r4, r7, ror r0
    1f58:	00000f0b 	andeq	r0, r0, fp, lsl #30
    1f5c:	0101fe02 	tsteq	r1, r2, lsl #28
    1f60:	0000008c 	andeq	r0, r0, ip, lsl #1
    1f64:	400078c0 	andmi	r7, r0, r0, asr #17
    1f68:	40007910 	andmi	r7, r0, r0, lsl r9
    1f6c:	00000a06 	andeq	r0, r0, r6, lsl #20
    1f70:	000004f5 	strdeq	r0, [r0], -r5
    1f74:	000e580c 	andeq	r5, lr, ip, lsl #16
    1f78:	01fe0200 	mvnseq	r0, r0, lsl #4
    1f7c:	00000037 	andeq	r0, r0, r7, lsr r0
    1f80:	0c779102 	wldrdeq	wr9, [r7], #-8
    1f84:	00000e4e 	andeq	r0, r0, lr, asr #28
    1f88:	4d01fe02 	stcmi	14, cr15, [r1, #-8]
    1f8c:	02000004 	andeq	r0, r0, #4
    1f90:	c40c7091 	strgt	r7, [ip], #-145	; 0x91
    1f94:	0200000f 	andeq	r0, r0, #15
    1f98:	017e01fe 	ldrsheq	r0, [lr, #-30]!	; 0xffffffe2
    1f9c:	91020000 	mrsls	r0, (UNDEF: 2)
    1fa0:	010b0076 	tsteq	fp, r6, ror r0
    1fa4:	0200000e 	andeq	r0, r0, #14
    1fa8:	8c010229 	stchi	2, cr0, [r1], {41}	; 0x29
    1fac:	10000000 	andne	r0, r0, r0
    1fb0:	8c400079 	wstrhhi	wr0, [r0], #-121
    1fb4:	3e40007a 	mcrcc	0, 2, r0, cr0, cr10, {3}
    1fb8:	5e00000a 	worpl	wr0, wr0, wr10
    1fbc:	0c000005 	wstrbeq	wr0, [r0], #-5
    1fc0:	00000e58 	andeq	r0, r0, r8, asr lr
    1fc4:	37022902 	strcc	r2, [r2, -r2, lsl #18]
    1fc8:	02000000 	andeq	r0, r0, #0
    1fcc:	cf0c6f91 	svcgt	0x000c6f91
    1fd0:	0200000e 	andeq	r0, r0, #14
    1fd4:	00500229 	subseq	r0, r0, r9, lsr #4
    1fd8:	91020000 	mrsls	r0, (UNDEF: 2)
    1fdc:	0fc40c68 	svceq	0x00c40c68
    1fe0:	29020000 	stmdbcs	r2, {}	; <UNPREDICTABLE>
    1fe4:	00017e02 	andeq	r7, r1, r2, lsl #28
    1fe8:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    1fec:	6c617615 	stclvs	6, cr7, [r1], #-84	; 0xffffffac
    1ff0:	022b0200 	eoreq	r0, fp, #0
    1ff4:	00000050 	andeq	r0, r0, r0, asr r0
    1ff8:	0d709102 	wldrdeq	wr9, [r0, #-8]!
    1ffc:	00000fcc 	andeq	r0, r0, ip, asr #31
    2000:	50022b02 	andpl	r2, r2, r2, lsl #22
    2004:	02000000 	andeq	r0, r0, #0
    2008:	0b007491 	bleq	1f254 <MV_CPU_LE+0x1f253>
    200c:	00000db2 			; <UNDEFINED> instruction: 0x00000db2
    2010:	01028002 	tsteq	r2, r2
    2014:	0000008c 	andeq	r0, r0, ip, lsl #1
    2018:	40007a8c 	andmi	r7, r0, ip, lsl #21
    201c:	40007b60 	andmi	r7, r0, r0, ror #22
    2020:	00000a76 	andeq	r0, r0, r6, ror sl
    2024:	000005c7 	andeq	r0, r0, r7, asr #11
    2028:	000e580c 	andeq	r5, lr, ip, lsl #16
    202c:	02800200 	addeq	r0, r0, #0
    2030:	00000037 	andeq	r0, r0, r7, lsr r0
    2034:	0c6f9102 	wstrdeq	wr9, [pc], #-8
    2038:	00000ecf 	andeq	r0, r0, pc, asr #29
    203c:	50028002 	andpl	r8, r2, r2
    2040:	02000000 	andeq	r0, r0, #0
    2044:	c40c6891 	strgt	r6, [ip], #-2193	; 0x891
    2048:	0200000f 	andeq	r0, r0, #15
    204c:	017e0280 	cmneq	lr, r0, lsl #5
    2050:	91020000 	mrsls	r0, (UNDEF: 2)
    2054:	6176156e 	cmnvs	r6, lr, ror #10
    2058:	8202006c 	andhi	r0, r2, #108	; 0x6c
    205c:	00005002 	andeq	r5, r0, r2
    2060:	70910200 	addsvc	r0, r1, r0, lsl #4
    2064:	000fcc0d 	andeq	ip, pc, sp, lsl #24
    2068:	02820200 	addeq	r0, r2, #0
    206c:	00000050 	andeq	r0, r0, r0, asr r0
    2070:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2074:	000da10b 	andeq	sl, sp, fp, lsl #2
    2078:	02c30200 	sbceq	r0, r3, #0
    207c:	00008c01 	andeq	r8, r0, r1, lsl #24
    2080:	007b6000 	rsbseq	r6, fp, r0
    2084:	007c7840 	rsbseq	r7, ip, r0, asr #16
    2088:	000aae40 	andeq	sl, sl, r0, asr #28
    208c:	00063f00 	andeq	r3, r6, r0, lsl #30
    2090:	0e580c00 	cdpeq	12, 5, cr0, cr8, cr0, {0}
    2094:	c3020000 	movwgt	r0, #8192	; 0x2000
    2098:	00003702 	andeq	r3, r0, r2, lsl #14
    209c:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    20a0:	000f2e0c 	andeq	r2, pc, ip, lsl #28
    20a4:	02c30200 	sbceq	r0, r3, #0
    20a8:	000000bb 	strheq	r0, [r0], -fp
    20ac:	0c609102 	wstrdeq	wr9, [r0], #-8
    20b0:	00000e1e 	andeq	r0, r0, lr, lsl lr
    20b4:	5002c302 	andpl	ip, r2, r2, lsl #6
    20b8:	02000000 	andeq	r0, r0, #0
    20bc:	cc0d5c91 	stcgt	12, cr5, [sp], {145}	; 0x91
    20c0:	0200000f 	andeq	r0, r0, #15
    20c4:	005002c5 	subseq	r0, r0, r5, asr #5
    20c8:	91020000 	mrsls	r0, (UNDEF: 2)
    20cc:	0de10d74 	stcleq	13, cr0, [r1, #464]!	; 0x1d0
    20d0:	c5020000 	strgt	r0, [r2]
    20d4:	00005002 	andeq	r5, r0, r2
    20d8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    20dc:	000e120d 	andeq	r1, lr, sp, lsl #4
    20e0:	02c50200 	sbceq	r0, r5, #0
    20e4:	00000050 	andeq	r0, r0, r0, asr r0
    20e8:	00709102 	rsbseq	r9, r0, r2, lsl #2
    20ec:	000edd0b 	andeq	sp, lr, fp, lsl #26
    20f0:	030f0200 	movweq	r0, #61952	; 0xf200
    20f4:	00008c01 	andeq	r8, r0, r1, lsl #24
    20f8:	007c7800 	rsbseq	r7, ip, r0, lsl #16
    20fc:	007df040 	rsbseq	pc, sp, r0, asr #32
    2100:	000ae640 	andeq	lr, sl, r0, asr #12
    2104:	0006b700 	andeq	fp, r6, r0, lsl #14
    2108:	0e580c00 	cdpeq	12, 5, cr0, cr8, cr0, {0}
    210c:	0f020000 	svceq	0x00020000
    2110:	00003703 	andeq	r3, r0, r3, lsl #14
    2114:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    2118:	000f2e0c 	andeq	r2, pc, ip, lsl #28
    211c:	030f0200 	movweq	r0, #61952	; 0xf200
    2120:	000000bb 	strheq	r0, [r0], -fp
    2124:	0c609102 	wstrdeq	wr9, [r0], #-8
    2128:	00000e1e 	andeq	r0, r0, lr, lsl lr
    212c:	50030f02 	andpl	r0, r3, r2, lsl #30
    2130:	02000000 	andeq	r0, r0, #0
    2134:	cc0d5c91 	stcgt	12, cr5, [sp], {145}	; 0x91
    2138:	0200000f 	andeq	r0, r0, #15
    213c:	00500311 	subseq	r0, r0, r1, lsl r3
    2140:	91020000 	mrsls	r0, (UNDEF: 2)
    2144:	0de10d74 	stcleq	13, cr0, [r1, #464]!	; 0x1d0
    2148:	11020000 	mrsne	r0, (UNDEF: 2)
    214c:	00005003 	andeq	r5, r0, r3
    2150:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2154:	000dd50d 	andeq	sp, sp, sp, lsl #10
    2158:	03110200 	tsteq	r1, #0
    215c:	00000050 	andeq	r0, r0, r0, asr r0
    2160:	00709102 	rsbseq	r9, r0, r2, lsl #2
    2164:	000def0b 	andeq	lr, sp, fp, lsl #30
    2168:	035f0200 	cmpeq	pc, #0
    216c:	00008c01 	andeq	r8, r0, r1, lsl #24
    2170:	007df000 	rsbseq	pc, sp, r0
    2174:	007e4840 	rsbseq	r4, lr, r0, asr #16
    2178:	000b1e40 	andeq	r1, fp, r0, asr #28
    217c:	00072000 	andeq	r2, r7, r0
    2180:	0e580c00 	cdpeq	12, 5, cr0, cr8, cr0, {0}
    2184:	5f020000 	svcpl	0x00020000
    2188:	00003703 	andeq	r3, r0, r3, lsl #14
    218c:	6f910200 	svcvs	0x00910200
    2190:	0002370c 	andeq	r3, r2, ip, lsl #14
    2194:	035f0200 	cmpeq	pc, #0
    2198:	00000050 	andeq	r0, r0, r0, asr r0
    219c:	0c689102 	wstrdeq	wr9, [r8], #-8
    21a0:	00000096 	muleq	r0, r6, r0
    21a4:	97035f02 	strls	r5, [r3, -r2, lsl #30]
    21a8:	02000000 	andeq	r0, r0, #0
    21ac:	e60d6491 			; <UNDEFINED> instruction: 0xe60d6491
    21b0:	0200000d 	andeq	r0, r0, #13
    21b4:	07200361 	streq	r0, [r0, -r1, ror #6]!
    21b8:	91020000 	mrsls	r0, (UNDEF: 2)
    21bc:	0e7e0d70 	mrceq	13, 3, r0, cr14, cr0, {3}
    21c0:	62020000 	andvs	r0, r2, #0
    21c4:	00005003 	andeq	r5, r0, r3
    21c8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    21cc:	00371600 	eorseq	r1, r7, r0, lsl #12
    21d0:	07300000 	ldreq	r0, [r0, -r0]!
    21d4:	5b170000 	blpl	5c21dc <MV_CPU_LE+0x5c21db>
    21d8:	01000000 	mrseq	r0, (UNDEF: 0)
    21dc:	ed011400 	stc	4, cr1, [r1]
    21e0:	0200000e 	andeq	r0, r0, #14
    21e4:	8c01038e 	stchi	3, cr0, [r1], {142}	; 0x8e
    21e8:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    21ec:	6840007e 	stmdavs	r0, {r1, r2, r3, r4, r5, r6}^
    21f0:	5640007f 			; <UNDEFINED> instruction: 0x5640007f
    21f4:	8b00000b 	blhi	2228 <MV_CPU_LE+0x2227>
    21f8:	0c000007 	wstrbeq	wr0, [r0], #-7
    21fc:	00000e58 	andeq	r0, r0, r8, asr lr
    2200:	37038e02 	strcc	r8, [r3, -r2, lsl #28]
    2204:	02000000 	andeq	r0, r0, #0
    2208:	ca0c7791 	bgt	320054 <MV_CPU_LE+0x320053>
    220c:	0200000d 	andeq	r0, r0, #13
    2210:	078b038e 	streq	r0, [fp, lr, lsl #7]
    2214:	91020000 	mrsls	r0, (UNDEF: 2)
    2218:	0f2e0c70 	svceq	0x002e0c70
    221c:	8e020000 	worhi	wr0, wr2, wr0
    2220:	0000bb03 	andeq	fp, r0, r3, lsl #22
    2224:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2228:	000e1e0c 	andeq	r1, lr, ip, lsl #28
    222c:	038e0200 	orreq	r0, lr, #0
    2230:	00000050 	andeq	r0, r0, r0, asr r0
    2234:	00689102 	rsbeq	r9, r8, r2, lsl #2
    2238:	015a0405 	cmpeq	sl, r5, lsl #8
    223c:	01140000 	tsteq	r4, r0
    2240:	00000e72 	andeq	r0, r0, r2, ror lr
    2244:	0103de02 	tsteq	r3, r2, lsl #28
    2248:	0000008c 	andeq	r0, r0, ip, lsl #1
    224c:	40007f68 	andmi	r7, r0, r8, ror #30
    2250:	40008040 	andmi	r8, r0, r0, asr #32
    2254:	00000b8e 	andeq	r0, r0, lr, lsl #23
    2258:	000007ec 	andeq	r0, r0, ip, ror #15
    225c:	000e580c 	andeq	r5, lr, ip, lsl #16
    2260:	03de0200 	bicseq	r0, lr, #0
    2264:	00000037 	andeq	r0, r0, r7, lsr r0
    2268:	0c779102 	wldrdeq	wr9, [r7], #-8
    226c:	00000dca 	andeq	r0, r0, sl, asr #27
    2270:	8b03de02 	blhi	f9a80 <MV_CPU_LE+0xf9a7f>
    2274:	02000007 	andeq	r0, r0, #7
    2278:	2e0c7091 	wmergecs	wr7, wr12, wr1, #0
    227c:	0200000f 	andeq	r0, r0, #15
    2280:	00bb03de 	ldrsbteq	r0, [fp], lr
    2284:	91020000 	mrsls	r0, (UNDEF: 2)
    2288:	0e1e0c6c 	cdpeq	12, 1, cr0, cr14, cr12, {3}
    228c:	de020000 	worle	wr0, wr2, wr0
    2290:	00005003 	andeq	r5, r0, r3
    2294:	68910200 	ldmvs	r1, {r9}
    2298:	0d951800 	ldceq	8, cr1, [r5]
    229c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    22a0:	80400104 	subhi	r0, r0, r4, lsl #2
    22a4:	80d44000 	sbcshi	r4, r4, r0
    22a8:	0bc64000 	bleq	ff1922b0 <uiXorRegsMaskBackup+0xbf1794d4>
    22ac:	330c0000 	movwcc	r0, #49152	; 0xc000
    22b0:	0200000e 	andeq	r0, r0, #14
    22b4:	00500408 	subseq	r0, r0, r8, lsl #8
    22b8:	91020000 	mrsls	r0, (UNDEF: 2)
    22bc:	05a30d64 	streq	r0, [r3, #3428]!	; 0xd64
    22c0:	0a020000 	beq	822c8 <MV_CPU_LE+0x822c7>
    22c4:	00005004 	andeq	r5, r0, r4
    22c8:	70910200 	addsvc	r0, r1, r0, lsl #4
    22cc:	000ea50d 	andeq	sl, lr, sp, lsl #10
    22d0:	040a0200 	streq	r0, [sl], #-512	; 0x200
    22d4:	00000050 	andeq	r0, r0, r0, asr r0
    22d8:	0d749102 	wldrdeq	wr9, [r4, #-8]!
    22dc:	00000e9c 	muleq	r0, ip, lr
    22e0:	50040a02 	andpl	r0, r4, r2, lsl #20
    22e4:	02000000 	andeq	r0, r0, #0
    22e8:	00006c91 	muleq	r0, r1, ip
    22ec:	000000b2 	strheq	r0, [r0], -r2
    22f0:	06a80002 	strteq	r0, [r8], r2
    22f4:	01040000 	mrseq	r0, (UNDEF: 4)
    22f8:	00000504 	andeq	r0, r0, r4, lsl #10
    22fc:	000fd401 	andeq	sp, pc, r1, lsl #8
    2300:	0002b100 	andeq	fp, r2, r0, lsl #2
    2304:	0080d400 	addeq	sp, r0, r0, lsl #8
    2308:	0081aa40 	addeq	sl, r1, r0, asr #20
    230c:	000c0a40 	andeq	r0, ip, r0, asr #20
    2310:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2314:	0000015f 	andeq	r0, r0, pc, asr r1
    2318:	69050403 	stmdbvs	r5, {r0, r1, sl}
    231c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2320:	03340504 	teqeq	r4, #16777216	; 0x1000000
    2324:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2328:	00032f05 	andeq	r2, r3, r5, lsl #30
    232c:	08010200 	stmdaeq	r1, {r9}
    2330:	00000534 	andeq	r0, r0, r4, lsr r5
    2334:	b7070202 	strlt	r0, [r7, -r2, lsl #4]
    2338:	02000005 	andeq	r0, r0, #5
    233c:	015a0704 	cmpeq	sl, r4, lsl #14
    2340:	01020000 	mrseq	r0, (UNDEF: 2)
    2344:	00053606 	andeq	r3, r5, r6, lsl #12
    2348:	05020200 	streq	r0, [r2, #-512]	; 0x200
    234c:	0000044c 	andeq	r0, r0, ip, asr #8
    2350:	55070802 	strpl	r0, [r7, #-2050]	; 0x802
    2354:	02000001 	andeq	r0, r0, #1
    2358:	053d0801 	ldreq	r0, [sp, #-2049]!	; 0x801
    235c:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    2360:	02000000 	andeq	r0, r0, #0
    2364:	000025ab 	andeq	r2, r0, fp, lsr #11
    2368:	04040200 	streq	r0, [r4], #-512	; 0x200
    236c:	0000013d 	andeq	r0, r0, sp, lsr r1
    2370:	f0040802 			; <UNDEFINED> instruction: 0xf0040802
    2374:	05000005 	streq	r0, [r0, #-5]
    2378:	00007204 	andeq	r7, r0, r4, lsl #4
    237c:	e6010600 	str	r0, [r1], -r0, lsl #12
    2380:	0100000f 	tsteq	r0, pc
    2384:	80d40145 	sbcshi	r0, r4, r5, asr #2
    2388:	81aa4000 			; <UNDEFINED> instruction: 0x81aa4000
    238c:	0bfe4000 	bleq	fff92394 <uiXorRegsMaskBackup+0xbff795b8>
    2390:	70070000 	andvc	r0, r7, r0
    2394:	01007274 	tsteq	r0, r4, ror r2
    2398:	00008b47 	andeq	r8, r0, r7, asr #22
    239c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    23a0:	07f40000 	ldrbeq	r0, [r4, r0]!
    23a4:	00020000 	andeq	r0, r2, r0
    23a8:	0000070c 	andeq	r0, r0, ip, lsl #14
    23ac:	05040104 	streq	r0, [r4, #-260]	; 0x104
    23b0:	1f010000 	svcne	0x00010000
    23b4:	b1000010 	tstlt	r0, r0, lsl r0
    23b8:	ac000002 	wstrbge	wr0, [r0], #-2
    23bc:	8e400081 	wmergehi	wr0, wr0, wr1, #2
    23c0:	6f40009e 	svcvs	0x0040009e
    23c4:	0200000c 	andeq	r0, r0, #12
    23c8:	013d0404 	teqeq	sp, r4, lsl #8
    23cc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    23d0:	0005f004 	andeq	pc, r5, r4
    23d4:	05040300 	streq	r0, [r4, #-768]	; 0x300
    23d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    23dc:	3d080102 	wstrwcc	wr0, [r8, #-8]
    23e0:	02000005 	andeq	r0, r0, #5
    23e4:	015f0704 	cmpeq	pc, r4, lsl #14
    23e8:	04020000 	streq	r0, [r2]
    23ec:	00033405 	andeq	r3, r3, r5, lsl #8
    23f0:	05080200 	streq	r0, [r8, #-512]	; 0x200
    23f4:	0000032f 	andeq	r0, r0, pc, lsr #6
    23f8:	34080102 	strcc	r0, [r8], #-258	; 0x102
    23fc:	02000005 	andeq	r0, r0, #5
    2400:	05b70702 	ldreq	r0, [r7, #1794]!	; 0x702
    2404:	04020000 	streq	r0, [r2]
    2408:	00015a07 	andeq	r5, r1, r7, lsl #20
    240c:	06010200 	streq	r0, [r1], -r0, lsl #4
    2410:	00000536 	andeq	r0, r0, r6, lsr r5
    2414:	4c050202 	stcmi	2, cr0, [r5], {2}
    2418:	02000004 	andeq	r0, r0, #4
    241c:	01550708 	cmpeq	r5, r8, lsl #14
    2420:	2b040000 	blcs	102428 <MV_CPU_LE+0x102427>
    2424:	01000000 	mrseq	r0, (UNDEF: 0)
    2428:	000056a8 	andeq	r5, r0, r8, lsr #13
    242c:	00680400 	rsbeq	r0, r8, r0, lsl #8
    2430:	ab010000 	blge	42438 <MV_CPU_LE+0x42437>
    2434:	00000041 	andeq	r0, r0, r1, asr #32
    2438:	0005f704 	andeq	pc, r5, r4, lsl #14
    243c:	5dae0100 	wstrwpl	wr0, [lr]
    2440:	04000000 	streq	r0, [r0]
    2444:	0000065b 	andeq	r0, r0, fp, asr r6
    2448:	0033bb01 	eorseq	fp, r3, r1, lsl #22
    244c:	15040000 	strne	r0, [r4]
    2450:	01000000 	mrseq	r0, (UNDEF: 0)
    2454:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    2458:	8b040500 	blhi	103860 <MV_CPU_LE+0x10385f>
    245c:	06000000 	streq	r0, [r0], -r0
    2460:	0000127c 	andeq	r1, r0, ip, ror r2
    2464:	e2b90301 	adcs	r0, r9, #67108864	; 0x4000000
    2468:	07000000 	streq	r0, [r0, -r0]
    246c:	00001246 	andeq	r1, r0, r6, asr #4
    2470:	117f0700 	cmnne	pc, r0, lsl #14
    2474:	07010000 	streq	r0, [r1, -r0]
    2478:	0000118d 	andeq	r1, r0, sp, lsl #3
    247c:	119b0702 	orrsne	r0, fp, r2, lsl #14
    2480:	00030000 	andeq	r0, r3, r0
    2484:	0011f104 	andseq	pc, r1, r4, lsl #2
    2488:	bdbf0300 	ldclt	3, cr0, [pc]	; 2490 <MV_CPU_LE+0x248f>
    248c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2490:	00001226 	andeq	r1, r0, r6, lsr #4
    2494:	c3030100 	movwgt	r0, #12544	; 0x3100
    2498:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
    249c:	00105309 	andseq	r5, r0, r9, lsl #6
    24a0:	e2c50300 	sbc	r0, r5, #0
    24a4:	02000000 	andeq	r0, r0, #0
    24a8:	98090023 	stmdals	r9, {r0, r1, r5}
    24ac:	03000010 	movweq	r0, #16
    24b0:	0002bbc7 	andeq	fp, r2, r7, asr #23
    24b4:	01230200 	teqeq	r3, r0, lsl #4
    24b8:	00108009 	andseq	r8, r0, r9
    24bc:	8bca0300 	blhi	ff2830c4 <uiXorRegsMaskBackup+0xbf26a2e8>
    24c0:	03000000 	movweq	r0, #0
    24c4:	09018423 	stmdbeq	r1, {r0, r1, r5, sl, pc}
    24c8:	00001140 	andeq	r1, r0, r0, asr #2
    24cc:	008bcb03 	addeq	ip, fp, r3, lsl #22
    24d0:	23030000 	movwcs	r0, #12288	; 0x3000
    24d4:	4a090188 	bmi	242afc <MV_CPU_LE+0x242afb>
    24d8:	03000011 	movweq	r0, #17
    24dc:	00008bcc 	andeq	r8, r0, ip, asr #23
    24e0:	8c230300 	stchi	3, cr0, [r3]
    24e4:	12640901 	rsbne	r0, r4, #16384	; 0x4000
    24e8:	cd030000 	wstrbgt	wr0, [r3]
    24ec:	0000008b 	andeq	r0, r0, fp, lsl #1
    24f0:	01902303 	orrseq	r2, r0, r3, lsl #6
    24f4:	00133909 	andseq	r3, r3, r9, lsl #18
    24f8:	8bce0300 	blhi	ff383100 <uiXorRegsMaskBackup+0xbf36a324>
    24fc:	03000000 	movweq	r0, #0
    2500:	09019423 	stmdbeq	r1, {r0, r1, r5, sl, ip, pc}
    2504:	00001200 	andeq	r1, r0, r0, lsl #4
    2508:	008bd003 	addeq	sp, fp, r3
    250c:	23030000 	movwcs	r0, #12288	; 0x3000
    2510:	68090198 	stmdavs	r9, {r3, r4, r7, r8}
    2514:	03000011 	movweq	r0, #17
    2518:	00008bd1 	ldrdeq	r8, [r0], -r1
    251c:	9c230300 	stcls	3, cr0, [r3]
    2520:	13670901 	cmnne	r7, #16384	; 0x4000
    2524:	d2030000 	andle	r0, r3, #0
    2528:	0000008b 	andeq	r0, r0, fp, lsl #1
    252c:	01a02303 	lsleq	r2, r3, #6
    2530:	0012c009 	andseq	ip, r2, r9
    2534:	8bd40300 	blhi	ff50313c <uiXorRegsMaskBackup+0xbf4ea360>
    2538:	03000000 	movweq	r0, #0
    253c:	0901a423 	stmdbeq	r1, {r0, r1, r5, sl, sp, pc}
    2540:	00001126 	andeq	r1, r0, r6, lsr #2
    2544:	008bd503 	addeq	sp, fp, r3, lsl #10
    2548:	23030000 	movwcs	r0, #12288	; 0x3000
    254c:	ca0901a8 	bgt	242bf4 <MV_CPU_LE+0x242bf3>
    2550:	03000010 	movweq	r0, #16
    2554:	00008bd7 	ldrdeq	r8, [r0], -r7
    2558:	ac230300 	stcge	3, cr0, [r3]
    255c:	11d00901 	bicsne	r0, r0, r1, lsl #18
    2560:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    2564:	0000008b 	andeq	r0, r0, fp, lsl #1
    2568:	01b02303 	lslseq	r2, r3, #6
    256c:	00129609 	andseq	r9, r2, r9, lsl #12
    2570:	8bda0300 	blhi	ff683178 <uiXorRegsMaskBackup+0xbf66a39c>
    2574:	03000000 	movweq	r0, #0
    2578:	0901b423 	stmdbeq	r1, {r0, r1, r5, sl, ip, sp, pc}
    257c:	0000126d 	andeq	r1, r0, sp, ror #4
    2580:	008bdb03 	addeq	sp, fp, r3, lsl #22
    2584:	23030000 	movwcs	r0, #12288	; 0x3000
    2588:	f10901b8 			; <UNDEFINED> instruction: 0xf10901b8
    258c:	0300000f 	movweq	r0, #15
    2590:	00008bdf 	ldrdeq	r8, [r0], -pc	; <UNPREDICTABLE>
    2594:	bc230300 	stclt	3, cr0, [r3]
    2598:	10060901 	andne	r0, r6, r1, lsl #18
    259c:	e0030000 	and	r0, r3, r0
    25a0:	0000008b 	andeq	r0, r0, fp, lsl #1
    25a4:	01c02303 	biceq	r2, r0, r3, lsl #6
    25a8:	00107309 	andseq	r7, r0, r9, lsl #6
    25ac:	8be10300 	blhi	ff8431b4 <uiXorRegsMaskBackup+0xbf82a3d8>
    25b0:	03000000 	movweq	r0, #0
    25b4:	0901c423 	stmdbeq	r1, {r0, r1, r5, sl, lr, pc}
    25b8:	00001349 	andeq	r1, r0, r9, asr #6
    25bc:	008be203 	addeq	lr, fp, r3, lsl #4
    25c0:	23030000 	movwcs	r0, #12288	; 0x3000
    25c4:	a90901c8 	stmdbge	r9, {r3, r6, r7, r8}
    25c8:	03000011 	movweq	r0, #17
    25cc:	00008be3 	andeq	r8, r0, r3, ror #23
    25d0:	cc230300 	stcgt	3, cr0, [r3]
    25d4:	10e90901 	rscne	r0, r9, r1, lsl #18
    25d8:	e4030000 	str	r0, [r3]
    25dc:	0000008b 	andeq	r0, r0, fp, lsl #1
    25e0:	01d02303 	bicseq	r2, r0, r3, lsl #6
    25e4:	00105e09 	andseq	r5, r0, r9, lsl #28
    25e8:	8be50300 	blhi	ff9431f0 <uiXorRegsMaskBackup+0xbf92a414>
    25ec:	03000000 	movweq	r0, #0
    25f0:	0901d423 	stmdbeq	r1, {r0, r1, r5, sl, ip, lr, pc}
    25f4:	000012a3 	andeq	r1, r0, r3, lsr #5
    25f8:	008be603 	addeq	lr, fp, r3, lsl #12
    25fc:	23030000 	movwcs	r0, #12288	; 0x3000
    2600:	e30901d8 	movw	r0, #37336	; 0x91d8
    2604:	03000012 	movweq	r0, #18
    2608:	00008be7 	andeq	r8, r0, r7, ror #23
    260c:	dc230300 	stcle	3, cr0, [r3]
    2610:	10a30901 	adcne	r0, r3, r1, lsl #18
    2614:	e8030000 	stmda	r3, {}	; <UNPREDICTABLE>
    2618:	0000008b 	andeq	r0, r0, fp, lsl #1
    261c:	01e02303 	mvneq	r2, r3, lsl #6
    2620:	00130109 	andseq	r0, r3, r9, lsl #2
    2624:	8be90300 	blhi	ffa4322c <uiXorRegsMaskBackup+0xbfa2a450>
    2628:	03000000 	movweq	r0, #0
    262c:	0901e423 	stmdbeq	r1, {r0, r1, r5, sl, sp, lr, pc}
    2630:	00001385 	andeq	r1, r0, r5, lsl #7
    2634:	008bea03 	addeq	lr, fp, r3, lsl #20
    2638:	23030000 	movwcs	r0, #12288	; 0x3000
    263c:	2e0901e8 	wshufhcs	wr0, wr9, #8
    2640:	03000010 	movweq	r0, #16
    2644:	00008beb 	andeq	r8, r0, fp, ror #23
    2648:	ec230300 	stc	3, cr0, [r3]
    264c:	135d0901 	cmpne	sp, #16384	; 0x4000
    2650:	ec030000 	wstrb	wr0, [r3]
    2654:	000002cb 	andeq	r0, r0, fp, asr #5
    2658:	01f02303 	mvnseq	r2, r3, lsl #6
    265c:	00800a00 	addeq	r0, r0, r0, lsl #20
    2660:	02cb0000 	sbceq	r0, fp, #0
    2664:	410b0000 	mrsmi	r0, (UNDEF: 11)
    2668:	7f000000 	svcvc	0x00000000
    266c:	00800a00 	addeq	r0, r0, r0, lsl #20
    2670:	02db0000 	sbcseq	r0, fp, #0
    2674:	410b0000 	mrsmi	r0, (UNDEF: 11)
    2678:	0f000000 	svceq	0x00000000
    267c:	11060400 	tstne	r6, r0, lsl #8
    2680:	ee030000 	wor	wr0, wr3, wr0
    2684:	000000ed 	andeq	r0, r0, sp, ror #1
    2688:	d204010c 	andle	r0, r4, #3
    268c:	000002fb 	strdeq	r0, [r0], -fp
    2690:	00046b07 	andeq	r6, r4, r7, lsl #22
    2694:	11070000 	mrsne	r0, (UNDEF: 7)
    2698:	01000003 	tsteq	r0, r3
    269c:	01740400 	cmneq	r4, r0, lsl #8
    26a0:	d5040000 	strle	r0, [r4]
    26a4:	000002e6 	andeq	r0, r0, r6, ror #5
    26a8:	0004e20d 	andeq	lr, r4, sp, lsl #4
    26ac:	d8040800 	stmdale	r4, {fp}
    26b0:	0000032f 	andeq	r0, r0, pc, lsr #6
    26b4:	0004ee09 	andeq	lr, r4, r9, lsl #28
    26b8:	8bd90400 	blhi	ff6436c0 <uiXorRegsMaskBackup+0xbf62a8e4>
    26bc:	02000000 	andeq	r0, r0, #0
    26c0:	2f090023 	svccs	0x00090023
    26c4:	04000005 	streq	r0, [r0], #-5
    26c8:	0002fbda 	ldrdeq	pc, [r2], -sl
    26cc:	04230200 	strteq	r0, [r3], #-512	; 0x200
    26d0:	06390400 	ldrteq	r0, [r9], -r0, lsl #8
    26d4:	db040000 	blle	1026dc <MV_CPU_LE+0x1026db>
    26d8:	00000306 	andeq	r0, r0, r6, lsl #6
    26dc:	0001bc0d 	andeq	fp, r1, sp, lsl #24
    26e0:	de041400 	cdple	4, 0, cr1, cr4, cr0, {0}
    26e4:	0000037f 	andeq	r0, r0, pc, ror r3
    26e8:	0002fd09 	andeq	pc, r2, r9, lsl #26
    26ec:	2fdf0400 	svccs	0x00df0400
    26f0:	02000003 	andeq	r0, r0, #3
    26f4:	a1090023 	tstge	r9, r3, lsr #32
    26f8:	04000004 	streq	r0, [r0], #-4
    26fc:	0000ace0 	andeq	sl, r0, r0, ror #25
    2700:	08230200 	stmdaeq	r3!, {r9}
    2704:	00023709 	andeq	r3, r2, r9, lsl #14
    2708:	8be10400 	blhi	ff843710 <uiXorRegsMaskBackup+0xbf82a934>
    270c:	02000000 	andeq	r0, r0, #0
    2710:	96090c23 	strls	r0, [r9], -r3, lsr #24
    2714:	04000000 	streq	r0, [r0]
    2718:	0000ace2 	andeq	sl, r0, r2, ror #25
    271c:	10230200 	eorne	r0, r3, r0, lsl #4
    2720:	05a90400 	streq	r0, [r9, #1024]!	; 0x400
    2724:	e3040000 	movw	r0, #16384	; 0x4000
    2728:	0000033a 	andeq	r0, r0, sl, lsr r3
    272c:	0000800a 	andeq	r8, r0, sl
    2730:	00039a00 	andeq	r9, r3, r0, lsl #20
    2734:	00410b00 	subeq	r0, r1, r0, lsl #22
    2738:	00020000 	andeq	r0, r2, r0
    273c:	0000ba0e 	andeq	fp, r0, lr, lsl #20
    2740:	01810100 	orreq	r0, r1, r0, lsl #2
    2744:	00008b01 	andeq	r8, r0, r1, lsl #22
    2748:	0081ac00 	addeq	sl, r1, r0, lsl #24
    274c:	0081c840 	addeq	ip, r1, r0, asr #16
    2750:	000c3640 	andeq	r3, ip, r0, asr #12
    2754:	0003d600 	andeq	sp, r3, r0, lsl #12
    2758:	045a0f00 	ldrbeq	r0, [sl], #-3840	; 0xf00
    275c:	81010000 	mrshi	r0, (UNDEF: 1)
    2760:	00008b01 	andeq	r8, r0, r1, lsl #22
    2764:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2768:	000ced10 	andeq	lr, ip, r0, lsl sp
    276c:	01830100 	orreq	r0, r3, r0, lsl #2
    2770:	0000008b 	andeq	r0, r0, fp, lsl #1
    2774:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2778:	00121711 	andseq	r1, r2, r1, lsl r7
    277c:	01670200 	cmneq	r7, r0, lsl #4
    2780:	0000008b 	andeq	r0, r0, fp, lsl #1
    2784:	400081c8 	andmi	r8, r0, r8, asr #3
    2788:	4000826a 	andmi	r8, r0, sl, ror #4
    278c:	00000c6e 	andeq	r0, r0, lr, ror #24
    2790:	00000439 	andeq	r0, r0, r9, lsr r4
    2794:	0010fa12 	andseq	pc, r0, r2, lsl sl	; <UNPREDICTABLE>
    2798:	b7670200 	strblt	r0, [r7, -r0, lsl #4]!
    279c:	02000000 	andeq	r0, r0, #0
    27a0:	db135491 	blle	4d79ec <MV_CPU_LE+0x4d79eb>
    27a4:	02000010 	andeq	r0, r0, #16
    27a8:	00008b6f 	andeq	r8, r0, pc, ror #22
    27ac:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    27b0:	00013113 	andeq	r3, r1, r3, lsl r1
    27b4:	8a700200 	bhi	1c02fbc <MV_CPU_LE+0x1c02fbb>
    27b8:	02000003 	andeq	r0, r0, #3
    27bc:	b8136c91 	ldmdalt	r3, {r0, r4, r7, sl, fp, sp, lr}
    27c0:	02000010 	andeq	r0, r0, #16
    27c4:	00008b71 	andeq	r8, r0, r1, ror fp
    27c8:	70910200 	addsvc	r0, r1, r0, lsl #4
    27cc:	00059913 	andeq	r9, r5, r3, lsl r9
    27d0:	7f720200 	svcvc	0x00720200
    27d4:	02000003 	andeq	r0, r0, #3
    27d8:	11005891 			; <UNDEFINED> instruction: 0x11005891
    27dc:	0000128a 	andeq	r1, r0, sl, lsl #5
    27e0:	a1019402 	tstge	r1, r2, lsl #8
    27e4:	6c000000 	wstrbvs	wr0, [r0]
    27e8:	d4400082 	strble	r0, [r0], #-130	; 0x82
    27ec:	a6400086 	strbge	r0, [r0], -r6, lsl #1
    27f0:	aa00000c 	bge	2828 <MV_CPU_LE+0x2827>
    27f4:	12000004 	andne	r0, r0, #4
    27f8:	000012cd 	andeq	r1, r0, sp, asr #5
    27fc:	04aa9402 	strteq	r9, [sl], #1026	; 0x402
    2800:	91020000 	mrsls	r0, (UNDEF: 2)
    2804:	10fb124c 	rscsne	r1, fp, ip, asr #4
    2808:	94020000 	strls	r0, [r2]
    280c:	0000008b 	andeq	r0, r0, fp, lsl #1
    2810:	13489102 	movtne	r9, #33026	; 0x8102
    2814:	00000328 	andeq	r0, r0, r8, lsr #6
    2818:	008b9602 	addeq	r9, fp, r2, lsl #12
    281c:	91020000 	mrsls	r0, (UNDEF: 2)
    2820:	11c11364 	bicne	r1, r1, r4, ror #6
    2824:	96020000 	strls	r0, [r2], -r0
    2828:	0000008b 	andeq	r0, r0, fp, lsl #1
    282c:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    2830:	00001393 	muleq	r0, r3, r3
    2834:	008b9702 	addeq	r9, fp, r2, lsl #14
    2838:	91020000 	mrsls	r0, (UNDEF: 2)
    283c:	05991368 	ldreq	r1, [r9, #872]	; 0x368
    2840:	98020000 	stmdals	r2, {}	; <UNPREDICTABLE>
    2844:	0000037f 	andeq	r0, r0, pc, ror r3
    2848:	00509102 	subseq	r9, r0, r2, lsl #2
    284c:	02db0405 	sbcseq	r0, fp, #83886080	; 0x5000000
    2850:	440e0000 	strmi	r0, [lr]
    2854:	02000010 	andeq	r0, r0, #16
    2858:	a1010158 	tstge	r1, r8, asr r1
    285c:	d4000000 	strle	r0, [r0]
    2860:	08400086 	stmdaeq	r0, {r1, r2, r7}^
    2864:	de400089 	wmergele	wr0, wr0, wr9, #2
    2868:	fb00000c 	blx	28a2 <MV_CPU_LE+0x28a1>
    286c:	0f000004 	svceq	0x00000004
    2870:	000012cd 	andeq	r1, r0, sp, asr #5
    2874:	aa015802 	bge	58884 <MV_CPU_LE+0x58883>
    2878:	02000004 	andeq	r0, r0, #4
    287c:	5b0f7491 	blpl	3dfac8 <MV_CPU_LE+0x3dfac7>
    2880:	02000011 	andeq	r0, r0, #17
    2884:	04aa0158 	strteq	r0, [sl], #344	; 0x158
    2888:	91020000 	mrsls	r0, (UNDEF: 2)
    288c:	12fa0f70 	rscsne	r0, sl, #448	; 0x1c0
    2890:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    2894:	00008b01 	andeq	r8, r0, r1, lsl #22
    2898:	6c910200 	ldcvs	2, cr0, [r1], {0}
    289c:	55011400 	strpl	r1, [r1, #-1024]	; 0x400
    28a0:	02000012 	andeq	r0, r0, #18
    28a4:	a1010190 			; <UNDEFINED> instruction: 0xa1010190
    28a8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    28ac:	10400089 	subne	r0, r0, r9, lsl #1
    28b0:	1640009e 			; <UNDEFINED> instruction: 0x1640009e
    28b4:	6800000d 	stmdavs	r0, {r0, r2, r3}
    28b8:	0f000006 	svceq	0x00000006
    28bc:	00001016 	andeq	r1, r0, r6, lsl r0
    28c0:	8b019002 	blhi	668d0 <MV_CPU_LE+0x668cf>
    28c4:	03000000 	movweq	r0, #0
    28c8:	0f79a491 	svceq	0x0079a491
    28cc:	0000139e 	muleq	r0, lr, r3
    28d0:	8b019002 	blhi	668e0 <MV_CPU_LE+0x668df>
    28d4:	03000000 	movweq	r0, #0
    28d8:	0f79a091 	svceq	0x0079a091
    28dc:	0000120b 	andeq	r1, r0, fp, lsl #4
    28e0:	b7019002 	strlt	r9, [r1, -r2]
    28e4:	03000000 	movweq	r0, #0
    28e8:	10799c91 			; <UNDEFINED> instruction: 0x10799c91
    28ec:	000005a3 	andeq	r0, r0, r3, lsr #11
    28f0:	8b019202 	blhi	67100 <MV_CPU_LE+0x670ff>
    28f4:	02000000 	andeq	r0, r0, #0
    28f8:	28106c91 	ldmdacs	r0, {r0, r4, r7, sl, fp, sp, lr}
    28fc:	02000003 	andeq	r0, r0, #3
    2900:	008b0192 	umulleq	r0, fp, r2, r1
    2904:	91020000 	mrsls	r0, (UNDEF: 2)
    2908:	11eb1068 	mvnne	r1, r8, rrx
    290c:	92020000 	andls	r0, r2, #0
    2910:	00008b01 	andeq	r8, r0, r1, lsl #22
    2914:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    2918:	00113310 	andseq	r3, r1, r0, lsl r3
    291c:	01930200 	orrseq	r0, r3, r0, lsl #4
    2920:	0000008b 	andeq	r0, r0, fp, lsl #1
    2924:	10609102 	rsbne	r9, r0, r2, lsl #2
    2928:	00001113 	andeq	r1, r0, r3, lsl r1
    292c:	68019402 	stmdavs	r1, {r1, sl, ip, pc}
    2930:	03000006 	movweq	r0, #6
    2934:	107bb491 			; <UNDEFINED> instruction: 0x107bb491
    2938:	00001324 	andeq	r1, r0, r4, lsr #6
    293c:	db019502 	blle	67d4c <MV_CPU_LE+0x67d4b>
    2940:	03000002 	movweq	r0, #2
    2944:	1079b491 			; <UNDEFINED> instruction: 0x1079b491
    2948:	000011df 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    294c:	8b019602 	blhi	6815c <MV_CPU_LE+0x6815b>
    2950:	03000000 	movweq	r0, #0
    2954:	107fb891 			; <UNDEFINED> instruction: 0x107fb891
    2958:	00001330 	andeq	r1, r0, r0, lsr r3
    295c:	8b019602 	blhi	6816c <MV_CPU_LE+0x6816b>
    2960:	03000000 	movweq	r0, #0
    2964:	107fb491 			; <UNDEFINED> instruction: 0x107fb491
    2968:	000000cd 	andeq	r0, r0, sp, asr #1
    296c:	8b019702 	blhi	6857c <MV_CPU_LE+0x6857b>
    2970:	02000000 	andeq	r0, r0, #0
    2974:	76105c91 			; <UNDEFINED> instruction: 0x76105c91
    2978:	02000000 	andeq	r0, r0, #0
    297c:	008b0197 	umulleq	r0, fp, r7, r1
    2980:	91020000 	mrsls	r0, (UNDEF: 2)
    2984:	10c21058 	sbcne	r1, r2, r8, asr r0
    2988:	97020000 	strls	r0, [r2, -r0]
    298c:	00008b01 	andeq	r8, r0, r1, lsl #22
    2990:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    2994:	00064610 	andeq	r4, r6, r0, lsl r6
    2998:	01970200 	orrseq	r0, r7, r0, lsl #4
    299c:	0000008b 	andeq	r0, r0, fp, lsl #1
    29a0:	10509102 	subsne	r9, r0, r2, lsl #2
    29a4:	000010b8 	strheq	r1, [r0], -r8
    29a8:	8b019802 	blhi	689b8 <MV_CPU_LE+0x689b7>
    29ac:	03000000 	movweq	r0, #0
    29b0:	107fbc91 			; <UNDEFINED> instruction: 0x107fbc91
    29b4:	000012d7 	ldrdeq	r1, [r0], -r7
    29b8:	8b019a02 	blhi	691c8 <MV_CPU_LE+0x691c7>
    29bc:	02000000 	andeq	r0, r0, #0
    29c0:	f7104c91 			; <UNDEFINED> instruction: 0xf7104c91
    29c4:	02000000 	andeq	r0, r0, #0
    29c8:	008b019a 	umulleq	r0, fp, sl, r1
    29cc:	91020000 	mrsls	r0, (UNDEF: 2)
    29d0:	12fa1048 	rscsne	r1, sl, #72	; 0x48
    29d4:	9a020000 	bls	829dc <MV_CPU_LE+0x829db>
    29d8:	00008b01 	andeq	r8, r0, r1, lsl #22
    29dc:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    29e0:	0010fa10 	andseq	pc, r0, r0, lsl sl	; <UNPREDICTABLE>
    29e4:	019b0200 	orrseq	r0, fp, r0, lsl #4
    29e8:	00000678 	andeq	r0, r0, r8, ror r6
    29ec:	79ac9103 	stmibvc	ip!, {r0, r1, r8, ip, pc}
    29f0:	009c7615 	addseq	r7, ip, r5, lsl r6
    29f4:	009d2840 	addseq	r2, sp, r0, asr #16
    29f8:	11c11040 	bicne	r1, r1, r0, asr #32
    29fc:	bd020000 	wstrblt	wr0, [r2]
    2a00:	00008b03 	andeq	r8, r0, r3, lsl #22
    2a04:	40910200 	addsmi	r0, r1, r0, lsl #4
    2a08:	db0a0000 	blle	282a10 <MV_CPU_LE+0x282a0f>
    2a0c:	78000002 	stmdavc	r0, {r1}
    2a10:	0b000006 	bleq	2a30 <MV_CPU_LE+0x2a2f>
    2a14:	00000041 	andeq	r0, r0, r1, asr #32
    2a18:	8b0a0001 	blhi	282a24 <MV_CPU_LE+0x282a23>
    2a1c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    2a20:	0b000006 	bleq	2a40 <MV_CPU_LE+0x2a3f>
    2a24:	00000041 	andeq	r0, r0, r1, asr #32
    2a28:	320e0001 	andcc	r0, lr, #1
    2a2c:	02000012 	andeq	r0, r0, #18
    2a30:	8b0103fc 	blhi	43a28 <MV_CPU_LE+0x43a27>
    2a34:	10000000 	andne	r0, r0, r0
    2a38:	5640009e 			; <UNDEFINED> instruction: 0x5640009e
    2a3c:	5040009e 	umaalpl	r0, r0, lr, r0
    2a40:	d300000d 	movwle	r0, #13
    2a44:	0f000006 	svceq	0x00000006
    2a48:	0000123e 	andeq	r1, r0, lr, lsr r2
    2a4c:	8b03fc02 	blhi	101a5c <MV_CPU_LE+0x101a5b>
    2a50:	02000000 	andeq	r0, r0, #0
    2a54:	c60f6c91 			; <UNDEFINED> instruction: 0xc60f6c91
    2a58:	02000011 	andeq	r0, r0, #17
    2a5c:	008b03fc 	strdeq	r0, [fp], ip
    2a60:	91020000 	mrsls	r0, (UNDEF: 2)
    2a64:	12ba0f68 	adcsne	r0, sl, #416	; 0x1a0
    2a68:	fc020000 	stc2	0, cr0, [r2], {0}
    2a6c:	00008b03 	andeq	r8, r0, r3, lsl #22
    2a70:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    2a74:	13750e00 	cmnne	r5, #0
    2a78:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2a7c:	008b0104 	addeq	r0, fp, r4, lsl #2
    2a80:	9e580000 	wavg4rls	wr0, wr8, wr0
    2a84:	9e724000 	cdpls	0, 7, cr4, cr2, cr0, {0}
    2a88:	0d884000 	wstrbeq	wr4, [r8]
    2a8c:	071e0000 	ldreq	r0, [lr, -r0]
    2a90:	910f0000 	mrsls	r0, CPSR
    2a94:	02000010 	andeq	r0, r0, #16
    2a98:	008b0408 	addeq	r0, fp, r8, lsl #8
    2a9c:	91020000 	mrsls	r0, (UNDEF: 2)
    2aa0:	10b80f74 	adcsne	r0, r8, r4, ror pc
    2aa4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2aa8:	00008b04 	andeq	r8, r0, r4, lsl #22
    2aac:	70910200 	addsvc	r0, r1, r0, lsl #4
    2ab0:	00111c0f 	andseq	r1, r1, pc, lsl #24
    2ab4:	04080200 	streq	r0, [r8], #-512	; 0x200
    2ab8:	0000008b 	andeq	r0, r0, fp, lsl #1
    2abc:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    2ac0:	0013140e 	andseq	r1, r3, lr, lsl #8
    2ac4:	041e0200 	ldreq	r0, [lr], #-512	; 0x200
    2ac8:	00008b01 	andeq	r8, r0, r1, lsl #22
    2acc:	009e7400 	addseq	r7, lr, r0, lsl #8
    2ad0:	009e8e40 	addseq	r8, lr, r0, asr #28
    2ad4:	000dc040 	andeq	ip, sp, r0, asr #32
    2ad8:	00076900 	andeq	r6, r7, r0, lsl #18
    2adc:	10910f00 	addsne	r0, r1, r0, lsl #30
    2ae0:	1e020000 	worne	wr0, wr2, wr0
    2ae4:	00008b04 	andeq	r8, r0, r4, lsl #22
    2ae8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2aec:	0010b80f 	andseq	fp, r0, pc, lsl #16
    2af0:	041e0200 	ldreq	r0, [lr], #-512	; 0x200
    2af4:	0000008b 	andeq	r0, r0, fp, lsl #1
    2af8:	0f709102 	svceq	0x00709102
    2afc:	0000111c 	andeq	r1, r0, ip, lsl r1
    2b00:	8b041e02 	blhi	10a310 <MV_CPU_LE+0x10a30f>
    2b04:	02000000 	andeq	r0, r0, #0
    2b08:	16006c91 			; <UNDEFINED> instruction: 0x16006c91
    2b0c:	00000131 	andeq	r0, r0, r1, lsr r1
    2b10:	02bb5b02 	adcseq	r5, fp, #2048	; 0x800
    2b14:	01010000 	mrseq	r0, (UNDEF: 1)
    2b18:	00008b0a 	andeq	r8, r0, sl, lsl #22
    2b1c:	00078600 	andeq	r8, r7, r0, lsl #12
    2b20:	00410b00 	subeq	r0, r1, r0, lsl #22
    2b24:	000f0000 	andeq	r0, pc, r0
    2b28:	00056416 	andeq	r6, r5, r6, lsl r4
    2b2c:	765c0200 	ldrbvc	r0, [ip], -r0, lsl #4
    2b30:	01000007 	tsteq	r0, r7
    2b34:	00960a01 	addseq	r0, r6, r1, lsl #20
    2b38:	07a90000 	streq	r0, [r9, r0]!
    2b3c:	410b0000 	mrsmi	r0, (UNDEF: 11)
    2b40:	0f000000 	svceq	0x00000000
    2b44:	0000410b 	andeq	r4, r0, fp, lsl #2
    2b48:	16000300 	strne	r0, [r0], -r0, lsl #6
    2b4c:	00000542 	andeq	r0, r0, r2, asr #10
    2b50:	07935d02 	ldreq	r5, [r3, r2, lsl #26]
    2b54:	01010000 	mrseq	r0, (UNDEF: 1)
    2b58:	0005ca16 	andeq	ip, r5, r6, lsl sl
    2b5c:	935e0200 	cmpls	lr, #0
    2b60:	01000007 	tsteq	r0, r7
    2b64:	01311601 	teqeq	r1, r1, lsl #12
    2b68:	5b020000 	blpl	82b70 <MV_CPU_LE+0x82b6f>
    2b6c:	000002bb 			; <UNDEFINED> instruction: 0x000002bb
    2b70:	64160101 	ldrvs	r0, [r6], #-257	; 0x101
    2b74:	02000005 	andeq	r0, r0, #5
    2b78:	0007765c 	andeq	r7, r7, ip, asr r6
    2b7c:	16010100 	strne	r0, [r1], -r0, lsl #2
    2b80:	00000542 	andeq	r0, r0, r2, asr #10
    2b84:	07935d02 	ldreq	r5, [r3, r2, lsl #26]
    2b88:	01010000 	mrseq	r0, (UNDEF: 1)
    2b8c:	0005ca16 	andeq	ip, r5, r6, lsl sl
    2b90:	935e0200 	cmpls	lr, #0
    2b94:	01000007 	tsteq	r0, r7
    2b98:	01050001 	tsteq	r5, r1
    2b9c:	00020000 	andeq	r0, r2, r0
    2ba0:	0000084d 	andeq	r0, r0, sp, asr #16
    2ba4:	05040104 	streq	r0, [r4, #-260]	; 0x104
    2ba8:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    2bac:	b1000013 	tstlt	r0, r3, lsl r0
    2bb0:	90000002 	andls	r0, r0, r2
    2bb4:	2c40009e 	wstrhcs	wr0, [r0], #-158
    2bb8:	1b40009f 	blne	1002e3c <MV_CPU_LE+0x1002e3b>
    2bbc:	02000010 	andeq	r0, r0, #16
    2bc0:	0013ba01 	andseq	fp, r3, r1, lsl #20
    2bc4:	01010100 	mrseq	r0, (UNDEF: 17)
    2bc8:	00000073 	andeq	r0, r0, r3, ror r0
    2bcc:	40009e90 	mulmi	r0, r0, lr
    2bd0:	40009ed8 	ldrdmi	r9, [r0], -r8
    2bd4:	00000df8 	strdeq	r0, [r0], -r8
    2bd8:	00000073 	andeq	r0, r0, r3, ror r0
    2bdc:	01007303 	tsteq	r0, r3, lsl #6
    2be0:	00007301 	andeq	r7, r0, r1, lsl #6
    2be4:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2be8:	01006303 	tsteq	r0, r3, lsl #6
    2bec:	00007501 	andeq	r7, r0, r1, lsl #10
    2bf0:	68910200 	ldmvs	r1, {r9}
    2bf4:	01006e03 	tsteq	r0, r3, lsl #28
    2bf8:	00007501 	andeq	r7, r0, r1, lsl #10
    2bfc:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    2c00:	01007004 	tsteq	r0, r4
    2c04:	00007c03 	andeq	r7, r0, r3, lsl #24
    2c08:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2c0c:	06040500 	streq	r0, [r4], -r0, lsl #10
    2c10:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2c14:	04070074 	streq	r0, [r7], #-116	; 0x74
    2c18:	00000082 	andeq	r0, r0, r2, lsl #1
    2c1c:	34080108 	strcc	r0, [r8], #-264	; 0x108
    2c20:	02000005 	andeq	r0, r0, #5
    2c24:	0013c101 	andseq	ip, r3, r1, lsl #2
    2c28:	01090100 	mrseq	r0, (UNDEF: 25)
    2c2c:	00000073 	andeq	r0, r0, r3, ror r0
    2c30:	40009ed8 	ldrdmi	r9, [r0], -r8
    2c34:	40009f2c 	andmi	r9, r0, ip, lsr #30
    2c38:	00000e30 	andeq	r0, r0, r0, lsr lr
    2c3c:	000000e9 	andeq	r0, r0, r9, ror #1
    2c40:	0013b509 	andseq	fp, r3, r9, lsl #10
    2c44:	73090100 	movwvc	r0, #37120	; 0x9100
    2c48:	02000000 	andeq	r0, r0, #0
    2c4c:	73036c91 	movwvc	r6, #15505	; 0x3c91
    2c50:	01006372 	tsteq	r0, r2, ror r3
    2c54:	0000e909 	andeq	lr, r0, r9, lsl #18
    2c58:	68910200 	ldmvs	r1, {r9}
    2c5c:	01006e03 	tsteq	r0, r3, lsl #28
    2c60:	00007509 	andeq	r7, r0, r9, lsl #10
    2c64:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    2c68:	00706404 	rsbseq	r6, r0, r4, lsl #8
    2c6c:	00f00b01 	rscseq	r0, r0, r1, lsl #22
    2c70:	91020000 	mrsls	r0, (UNDEF: 2)
    2c74:	70730474 	rsbsvc	r0, r3, r4, ror r4
    2c78:	fd0c0100 	wstrw	wcid, [ip]
    2c7c:	02000000 	andeq	r0, r0, #0
    2c80:	07007091 			; <UNDEFINED> instruction: 0x07007091
    2c84:	0000ef04 	andeq	lr, r0, r4, lsl #30
    2c88:	04070a00 	streq	r0, [r7], #-2560	; 0xa00
    2c8c:	000000f6 	strdeq	r0, [r0], -r6
    2c90:	3d080108 	wstrwcc	wr0, [r8, #-32]	; 0xffffffe0
    2c94:	07000005 	streq	r0, [r0, -r5]
    2c98:	00010304 	andeq	r0, r1, r4, lsl #6
    2c9c:	00f60b00 	rscseq	r0, r6, r0, lsl #22
    2ca0:	d0000000 	andle	r0, r0, r0
    2ca4:	02000007 	andeq	r0, r0, #7
    2ca8:	0008d900 	andeq	sp, r8, r0, lsl #18
    2cac:	04010400 	streq	r0, [r1], #-1024	; 0x400
    2cb0:	01000005 	tsteq	r0, r5
    2cb4:	00001451 	andeq	r1, r0, r1, asr r4
    2cb8:	00001664 	andeq	r1, r0, r4, ror #12
    2cbc:	40009f2c 	andmi	r9, r0, ip, lsr #30
    2cc0:	4000af54 	andmi	sl, r0, r4, asr pc
    2cc4:	0000106a 	andeq	r1, r0, sl, rrx
    2cc8:	5f070402 	svcpl	0x00070402
    2ccc:	03000001 	movweq	r0, #1
    2cd0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    2cd4:	04020074 	streq	r0, [r2], #-116	; 0x74
    2cd8:	00033405 	andeq	r3, r3, r5, lsl #8
    2cdc:	05080200 	streq	r0, [r8, #-512]	; 0x200
    2ce0:	0000032f 	andeq	r0, r0, pc, lsr #6
    2ce4:	34080102 	strcc	r0, [r8], #-258	; 0x102
    2ce8:	02000005 	andeq	r0, r0, #5
    2cec:	05b70702 	ldreq	r0, [r7, #1794]!	; 0x702
    2cf0:	04020000 	streq	r0, [r2]
    2cf4:	00015a07 	andeq	r5, r1, r7, lsl #20
    2cf8:	06010200 	streq	r0, [r1], -r0, lsl #4
    2cfc:	00000536 	andeq	r0, r0, r6, lsr r5
    2d00:	4c050202 	stcmi	2, cr0, [r5], {2}
    2d04:	02000004 	andeq	r0, r0, #4
    2d08:	01550708 	cmpeq	r5, r8, lsl #14
    2d0c:	01020000 	mrseq	r0, (UNDEF: 2)
    2d10:	00053d08 	andeq	r3, r5, r8, lsl #26
    2d14:	002b0400 	eoreq	r0, fp, r0, lsl #8
    2d18:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    2d1c:	00000041 	andeq	r0, r0, r1, asr #32
    2d20:	0014a704 	andseq	sl, r4, r4, lsl #14
    2d24:	2caa0100 	wstrwcs	wr0, [sl]
    2d28:	04000000 	streq	r0, [r0]
    2d2c:	00000068 	andeq	r0, r0, r8, rrx
    2d30:	0025ab01 	eoreq	sl, r5, r1, lsl #22
    2d34:	5b040000 	blpl	102d3c <MV_CPU_LE+0x102d3b>
    2d38:	01000006 	tsteq	r0, r6
    2d3c:	00002cbb 			; <UNDEFINED> instruction: 0x00002cbb
    2d40:	00150400 	andseq	r0, r5, r0, lsl #8
    2d44:	bc010000 	wstrblt	wr0, [r1]
    2d48:	0000002c 	andeq	r0, r0, ip, lsr #32
    2d4c:	3d040402 	stccc	4, cr0, [r4, #-8]
    2d50:	02000001 	andeq	r0, r0, #1
    2d54:	05f00408 	ldrbeq	r0, [r0, #1032]!	; 0x408
    2d58:	71050000 	mrsvc	r0, (UNDEF: 5)
    2d5c:	2c000014 	wstrbcs	wr0, [r0], #-20
    2d60:	fff10308 			; <UNDEFINED> instruction: 0xfff10308
    2d64:	06000001 	streq	r0, [r0], -r1
    2d68:	00001415 	andeq	r1, r0, r5, lsl r4
    2d6c:	0088f203 	addeq	pc, r8, r3, lsl #4
    2d70:	23020000 	movwcs	r0, #8192	; 0x2000
    2d74:	06460600 	strbeq	r0, [r6], -r0, lsl #12
    2d78:	f3030000 	vhadd.u8	d0, d3, d0
    2d7c:	00000088 	andeq	r0, r0, r8, lsl #1
    2d80:	06042302 	streq	r2, [r4], -r2, lsl #6
    2d84:	000015ab 	andeq	r1, r0, fp, lsr #11
    2d88:	0088f403 	addeq	pc, r8, r3, lsl #8
    2d8c:	23020000 	movwcs	r0, #8192	; 0x2000
    2d90:	16b50608 	ldrtne	r0, [r5], r8, lsl #12
    2d94:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    2d98:	00000088 	andeq	r0, r0, r8, lsl #1
    2d9c:	060c2302 	streq	r2, [ip], -r2, lsl #6
    2da0:	0000172f 	andeq	r1, r0, pc, lsr #14
    2da4:	0088f603 	addeq	pc, r8, r3, lsl #12
    2da8:	23020000 	movwcs	r0, #8192	; 0x2000
    2dac:	01a00610 	lsleq	r0, r0, r6
    2db0:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    2db4:	00000088 	andeq	r0, r0, r8, lsl #1
    2db8:	06142302 	ldreq	r2, [r4], -r2, lsl #6
    2dbc:	00001016 	andeq	r1, r0, r6, lsl r0
    2dc0:	0088f803 	addeq	pc, r8, r3, lsl #16
    2dc4:	23020000 	movwcs	r0, #8192	; 0x2000
    2dc8:	154f0618 	strbne	r0, [pc, #-1560]	; 27b8 <MV_CPU_LE+0x27b7>
    2dcc:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    2dd0:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2dd4:	061c2302 	ldreq	r2, [ip], -r2, lsl #6
    2dd8:	00001625 	andeq	r1, r0, r5, lsr #12
    2ddc:	01fffa03 	mvnseq	pc, r3, lsl #20
    2de0:	23030000 	movwcs	r0, #12288	; 0x3000
    2de4:	8b06088c 	blhi	18501c <MV_CPU_LE+0x18501b>
    2de8:	03000015 	movweq	r0, #21
    2dec:	000088fb 	strdeq	r8, [r0], -fp
    2df0:	fc230300 	stc2	3, cr0, [r3]
    2df4:	13d6060f 	bicsne	r0, r6, #15728640	; 0xf00000
    2df8:	fc030000 	stc2	0, cr0, [r3], {0}
    2dfc:	00000088 	andeq	r0, r0, r8, lsl #1
    2e00:	10802303 	addne	r2, r0, r3, lsl #6
    2e04:	00161806 	andseq	r1, r6, r6, lsl #16
    2e08:	88fd0300 	ldmhi	sp!, {r8, r9}^
    2e0c:	03000000 	movweq	r0, #0
    2e10:	06108423 	ldreq	r8, [r0], -r3, lsr #8
    2e14:	0000157e 	andeq	r1, r0, lr, ror r5
    2e18:	0088fe03 	addeq	pc, r8, r3, lsl #28
    2e1c:	23030000 	movwcs	r0, #12288	; 0x3000
    2e20:	43061088 	movwmi	r1, #24712	; 0x6088
    2e24:	03000015 	movweq	r0, #21
    2e28:	000088ff 	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
    2e2c:	8c230300 	stchi	3, cr0, [r3]
    2e30:	14f80710 	ldrbtne	r0, [r8], #1808	; 0x710
    2e34:	00030000 	andeq	r0, r3, r0
    2e38:	00008801 	andeq	r8, r0, r1, lsl #16
    2e3c:	90230300 	eorls	r0, r3, r0, lsl #6
    2e40:	00760710 	rsbseq	r0, r6, r0, lsl r7
    2e44:	01030000 	mrseq	r0, (UNDEF: 3)
    2e48:	00008801 	andeq	r8, r0, r1, lsl #16
    2e4c:	94230300 	strtls	r0, [r3], #-768	; 0x300
    2e50:	11eb0710 	mvnne	r0, r0, lsl r7
    2e54:	02030000 	andeq	r0, r3, #0
    2e58:	00008801 	andeq	r8, r0, r1, lsl #16
    2e5c:	98230300 	stmdals	r3!, {r8, r9}
    2e60:	14d30710 	ldrbne	r0, [r3], #1808	; 0x710
    2e64:	03030000 	movweq	r0, #12288	; 0x3000
    2e68:	00008801 	andeq	r8, r0, r1, lsl #16
    2e6c:	9c230300 	stcls	3, cr0, [r3]
    2e70:	15a10710 	strne	r0, [r1, #1808]!	; 0x710
    2e74:	04030000 	streq	r0, [r3]
    2e78:	00009e01 	andeq	r9, r0, r1, lsl #28
    2e7c:	a0230300 	eorge	r0, r3, r0, lsl #6
    2e80:	14ad0710 	strtne	r0, [sp], #1808	; 0x710
    2e84:	05030000 	streq	r0, [r3]
    2e88:	00009e01 	andeq	r9, r0, r1, lsl #28
    2e8c:	a4230300 	strtge	r0, [r3], #-768	; 0x300
    2e90:	16d80710 			; <UNDEFINED> instruction: 0x16d80710
    2e94:	06030000 	streq	r0, [r3], -r0
    2e98:	00009e01 	andeq	r9, r0, r1, lsl #28
    2e9c:	a8230300 	stmdage	r3!, {r8, r9}
    2ea0:	88080010 	stmdahi	r8, {r4}
    2ea4:	1b000000 	blne	2eac <MV_CPU_LE+0x2eab>
    2ea8:	09000002 	stmdbeq	r0, {r1}
    2eac:	00000025 	andeq	r0, r0, r5, lsr #32
    2eb0:	00250903 	eoreq	r0, r5, r3, lsl #18
    2eb4:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    2eb8:	00000025 	andeq	r0, r0, r5, lsr #32
    2ebc:	fd0a0006 	stc2	0, cr0, [sl, #-24]	; 0xffffffe8
    2ec0:	03000016 	movweq	r0, #22
    2ec4:	00b70107 	adcseq	r0, r7, r7, lsl #2
    2ec8:	980b0000 	stmdals	fp, {}	; <UNPREDICTABLE>
    2ecc:	01000015 	tsteq	r0, r5, lsl r0
    2ed0:	024c8605 	subeq	r8, ip, #5242880	; 0x500000
    2ed4:	7d0c0000 	wstrbvc	wr0, [ip]
    2ed8:	00000014 	andeq	r0, r0, r4, lsl r0
    2edc:	0015fe0c 	andseq	pc, r5, ip, lsl #28
    2ee0:	740c0100 	strvc	r0, [ip], #-256	; 0x100
    2ee4:	02000015 	andeq	r0, r0, #21
    2ee8:	0015cb0c 	andseq	ip, r5, ip, lsl #22
    2eec:	0d000300 	stceq	3, cr0, [r0]
    2ef0:	000000ba 	strheq	r0, [r0], -sl
    2ef4:	01018101 	tsteq	r1, r1, lsl #2
    2ef8:	00000088 	andeq	r0, r0, r8, lsl #1
    2efc:	40009f2c 	andmi	r9, r0, ip, lsr #30
    2f00:	40009f48 	andmi	r9, r0, r8, asr #30
    2f04:	00000e68 	andeq	r0, r0, r8, ror #28
    2f08:	00000288 	andeq	r0, r0, r8, lsl #5
    2f0c:	00045a0e 	andeq	r5, r4, lr, lsl #20
    2f10:	01810100 	orreq	r0, r1, r0, lsl #2
    2f14:	00000088 	andeq	r0, r0, r8, lsl #1
    2f18:	0f6c9102 	svceq	0x006c9102
    2f1c:	00000ced 	andeq	r0, r0, sp, ror #25
    2f20:	88018301 	stmdahi	r1, {r0, r8, r9, pc}
    2f24:	02000000 	andeq	r0, r0, #0
    2f28:	10007491 	mulne	r0, r1, r4
    2f2c:	0015ed01 	andseq	lr, r5, r1, lsl #26
    2f30:	48690200 	stmdami	r9!, {r9}^
    2f34:	6440009f 	strbvs	r0, [r0], #-159	; 0x9f
    2f38:	a040009f 	umaalge	r0, r0, pc, r0	; <UNPREDICTABLE>
    2f3c:	1100000e 	tstne	r0, lr
    2f40:	00170a01 	andseq	r0, r7, r1, lsl #20
    2f44:	016e0200 	cmneq	lr, r0, lsl #4
    2f48:	00000093 	muleq	r0, r3, r0
    2f4c:	40009f64 	andmi	r9, r0, r4, ror #30
    2f50:	4000a634 	andmi	sl, r0, r4, lsr r6
    2f54:	00000ecc 	andeq	r0, r0, ip, asr #29
    2f58:	00000406 	andeq	r0, r0, r6, lsl #8
    2f5c:	00049412 	andeq	r9, r4, r2, lsl r4
    2f60:	886e0200 	stmdahi	lr!, {r9}^
    2f64:	03000000 	movweq	r0, #0
    2f68:	126fac91 	rsbne	sl, pc, #37120	; 0x9100
    2f6c:	000001a0 	andeq	r0, r0, r0, lsr #3
    2f70:	00886e02 	addeq	r6, r8, r2, lsl #28
    2f74:	91030000 	mrsls	r0, (UNDEF: 3)
    2f78:	f2126fa8 	vmax.f<illegal width 64>	d6, d18, d24
    2f7c:	02000013 	andeq	r0, r0, #19
    2f80:	00009e6e 	andeq	r9, r0, lr, ror #28
    2f84:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    2f88:	021d126f 	andseq	r1, sp, #-268435450	; 0xf0000006
    2f8c:	6e020000 	worvs	wr0, wr2, wr0
    2f90:	00000088 	andeq	r0, r0, r8, lsl #1
    2f94:	6fa09103 	svcvs	0x00a09103
    2f98:	00008a12 	andeq	r8, r0, r2, lsl sl
    2f9c:	886f0200 	stmdahi	pc!, {r9}^	; <UNPREDICTABLE>
    2fa0:	02000000 	andeq	r0, r0, #0
    2fa4:	59120091 	ldmdbpl	r2, {r0, r4, r7}
    2fa8:	02000000 	andeq	r0, r0, #0
    2fac:	00009e6f 	andeq	r9, r0, pc, ror #28
    2fb0:	04910200 	ldreq	r0, [r1], #512	; 0x200
    2fb4:	00176312 	andseq	r6, r7, r2, lsl r3
    2fb8:	9e6f0200 	cdpls	2, 6, cr0, cr15, cr0, {0}
    2fbc:	02000000 	andeq	r0, r0, #0
    2fc0:	85120891 	ldrhi	r0, [r2, #-2193]	; 0x891
    2fc4:	02000014 	andeq	r0, r0, #20
    2fc8:	00009e6f 	andeq	r9, r0, pc, ror #28
    2fcc:	0c910200 	ldceq	2, cr0, [r1], {0}
    2fd0:	0014e213 	andseq	lr, r4, r3, lsl r2
    2fd4:	88720200 	ldmdahi	r2!, {r9}^
    2fd8:	02000000 	andeq	r0, r0, #0
    2fdc:	a3136c91 	tstge	r3, #37120	; 0x9100
    2fe0:	02000005 	andeq	r0, r0, #5
    2fe4:	00008872 	andeq	r8, r0, r2, ror r8
    2fe8:	5c910200 	ldcpl	2, cr0, [r1], {0}
    2fec:	00150f13 	andseq	r0, r5, r3, lsl pc
    2ff0:	88730200 	ldmdahi	r3!, {r9}^
    2ff4:	02000000 	andeq	r0, r0, #0
    2ff8:	3a136891 	bcc	4dd244 <MV_CPU_LE+0x4dd243>
    2ffc:	02000015 	andeq	r0, r0, #21
    3000:	00021b74 	andeq	r1, r2, r4, ror fp
    3004:	b0910300 	addslt	r0, r1, r0, lsl #6
    3008:	152f136f 	strne	r1, [pc, #-879]!	; 2ca1 <MV_CPU_LE+0x2ca0>
    300c:	75020000 	strvc	r0, [r2]
    3010:	0000009e 	muleq	r0, lr, r0
    3014:	13649102 	cmnne	r4, #-2147483648	; 0x80000000
    3018:	00001494 	muleq	r0, r4, r4
    301c:	009e7602 	addseq	r7, lr, r2, lsl #12
    3020:	91020000 	mrsls	r0, (UNDEF: 2)
    3024:	1d011460 	stcne	4, cr1, [r1, #-384]	; 0xfffffe80
    3028:	02000001 	andeq	r0, r0, #1
    302c:	00002c7c 	andeq	r2, r0, ip, ror ip
    3030:	03950100 	orrseq	r0, r5, #0
    3034:	00150000 	andseq	r0, r5, r0
    3038:	040d0114 	streq	r0, [sp], #-276	; 0x114
    303c:	7d020000 	wstrbvc	wr0, [r2]
    3040:	0000002c 	andeq	r0, r0, ip, lsr #32
    3044:	0003a801 	andeq	sl, r3, r1, lsl #16
    3048:	14001500 	strne	r1, [r0], #-1280	; 0x500
    304c:	00011001 	andeq	r1, r1, r1
    3050:	2cbd0200 	ldccs	2, cr0, [sp]
    3054:	01000000 	mrseq	r0, (UNDEF: 0)
    3058:	000003bb 			; <UNDEFINED> instruction: 0x000003bb
    305c:	01160015 	tsteq	r6, r5, lsl r0
    3060:	0000155b 	andeq	r1, r0, fp, asr r5
    3064:	2c017402 	stccs	4, cr7, [r1], {2}
    3068:	01000000 	mrseq	r0, (UNDEF: 0)
    306c:	000003cf 	andeq	r0, r0, pc, asr #7
    3070:	e2170015 	ands	r0, r7, #21
    3074:	344000a1 	strbcc	r0, [r0], #-161	; 0xa1
    3078:	144000a5 	strbne	r0, [r0], #-165	; 0xa5
    307c:	0014c001 	andseq	ip, r4, r1
    3080:	2cfc0200 	ldclcs	2, cr0, [ip]
    3084:	01000000 	mrseq	r0, (UNDEF: 0)
    3088:	000003eb 	andeq	r0, r0, fp, ror #7
    308c:	48170015 	ldmdami	r7, {r0, r2, r4}
    3090:	664000a2 	strbvs	r0, [r0], -r2, lsr #1
    3094:	184000a2 	stmdane	r0, {r1, r5, r7}^
    3098:	00174801 	andseq	r4, r7, r1, lsl #16
    309c:	2cd80200 	ldclcs	2, cr0, [r8], {0}
    30a0:	01000000 	mrseq	r0, (UNDEF: 0)
    30a4:	00000015 	andeq	r0, r0, r5, lsl r0
    30a8:	5b011900 	blpl	494b0 <MV_CPU_LE+0x494af>
    30ac:	02000015 	andeq	r0, r0, #21
    30b0:	3401018a 	strcc	r0, [r1], #-394	; 0x18a
    30b4:	a04000a6 	subge	r0, r0, r6, lsr #1
    30b8:	064000a7 	strbeq	r0, [r0], -r7, lsr #1
    30bc:	8a00000f 	bhi	3100 <MV_CPU_LE+0x30ff>
    30c0:	0e000004 	woreq	wr0, wr0, wr4
    30c4:	00001447 	andeq	r1, r0, r7, asr #8
    30c8:	8a018a02 	bhi	658d8 <MV_CPU_LE+0x658d7>
    30cc:	02000004 	andeq	r0, r0, #4
    30d0:	e10f5c91 			; <UNDEFINED> instruction: 0xe10f5c91
    30d4:	02000016 	andeq	r0, r0, #22
    30d8:	007d018c 	rsbseq	r0, sp, ip, lsl #3
    30dc:	91020000 	mrsls	r0, (UNDEF: 2)
    30e0:	13fd0f74 	mvnsne	r0, #464	; 0x1d0
    30e4:	8c020000 	wstrbhi	wr0, [r2]
    30e8:	00007d01 	andeq	r7, r0, r1, lsl #26
    30ec:	70910200 	addsvc	r0, r1, r0, lsl #4
    30f0:	0015de0f 	andseq	sp, r5, pc, lsl #28
    30f4:	018c0200 	orreq	r0, ip, r0, lsl #4
    30f8:	0000007d 	andeq	r0, r0, sp, ror r0
    30fc:	0f649102 	svceq	0x00649102
    3100:	00001719 	andeq	r1, r0, r9, lsl r7
    3104:	7d018d02 	stcvc	13, cr8, [r1, #-8]
    3108:	02000000 	andeq	r0, r0, #0
    310c:	1f0f6c91 	svcne	0x000f6c91
    3110:	02000017 	andeq	r0, r0, #23
    3114:	007d018d 	rsbseq	r0, sp, sp, lsl #3
    3118:	91020000 	mrsls	r0, (UNDEF: 2)
    311c:	05a30f68 	streq	r0, [r3, #3944]!	; 0xf68
    3120:	8d020000 	wstrbhi	wr0, [r2]
    3124:	00007d01 	andeq	r7, r0, r1, lsl #26
    3128:	60910200 	addsvs	r0, r1, r0, lsl #4
    312c:	1b041a00 	blne	109934 <MV_CPU_LE+0x109933>
    3130:	19000002 	stmdbne	r0, {r1}
    3134:	00174101 	andseq	r4, r7, r1, lsl #2
    3138:	01ba0200 			; <UNDEFINED> instruction: 0x01ba0200
    313c:	00a7a001 	adceq	sl, r7, r1
    3140:	00a80640 	adceq	r0, r8, r0, asr #12
    3144:	000f3e40 	andeq	r3, pc, r0, asr #28
    3148:	0004c900 	andeq	ip, r4, r0, lsl #18
    314c:	0e330e00 	cdpeq	14, 3, cr0, cr3, cr0, {0}
    3150:	ba020000 	blt	83158 <MV_CPU_LE+0x83157>
    3154:	00008801 	andeq	r8, r0, r1, lsl #16
    3158:	6c910200 	ldcvs	2, cr0, [r1], {0}
    315c:	000e9c0f 	andeq	r9, lr, pc, lsl #24
    3160:	01bc0200 			; <UNDEFINED> instruction: 0x01bc0200
    3164:	00000088 	andeq	r0, r0, r8, lsl #1
    3168:	00749102 	rsbseq	r9, r4, r2, lsl #2
    316c:	16080119 			; <UNDEFINED> instruction: 0x16080119
    3170:	ce020000 	worgt	wr0, wr2, wr0
    3174:	a8080101 	stmdage	r8, {r0, r8}
    3178:	a93a4000 	ldmdbge	sl!, {lr}
    317c:	0f764000 	svceq	0x00764000
    3180:	053e0000 	ldreq	r0, [lr]!
    3184:	2e0e0000 	worcs	wr0, wr14, wr0
    3188:	02000014 	andeq	r0, r0, #20
    318c:	008801ce 	addeq	r0, r8, lr, asr #3
    3190:	91020000 	mrsls	r0, (UNDEF: 2)
    3194:	00cd0e6c 	sbceq	r0, sp, ip, ror #28
    3198:	ce020000 	worgt	wr0, wr2, wr0
    319c:	00008801 	andeq	r8, r0, r1, lsl #16
    31a0:	68910200 	ldmvs	r1, {r9}
    31a4:	0014dc0e 	andseq	sp, r4, lr, lsl #24
    31a8:	01ce0200 	biceq	r0, lr, r0, lsl #4
    31ac:	00000088 	andeq	r0, r0, r8, lsl #1
    31b0:	0e649102 	wmacseq	wr9, wr4, wr2
    31b4:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    31b8:	8801ce02 	stmdahi	r1, {r1, r9, sl, fp, lr, pc}
    31bc:	02000000 	andeq	r0, r0, #0
    31c0:	330e6091 	movwcc	r6, #57489	; 0xe091
    31c4:	0200000e 	andeq	r0, r0, #14
    31c8:	008801ce 	addeq	r0, r8, lr, asr #3
    31cc:	91020000 	mrsls	r0, (UNDEF: 2)
    31d0:	05a30f00 	streq	r0, [r3, #3840]!	; 0xf00
    31d4:	d0020000 	andle	r0, r2, r0
    31d8:	00008801 	andeq	r8, r0, r1, lsl #16
    31dc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    31e0:	e9011b00 	stmdb	r1, {r8, r9, fp, ip}
    31e4:	02000014 	andeq	r0, r0, #20
    31e8:	880101fe 	stmdahi	r1, {r1, r2, r3, r4, r5, r6, r7, r8}
    31ec:	3c000000 	wstrbcc	wr0, [r0]
    31f0:	b64000a9 	strblt	r0, [r0], -r9, lsr #1
    31f4:	ae4000a9 	wmiabbnge	wr0, wr0, wr9
    31f8:	9900000f 	stmdbls	r0, {r0, r1, r2, r3}
    31fc:	0e000005 	woreq	wr0, wr0, wr5
    3200:	0000142e 	andeq	r1, r0, lr, lsr #8
    3204:	8801fe02 	stmdahi	r1, {r1, r9, sl, fp, ip, sp, lr, pc}
    3208:	02000000 	andeq	r0, r0, #0
    320c:	cd0e6c91 	stcgt	12, cr6, [lr, #-580]	; 0xfffffdbc
    3210:	02000000 	andeq	r0, r0, #0
    3214:	008801fe 	strdeq	r0, [r8], lr
    3218:	91020000 	mrsls	r0, (UNDEF: 2)
    321c:	14dc0e68 	ldrbne	r0, [ip], #3688	; 0xe68
    3220:	fe020000 	cdp2	0, 0, cr0, cr2, cr0, {0}
    3224:	00008801 	andeq	r8, r0, r1, lsl #16
    3228:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    322c:	0005a30f 	andeq	sl, r5, pc, lsl #6
    3230:	02000200 	andeq	r0, r0, #0
    3234:	00000088 	andeq	r0, r0, r8, lsl #1
    3238:	00749102 	rsbseq	r9, r4, r2, lsl #2
    323c:	14c0011b 	strbne	r0, [r0], #283	; 0x11b
    3240:	11020000 	mrsne	r0, (UNDEF: 2)
    3244:	00930102 	addseq	r0, r3, r2, lsl #2
    3248:	a9b80000 	ldmibge	r8!, {}	; <UNPREDICTABLE>
    324c:	aa264000 	bge	993254 <MV_CPU_LE+0x993253>
    3250:	0fe64000 	svceq	0x00e64000
    3254:	05d60000 	ldrbeq	r0, [r6]
    3258:	470e0000 	strmi	r0, [lr, -r0]
    325c:	02000014 	andeq	r0, r0, #20
    3260:	048a0211 	streq	r0, [sl], #529	; 0x211
    3264:	91020000 	mrsls	r0, (UNDEF: 2)
    3268:	05a30f6c 	streq	r0, [r3, #3948]!	; 0xf6c
    326c:	13020000 	movwne	r0, #8192	; 0x2000
    3270:	00008802 	andeq	r8, r0, r2, lsl #16
    3274:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3278:	1f011c00 	svcne	0x00011c00
    327c:	02000014 	andeq	r0, r0, #20
    3280:	93010228 	movwls	r0, #4648	; 0x1228
    3284:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    3288:	624000aa 	subvs	r0, r0, #170	; 0xaa
    328c:	1e4000aa 	wmiabbnne	wr0, wr0, wr10
    3290:	1b000010 	blne	32d8 <MV_CPU_LE+0x32d7>
    3294:	0013c801 	andseq	ip, r3, r1, lsl #16
    3298:	02310200 	eorseq	r0, r1, #0
    329c:	00009301 	andeq	r9, r0, r1, lsl #6
    32a0:	00aa6400 	adceq	r6, sl, r0, lsl #8
    32a4:	00aac040 	adceq	ip, sl, r0, asr #32
    32a8:	00104a40 	andseq	r4, r0, r0, asr #20
    32ac:	00061e00 	andeq	r1, r6, r0, lsl #28
    32b0:	05a30f00 	streq	r0, [r3, #3840]!	; 0xf00
    32b4:	33020000 	movwcc	r0, #8192	; 0x2000
    32b8:	00008802 	andeq	r8, r0, r2, lsl #16
    32bc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    32c0:	ea011b00 	b	49ec8 <MV_CPU_LE+0x49ec7>
    32c4:	02000016 	andeq	r0, r0, #22
    32c8:	93010241 	movwls	r0, #4673	; 0x1241
    32cc:	c0000000 	andgt	r0, r0, r0
    32d0:	104000aa 	subne	r0, r0, sl, lsr #1
    32d4:	824000ac 	subhi	r0, r0, #172	; 0xac
    32d8:	6a000010 	bvs	3320 <MV_CPU_LE+0x331f>
    32dc:	0f000006 	svceq	0x00000006
    32e0:	000014dc 	ldrdeq	r1, [r0], -ip
    32e4:	88024302 	stmdahi	r2, {r1, r8, r9, lr}
    32e8:	02000000 	andeq	r0, r0, #0
    32ec:	a30f7491 	movwge	r7, #62609	; 0xf491
    32f0:	02000005 	andeq	r0, r0, #5
    32f4:	00880243 	addeq	r0, r8, r3, asr #4
    32f8:	91020000 	mrsls	r0, (UNDEF: 2)
    32fc:	03280f70 	teqeq	r8, #448	; 0x1c0
    3300:	43020000 	movwmi	r0, #8192	; 0x2000
    3304:	00008802 	andeq	r8, r0, r2, lsl #16
    3308:	6c910200 	ldcvs	2, cr0, [r1], {0}
    330c:	03011900 	movweq	r1, #6400	; 0x1900
    3310:	02000015 	andeq	r0, r0, #21
    3314:	1001026a 	andne	r0, r1, sl, ror #4
    3318:	544000ac 	strbpl	r0, [r0], #-172	; 0xac
    331c:	ba4000af 	blt	10035e0 <MV_CPU_LE+0x10035df>
    3320:	c1000010 	tstgt	r0, r0, lsl r0
    3324:	0e000006 	woreq	wr0, wr0, wr6
    3328:	000016a8 	andeq	r1, r0, r8, lsr #13
    332c:	72026a02 	andvc	r6, r2, #8192	; 0x2000
    3330:	02000000 	andeq	r0, r0, #0
    3334:	a30f5f91 	movwge	r5, #65425	; 0xff91
    3338:	02000005 	andeq	r0, r0, #5
    333c:	0088026c 	addeq	r0, r8, ip, ror #4
    3340:	91020000 	mrsls	r0, (UNDEF: 2)
    3344:	16580f70 	usub16ne	r0, r8, r0
    3348:	6d020000 	wstrbvs	wr0, [r2]
    334c:	0006c102 	andeq	ip, r6, r2, lsl #2
    3350:	60910200 	addsvs	r0, r1, r0, lsl #4
    3354:	0017250f 	andseq	r2, r7, pc, lsl #10
    3358:	026e0200 	rsbeq	r0, lr, #0
    335c:	00000088 	andeq	r0, r0, r8, lsl #1
    3360:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3364:	00008808 	andeq	r8, r0, r8, lsl #16
    3368:	0006d100 	andeq	sp, r6, r0, lsl #2
    336c:	00250900 	eoreq	r0, r5, r0, lsl #18
    3370:	00030000 	andeq	r0, r3, r0
    3374:	00008808 	andeq	r8, r0, r8, lsl #16
    3378:	0006e100 	andeq	lr, r6, r0, lsl #2
    337c:	00250900 	eoreq	r0, r5, r0, lsl #18
    3380:	00140000 	andseq	r0, r4, r0
    3384:	0015ba1d 	andseq	fp, r5, sp, lsl sl
    3388:	01780400 	cmneq	r8, r0, lsl #8
    338c:	000006d1 	ldrdeq	r0, [r0], -r1
    3390:	88080101 	stmdahi	r8, {r0, r8}
    3394:	05000000 	streq	r0, [r0]
    3398:	09000007 	stmdbeq	r0, {r0, r1, r2}
    339c:	00000025 	andeq	r0, r0, r5, lsr #32
    33a0:	00250901 	eoreq	r0, r5, r1, lsl #18
    33a4:	000f0000 	andeq	r0, pc, r0
    33a8:	00151f1e 	andseq	r1, r5, lr, lsl pc
    33ac:	ef470400 	svc	0x00470400
    33b0:	01000006 	tsteq	r0, r6
    33b4:	5f600305 	svcpl	0x00600305
    33b8:	88084001 	stmdahi	r8, {r0, lr}
    33bc:	27000000 	strcs	r0, [r0, -r0]
    33c0:	09000007 	stmdbeq	r0, {r0, r1, r2}
    33c4:	00000025 	andeq	r0, r0, r5, lsr #32
    33c8:	e31e000f 	tst	lr, #15
    33cc:	04000013 	streq	r0, [r0], #-19
    33d0:	0007174f 	andeq	r1, r7, pc, asr #14
    33d4:	03050100 	movweq	r0, #20736	; 0x5100
    33d8:	40015fe0 	andmi	r5, r1, r0, ror #31
    33dc:	0014061e 	andseq	r0, r4, lr, lsl r6
    33e0:	17530400 	ldrbne	r0, [r3, -r0, lsl #8]
    33e4:	01000007 	tsteq	r0, r7
    33e8:	60200305 	eorvs	r0, r0, r5, lsl #6
    33ec:	351e4001 	ldrcc	r4, [lr, #-1]
    33f0:	04000014 	streq	r0, [r0], #-20
    33f4:	00071757 	andeq	r1, r7, r7, asr r7
    33f8:	03050100 	movweq	r0, #20736	; 0x5100
    33fc:	40016060 	andmi	r6, r1, r0, rrx
    3400:	00008808 	andeq	r8, r0, r8, lsl #16
    3404:	00077300 	andeq	r7, r7, r0, lsl #6
    3408:	00250900 	eoreq	r0, r5, r0, lsl #18
    340c:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    3410:	00000025 	andeq	r0, r0, r5, lsr #32
    3414:	311e007f 	tstcc	lr, pc, ror r0
    3418:	04000016 	streq	r0, [r0], #-22
    341c:	00075d5b 	andeq	r5, r7, fp, asr sp
    3420:	03050100 	movweq	r0, #20736	; 0x5100
    3424:	400160a0 	andmi	r6, r1, r0, lsr #1
    3428:	0016441e 	andseq	r4, r6, lr, lsl r4
    342c:	5de50400 	stclpl	4, cr0, [r5]
    3430:	01000007 	tsteq	r0, r7
    3434:	70a00305 	adcvc	r0, r0, r5, lsl #6
    3438:	ba1f4001 	blt	7d3444 <MV_CPU_LE+0x7d3443>
    343c:	04000015 	streq	r0, [r0], #-21
    3440:	06d10178 			; <UNDEFINED> instruction: 0x06d10178
    3444:	05010000 	streq	r0, [r1]
    3448:	0180a003 	orreq	sl, r0, r3
    344c:	00880840 	addeq	r0, r8, r0, asr #16
    3450:	07c00000 	strbeq	r0, [r0, r0]
    3454:	25090000 	strcs	r0, [r9]
    3458:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    345c:	00002509 	andeq	r2, r0, r9, lsl #10
    3460:	1f000700 	svcne	0x00000700
    3464:	000016c6 	andeq	r1, r0, r6, asr #13
    3468:	aa019004 	bge	67480 <MV_CPU_LE+0x6747f>
    346c:	01000007 	tsteq	r0, r7
    3470:	80f40305 	rscshi	r0, r4, r5, lsl #6
    3474:	3b004001 	blcc	13480 <MV_CPU_LE+0x1347f>
    3478:	0200000c 	andeq	r0, r0, #12
    347c:	000abb00 	andeq	fp, sl, r0, lsl #22
    3480:	04010400 	streq	r0, [r1], #-1024	; 0x400
    3484:	01000005 	tsteq	r0, r5
    3488:	0000197a 	andeq	r1, r0, sl, ror r9
    348c:	00001664 	andeq	r1, r0, r4, ror #12
    3490:	4000af54 	andmi	sl, r0, r4, asr pc
    3494:	4000d2d0 	ldrdmi	sp, [r0], -r0
    3498:	00001362 	andeq	r1, r0, r2, ror #6
    349c:	3d080102 	wstrwcc	wr0, [r8, #-8]
    34a0:	03000005 	movweq	r0, #5
    34a4:	0000002b 	andeq	r0, r0, fp, lsr #32
    34a8:	0037a801 	eorseq	sl, r7, r1, lsl #16
    34ac:	01020000 	mrseq	r0, (UNDEF: 2)
    34b0:	00053408 	andeq	r3, r5, r8, lsl #8
    34b4:	05040400 	streq	r0, [r4, #-1024]	; 0x400
    34b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    34bc:	00006803 	andeq	r6, r0, r3, lsl #16
    34c0:	50ab0100 	adcpl	r0, fp, r0, lsl #2
    34c4:	02000000 	andeq	r0, r0, #0
    34c8:	015f0704 	cmpeq	pc, r4, lsl #14
    34cc:	02020000 	andeq	r0, r2, #0
    34d0:	00044c05 	andeq	r4, r4, r5, lsl #24
    34d4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    34d8:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
    34dc:	2f050802 	svccs	0x00050802
    34e0:	02000003 	andeq	r0, r0, #3
    34e4:	01550708 	cmpeq	r5, r8, lsl #14
    34e8:	04020000 	streq	r0, [r2]
    34ec:	00033405 	andeq	r3, r3, r5, lsl #8
    34f0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    34f4:	0000015a 	andeq	r0, r0, sl, asr r1
    34f8:	00065b03 	andeq	r5, r6, r3, lsl #22
    34fc:	3ebb0100 	wmaddsxcc	wr0, wr11, wr0
    3500:	03000000 	movweq	r0, #0
    3504:	00000015 	andeq	r0, r0, r5, lsl r0
    3508:	003ebc01 	eorseq	fp, lr, r1, lsl #24
    350c:	04020000 	streq	r0, [r2]
    3510:	00013d04 	andeq	r3, r1, r4, lsl #26
    3514:	04080200 	streq	r0, [r8], #-512	; 0x200
    3518:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    351c:	00450405 	subeq	r0, r5, r5, lsl #8
    3520:	71060000 	mrsvc	r0, (UNDEF: 6)
    3524:	2c000014 	wstrbcs	wr0, [r0], #-20
    3528:	f3f10308 	vabs.s8	d16, d8
    352c:	07000001 	streq	r0, [r0, -r1]
    3530:	00001415 	andeq	r1, r0, r5, lsl r4
    3534:	0045f203 	subeq	pc, r5, r3, lsl #4
    3538:	23020000 	movwcs	r0, #8192	; 0x2000
    353c:	06460700 	strbeq	r0, [r6], -r0, lsl #14
    3540:	f3030000 	vhadd.u8	d0, d3, d0
    3544:	00000045 	andeq	r0, r0, r5, asr #32
    3548:	07042302 	streq	r2, [r4, -r2, lsl #6]
    354c:	000015ab 	andeq	r1, r0, fp, lsr #11
    3550:	0045f403 	subeq	pc, r5, r3, lsl #8
    3554:	23020000 	movwcs	r0, #8192	; 0x2000
    3558:	16b50708 	ldrtne	r0, [r5], r8, lsl #14
    355c:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    3560:	00000045 	andeq	r0, r0, r5, asr #32
    3564:	070c2302 	streq	r2, [ip, -r2, lsl #6]
    3568:	0000172f 	andeq	r1, r0, pc, lsr #14
    356c:	0045f603 	subeq	pc, r5, r3, lsl #12
    3570:	23020000 	movwcs	r0, #8192	; 0x2000
    3574:	01a00710 	lsleq	r0, r0, r7
    3578:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    357c:	00000045 	andeq	r0, r0, r5, asr #32
    3580:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
    3584:	00001016 	andeq	r1, r0, r6, lsl r0
    3588:	0045f803 	subeq	pc, r5, r3, lsl #16
    358c:	23020000 	movwcs	r0, #8192	; 0x2000
    3590:	154f0718 	strbne	r0, [pc, #-1816]	; 2e80 <MV_CPU_LE+0x2e7f>
    3594:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    3598:	000001f3 	strdeq	r0, [r0], -r3
    359c:	071c2302 	ldreq	r2, [ip, -r2, lsl #6]
    35a0:	00001625 	andeq	r1, r0, r5, lsr #12
    35a4:	01f3fa03 	mvnseq	pc, r3, lsl #20
    35a8:	23030000 	movwcs	r0, #12288	; 0x3000
    35ac:	8b07088c 	blhi	1c57e4 <MV_CPU_LE+0x1c57e3>
    35b0:	03000015 	movweq	r0, #21
    35b4:	000045fb 	strdeq	r4, [r0], -fp
    35b8:	fc230300 	stc2	3, cr0, [r3]
    35bc:	13d6070f 	bicsne	r0, r6, #3932160	; 0x3c0000
    35c0:	fc030000 	stc2	0, cr0, [r3], {0}
    35c4:	00000045 	andeq	r0, r0, r5, asr #32
    35c8:	10802303 	addne	r2, r0, r3, lsl #6
    35cc:	00161807 	andseq	r1, r6, r7, lsl #16
    35d0:	45fd0300 	ldrbmi	r0, [sp, #768]!	; 0x300
    35d4:	03000000 	movweq	r0, #0
    35d8:	07108423 	ldreq	r8, [r0, -r3, lsr #8]
    35dc:	0000157e 	andeq	r1, r0, lr, ror r5
    35e0:	0045fe03 	subeq	pc, r5, r3, lsl #28
    35e4:	23030000 	movwcs	r0, #12288	; 0x3000
    35e8:	43071088 	movwmi	r1, #28808	; 0x7088
    35ec:	03000015 	movweq	r0, #21
    35f0:	000045ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    35f4:	8c230300 	stchi	3, cr0, [r3]
    35f8:	14f80810 	ldrbtne	r0, [r8], #2064	; 0x810
    35fc:	00030000 	andeq	r0, r3, r0
    3600:	00004501 	andeq	r4, r0, r1, lsl #10
    3604:	90230300 	eorls	r0, r3, r0, lsl #6
    3608:	00760810 	rsbseq	r0, r6, r0, lsl r8
    360c:	01030000 	mrseq	r0, (UNDEF: 3)
    3610:	00004501 	andeq	r4, r0, r1, lsl #10
    3614:	94230300 	strtls	r0, [r3], #-768	; 0x300
    3618:	11eb0810 	mvnne	r0, r0, lsl r8
    361c:	02030000 	andeq	r0, r3, #0
    3620:	00004501 	andeq	r4, r0, r1, lsl #10
    3624:	98230300 	stmdals	r3!, {r8, r9}
    3628:	14d30810 	ldrbne	r0, [r3], #2064	; 0x810
    362c:	03030000 	movweq	r0, #12288	; 0x3000
    3630:	00004501 	andeq	r4, r0, r1, lsl #10
    3634:	9c230300 	stcls	3, cr0, [r3]
    3638:	15a10810 	strne	r0, [r1, #2064]!	; 0x810
    363c:	04030000 	streq	r0, [r3]
    3640:	00008c01 	andeq	r8, r0, r1, lsl #24
    3644:	a0230300 	eorge	r0, r3, r0, lsl #6
    3648:	14ad0810 	strtne	r0, [sp], #2064	; 0x810
    364c:	05030000 	streq	r0, [r3]
    3650:	00008c01 	andeq	r8, r0, r1, lsl #24
    3654:	a4230300 	strtge	r0, [r3], #-768	; 0x300
    3658:	16d80810 			; <UNDEFINED> instruction: 0x16d80810
    365c:	06030000 	streq	r0, [r3], -r0
    3660:	00008c01 	andeq	r8, r0, r1, lsl #24
    3664:	a8230300 	stmdage	r3!, {r8, r9}
    3668:	45090010 	strmi	r0, [r9, #-16]
    366c:	0f000000 	svceq	0x00000000
    3670:	0a000002 	beq	3680 <MV_CPU_LE+0x367f>
    3674:	00000050 	andeq	r0, r0, r0, asr r0
    3678:	00500a03 	subseq	r0, r0, r3, lsl #20
    367c:	0a080000 	beq	203684 <MV_CPU_LE+0x203683>
    3680:	00000050 	andeq	r0, r0, r0, asr r0
    3684:	fd0b0006 	stc2	0, cr0, [fp, #-24]	; 0xffffffe8
    3688:	03000016 	movweq	r0, #22
    368c:	00ab0107 	adceq	r0, fp, r7, lsl #2
    3690:	ba0c0000 	blt	303698 <MV_CPU_LE+0x303697>
    3694:	01000000 	mrseq	r0, (UNDEF: 0)
    3698:	45010181 	strmi	r0, [r1, #-385]	; 0x181
    369c:	54000000 	strpl	r0, [r0]
    36a0:	704000af 	subvc	r0, r0, pc, lsr #1
    36a4:	f24000af 	vhadd.s8	d16, d16, d31
    36a8:	57000010 	smladpl	r0, r0, r0, r0
    36ac:	0d000002 	wstrbeq	wr0, [r0, #-2]
    36b0:	0000045a 	andeq	r0, r0, sl, asr r4
    36b4:	45018101 	strmi	r8, [r1, #-257]	; 0x101
    36b8:	02000000 	andeq	r0, r0, #0
    36bc:	ed0e6c91 	stc	12, cr6, [lr, #-580]	; 0xfffffdbc
    36c0:	0100000c 	tsteq	r0, ip
    36c4:	00450183 	subeq	r0, r5, r3, lsl #3
    36c8:	91020000 	mrsls	r0, (UNDEF: 2)
    36cc:	010f0074 	tsteq	pc, r4, ror r0	; <UNPREDICTABLE>
    36d0:	00001937 	andeq	r1, r0, r7, lsr r9
    36d4:	81017602 	tsthi	r1, r2, lsl #12
    36d8:	70000000 	andvc	r0, r0, r0
    36dc:	384000af 	stmdacc	r0, {r0, r1, r2, r3, r5, r7}^
    36e0:	2a4000b6 	bcs	10039c0 <MV_CPU_LE+0x10039bf>
    36e4:	5a000011 	bpl	3730 <MV_CPU_LE+0x372f>
    36e8:	10000003 	andne	r0, r0, r3
    36ec:	00001447 	andeq	r1, r0, r7, asr #8
    36f0:	035a7602 	cmpeq	sl, #2097152	; 0x200000
    36f4:	91030000 	mrsls	r0, (UNDEF: 3)
    36f8:	af117af4 	svcge	0x00117af4
    36fc:	02000017 	andeq	r0, r0, #23
    3700:	0003607b 	andeq	r6, r3, fp, ror r0
    3704:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    3708:	1848117d 	stmdane	r8, {r0, r2, r3, r4, r5, r6, r8, ip}^
    370c:	7e020000 	worvc	wr0, wr2, wr0
    3710:	00000360 	andeq	r0, r0, r0, ror #6
    3714:	7b849103 	blvc	fe127b28 <uiXorRegsMaskBackup+0xbe10ed4c>
    3718:	0019d911 	andseq	sp, r9, r1, lsl r9
    371c:	45800200 	strmi	r0, [r0, #512]	; 0x200
    3720:	02000000 	andeq	r0, r0, #0
    3724:	54116c91 	ldrpl	r6, [r1], #-3217	; 0xc91
    3728:	0200001a 	andeq	r0, r0, #26
    372c:	00004581 	andeq	r4, r0, r1, lsl #11
    3730:	80910300 	addshi	r0, r1, r0, lsl #6
    3734:	177c117b 			; <UNDEFINED> instruction: 0x177c117b
    3738:	82020000 	andhi	r0, r2, #0
    373c:	00000045 	andeq	r0, r0, r5, asr #32
    3740:	114c9102 	cmpne	ip, r2, lsl #2
    3744:	000019bb 			; <UNDEFINED> instruction: 0x000019bb
    3748:	00458302 	subeq	r8, r5, r2, lsl #6
    374c:	91020000 	mrsls	r0, (UNDEF: 2)
    3750:	14dc1168 	ldrbne	r1, [ip], #360	; 0x168
    3754:	84020000 	strhi	r0, [r2]
    3758:	00000045 	andeq	r0, r0, r5, asr #32
    375c:	11649102 	cmnne	r4, r2, lsl #2
    3760:	00001a27 	andeq	r1, r0, r7, lsr #20
    3764:	00458402 	subeq	r8, r5, r2, lsl #8
    3768:	91020000 	mrsls	r0, (UNDEF: 2)
    376c:	18d81160 	ldmne	r8, {r5, r6, r8, ip}^
    3770:	84020000 	strhi	r0, [r2]
    3774:	00000045 	andeq	r0, r0, r5, asr #32
    3778:	11509102 	cmpne	r0, r2, lsl #2
    377c:	00001904 	andeq	r1, r0, r4, lsl #18
    3780:	00458402 	subeq	r8, r5, r2, lsl #8
    3784:	91020000 	mrsls	r0, (UNDEF: 2)
    3788:	185d1144 	ldmdane	sp, {r2, r6, r8, ip}^
    378c:	84020000 	strhi	r0, [r2]
    3790:	00000045 	andeq	r0, r0, r5, asr #32
    3794:	115c9102 	cmpne	ip, r2, lsl #2
    3798:	000005a3 	andeq	r0, r0, r3, lsr #11
    379c:	00458402 	subeq	r8, r5, r2, lsl #8
    37a0:	91020000 	mrsls	r0, (UNDEF: 2)
    37a4:	192a1148 	stmdbne	sl!, {r3, r6, r8, ip}
    37a8:	85020000 	strhi	r0, [r2]
    37ac:	00000045 	andeq	r0, r0, r5, asr #32
    37b0:	11589102 	cmpne	r8, r2, lsl #2
    37b4:	000003d6 	ldrdeq	r0, [r0], -r6
    37b8:	00458602 	subeq	r8, r5, r2, lsl #12
    37bc:	91020000 	mrsls	r0, (UNDEF: 2)
    37c0:	18681154 	stmdane	r8!, {r2, r4, r6, r8, ip}^
    37c4:	87020000 	strhi	r0, [r2, -r0]
    37c8:	0000008c 	andeq	r0, r0, ip, lsl #1
    37cc:	7afc9103 	bvc	fff27be0 <uiXorRegsMaskBackup+0xbff0ee04>
    37d0:	0f040500 	svceq	0x00040500
    37d4:	09000002 	stmdbeq	r0, {r1}
    37d8:	00000045 	andeq	r0, r0, r5, asr #32
    37dc:	00000376 	andeq	r0, r0, r6, ror r3
    37e0:	0000500a 	andeq	r5, r0, sl
    37e4:	500a0800 	andpl	r0, sl, r0, lsl #16
    37e8:	07000000 	streq	r0, [r0, -r0]
    37ec:	f5011200 			; <UNDEFINED> instruction: 0xf5011200
    37f0:	02000019 	andeq	r0, r0, #25
    37f4:	81010166 	tsthi	r1, r6, ror #2
    37f8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    37fc:	8c4000b6 	wstrhhi	wr0, [r0], #-182
    3800:	644000b8 	strbvs	r0, [r0], #-184	; 0xb8
    3804:	3f000011 	svccc	0x00000011
    3808:	0d000004 	wstrbeq	wr0, [r0, #-4]
    380c:	00001447 	andeq	r1, r0, r7, asr #8
    3810:	5a016602 	bpl	5d020 <MV_CPU_LE+0x5d01f>
    3814:	03000003 	movweq	r0, #3
    3818:	0d7fac91 	ldcleq	12, cr10, [pc, #-580]!	; 35dc <MV_CPU_LE+0x35db>
    381c:	00001a54 	andeq	r1, r0, r4, asr sl
    3820:	45016602 	strmi	r6, [r1, #-1538]	; 0x602
    3824:	03000000 	movweq	r0, #0
    3828:	0d7fa891 	ldcleq	8, cr10, [pc, #-580]!	; 35ec <MV_CPU_LE+0x35eb>
    382c:	00001897 	muleq	r0, r7, r8
    3830:	45016602 	strmi	r6, [r1, #-1538]	; 0x602
    3834:	03000000 	movweq	r0, #0
    3838:	0d7fa491 	ldcleq	4, cr10, [pc, #-580]!	; 35fc <MV_CPU_LE+0x35fb>
    383c:	000003d6 	ldrdeq	r0, [r0], -r6
    3840:	45016602 	strmi	r6, [r1, #-1538]	; 0x602
    3844:	03000000 	movweq	r0, #0
    3848:	0e7fa091 	mrceq	0, 3, sl, cr15, cr1, {4}
    384c:	00001785 	andeq	r1, r0, r5, lsl #15
    3850:	45016802 	strmi	r6, [r1, #-2050]	; 0x802
    3854:	02000000 	andeq	r0, r0, #0
    3858:	8a0e6c91 	bhi	39eaa4 <MV_CPU_LE+0x39eaa3>
    385c:	02000018 	andeq	r0, r0, #24
    3860:	00450169 	subeq	r0, r5, r9, ror #2
    3864:	91020000 	mrsls	r0, (UNDEF: 2)
    3868:	180b0e58 	stmdane	fp, {r3, r4, r6, r9, sl, fp}
    386c:	6a020000 	bvs	83874 <MV_CPU_LE+0x83873>
    3870:	00004501 	andeq	r4, r0, r1, lsl #10
    3874:	68910200 	ldmvs	r1, {r9}
    3878:	0019040e 	andseq	r0, r9, lr, lsl #8
    387c:	016b0200 	cmneq	fp, r0, lsl #4
    3880:	00000045 	andeq	r0, r0, r5, asr #32
    3884:	0e649102 	wmacseq	wr9, wr4, wr2
    3888:	000014dc 	ldrdeq	r1, [r0], -ip
    388c:	45016b02 	strmi	r6, [r1, #-2818]	; 0xb02
    3890:	02000000 	andeq	r0, r0, #0
    3894:	a70e6091 			; <UNDEFINED> instruction: 0xa70e6091
    3898:	02000019 	andeq	r0, r0, #25
    389c:	0045016c 	subeq	r0, r5, ip, ror #2
    38a0:	91020000 	mrsls	r0, (UNDEF: 2)
    38a4:	18b80e5c 	ldmne	r8!, {r2, r3, r4, r6, r9, sl, fp}
    38a8:	6d020000 	wstrbvs	wr0, [r2]
    38ac:	00043f01 	andeq	r3, r4, r1, lsl #30
    38b0:	b4910300 	ldrlt	r0, [r1], #768	; 0x300
    38b4:	4509007f 	strmi	r0, [r9, #-127]	; 0x7f
    38b8:	4f000000 	svcmi	0x00000000
    38bc:	0a000004 	beq	38d4 <MV_CPU_LE+0x38d3>
    38c0:	00000050 	andeq	r0, r0, r0, asr r0
    38c4:	01120008 	tsteq	r2, r8
    38c8:	000017a5 	andeq	r1, r0, r5, lsr #15
    38cc:	0101ba02 	tsteq	r1, r2, lsl #20
    38d0:	00000081 	andeq	r0, r0, r1, lsl #1
    38d4:	4000b88c 	andmi	fp, r0, ip, lsl #17
    38d8:	4000bfd0 	ldrdmi	fp, [r0], -r0
    38dc:	0000119e 	muleq	r0, lr, r1
    38e0:	00000563 	andeq	r0, r0, r3, ror #10
    38e4:	0014470d 	andseq	r4, r4, sp, lsl #14
    38e8:	01ba0200 			; <UNDEFINED> instruction: 0x01ba0200
    38ec:	0000035a 	andeq	r0, r0, sl, asr r3
    38f0:	7af49103 	bvc	ffd27d04 <uiXorRegsMaskBackup+0xbfd0ef28>
    38f4:	0017af0e 	andseq	sl, r7, lr, lsl #30
    38f8:	01be0200 			; <UNDEFINED> instruction: 0x01be0200
    38fc:	00000360 	andeq	r0, r0, r0, ror #6
    3900:	7da49103 	wstrwvc	wr9, [r4, #12]!
    3904:	0018480e 	andseq	r4, r8, lr, lsl #16
    3908:	01c10200 	biceq	r0, r1, r0, lsl #4
    390c:	00000360 	andeq	r0, r0, r0, ror #6
    3910:	7b849103 	blvc	fe127d24 <uiXorRegsMaskBackup+0xbe10ef48>
    3914:	0019d90e 	andseq	sp, r9, lr, lsl #18
    3918:	01c30200 	biceq	r0, r3, r0, lsl #4
    391c:	00000045 	andeq	r0, r0, r5, asr #32
    3920:	0e6c9102 	wmacseq	wr9, wr12, wr2
    3924:	00001a54 	andeq	r1, r0, r4, asr sl
    3928:	4501c402 	strmi	ip, [r1, #-1026]	; 0x402
    392c:	03000000 	movweq	r0, #0
    3930:	0e7b8091 	mrceq	0, 3, r8, cr11, cr1, {4}
    3934:	0000177c 	andeq	r1, r0, ip, ror r7
    3938:	4501c502 	strmi	ip, [r1, #-1282]	; 0x502
    393c:	02000000 	andeq	r0, r0, #0
    3940:	bb0e4c91 	bllt	396b8c <MV_CPU_LE+0x396b8b>
    3944:	02000019 	andeq	r0, r0, #25
    3948:	004501c6 	subeq	r0, r5, r6, asr #3
    394c:	91020000 	mrsls	r0, (UNDEF: 2)
    3950:	14dc0e68 	ldrbne	r0, [ip], #3688	; 0xe68
    3954:	c7020000 	strgt	r0, [r2, -r0]
    3958:	00004501 	andeq	r4, r0, r1, lsl #10
    395c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3960:	001a270e 	andseq	r2, sl, lr, lsl #14
    3964:	01c70200 	biceq	r0, r7, r0, lsl #4
    3968:	00000045 	andeq	r0, r0, r5, asr #32
    396c:	0e609102 	wmacseq	wr9, wr0, wr2
    3970:	000018d8 	ldrdeq	r1, [r0], -r8
    3974:	4501c702 	strmi	ip, [r1, #-1794]	; 0x702
    3978:	02000000 	andeq	r0, r0, #0
    397c:	040e5091 	streq	r5, [lr], #-145	; 0x91
    3980:	02000019 	andeq	r0, r0, #25
    3984:	004501c7 	subeq	r0, r5, r7, asr #3
    3988:	91020000 	mrsls	r0, (UNDEF: 2)
    398c:	185d0e44 	ldmdane	sp, {r2, r6, r9, sl, fp}^
    3990:	c7020000 	strgt	r0, [r2, -r0]
    3994:	00004501 	andeq	r4, r0, r1, lsl #10
    3998:	5c910200 	ldcpl	2, cr0, [r1], {0}
    399c:	0005a30e 	andeq	sl, r5, lr, lsl #6
    39a0:	01c70200 	biceq	r0, r7, r0, lsl #4
    39a4:	00000045 	andeq	r0, r0, r5, asr #32
    39a8:	0e489102 	wmacueq	wr9, wr8, wr2
    39ac:	0000192a 	andeq	r1, r0, sl, lsr #18
    39b0:	4501c802 	strmi	ip, [r1, #-2050]	; 0x802
    39b4:	02000000 	andeq	r0, r0, #0
    39b8:	d60e5891 			; <UNDEFINED> instruction: 0xd60e5891
    39bc:	02000003 	andeq	r0, r0, #3
    39c0:	004501c9 	subeq	r0, r5, r9, asr #3
    39c4:	91020000 	mrsls	r0, (UNDEF: 2)
    39c8:	18680e54 	stmdane	r8!, {r2, r4, r6, r9, sl, fp}^
    39cc:	ca020000 	bgt	839d4 <MV_CPU_LE+0x839d3>
    39d0:	00008c01 	andeq	r8, r0, r1, lsl #24
    39d4:	fc910300 	ldc2	3, cr0, [r1], {0}
    39d8:	0112007a 	tsteq	r2, sl, ror r0
    39dc:	00001910 	andeq	r1, r0, r0, lsl r9
    39e0:	0102b102 	tsteq	r2, r2, lsl #2
    39e4:	00000081 	andeq	r0, r0, r1, lsl #1
    39e8:	4000bfd0 	ldrdmi	fp, [r0], -r0
    39ec:	4000c244 	andmi	ip, r0, r4, asr #4
    39f0:	000011d8 	ldrdeq	r1, [r0], -r8
    39f4:	00000636 	andeq	r0, r0, r6, lsr r6
    39f8:	0014470d 	andseq	r4, r4, sp, lsl #14
    39fc:	02b10200 	adcseq	r0, r1, #0
    3a00:	0000035a 	andeq	r0, r0, sl, asr r3
    3a04:	0d4c9102 	wstrdeq	wr9, [ip, #-8]
    3a08:	00001a54 	andeq	r1, r0, r4, asr sl
    3a0c:	4502b102 	strmi	fp, [r2, #-258]	; 0x102
    3a10:	02000000 	andeq	r0, r0, #0
    3a14:	970d4891 			; <UNDEFINED> instruction: 0x970d4891
    3a18:	02000018 	andeq	r0, r0, #24
    3a1c:	004502b1 	strheq	r0, [r5], #-33	; 0xffffffdf
    3a20:	91020000 	mrsls	r0, (UNDEF: 2)
    3a24:	03d60d44 	bicseq	r0, r6, #4352	; 0x1100
    3a28:	b1020000 	mrslt	r0, (UNDEF: 2)
    3a2c:	00004502 	andeq	r4, r0, r2, lsl #10
    3a30:	40910200 	addsmi	r0, r1, r0, lsl #4
    3a34:	0017850e 	andseq	r8, r7, lr, lsl #10
    3a38:	02b30200 	adcseq	r0, r3, #0
    3a3c:	00000045 	andeq	r0, r0, r5, asr #32
    3a40:	0e6c9102 	wmacseq	wr9, wr12, wr2
    3a44:	0000188a 	andeq	r1, r0, sl, lsl #17
    3a48:	4502b402 	strmi	fp, [r2, #-1026]	; 0x402
    3a4c:	02000000 	andeq	r0, r0, #0
    3a50:	0b0e5091 	bleq	397c9c <MV_CPU_LE+0x397c9b>
    3a54:	02000018 	andeq	r0, r0, #24
    3a58:	004502b5 	strheq	r0, [r5], #-37	; 0xffffffdb
    3a5c:	91020000 	mrsls	r0, (UNDEF: 2)
    3a60:	19980e68 	ldmibne	r8, {r3, r5, r6, r9, sl, fp}
    3a64:	b6020000 	strlt	r0, [r2], -r0
    3a68:	00004502 	andeq	r4, r0, r2, lsl #10
    3a6c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3a70:	0019040e 	andseq	r0, r9, lr, lsl #8
    3a74:	02b70200 	adcseq	r0, r7, #0
    3a78:	00000045 	andeq	r0, r0, r5, asr #32
    3a7c:	0e609102 	wmacseq	wr9, wr0, wr2
    3a80:	000014dc 	ldrdeq	r1, [r0], -ip
    3a84:	4502b702 	strmi	fp, [r2, #-1794]	; 0x702
    3a88:	02000000 	andeq	r0, r0, #0
    3a8c:	b10e5c91 			; <UNDEFINED> instruction: 0xb10e5c91
    3a90:	02000019 	andeq	r0, r0, #25
    3a94:	004502b7 	strheq	r0, [r5], #-39	; 0xffffffd9
    3a98:	91020000 	mrsls	r0, (UNDEF: 2)
    3a9c:	19a70e54 	stmibne	r7!, {r2, r4, r6, r9, sl, fp}
    3aa0:	b8020000 	stmdalt	r2, {}	; <UNPREDICTABLE>
    3aa4:	00004502 	andeq	r4, r0, r2, lsl #10
    3aa8:	58910200 	ldmpl	r1, {r9}
    3aac:	eb011200 	bl	482b4 <MV_CPU_LE+0x482b3>
    3ab0:	02000018 	andeq	r0, r0, #24
    3ab4:	81010333 	tsthi	r1, r3, lsr r3
    3ab8:	44000000 	strmi	r0, [r0]
    3abc:	784000c2 	stmdavc	r0, {r1, r6, r7}^
    3ac0:	124000ca 	subne	r0, r0, #202	; 0xca
    3ac4:	a6000012 			; <UNDEFINED> instruction: 0xa6000012
    3ac8:	0d000007 	wstrbeq	wr0, [r0, #-7]
    3acc:	00001447 	andeq	r1, r0, r7, asr #8
    3ad0:	5a033302 	bpl	d06e0 <MV_CPU_LE+0xd06df>
    3ad4:	03000003 	movweq	r0, #3
    3ad8:	0d7ee491 	ldcleq	4, cr14, [lr, #-580]!	; 0xfffffdbc
    3adc:	00001867 	andeq	r1, r0, r7, ror #16
    3ae0:	a6033302 	strge	r3, [r3], -r2, lsl #6
    3ae4:	03000007 	movweq	r0, #7
    3ae8:	0d7ee091 	wldrheq	wr14, [lr, #-145]!
    3aec:	00001a21 	andeq	r1, r0, r1, lsr #20
    3af0:	8c033302 	stchi	3, cr3, [r3], {2}
    3af4:	03000000 	movweq	r0, #0
    3af8:	0d7edc91 	ldcleq	12, cr13, [lr, #-580]!	; 0xfffffdbc
    3afc:	00001a53 	andeq	r1, r0, r3, asr sl
    3b00:	a5033302 	strge	r3, [r3, #-770]	; 0x302
    3b04:	03000000 	movweq	r0, #0
    3b08:	0d7ed891 	ldcleq	8, cr13, [lr, #-580]!	; 0xfffffdbc
    3b0c:	00001897 	muleq	r0, r7, r8
    3b10:	45033302 	strmi	r3, [r3, #-770]	; 0x302
    3b14:	02000000 	andeq	r0, r0, #0
    3b18:	d60d0091 			; <UNDEFINED> instruction: 0xd60d0091
    3b1c:	02000003 	andeq	r0, r0, #3
    3b20:	00450333 	subeq	r0, r5, r3, lsr r3
    3b24:	91020000 	mrsls	r0, (UNDEF: 2)
    3b28:	18c40e04 	stmiane	r4, {r2, r9, sl, fp}^
    3b2c:	36020000 	strcc	r0, [r2], -r0
    3b30:	0007ac03 	andeq	sl, r7, r3, lsl #24
    3b34:	40910200 	addsmi	r0, r1, r0, lsl #4
    3b38:	0018730e 	andseq	r7, r8, lr, lsl #6
    3b3c:	03390200 	teqeq	r9, #0
    3b40:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    3b44:	7fb09103 	svcvc	0x00b09103
    3b48:	0014dc0e 	andseq	sp, r4, lr, lsl #24
    3b4c:	033a0200 	teqeq	sl, #0
    3b50:	00000045 	andeq	r0, r0, r5, asr #32
    3b54:	0e6c9102 	wmacseq	wr9, wr12, wr2
    3b58:	00001a27 	andeq	r1, r0, r7, lsr #20
    3b5c:	45033a02 	strmi	r3, [r3, #-2562]	; 0xa02
    3b60:	02000000 	andeq	r0, r0, #0
    3b64:	000e6891 	muleq	lr, r1, r8
    3b68:	02000018 	andeq	r0, r0, #24
    3b6c:	0045033b 	subeq	r0, r5, fp, lsr r3
    3b70:	91020000 	mrsls	r0, (UNDEF: 2)
    3b74:	18150e64 	ldmdane	r5, {r2, r5, r6, r9, sl, fp}
    3b78:	3b020000 	blcc	83b80 <MV_CPU_LE+0x83b7f>
    3b7c:	00004503 	andeq	r4, r0, r3, lsl #10
    3b80:	60910200 	addsvs	r0, r1, r0, lsl #4
    3b84:	00183b0e 	andseq	r3, r8, lr, lsl #22
    3b88:	033c0200 	teqeq	ip, #0
    3b8c:	00000045 	andeq	r0, r0, r5, asr #32
    3b90:	0e5c9102 	wmacuzeq	wr9, wr12, wr2
    3b94:	00001a15 	andeq	r1, r0, r5, lsl sl
    3b98:	45033d02 	strmi	r3, [r3, #-3330]	; 0xd02
    3b9c:	02000000 	andeq	r0, r0, #0
    3ba0:	5a0e5891 	bpl	399dec <MV_CPU_LE+0x399deb>
    3ba4:	02000019 	andeq	r0, r0, #25
    3ba8:	043f033e 	ldrteq	r0, [pc], #-830	; 3bb0 <MV_CPU_LE+0x3baf>
    3bac:	91030000 	mrsls	r0, (UNDEF: 3)
    3bb0:	f90e7f8c 			; <UNDEFINED> instruction: 0xf90e7f8c
    3bb4:	02000018 	andeq	r0, r0, #24
    3bb8:	07d2033f 			; <UNDEFINED> instruction: 0x07d2033f
    3bbc:	91030000 	mrsls	r0, (UNDEF: 3)
    3bc0:	4d0e7ee8 	stcmi	14, cr7, [lr, #-928]	; 0xfffffc60
    3bc4:	02000019 	andeq	r0, r0, #25
    3bc8:	00450340 	subeq	r0, r5, r0, asr #6
    3bcc:	91020000 	mrsls	r0, (UNDEF: 2)
    3bd0:	177c0e54 			; <UNDEFINED> instruction: 0x177c0e54
    3bd4:	41020000 	mrsmi	r0, (UNDEF: 2)
    3bd8:	00004503 	andeq	r4, r0, r3, lsl #10
    3bdc:	48910200 	ldmmi	r1, {r9}
    3be0:	00176e0e 	andseq	r6, r7, lr, lsl #28
    3be4:	03420200 	movteq	r0, #8704	; 0x2200
    3be8:	00000045 	andeq	r0, r0, r5, asr #32
    3bec:	0e509102 	wmacuzeq	wr9, wr0, wr2
    3bf0:	000019e6 	andeq	r1, r0, r6, ror #19
    3bf4:	45034302 	strmi	r4, [r3, #-770]	; 0x302
    3bf8:	02000000 	andeq	r0, r0, #0
    3bfc:	01134c91 			; <UNDEFINED> instruction: 0x01134c91
    3c00:	000013ba 			; <UNDEFINED> instruction: 0x000013ba
    3c04:	e2010004 	and	r0, r1, #4
    3c08:	01000007 	tsteq	r0, r7
    3c0c:	0007e214 	andeq	lr, r7, r4, lsl r2
    3c10:	003e1400 	eorseq	r1, lr, r0, lsl #8
    3c14:	50140000 	andspl	r0, r4, r0
    3c18:	00000000 	andeq	r0, r0, r0
    3c1c:	8c040500 	stchi	5, cr0, [r4], {0}
    3c20:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3c24:	0000002c 	andeq	r0, r0, ip, lsr #32
    3c28:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    3c2c:	0000500a 	andeq	r5, r0, sl
    3c30:	09000700 	stmdbeq	r0, {r8, r9, sl}
    3c34:	0000002c 	andeq	r0, r0, ip, lsr #32
    3c38:	000007d2 	ldrdeq	r0, [r0], -r2
    3c3c:	0000500a 	andeq	r5, r0, sl
    3c40:	500a0100 	andpl	r0, sl, r0, lsl #2
    3c44:	07000000 	streq	r0, [r0, -r0]
    3c48:	008c0900 	addeq	r0, ip, r0, lsl #18
    3c4c:	07e20000 	strbeq	r0, [r2, r0]!
    3c50:	500a0000 	andpl	r0, sl, r0
    3c54:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3c58:	12041500 	andne	r1, r4, #0
    3c5c:	00181f01 	andseq	r1, r8, r1, lsl #30
    3c60:	04300200 	ldrteq	r0, [r0], #-512	; 0x200
    3c64:	00008101 	andeq	r8, r0, r1, lsl #2
    3c68:	00ca7800 	sbceq	r7, sl, r0, lsl #16
    3c6c:	00ccd040 	sbceq	sp, ip, r0, asr #32
    3c70:	00124c40 	andseq	r4, r2, r0, asr #24
    3c74:	00089900 	andeq	r9, r8, r0, lsl #18
    3c78:	14470d00 	strbne	r0, [r7], #-3328	; 0xd00
    3c7c:	30020000 	andcc	r0, r2, r0
    3c80:	00035a04 	andeq	r5, r3, r4, lsl #20
    3c84:	ac910300 	ldcge	3, cr0, [r1], {0}
    3c88:	1a210d7f 	bne	84728c <MV_CPU_LE+0x84728b>
    3c8c:	30020000 	andcc	r0, r2, r0
    3c90:	00008c04 	andeq	r8, r0, r4, lsl #24
    3c94:	a8910300 	ldmge	r1, {r8, r9}
    3c98:	14dc0e7f 	ldrbne	r0, [ip], #3711	; 0xe7f
    3c9c:	32020000 	andcc	r0, r2, #0
    3ca0:	00004504 	andeq	r4, r0, r4, lsl #10
    3ca4:	6c910200 	ldcvs	2, cr0, [r1], {0}
    3ca8:	0018310e 	andseq	r3, r8, lr, lsl #2
    3cac:	04320200 	ldrteq	r0, [r2], #-512	; 0x200
    3cb0:	00000045 	andeq	r0, r0, r5, asr #32
    3cb4:	0e689102 	wmacseq	wr9, wr8, wr2
    3cb8:	00001a27 	andeq	r1, r0, r7, lsr #20
    3cbc:	45043202 	strmi	r3, [r4, #-514]	; 0x202
    3cc0:	02000000 	andeq	r0, r0, #0
    3cc4:	7c0e6491 	stcvc	4, cr6, [lr], {145}	; 0x91
    3cc8:	02000017 	andeq	r0, r0, #23
    3ccc:	00450433 	subeq	r0, r5, r3, lsr r4
    3cd0:	91020000 	mrsls	r0, (UNDEF: 2)
    3cd4:	19410e58 	stmdbne	r1, {r3, r4, r6, r9, sl, fp}^
    3cd8:	34020000 	strcc	r0, [r2]
    3cdc:	00004504 	andeq	r4, r0, r4, lsl #10
    3ce0:	60910200 	addsvs	r0, r1, r0, lsl #4
    3ce4:	0018df0e 	andseq	sp, r8, lr, lsl #30
    3ce8:	04350200 	ldrteq	r0, [r5], #-512	; 0x200
    3cec:	00000045 	andeq	r0, r0, r5, asr #32
    3cf0:	165c9102 	ldrbne	r9, [ip], -r2, lsl #2
    3cf4:	00000328 	andeq	r0, r0, r8, lsr #6
    3cf8:	45043602 	strmi	r3, [r4, #-1538]	; 0x602
    3cfc:	0e000000 	woreq	wr0, wr0, wr0
    3d00:	00001992 	muleq	r0, r2, r9
    3d04:	3f043702 	svccc	0x00043702
    3d08:	03000004 	movweq	r0, #4
    3d0c:	007fb491 			; <UNDEFINED> instruction: 0x007fb491
    3d10:	19c60112 	stmibne	r6, {r1, r4, r8}^
    3d14:	82020000 	andhi	r0, r2, #0
    3d18:	00810104 	addeq	r0, r1, r4, lsl #2
    3d1c:	ccd00000 	wldrhgt	wr0, [r0]
    3d20:	cf104000 	svcgt	0x00104000
    3d24:	12864000 	addne	r4, r6, #0
    3d28:	09bf0000 	ldmibeq	pc!, {}	; <UNPREDICTABLE>
    3d2c:	470d0000 	strmi	r0, [sp, -r0]
    3d30:	02000014 	andeq	r0, r0, #20
    3d34:	035a0482 	cmpeq	sl, #-2113929216	; 0x82000000
    3d38:	91030000 	mrsls	r0, (UNDEF: 3)
    3d3c:	af0e7ef4 	svcge	0x000e7ef4
    3d40:	02000017 	andeq	r0, r0, #23
    3d44:	043f0487 	ldrteq	r0, [pc], #-1159	; 3d4c <MV_CPU_LE+0x3d4b>
    3d48:	91030000 	mrsls	r0, (UNDEF: 3)
    3d4c:	480e7fa0 	stmdami	lr, {r5, r7, r8, r9, sl, fp, ip, sp, lr}
    3d50:	02000018 	andeq	r0, r0, #24
    3d54:	043f048a 	ldrteq	r0, [pc], #-1162	; 3d5c <MV_CPU_LE+0x3d5b>
    3d58:	91030000 	mrsls	r0, (UNDEF: 3)
    3d5c:	d90e7efc 	stmdble	lr, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr}
    3d60:	02000019 	andeq	r0, r0, #25
    3d64:	0045048c 	subeq	r0, r5, ip, lsl #9
    3d68:	91020000 	mrsls	r0, (UNDEF: 2)
    3d6c:	1868165c 	stmdane	r8!, {r2, r3, r4, r6, r9, sl, ip}^
    3d70:	8d020000 	wstrbhi	wr0, [r2]
    3d74:	00008c04 	andeq	r8, r0, r4, lsl #24
    3d78:	1a540e00 	bne	1507580 <MV_CPU_LE+0x150757f>
    3d7c:	8e020000 	worhi	wr0, wr2, wr0
    3d80:	00004504 	andeq	r4, r0, r4, lsl #10
    3d84:	48910200 	ldmmi	r1, {r9}
    3d88:	00177c0e 	andseq	r7, r7, lr, lsl #24
    3d8c:	048f0200 	streq	r0, [pc], #512	; 3d94 <MV_CPU_LE+0x3d93>
    3d90:	00000045 	andeq	r0, r0, r5, asr #32
    3d94:	0e549102 	wmacuzeq	wr9, wr4, wr2
    3d98:	000019bb 			; <UNDEFINED> instruction: 0x000019bb
    3d9c:	45049002 	strmi	r9, [r4, #-2]
    3da0:	02000000 	andeq	r0, r0, #0
    3da4:	dc0e6c91 	stcle	12, cr6, [lr], {145}	; 0x91
    3da8:	02000014 	andeq	r0, r0, #20
    3dac:	00450491 	umaaleq	r0, r5, r1, r4
    3db0:	91020000 	mrsls	r0, (UNDEF: 2)
    3db4:	18d80e68 	ldmne	r8, {r3, r5, r6, r9, sl, fp}^
    3db8:	91020000 	mrsls	r0, (UNDEF: 2)
    3dbc:	00004504 	andeq	r4, r0, r4, lsl #10
    3dc0:	58910200 	ldmpl	r1, {r9}
    3dc4:	001a2716 	andseq	r2, sl, r6, lsl r7
    3dc8:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3dcc:	00000045 	andeq	r0, r0, r5, asr #32
    3dd0:	0019040e 	andseq	r0, r9, lr, lsl #8
    3dd4:	04910200 	ldreq	r0, [r1], #512	; 0x200
    3dd8:	00000045 	andeq	r0, r0, r5, asr #32
    3ddc:	0e509102 	wmacuzeq	wr9, wr0, wr2
    3de0:	0000185d 	andeq	r1, r0, sp, asr r8
    3de4:	45049102 	strmi	r9, [r4, #-258]	; 0x102
    3de8:	02000000 	andeq	r0, r0, #0
    3dec:	a30e6491 	movwge	r6, #58513	; 0xe491
    3df0:	02000005 	andeq	r0, r0, #5
    3df4:	00450491 	umaaleq	r0, r5, r1, r4
    3df8:	91020000 	mrsls	r0, (UNDEF: 2)
    3dfc:	192a0e4c 	stmdbne	sl!, {r2, r3, r6, r9, sl, fp}
    3e00:	92020000 	andls	r0, r2, #0
    3e04:	00004504 	andeq	r4, r0, r4, lsl #10
    3e08:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    3e0c:	0003d60e 	andeq	sp, r3, lr, lsl #12
    3e10:	04930200 	ldreq	r0, [r3], #512	; 0x200
    3e14:	00000045 	andeq	r0, r0, r5, asr #32
    3e18:	17609102 	strbne	r9, [r0, -r2, lsl #2]!
    3e1c:	4000cde6 	andmi	ip, r0, r6, ror #27
    3e20:	4000cece 	andmi	ip, r0, lr, asr #29
    3e24:	17bf0118 			; <UNDEFINED> instruction: 0x17bf0118
    3e28:	d0020000 	andle	r0, r2, r0
    3e2c:	00003e04 	andeq	r3, r0, r4, lsl #28
    3e30:	00190100 	andseq	r0, r9, r0, lsl #2
    3e34:	01120000 	tsteq	r2, r0
    3e38:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    3e3c:	01055102 	tsteq	r5, r2, lsl #2
    3e40:	00000081 	andeq	r0, r0, r1, lsl #1
    3e44:	4000cf10 	andmi	ip, r0, r0, lsl pc
    3e48:	4000d10c 	andmi	sp, r0, ip, lsl #2
    3e4c:	000012c0 	andeq	r1, r0, r0, asr #5
    3e50:	00000aa2 	andeq	r0, r0, r2, lsr #21
    3e54:	0014470d 	andseq	r4, r4, sp, lsl #14
    3e58:	05510200 	ldrbeq	r0, [r1, #-512]	; 0x200
    3e5c:	0000035a 	andeq	r0, r0, sl, asr r3
    3e60:	7fac9103 	svcvc	0x00ac9103
    3e64:	001a540d 	andseq	r5, sl, sp, lsl #8
    3e68:	05510200 	ldrbeq	r0, [r1, #-512]	; 0x200
    3e6c:	00000045 	andeq	r0, r0, r5, asr #32
    3e70:	7fa89103 	svcvc	0x00a89103
    3e74:	0018970d 	andseq	r9, r8, sp, lsl #14
    3e78:	05510200 	ldrbeq	r0, [r1, #-512]	; 0x200
    3e7c:	00000045 	andeq	r0, r0, r5, asr #32
    3e80:	7fa49103 	svcvc	0x00a49103
    3e84:	0003d60d 	andeq	sp, r3, sp, lsl #12
    3e88:	05510200 	ldrbeq	r0, [r1, #-512]	; 0x200
    3e8c:	00000045 	andeq	r0, r0, r5, asr #32
    3e90:	7fa09103 	svcvc	0x00a09103
    3e94:	0017850e 	andseq	r8, r7, lr, lsl #10
    3e98:	05530200 	ldrbeq	r0, [r3, #-512]	; 0x200
    3e9c:	00000045 	andeq	r0, r0, r5, asr #32
    3ea0:	0e6c9102 	wmacseq	wr9, wr12, wr2
    3ea4:	0000188a 	andeq	r1, r0, sl, lsl #17
    3ea8:	45055402 	strmi	r5, [r5, #-1026]	; 0x402
    3eac:	02000000 	andeq	r0, r0, #0
    3eb0:	0b0e5891 	bleq	39a0fc <MV_CPU_LE+0x39a0fb>
    3eb4:	02000018 	andeq	r0, r0, #24
    3eb8:	00450555 	subeq	r0, r5, r5, asr r5
    3ebc:	91020000 	mrsls	r0, (UNDEF: 2)
    3ec0:	177c0e68 	ldrbne	r0, [ip, -r8, ror #28]!
    3ec4:	56020000 	strpl	r0, [r2], -r0
    3ec8:	00004505 	andeq	r4, r0, r5, lsl #10
    3ecc:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3ed0:	0014dc0e 	andseq	sp, r4, lr, lsl #24
    3ed4:	05560200 	ldrbeq	r0, [r6, #-512]	; 0x200
    3ed8:	00000045 	andeq	r0, r0, r5, asr #32
    3edc:	0e609102 	wmacseq	wr9, wr0, wr2
    3ee0:	000019a7 	andeq	r1, r0, r7, lsr #19
    3ee4:	45055702 	strmi	r5, [r5, #-1794]	; 0x702
    3ee8:	02000000 	andeq	r0, r0, #0
    3eec:	b80e5c91 	stmdalt	lr, {r0, r4, r7, sl, fp, ip, lr}
    3ef0:	02000018 	andeq	r0, r0, #24
    3ef4:	043f0558 	ldrteq	r0, [pc], #-1368	; 3efc <MV_CPU_LE+0x3efb>
    3ef8:	91030000 	mrsls	r0, (UNDEF: 3)
    3efc:	a4177fb4 	ldrge	r7, [r7], #-4020	; 0xfb4
    3f00:	564000cf 	strbpl	r0, [r0], -pc, asr #1
    3f04:	184000d0 	stmdane	r0, {r4, r6, r7}^
    3f08:	00196701 	andseq	r6, r9, r1, lsl #14
    3f0c:	057c0200 	ldrbeq	r0, [ip, #-512]!	; 0x200
    3f10:	0000003e 	andeq	r0, r0, lr, lsr r0
    3f14:	00001901 	andeq	r1, r0, r1, lsl #18
    3f18:	2c011a00 	stccs	10, cr1, [r1], {0}
    3f1c:	0200001a 	andeq	r0, r0, #26
    3f20:	0c0105aa 	stceq	5, cr0, [r1], {170}	; 0xaa
    3f24:	a64000d1 			; <UNDEFINED> instruction: 0xa64000d1
    3f28:	fa4000d1 	blx	1004274 <MV_CPU_LE+0x1004273>
    3f2c:	08000012 	stmdaeq	r0, {r1, r4}
    3f30:	0d00000b 	wstrbeq	wr0, [r0, #-11]
    3f34:	000000cd 	andeq	r0, r0, sp, asr #1
    3f38:	4505aa02 	strmi	sl, [r5, #-2562]	; 0xa02
    3f3c:	02000000 	andeq	r0, r0, #0
    3f40:	dc0d6c91 	stcle	12, cr6, [sp], {145}	; 0x91
    3f44:	02000014 	andeq	r0, r0, #20
    3f48:	004505aa 	subeq	r0, r5, sl, lsr #11
    3f4c:	91020000 	mrsls	r0, (UNDEF: 2)
    3f50:	17d90d68 	ldrbne	r0, [r9, r8, ror #26]
    3f54:	aa020000 	bge	83f5c <MV_CPU_LE+0x83f5b>
    3f58:	00004505 	andeq	r4, r0, r5, lsl #10
    3f5c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3f60:	0005a30e 	andeq	sl, r5, lr, lsl #6
    3f64:	05ac0200 	streq	r0, [ip, #512]!	; 0x200
    3f68:	00000045 	andeq	r0, r0, r5, asr #32
    3f6c:	0e749102 	wmacszeq	wr9, wr4, wr2
    3f70:	00000e33 	andeq	r0, r0, r3, lsr lr
    3f74:	4505ac02 	strmi	sl, [r5, #-3074]	; 0xc02
    3f78:	02000000 	andeq	r0, r0, #0
    3f7c:	12007091 	andne	r7, r0, #145	; 0x91
    3f80:	00179101 	andseq	r9, r7, r1, lsl #2
    3f84:	05c70200 	strbeq	r0, [r7, #512]	; 0x200
    3f88:	00008101 	andeq	r8, r0, r1, lsl #2
    3f8c:	00d1a800 	sbcseq	sl, r1, r0, lsl #16
    3f90:	00d2d040 	sbcseq	sp, r2, r0, asr #32
    3f94:	00133240 	andseq	r3, r3, r0, asr #4
    3f98:	000b8900 	andeq	r8, fp, r0, lsl #18
    3f9c:	14470d00 	strbne	r0, [r7], #-3328	; 0xd00
    3fa0:	c7020000 	strgt	r0, [r2, -r0]
    3fa4:	00035a05 	andeq	r5, r3, r5, lsl #20
    3fa8:	5c910200 	ldcpl	2, cr0, [r1], {0}
    3fac:	0005a316 	andeq	sl, r5, r6, lsl r3
    3fb0:	05c90200 	strbeq	r0, [r9, #512]	; 0x200
    3fb4:	00000045 	andeq	r0, r0, r5, asr #32
    3fb8:	0000cd0e 	andeq	ip, r0, lr, lsl #26
    3fbc:	05c90200 	strbeq	r0, [r9, #512]	; 0x200
    3fc0:	00000045 	andeq	r0, r0, r5, asr #32
    3fc4:	0e6c9102 	wmacseq	wr9, wr12, wr2
    3fc8:	000000f7 	strdeq	r0, [r0], -r7
    3fcc:	4505c902 	strmi	ip, [r5, #-2306]	; 0x902
    3fd0:	02000000 	andeq	r0, r0, #0
    3fd4:	d00e6891 	mulle	lr, r1, r8
    3fd8:	02000017 	andeq	r0, r0, #23
    3fdc:	004505c9 	subeq	r0, r5, r9, asr #11
    3fe0:	91020000 	mrsls	r0, (UNDEF: 2)
    3fe4:	69751b64 	ldmdbvs	r5!, {r2, r5, r6, r8, r9, fp, ip}^
    3fe8:	05c90200 	strbeq	r0, [r9, #512]	; 0x200
    3fec:	00000045 	andeq	r0, r0, r5, asr #32
    3ff0:	0017f30e 	andseq	pc, r7, lr, lsl #6
    3ff4:	05ca0200 	strbeq	r0, [sl, #512]	; 0x200
    3ff8:	00000045 	andeq	r0, r0, r5, asr #32
    3ffc:	00609102 	rsbeq	r9, r0, r2, lsl #2
    4000:	00004509 	andeq	r4, r0, r9, lsl #10
    4004:	000b9900 	andeq	r9, fp, r0, lsl #18
    4008:	00500a00 	subseq	r0, r0, r0, lsl #20
    400c:	00470000 	subeq	r0, r7, r0
    4010:	0017e411 	andseq	lr, r7, r1, lsl r4
    4014:	89590200 	ldmdbhi	r9, {r9}^
    4018:	0500000b 	streq	r0, [r0, #-11]
    401c:	01822003 	orreq	r2, r2, r3
    4020:	18a71c40 	stmiane	r7!, {r6, sl, fp, ip}
    4024:	5c020000 	wstrbpl	wr0, [r2]
    4028:	00000360 	andeq	r0, r0, r0, ror #6
    402c:	421c0101 	andsmi	r0, ip, #1073741824	; 0x40000000
    4030:	0200001a 	andeq	r0, r0, #26
    4034:	00043f5d 	andeq	r3, r4, sp, asr pc
    4038:	09010100 	stmdbeq	r1, {r8}
    403c:	00000045 	andeq	r0, r0, r5, asr #32
    4040:	00000bda 	ldrdeq	r0, [r0], -sl
    4044:	0000500a 	andeq	r5, r0, sl
    4048:	500a0100 	andpl	r0, sl, r0, lsl #2
    404c:	0f000000 	svceq	0x00000000
    4050:	151f1c00 	ldrne	r1, [pc, #-3072]	; 3458 <MV_CPU_LE+0x3457>
    4054:	60020000 	andvs	r0, r2, r0
    4058:	00000bc4 	andeq	r0, r0, r4, asr #23
    405c:	45090101 	strmi	r0, [r9, #-257]	; 0x101
    4060:	fd000000 	stc2	0, cr0, [r0]
    4064:	0a00000b 	beq	4098 <MV_CPU_LE+0x4097>
    4068:	00000050 	andeq	r0, r0, r0, asr r0
    406c:	00500a07 	subseq	r0, r0, r7, lsl #20
    4070:	00070000 	andeq	r0, r7, r0
    4074:	0016c61c 	andseq	ip, r6, ip, lsl r6
    4078:	e7630200 	strb	r0, [r3, -r0, lsl #4]!
    407c:	0100000b 	tsteq	r0, fp
    4080:	18a71c01 	stmiane	r7!, {r0, sl, fp, ip}
    4084:	5c020000 	wstrbpl	wr0, [r2]
    4088:	00000360 	andeq	r0, r0, r0, ror #6
    408c:	421c0101 	andsmi	r0, ip, #1073741824	; 0x40000000
    4090:	0200001a 	andeq	r0, r0, #26
    4094:	00043f5d 	andeq	r3, r4, sp, asr pc
    4098:	1c010100 	wstrwne	wr0, [r1]
    409c:	0000151f 	andeq	r1, r0, pc, lsl r5
    40a0:	0bc46002 	bleq	ff11c0b0 <uiXorRegsMaskBackup+0xbf1032d4>
    40a4:	01010000 	mrseq	r0, (UNDEF: 1)
    40a8:	0016c61c 	andseq	ip, r6, ip, lsl r6
    40ac:	e7630200 	strb	r0, [r3, -r0, lsl #4]!
    40b0:	0100000b 	tsteq	r0, fp
    40b4:	05380001 	ldreq	r0, [r8, #-1]!
    40b8:	00020000 	andeq	r0, r2, r0
    40bc:	00000c4e 	andeq	r0, r0, lr, asr #24
    40c0:	05040104 	streq	r0, [r4, #-260]	; 0x104
    40c4:	86010000 	strhi	r0, [r1], -r0
    40c8:	6400001a 	strvs	r0, [r0], #-26
    40cc:	d0000016 	andle	r0, r0, r6, lsl r0
    40d0:	084000d2 	stmdaeq	r0, {r1, r4, r6, r7}^
    40d4:	494000e1 	stmdbmi	r0, {r0, r5, r6, r7}^
    40d8:	0200001a 	andeq	r0, r0, #26
    40dc:	053d0801 	ldreq	r0, [sp, #-2049]!	; 0x801
    40e0:	01020000 	mrseq	r0, (UNDEF: 2)
    40e4:	00053408 	andeq	r3, r5, r8, lsl #8
    40e8:	05040300 	streq	r0, [r4, #-768]	; 0x300
    40ec:	00746e69 	rsbseq	r6, r4, r9, ror #28
    40f0:	00006804 	andeq	r6, r0, r4, lsl #16
    40f4:	45ab0100 	strmi	r0, [fp, #256]!	; 0x100
    40f8:	02000000 	andeq	r0, r0, #0
    40fc:	015f0704 	cmpeq	pc, r4, lsl #14
    4100:	02020000 	andeq	r0, r2, #0
    4104:	00044c05 	andeq	r4, r4, r5, lsl #24
    4108:	07020200 	streq	r0, [r2, -r0, lsl #4]
    410c:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
    4110:	2f050802 	svccs	0x00050802
    4114:	02000003 	andeq	r0, r0, #3
    4118:	01550708 	cmpeq	r5, r8, lsl #14
    411c:	04020000 	streq	r0, [r2]
    4120:	00033405 	andeq	r3, r3, r5, lsl #8
    4124:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4128:	0000015a 	andeq	r0, r0, sl, asr r1
    412c:	00065b04 	andeq	r5, r6, r4, lsl #22
    4130:	33bb0100 			; <UNDEFINED> instruction: 0x33bb0100
    4134:	04000000 	streq	r0, [r0]
    4138:	00000015 	andeq	r0, r0, r5, lsl r0
    413c:	0033bc01 	eorseq	fp, r3, r1, lsl #24
    4140:	04020000 	streq	r0, [r2]
    4144:	00013d04 	andeq	r3, r1, r4, lsl #26
    4148:	04080200 	streq	r0, [r8], #-512	; 0x200
    414c:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4150:	00147105 	andseq	r7, r4, r5, lsl #2
    4154:	03082c00 	movweq	r2, #35840	; 0x8c00
    4158:	0001e2f1 	strdeq	lr, [r1], -r1
    415c:	14150600 	ldrne	r0, [r5], #-1536	; 0x600
    4160:	f2030000 	vhadd.s8	d0, d3, d0
    4164:	0000003a 	andeq	r0, r0, sl, lsr r0
    4168:	06002302 	streq	r2, [r0], -r2, lsl #6
    416c:	00000646 	andeq	r0, r0, r6, asr #12
    4170:	003af303 	eorseq	pc, sl, r3, lsl #6
    4174:	23020000 	movwcs	r0, #8192	; 0x2000
    4178:	15ab0604 	strne	r0, [fp, #1540]!	; 0x604
    417c:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    4180:	0000003a 	andeq	r0, r0, sl, lsr r0
    4184:	06082302 	streq	r2, [r8], -r2, lsl #6
    4188:	000016b5 			; <UNDEFINED> instruction: 0x000016b5
    418c:	003af503 	eorseq	pc, sl, r3, lsl #10
    4190:	23020000 	movwcs	r0, #8192	; 0x2000
    4194:	172f060c 	strne	r0, [pc, -ip, lsl #12]!
    4198:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    419c:	0000003a 	andeq	r0, r0, sl, lsr r0
    41a0:	06102302 	ldreq	r2, [r0], -r2, lsl #6
    41a4:	000001a0 	andeq	r0, r0, r0, lsr #3
    41a8:	003af703 	eorseq	pc, sl, r3, lsl #14
    41ac:	23020000 	movwcs	r0, #8192	; 0x2000
    41b0:	10160614 	andsne	r0, r6, r4, lsl r6
    41b4:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    41b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    41bc:	06182302 	ldreq	r2, [r8], -r2, lsl #6
    41c0:	0000154f 	andeq	r1, r0, pc, asr #10
    41c4:	01e2f903 	mvneq	pc, r3, lsl #18
    41c8:	23020000 	movwcs	r0, #8192	; 0x2000
    41cc:	1625061c 			; <UNDEFINED> instruction: 0x1625061c
    41d0:	fa030000 	blx	c41d8 <MV_CPU_LE+0xc41d7>
    41d4:	000001e2 	andeq	r0, r0, r2, ror #3
    41d8:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    41dc:	00158b06 	andseq	r8, r5, r6, lsl #22
    41e0:	3afb0300 	bcc	ffec4de8 <uiXorRegsMaskBackup+0xbfeac00c>
    41e4:	03000000 	movweq	r0, #0
    41e8:	060ffc23 	streq	pc, [pc], -r3, lsr #24
    41ec:	000013d6 	ldrdeq	r1, [r0], -r6
    41f0:	003afc03 	eorseq	pc, sl, r3, lsl #24
    41f4:	23030000 	movwcs	r0, #12288	; 0x3000
    41f8:	18061080 	stmdane	r6, {r7, ip}
    41fc:	03000016 	movweq	r0, #22
    4200:	00003afd 	strdeq	r3, [r0], -sp
    4204:	84230300 	strthi	r0, [r3], #-768	; 0x300
    4208:	157e0610 	ldrbne	r0, [lr, #-1552]!	; 0x610
    420c:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    4210:	0000003a 	andeq	r0, r0, sl, lsr r0
    4214:	10882303 	addne	r2, r8, r3, lsl #6
    4218:	00154306 	andseq	r4, r5, r6, lsl #6
    421c:	3aff0300 	bcc	fffc4e24 <uiXorRegsMaskBackup+0xbffac048>
    4220:	03000000 	movweq	r0, #0
    4224:	07108c23 	ldreq	r8, [r0, -r3, lsr #24]
    4228:	000014f8 	strdeq	r1, [r0], -r8
    422c:	3a010003 	bcc	44240 <MV_CPU_LE+0x4423f>
    4230:	03000000 	movweq	r0, #0
    4234:	07109023 	ldreq	r9, [r0, -r3, lsr #32]
    4238:	00000076 	andeq	r0, r0, r6, ror r0
    423c:	3a010103 	bcc	44650 <MV_CPU_LE+0x4464f>
    4240:	03000000 	movweq	r0, #0
    4244:	07109423 	ldreq	r9, [r0, -r3, lsr #8]
    4248:	000011eb 	andeq	r1, r0, fp, ror #3
    424c:	3a010203 	bcc	44a60 <MV_CPU_LE+0x44a5f>
    4250:	03000000 	movweq	r0, #0
    4254:	07109823 	ldreq	r9, [r0, -r3, lsr #16]
    4258:	000014d3 	ldrdeq	r1, [r0], -r3
    425c:	3a010303 	bcc	44e70 <MV_CPU_LE+0x44e6f>
    4260:	03000000 	movweq	r0, #0
    4264:	07109c23 	ldreq	r9, [r0, -r3, lsr #24]
    4268:	000015a1 	andeq	r1, r0, r1, lsr #11
    426c:	81010403 	tsthi	r1, r3, lsl #8
    4270:	03000000 	movweq	r0, #0
    4274:	0710a023 	ldreq	sl, [r0, -r3, lsr #32]
    4278:	000014ad 	andeq	r1, r0, sp, lsr #9
    427c:	81010503 	tsthi	r1, r3, lsl #10
    4280:	03000000 	movweq	r0, #0
    4284:	0710a423 	ldreq	sl, [r0, -r3, lsr #8]
    4288:	000016d8 	ldrdeq	r1, [r0], -r8
    428c:	81010603 	tsthi	r1, r3, lsl #12
    4290:	03000000 	movweq	r0, #0
    4294:	0010a823 	andseq	sl, r0, r3, lsr #16
    4298:	00003a08 	andeq	r3, r0, r8, lsl #20
    429c:	0001fe00 	andeq	pc, r1, r0, lsl #28
    42a0:	00450900 	subeq	r0, r5, r0, lsl #18
    42a4:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    42a8:	00000045 	andeq	r0, r0, r5, asr #32
    42ac:	00450908 	subeq	r0, r5, r8, lsl #18
    42b0:	00060000 	andeq	r0, r6, r0
    42b4:	0016fd0a 	andseq	pc, r6, sl, lsl #26
    42b8:	01070300 	mrseq	r0, SP_und
    42bc:	0000009a 	muleq	r0, sl, r0
    42c0:	0000ba0b 	andeq	fp, r0, fp, lsl #20
    42c4:	01810100 	orreq	r0, r1, r0, lsl #2
    42c8:	00003a01 	andeq	r3, r0, r1, lsl #20
    42cc:	00d2d000 	sbcseq	sp, r2, r0
    42d0:	00d2ec40 	sbcseq	lr, r2, r0, asr #24
    42d4:	00136b40 	andseq	r6, r3, r0, asr #22
    42d8:	00024600 	andeq	r4, r2, r0, lsl #12
    42dc:	045a0c00 	ldrbeq	r0, [sl], #-3072	; 0xc00
    42e0:	81010000 	mrshi	r0, (UNDEF: 1)
    42e4:	00003a01 	andeq	r3, r0, r1, lsl #20
    42e8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    42ec:	000ced0d 	andeq	lr, ip, sp, lsl #26
    42f0:	01830100 	orreq	r0, r3, r0, lsl #2
    42f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    42f8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    42fc:	1ae3010e 	bne	ff8c473c <uiXorRegsMaskBackup+0xbf8ab960>
    4300:	6b020000 	blvs	84308 <MV_CPU_LE+0x84307>
    4304:	00007601 	andeq	r7, r0, r1, lsl #12
    4308:	00d2ec00 	sbcseq	lr, r2, r0, lsl #24
    430c:	00d53c40 	sbcseq	r3, r5, r0, asr #24
    4310:	0013a340 	andseq	sl, r3, r0, asr #6
    4314:	0002d000 	andeq	sp, r2, r0
    4318:	14e20f00 	strbtne	r0, [r2], #3840	; 0xf00
    431c:	6b020000 	blvs	84324 <MV_CPU_LE+0x84323>
    4320:	0000003a 	andeq	r0, r0, sl, lsr r0
    4324:	0f549102 	svceq	0x00549102
    4328:	00001447 	andeq	r1, r0, r7, asr #8
    432c:	02d06b02 	sbcseq	r6, r0, #2048	; 0x800
    4330:	91020000 	mrsls	r0, (UNDEF: 2)
    4334:	05a31050 	streq	r1, [r3, #80]!	; 0x50
    4338:	6d020000 	wstrbvs	wr0, [r2]
    433c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4340:	11649102 	cmnne	r4, r2, lsl #2
    4344:	4000d370 	andmi	sp, r0, r0, ror r3
    4348:	4000d52a 	andmi	sp, r0, sl, lsr #10
    434c:	000e3310 	andeq	r3, lr, r0, lsl r3
    4350:	3a870200 	bcc	fe1c4b58 <uiXorRegsMaskBackup+0xbe1abd7c>
    4354:	02000000 	andeq	r0, r0, #0
    4358:	9f105c91 	svcls	0x00105c91
    435c:	02000014 	andeq	r0, r0, #20
    4360:	00003a87 	andeq	r3, r0, r7, lsl #21
    4364:	60910200 	addsvs	r0, r1, r0, lsl #4
    4368:	0014dc10 	andseq	sp, r4, r0, lsl ip
    436c:	3a870200 	bcc	fe1c4b74 <uiXorRegsMaskBackup+0xbe1abd98>
    4370:	02000000 	andeq	r0, r0, #0
    4374:	cd106c91 	ldcgt	12, cr6, [r0, #-580]	; 0xfffffdbc
    4378:	02000000 	andeq	r0, r0, #0
    437c:	00003a87 	andeq	r3, r0, r7, lsl #21
    4380:	68910200 	ldmvs	r1, {r9}
    4384:	04120000 	ldreq	r0, [r2]
    4388:	000001fe 	strdeq	r0, [r0], -lr
    438c:	1af6010e 	bne	ffd847cc <uiXorRegsMaskBackup+0xbfd6b9f0>
    4390:	cc020000 	wstrbgt	wr0, [r2]
    4394:	00007601 	andeq	r7, r0, r1, lsl #12
    4398:	00d53c00 	sbcseq	r3, r5, r0, lsl #24
    439c:	00d83c40 	sbcseq	r3, r8, r0, asr #24
    43a0:	0013db40 	andseq	sp, r3, r0, asr #22
    43a4:	00038e00 	andeq	r8, r3, r0, lsl #28
    43a8:	14e20f00 	strbtne	r0, [r2], #3840	; 0xf00
    43ac:	cc020000 	wstrbgt	wr0, [r2]
    43b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    43b4:	0f549102 	svceq	0x00549102
    43b8:	0000152f 	andeq	r1, r0, pc, lsr #10
    43bc:	0081cc02 	addeq	ip, r1, r2, lsl #24
    43c0:	91020000 	mrsls	r0, (UNDEF: 2)
    43c4:	14470f50 	strbne	r0, [r7], #-3920	; 0xf50
    43c8:	cc020000 	wstrbgt	wr0, [r2]
    43cc:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    43d0:	104c9102 	subne	r9, ip, r2, lsl #2
    43d4:	000005a3 	andeq	r0, r0, r3, lsr #11
    43d8:	003ace02 	eorseq	ip, sl, r2, lsl #28
    43dc:	91020000 	mrsls	r0, (UNDEF: 2)
    43e0:	00cd1074 	sbceq	r1, sp, r4, ror r0
    43e4:	ce020000 	worgt	wr0, wr2, wr0
    43e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    43ec:	10709102 	rsbsne	r9, r0, r2, lsl #2
    43f0:	000003d6 	ldrdeq	r0, [r0], -r6
    43f4:	003ace02 	eorseq	ip, sl, r2, lsl #28
    43f8:	91020000 	mrsls	r0, (UNDEF: 2)
    43fc:	1b28106c 	blne	a085b4 <MV_CPU_LE+0xa085b3>
    4400:	ce020000 	worgt	wr0, wr2, wr0
    4404:	0000003a 	andeq	r0, r0, sl, lsr r0
    4408:	10609102 	rsbne	r9, r0, r2, lsl #2
    440c:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    4410:	003ace02 	eorseq	ip, sl, r2, lsl #28
    4414:	91020000 	mrsls	r0, (UNDEF: 2)
    4418:	0e33105c 	mrceq	0, 1, r1, cr3, cr12, {2}
    441c:	ce020000 	worgt	wr0, wr2, wr0
    4420:	0000003a 	andeq	r0, r0, sl, lsr r0
    4424:	10589102 	subsne	r9, r8, r2, lsl #2
    4428:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    442c:	003ace02 	eorseq	ip, sl, r2, lsl #28
    4430:	91020000 	mrsls	r0, (UNDEF: 2)
    4434:	14dc1064 	ldrbne	r1, [ip], #100	; 0x64
    4438:	ce020000 	worgt	wr0, wr2, wr0
    443c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4440:	00689102 	rsbeq	r9, r8, r2, lsl #2
    4444:	001ac40b 	andseq	ip, sl, fp, lsl #8
    4448:	01560200 	cmpeq	r6, r0, lsl #4
    444c:	00007601 	andeq	r7, r0, r1, lsl #12
    4450:	00d83c00 	sbcseq	r3, r8, r0, lsl #24
    4454:	00e10840 	rsceq	r0, r1, r0, asr #16
    4458:	00141440 	andseq	r1, r4, r0, asr #8
    445c:	00051100 	andeq	r1, r5, r0, lsl #2
    4460:	00cd0c00 	sbceq	r0, sp, r0, lsl #24
    4464:	56020000 	strpl	r0, [r2], -r0
    4468:	00003a01 	andeq	r3, r0, r1, lsl #20
    446c:	9c910300 	ldcls	3, cr0, [r1], {0}
    4470:	14e20c7f 	strbtne	r0, [r2], #3199	; 0xc7f
    4474:	56020000 	strpl	r0, [r2], -r0
    4478:	00003a01 	andeq	r3, r0, r1, lsl #20
    447c:	98910300 	ldmls	r1, {r8, r9}
    4480:	152f0c7f 	strne	r0, [pc, #-3199]!	; 3809 <MV_CPU_LE+0x3808>
    4484:	56020000 	strpl	r0, [r2], -r0
    4488:	00008101 	andeq	r8, r0, r1, lsl #2
    448c:	94910300 	ldrls	r0, [r1], #768	; 0x300
    4490:	03d60c7f 	bicseq	r0, r6, #32512	; 0x7f00
    4494:	56020000 	strpl	r0, [r2], -r0
    4498:	00003a01 	andeq	r3, r0, r1, lsl #20
    449c:	90910300 	addsls	r0, r1, r0, lsl #6
    44a0:	14470c7f 	strbne	r0, [r7], #-3199	; 0xc7f
    44a4:	56020000 	strpl	r0, [r2], -r0
    44a8:	0002d001 	andeq	sp, r2, r1
    44ac:	00910200 	addseq	r0, r1, r0, lsl #4
    44b0:	0005a30d 	andeq	sl, r5, sp, lsl #6
    44b4:	01580200 	cmpeq	r8, r0, lsl #4
    44b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    44bc:	7fa89103 	svcvc	0x00a89103
    44c0:	000e330d 	andeq	r3, lr, sp, lsl #6
    44c4:	01580200 	cmpeq	r8, r0, lsl #4
    44c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    44cc:	0d649102 	wstrdeq	wr9, [r4, #-8]!
    44d0:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    44d4:	3a015802 	bcc	5a4e4 <MV_CPU_LE+0x5a4e3>
    44d8:	02000000 	andeq	r0, r0, #0
    44dc:	7e0d6091 	wmergevc	wr6, wr13, wr1, #0
    44e0:	0200001b 	andeq	r0, r0, #27
    44e4:	003a0158 	eorseq	r0, sl, r8, asr r1
    44e8:	91030000 	mrsls	r0, (UNDEF: 3)
    44ec:	dc0d7fb0 	stcle	15, cr7, [sp], {176}	; 0xb0
    44f0:	02000014 	andeq	r0, r0, #20
    44f4:	003a0158 	eorseq	r0, sl, r8, asr r1
    44f8:	91020000 	mrsls	r0, (UNDEF: 2)
    44fc:	1aa80d5c 	bne	fea07a74 <uiXorRegsMaskBackup+0xbe9eec98>
    4500:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    4504:	00003a01 	andeq	r3, r0, r1, lsl #20
    4508:	58910200 	ldmpl	r1, {r9}
    450c:	001b840d 	andseq	r8, fp, sp, lsl #8
    4510:	01580200 	cmpeq	r8, r0, lsl #4
    4514:	0000003a 	andeq	r0, r0, sl, lsr r0
    4518:	0d549102 	wldrdeq	wr9, [r4, #-8]
    451c:	00001b43 	andeq	r1, r0, r3, asr #22
    4520:	3a015802 	bcc	5a530 <MV_CPU_LE+0x5a52f>
    4524:	03000000 	movweq	r0, #0
    4528:	0d7fa091 	wldrheq	wr10, [pc, #-145]!
    452c:	00001b09 	andeq	r1, r0, r9, lsl #22
    4530:	3a015802 	bcc	5a540 <MV_CPU_LE+0x5a53f>
    4534:	02000000 	andeq	r0, r0, #0
    4538:	1a0d5091 	bne	358784 <MV_CPU_LE+0x358783>
    453c:	0200001b 	andeq	r0, r0, #27
    4540:	003a0158 	eorseq	r0, sl, r8, asr r1
    4544:	91030000 	mrsls	r0, (UNDEF: 3)
    4548:	730d7fa4 	movwvc	r7, #57252	; 0xdfa4
    454c:	0200001b 	andeq	r0, r0, #27
    4550:	003a0159 	eorseq	r0, sl, r9, asr r1
    4554:	91030000 	mrsls	r0, (UNDEF: 3)
    4558:	5c0d7fac 	stcpl	15, cr7, [sp], {172}	; 0xac
    455c:	0200001b 	andeq	r0, r0, #27
    4560:	003a0159 	eorseq	r0, sl, r9, asr r1
    4564:	91020000 	mrsls	r0, (UNDEF: 2)
    4568:	1b680d4c 	blne	1a07aa0 <MV_CPU_LE+0x1a07a9f>
    456c:	5a020000 	bpl	84574 <MV_CPU_LE+0x84573>
    4570:	00003a01 	andeq	r3, r0, r1, lsl #20
    4574:	48910200 	ldmmi	r1, {r9}
    4578:	001a5e0d 	andseq	r5, sl, sp, lsl #28
    457c:	015a0200 	cmpeq	sl, r0, lsl #4
    4580:	0000003a 	andeq	r0, r0, sl, lsr r0
    4584:	0d449102 	wstrdeq	wr9, [r4, #-8]
    4588:	00001a69 	andeq	r1, r0, r9, ror #20
    458c:	81015b02 	tsthi	r1, r2, lsl #22
    4590:	02000000 	andeq	r0, r0, #0
    4594:	310d4091 	swpcc	r4, r1, [sp]
    4598:	0200001b 	andeq	r0, r0, #27
    459c:	0081015b 	addeq	r0, r1, fp, asr r1
    45a0:	91030000 	mrsls	r0, (UNDEF: 3)
    45a4:	740d7fbc 	strvc	r7, [sp], #-4028	; 0xfbc
    45a8:	0200001a 	andeq	r0, r0, #26
    45ac:	0081015b 	addeq	r0, r1, fp, asr r1
    45b0:	91030000 	mrsls	r0, (UNDEF: 3)
    45b4:	500d7fb8 			; <UNDEFINED> instruction: 0x500d7fb8
    45b8:	0200001b 	andeq	r0, r0, #27
    45bc:	0081015c 	addeq	r0, r1, ip, asr r1
    45c0:	91030000 	mrsls	r0, (UNDEF: 3)
    45c4:	08007fb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr}
    45c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    45cc:	00000521 	andeq	r0, r0, r1, lsr #10
    45d0:	00004509 	andeq	r4, r0, r9, lsl #10
    45d4:	13000f00 	movwne	r0, #3840	; 0xf00
    45d8:	000013e3 	andeq	r1, r0, r3, ror #7
    45dc:	05115b02 	ldreq	r5, [r1, #-2818]	; 0xb02
    45e0:	01010000 	mrseq	r0, (UNDEF: 1)
    45e4:	0013e313 	andseq	lr, r3, r3, lsl r3
    45e8:	115b0200 	cmpne	fp, r0, lsl #4
    45ec:	01000005 	tsteq	r0, r5
    45f0:	09830001 	stmibeq	r3, {r0}
    45f4:	00020000 	andeq	r0, r2, r0
    45f8:	00000d60 	andeq	r0, r0, r0, ror #26
    45fc:	05040104 	streq	r0, [r4, #-260]	; 0x104
    4600:	00010000 	andeq	r0, r1, r0
    4604:	6400001c 	strvs	r0, [r0], #-28
    4608:	08000016 	stmdaeq	r0, {r1, r2, r4}
    460c:	604000e1 	subvs	r0, r0, r1, ror #1
    4610:	cf4000eb 	svcgt	0x004000eb
    4614:	0200001c 	andeq	r0, r0, #28
    4618:	053d0801 	ldreq	r0, [sp, #-2049]!	; 0x801
    461c:	2b030000 	blcs	c4624 <MV_CPU_LE+0xc4623>
    4620:	01000000 	mrseq	r0, (UNDEF: 0)
    4624:	000037a8 	andeq	r3, r0, r8, lsr #15
    4628:	08010200 	stmdaeq	r1, {r9}
    462c:	00000534 	andeq	r0, r0, r4, lsr r5
    4630:	69050404 	stmdbvs	r5, {r2, sl}
    4634:	0300746e 	movweq	r7, #1134	; 0x46e
    4638:	00000068 	andeq	r0, r0, r8, rrx
    463c:	0050ab01 	subseq	sl, r0, r1, lsl #22
    4640:	04020000 	streq	r0, [r2]
    4644:	00015f07 	andeq	r5, r1, r7, lsl #30
    4648:	05020200 	streq	r0, [r2, #-512]	; 0x200
    464c:	0000044c 	andeq	r0, r0, ip, asr #8
    4650:	b7070202 	strlt	r0, [r7, -r2, lsl #4]
    4654:	02000005 	andeq	r0, r0, #5
    4658:	032f0508 	teqeq	pc, #33554432	; 0x2000000
    465c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4660:	00015507 	andeq	r5, r1, r7, lsl #10
    4664:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4668:	00000334 	andeq	r0, r0, r4, lsr r3
    466c:	001bb703 	andseq	fp, fp, r3, lsl #14
    4670:	85b90100 	ldrhi	r0, [r9, #256]!	; 0x100
    4674:	02000000 	andeq	r0, r0, #0
    4678:	015a0704 	cmpeq	sl, r4, lsl #14
    467c:	5b030000 	blpl	c4684 <MV_CPU_LE+0xc4683>
    4680:	01000006 	tsteq	r0, r6
    4684:	00003ebb 			; <UNDEFINED> instruction: 0x00003ebb
    4688:	00150300 	andseq	r0, r5, r0, lsl #6
    468c:	bc010000 	wstrblt	wr0, [r1]
    4690:	0000003e 	andeq	r0, r0, lr, lsr r0
    4694:	3d040402 	stccc	4, cr0, [r4, #-8]
    4698:	02000001 	andeq	r0, r0, #1
    469c:	05f00408 	ldrbeq	r0, [r0, #1032]!	; 0x408
    46a0:	04050000 	streq	r0, [r5]
    46a4:	00000045 	andeq	r0, r0, r5, asr #32
    46a8:	002c0405 	eoreq	r0, ip, r5, lsl #8
    46ac:	71060000 	mrsvc	r0, (UNDEF: 6)
    46b0:	2c000014 	wstrbcs	wr0, [r0], #-20
    46b4:	04f10308 	ldrbteq	r0, [r1], #776	; 0x308
    46b8:	07000002 	streq	r0, [r0, -r2]
    46bc:	00001415 	andeq	r1, r0, r5, lsl r4
    46c0:	0045f203 	subeq	pc, r5, r3, lsl #4
    46c4:	23020000 	movwcs	r0, #8192	; 0x2000
    46c8:	06460700 	strbeq	r0, [r6], -r0, lsl #14
    46cc:	f3030000 	vhadd.u8	d0, d3, d0
    46d0:	00000045 	andeq	r0, r0, r5, asr #32
    46d4:	07042302 	streq	r2, [r4, -r2, lsl #6]
    46d8:	000015ab 	andeq	r1, r0, fp, lsr #11
    46dc:	0045f403 	subeq	pc, r5, r3, lsl #8
    46e0:	23020000 	movwcs	r0, #8192	; 0x2000
    46e4:	16b50708 	ldrtne	r0, [r5], r8, lsl #14
    46e8:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    46ec:	00000045 	andeq	r0, r0, r5, asr #32
    46f0:	070c2302 	streq	r2, [ip, -r2, lsl #6]
    46f4:	0000172f 	andeq	r1, r0, pc, lsr #14
    46f8:	0045f603 	subeq	pc, r5, r3, lsl #12
    46fc:	23020000 	movwcs	r0, #8192	; 0x2000
    4700:	01a00710 	lsleq	r0, r0, r7
    4704:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    4708:	00000045 	andeq	r0, r0, r5, asr #32
    470c:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
    4710:	00001016 	andeq	r1, r0, r6, lsl r0
    4714:	0045f803 	subeq	pc, r5, r3, lsl #16
    4718:	23020000 	movwcs	r0, #8192	; 0x2000
    471c:	154f0718 	strbne	r0, [pc, #-1816]	; 400c <MV_CPU_LE+0x400b>
    4720:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    4724:	00000204 	andeq	r0, r0, r4, lsl #4
    4728:	071c2302 	ldreq	r2, [ip, -r2, lsl #6]
    472c:	00001625 	andeq	r1, r0, r5, lsr #12
    4730:	0204fa03 	andeq	pc, r4, #12288	; 0x3000
    4734:	23030000 	movwcs	r0, #12288	; 0x3000
    4738:	8b07088c 	blhi	1c6970 <MV_CPU_LE+0x1c696f>
    473c:	03000015 	movweq	r0, #21
    4740:	000045fb 	strdeq	r4, [r0], -fp
    4744:	fc230300 	stc2	3, cr0, [r3]
    4748:	13d6070f 	bicsne	r0, r6, #3932160	; 0x3c0000
    474c:	fc030000 	stc2	0, cr0, [r3], {0}
    4750:	00000045 	andeq	r0, r0, r5, asr #32
    4754:	10802303 	addne	r2, r0, r3, lsl #6
    4758:	00161807 	andseq	r1, r6, r7, lsl #16
    475c:	45fd0300 	ldrbmi	r0, [sp, #768]!	; 0x300
    4760:	03000000 	movweq	r0, #0
    4764:	07108423 	ldreq	r8, [r0, -r3, lsr #8]
    4768:	0000157e 	andeq	r1, r0, lr, ror r5
    476c:	0045fe03 	subeq	pc, r5, r3, lsl #28
    4770:	23030000 	movwcs	r0, #12288	; 0x3000
    4774:	43071088 	movwmi	r1, #28808	; 0x7088
    4778:	03000015 	movweq	r0, #21
    477c:	000045ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    4780:	8c230300 	stchi	3, cr0, [r3]
    4784:	14f80810 	ldrbtne	r0, [r8], #2064	; 0x810
    4788:	00030000 	andeq	r0, r3, r0
    478c:	00004501 	andeq	r4, r0, r1, lsl #10
    4790:	90230300 	eorls	r0, r3, r0, lsl #6
    4794:	00760810 	rsbseq	r0, r6, r0, lsl r8
    4798:	01030000 	mrseq	r0, (UNDEF: 3)
    479c:	00004501 	andeq	r4, r0, r1, lsl #10
    47a0:	94230300 	strtls	r0, [r3], #-768	; 0x300
    47a4:	11eb0810 	mvnne	r0, r0, lsl r8
    47a8:	02030000 	andeq	r0, r3, #0
    47ac:	00004501 	andeq	r4, r0, r1, lsl #10
    47b0:	98230300 	stmdals	r3!, {r8, r9}
    47b4:	14d30810 	ldrbne	r0, [r3], #2064	; 0x810
    47b8:	03030000 	movweq	r0, #12288	; 0x3000
    47bc:	00004501 	andeq	r4, r0, r1, lsl #10
    47c0:	9c230300 	stcls	3, cr0, [r3]
    47c4:	15a10810 	strne	r0, [r1, #2064]!	; 0x810
    47c8:	04030000 	streq	r0, [r3]
    47cc:	00009701 	andeq	r9, r0, r1, lsl #14
    47d0:	a0230300 	eorge	r0, r3, r0, lsl #6
    47d4:	14ad0810 	strtne	r0, [sp], #2064	; 0x810
    47d8:	05030000 	streq	r0, [r3]
    47dc:	00009701 	andeq	r9, r0, r1, lsl #14
    47e0:	a4230300 	strtge	r0, [r3], #-768	; 0x300
    47e4:	16d80810 			; <UNDEFINED> instruction: 0x16d80810
    47e8:	06030000 	streq	r0, [r3], -r0
    47ec:	00009701 	andeq	r9, r0, r1, lsl #14
    47f0:	a8230300 	stmdage	r3!, {r8, r9}
    47f4:	45090010 	strmi	r0, [r9, #-16]
    47f8:	20000000 	andcs	r0, r0, r0
    47fc:	0a000002 	beq	480c <MV_CPU_LE+0x480b>
    4800:	00000050 	andeq	r0, r0, r0, asr r0
    4804:	00500a03 	subseq	r0, r0, r3, lsl #20
    4808:	0a080000 	beq	204810 <MV_CPU_LE+0x20480f>
    480c:	00000050 	andeq	r0, r0, r0, asr r0
    4810:	fd0b0006 	stc2	0, cr0, [fp, #-24]	; 0xffffffe8
    4814:	03000016 	movweq	r0, #22
    4818:	00bc0107 	adcseq	r0, ip, r7, lsl #2
    481c:	e90c0000 	stmdb	ip, {}	; <UNPREDICTABLE>
    4820:	0100001c 	tsteq	r0, ip, lsl r0
    4824:	024b6e04 	subeq	r6, fp, #64	; 0x40
    4828:	c70d0000 	strgt	r0, [sp, -r0]
    482c:	0000001d 	andeq	r0, r0, sp, lsl r0
    4830:	001c3c0d 	andseq	r3, ip, sp, lsl #24
    4834:	160d0100 	strne	r0, [sp], -r0, lsl #2
    4838:	0200001d 	andeq	r0, r0, #29
    483c:	15980c00 	ldrne	r0, [r8, #3072]	; 0xc00
    4840:	04010000 	streq	r0, [r1]
    4844:	00027086 	andeq	r7, r2, r6, lsl #1
    4848:	147d0d00 	ldrbtne	r0, [sp], #-3328	; 0xd00
    484c:	0d000000 	wstrbeq	wr0, [r0]
    4850:	000015fe 	strdeq	r1, [r0], -lr
    4854:	15740d01 	ldrbne	r0, [r4, #-3329]!	; 0xd01
    4858:	0d020000 	wstrbeq	wr0, [r2]
    485c:	000015cb 	andeq	r1, r0, fp, asr #11
    4860:	610e0003 	tstvs	lr, r3
    4864:	2000001c 	andcs	r0, r0, ip, lsl r0
    4868:	02edaf04 	rsceq	sl, sp, #16
    486c:	0c070000 	wstrbeq	wr0, [r7]
    4870:	04000009 	streq	r0, [r0], #-9
    4874:	000045b0 			; <UNDEFINED> instruction: 0x000045b0
    4878:	00230200 	eoreq	r0, r3, r0, lsl #4
    487c:	001bec07 	andseq	lr, fp, r7, lsl #24
    4880:	45b10400 	ldrmi	r0, [r1, #1024]!	; 0x400
    4884:	02000000 	andeq	r0, r0, #0
    4888:	ac070423 	stcge	4, cr0, [r7], {35}	; 0x23
    488c:	0400001d 	streq	r0, [r0], #-29
    4890:	000045b2 			; <UNDEFINED> instruction: 0x000045b2
    4894:	08230200 	stmdaeq	r3!, {r9}
    4898:	001bd007 	andseq	sp, fp, r7
    489c:	45b30400 	ldrmi	r0, [r3, #1024]!	; 0x400
    48a0:	02000000 	andeq	r0, r0, #0
    48a4:	0e070c23 	cdpeq	12, 0, cr0, cr7, cr3, {1}
    48a8:	0400001d 	streq	r0, [r0], #-29
    48ac:	000045b4 			; <UNDEFINED> instruction: 0x000045b4
    48b0:	10230200 	eorne	r0, r3, r0, lsl #4
    48b4:	001bf807 	andseq	pc, fp, r7, lsl #16
    48b8:	45b50400 	ldrmi	r0, [r5, #1024]!	; 0x400
    48bc:	02000000 	andeq	r0, r0, #0
    48c0:	c0071423 	andgt	r1, r7, r3, lsr #8
    48c4:	0400001b 	streq	r0, [r0], #-27
    48c8:	000045b6 			; <UNDEFINED> instruction: 0x000045b6
    48cc:	18230200 	stmdane	r3!, {r9}
    48d0:	001bc807 	andseq	ip, fp, r7, lsl #16
    48d4:	45b70400 	ldrmi	r0, [r7, #1024]!	; 0x400
    48d8:	02000000 	andeq	r0, r0, #0
    48dc:	03001c23 	movweq	r1, #3107	; 0xc23
    48e0:	00001c90 	muleq	r0, r0, ip
    48e4:	0270b804 	rsbseq	fp, r0, #262144	; 0x40000
    48e8:	750e0000 	strvc	r0, [lr]
    48ec:	0800001c 	stmdaeq	r0, {r2, r3, r4}
    48f0:	03215a02 	teqeq	r1, #8192	; 0x2000
    48f4:	ab070000 	blge	1c48fc <MV_CPU_LE+0x1c48fb>
    48f8:	0200001b 	andeq	r0, r0, #27
    48fc:	0003215b 	andeq	r2, r3, fp, asr r1
    4900:	00230200 	eoreq	r0, r3, r0, lsl #4
    4904:	001cb707 	andseq	fp, ip, r7, lsl #14
    4908:	7a5c0200 	bvc	1705110 <MV_CPU_LE+0x170510f>
    490c:	02000000 	andeq	r0, r0, #0
    4910:	05000423 	streq	r0, [r0, #-1059]	; 0x423
    4914:	0002ed04 	andeq	lr, r2, r4, lsl #26
    4918:	00ba0f00 	adcseq	r0, sl, r0, lsl #30
    491c:	81010000 	mrshi	r0, (UNDEF: 1)
    4920:	00450101 	subeq	r0, r5, r1, lsl #2
    4924:	e1080000 	mrs	r0, (UNDEF: 8)
    4928:	e1244000 	teq	r4, r0
    492c:	144e4000 	strbne	r4, [lr]
    4930:	03630000 	cmneq	r3, #0
    4934:	5a100000 	bpl	40493c <MV_CPU_LE+0x40493b>
    4938:	01000004 	tsteq	r0, r4
    493c:	00450181 	subeq	r0, r5, r1, lsl #3
    4940:	91020000 	mrsls	r0, (UNDEF: 2)
    4944:	0ced116c 	wstrdeq	wr1, [sp], #432	; 0x1b0
    4948:	83010000 	movwhi	r0, #4096	; 0x1000
    494c:	00004501 	andeq	r4, r0, r1, lsl #10
    4950:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4954:	b8011200 	stmdalt	r1, {r9, ip}
    4958:	0200001d 	andeq	r0, r0, #29
    495c:	e1240160 	teq	r4, r0, ror #2
    4960:	e1c44000 	bic	r4, r4, r0
    4964:	14864000 	strne	r4, [r6]
    4968:	03a40000 			; <UNDEFINED> instruction: 0x03a40000
    496c:	4e130000 	wxormi	wr0, wr3, wr0
    4970:	0200001d 	andeq	r0, r0, #29
    4974:	00003e60 	andeq	r3, r0, r0, ror #28
    4978:	6c910200 	ldcvs	2, cr0, [r1], {0}
    497c:	000fcc14 	andeq	ip, pc, r4, lsl ip	; <UNPREDICTABLE>
    4980:	3e620200 	cdpcc	2, 6, cr0, cr2, cr0, {0}
    4984:	02000000 	andeq	r0, r0, #0
    4988:	cc157491 	ldcgt	4, cr7, [r5], {145}	; 0x91
    498c:	0200000f 	andeq	r0, r0, #15
    4990:	00e1b073 	rsceq	fp, r1, r3, ror r0
    4994:	01160040 	tsteq	r6, r0, asr #32
    4998:	00001d3d 	andeq	r1, r0, sp, lsr sp
    499c:	8c018a02 	stchi	10, cr8, [r1], {2}
    49a0:	c4000000 	strgt	r0, [r0]
    49a4:	144000e1 	strbne	r0, [r0], #-225	; 0xe1
    49a8:	be4000e3 	cdplt	0, 4, cr0, cr0, cr3, {7}
    49ac:	92000014 	andls	r0, r0, #20
    49b0:	13000004 	movwne	r0, #4
    49b4:	00001447 	andeq	r1, r0, r7, asr #8
    49b8:	04928a02 	ldreq	r8, [r2], #2562	; 0xa02
    49bc:	91020000 	mrsls	r0, (UNDEF: 2)
    49c0:	17851354 			; <UNDEFINED> instruction: 0x17851354
    49c4:	8a020000 	bhi	849cc <MV_CPU_LE+0x849cb>
    49c8:	00000045 	andeq	r0, r0, r5, asr #32
    49cc:	13509102 	cmpne	r0, #-2147483648	; 0x80000000
    49d0:	00001d53 	andeq	r1, r0, r3, asr sp
    49d4:	00b08a02 	adcseq	r8, r0, r2, lsl #20
    49d8:	91020000 	mrsls	r0, (UNDEF: 2)
    49dc:	1c31134c 	ldcne	3, cr1, [r1], #-304	; 0xfffffed0
    49e0:	8a020000 	bhi	849e8 <MV_CPU_LE+0x849e7>
    49e4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    49e8:	13489102 	movtne	r9, #33026	; 0x8102
    49ec:	00001c83 	andeq	r1, r0, r3, lsl #25
    49f0:	00458b02 	subeq	r8, r5, r2, lsl #22
    49f4:	91020000 	mrsls	r0, (UNDEF: 2)
    49f8:	1b1a1300 	blne	689600 <MV_CPU_LE+0x6895ff>
    49fc:	8b020000 	blhi	84a04 <MV_CPU_LE+0x84a03>
    4a00:	00000045 	andeq	r0, r0, r5, asr #32
    4a04:	13049102 	movwne	r9, #16642	; 0x4102
    4a08:	00001b97 	muleq	r0, r7, fp
    4a0c:	00978b02 	addseq	r8, r7, r2, lsl #22
    4a10:	91020000 	mrsls	r0, (UNDEF: 2)
    4a14:	1c6f1308 	stclne	3, cr1, [pc], #-32	; 49fc <MV_CPU_LE+0x49fb>
    4a18:	8b020000 	blhi	84a20 <MV_CPU_LE+0x84a1f>
    4a1c:	00000097 	muleq	r0, r7, r0
    4a20:	130c9102 	movwne	r9, #49410	; 0xc102
    4a24:	00001c43 	andeq	r1, r0, r3, asr #24
    4a28:	00b08b02 	adcseq	r8, r0, r2, lsl #22
    4a2c:	91020000 	mrsls	r0, (UNDEF: 2)
    4a30:	1bdc1310 	blne	ff709678 <uiXorRegsMaskBackup+0xbf6f089c>
    4a34:	8b020000 	blhi	84a3c <MV_CPU_LE+0x84a3b>
    4a38:	00000097 	muleq	r0, r7, r0
    4a3c:	17149102 	ldrne	r9, [r4, -r2, lsl #2]
    4a40:	02006a75 	andeq	r6, r0, #479232	; 0x75000
    4a44:	0000458d 	andeq	r4, r0, sp, lsl #11
    4a48:	6c910200 	ldcvs	2, cr0, [r1], {0}
    4a4c:	006b7517 	rsbeq	r7, fp, r7, lsl r5
    4a50:	00458d02 	subeq	r8, r5, r2, lsl #26
    4a54:	91020000 	mrsls	r0, (UNDEF: 2)
    4a58:	1cf41468 	ldclne	4, cr1, [r4], #416	; 0x1a0
    4a5c:	8d020000 	wstrbhi	wr0, [r2]
    4a60:	00000045 	andeq	r0, r0, r5, asr #32
    4a64:	14609102 	strbtne	r9, [r0], #-258	; 0x102
    4a68:	00001cfb 	strdeq	r1, [r0], -fp
    4a6c:	00458d02 	subeq	r8, r5, r2, lsl #26
    4a70:	91020000 	mrsls	r0, (UNDEF: 2)
    4a74:	1d02145c 	stcne	4, cr1, [r2, #-368]	; 0xfffffe90
    4a78:	8d020000 	wstrbhi	wr0, [r2]
    4a7c:	00000045 	andeq	r0, r0, r5, asr #32
    4a80:	00649102 	rsbeq	r9, r4, r2, lsl #2
    4a84:	02200405 	eoreq	r0, r0, #83886080	; 0x5000000
    4a88:	01160000 	tsteq	r6, r0
    4a8c:	00001967 	andeq	r1, r0, r7, ror #18
    4a90:	8c01cc02 	stchi	12, cr12, [r1], {2}
    4a94:	14000000 	strne	r0, [r0]
    4a98:	284000e3 	stmdacs	r0, {r0, r1, r5, r6, r7}^
    4a9c:	f64000e5 			; <UNDEFINED> instruction: 0xf64000e5
    4aa0:	4e000014 	mcrmi	0, 0, r0, cr0, cr4, {0}
    4aa4:	13000005 	movwne	r0, #5
    4aa8:	00001447 	andeq	r1, r0, r7, asr #8
    4aac:	0492cc02 	ldreq	ip, [r2], #3074	; 0xc02
    4ab0:	91020000 	mrsls	r0, (UNDEF: 2)
    4ab4:	17851354 			; <UNDEFINED> instruction: 0x17851354
    4ab8:	cc020000 	wstrbgt	wr0, [r2]
    4abc:	00000045 	andeq	r0, r0, r5, asr #32
    4ac0:	13509102 	cmpne	r0, #-2147483648	; 0x80000000
    4ac4:	00001d53 	andeq	r1, r0, r3, asr sp
    4ac8:	00b0cc02 	adcseq	ip, r0, r2, lsl #24
    4acc:	91020000 	mrsls	r0, (UNDEF: 2)
    4ad0:	1c31134c 	ldcne	3, cr1, [r1], #-304	; 0xfffffed0
    4ad4:	cc020000 	wstrbgt	wr0, [r2]
    4ad8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    4adc:	13489102 	movtne	r9, #33026	; 0x8102
    4ae0:	00001b1a 	andeq	r1, r0, sl, lsl fp
    4ae4:	0045cd02 	subeq	ip, r5, r2, lsl #26
    4ae8:	91020000 	mrsls	r0, (UNDEF: 2)
    4aec:	6a751700 	bvs	1d4a6f4 <MV_CPU_LE+0x1d4a6f3>
    4af0:	45cf0200 	strbmi	r0, [pc, #512]	; 4cf8 <MV_CPU_LE+0x4cf7>
    4af4:	02000000 	andeq	r0, r0, #0
    4af8:	75176c91 	ldrvc	r6, [r7, #-3217]	; 0xc91
    4afc:	cf02006b 	svcgt	0x0002006b
    4b00:	00000045 	andeq	r0, r0, r5, asr #32
    4b04:	14689102 	strbtne	r9, [r8], #-258	; 0x102
    4b08:	00001cf4 	strdeq	r1, [r0], -r4
    4b0c:	0045cf02 	subeq	ip, r5, r2, lsl #30
    4b10:	91020000 	mrsls	r0, (UNDEF: 2)
    4b14:	1cfb145c 	ldclne	4, cr1, [fp], #368	; 0x170
    4b18:	cf020000 	svcgt	0x00020000
    4b1c:	00000045 	andeq	r0, r0, r5, asr #32
    4b20:	14589102 	ldrbne	r9, [r8], #-258	; 0x102
    4b24:	00001d02 	andeq	r1, r0, r2, lsl #26
    4b28:	0045cf02 	subeq	ip, r5, r2, lsl #30
    4b2c:	91020000 	mrsls	r0, (UNDEF: 2)
    4b30:	1d8b1464 	stcne	4, cr1, [fp, #400]	; 0x190
    4b34:	d0020000 	andle	r0, r2, r0
    4b38:	00000045 	andeq	r0, r0, r5, asr #32
    4b3c:	00609102 	rsbeq	r9, r0, r2, lsl #2
    4b40:	1d630118 	wstrdne	wr0, [r3, #-96]!	; 0xffffffa0
    4b44:	0d020000 	wstrbeq	wr0, [r2]
    4b48:	008c0101 	addeq	r0, ip, r1, lsl #2
    4b4c:	e5280000 	str	r0, [r8]!
    4b50:	e8684000 	stmda	r8!, {lr}^
    4b54:	152e4000 	strne	r4, [lr]!
    4b58:	06a90000 	strteq	r0, [r9], r0
    4b5c:	47100000 	ldrmi	r0, [r0, -r0]
    4b60:	02000014 	andeq	r0, r0, #20
    4b64:	0492010d 	ldreq	r0, [r2], #269	; 0x10d
    4b68:	91030000 	mrsls	r0, (UNDEF: 3)
    4b6c:	15107f9c 	ldrne	r7, [r0, #-3996]	; 0xf9c
    4b70:	0200001a 	andeq	r0, r0, #26
    4b74:	0045010d 	subeq	r0, r5, sp, lsl #2
    4b78:	91030000 	mrsls	r0, (UNDEF: 3)
    4b7c:	21107f98 			; <UNDEFINED> instruction: 0x21107f98
    4b80:	0200001a 	andeq	r0, r0, #26
    4b84:	0097010d 	addseq	r0, r7, sp, lsl #2
    4b88:	91030000 	mrsls	r0, (UNDEF: 3)
    4b8c:	97107f94 			; <UNDEFINED> instruction: 0x97107f94
    4b90:	02000018 	andeq	r0, r0, #24
    4b94:	0045010e 	subeq	r0, r5, lr, lsl #2
    4b98:	91030000 	mrsls	r0, (UNDEF: 3)
    4b9c:	3b107f90 	blcc	4249e4 <MV_CPU_LE+0x4249e3>
    4ba0:	02000018 	andeq	r0, r0, #24
    4ba4:	0045010e 	subeq	r0, r5, lr, lsl #2
    4ba8:	91020000 	mrsls	r0, (UNDEF: 2)
    4bac:	1b9e1000 	blne	fe788bb4 <uiXorRegsMaskBackup+0xbe76fdd8>
    4bb0:	0e020000 	woreq	wr0, wr2, wr0
    4bb4:	00004501 	andeq	r4, r0, r1, lsl #10
    4bb8:	04910200 	ldreq	r0, [r1], #512	; 0x200
    4bbc:	0017e610 	andseq	lr, r7, r0, lsl r6
    4bc0:	010e0200 	mrseq	r0, LR_fiq
    4bc4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    4bc8:	10089102 	andne	r9, r8, r2, lsl #2
    4bcc:	000018c4 	andeq	r1, r0, r4, asr #17
    4bd0:	b6010f02 	strlt	r0, [r1], -r2, lsl #30
    4bd4:	02000000 	andeq	r0, r0, #0
    4bd8:	52110c91 	andspl	r0, r1, #37120	; 0x9100
    4bdc:	0200001c 	andeq	r0, r0, #28
    4be0:	06a90111 	ssateq	r0, #10, r1, lsl #2
    4be4:	91030000 	mrsls	r0, (UNDEF: 3)
    4be8:	31117fa4 	tstcc	r1, r4, lsr #31
    4bec:	0200001d 	andeq	r0, r0, #29
    4bf0:	00450112 	subeq	r0, r5, r2, lsl r1
    4bf4:	91020000 	mrsls	r0, (UNDEF: 2)
    4bf8:	177c1148 	ldrbne	r1, [ip, -r8, asr #2]!
    4bfc:	13020000 	movwne	r0, #8192	; 0x2000
    4c00:	00004501 	andeq	r4, r0, r1, lsl #10
    4c04:	5c910200 	ldcpl	2, cr0, [r1], {0}
    4c08:	001da211 	andseq	sl, sp, r1, lsl r2
    4c0c:	01140200 	tsteq	r4, r0, lsl #4
    4c10:	00000045 	andeq	r0, r0, r5, asr #32
    4c14:	19449102 	stmdbne	r4, {r1, r8, ip, pc}^
    4c18:	02006975 	andeq	r6, r0, #1916928	; 0x1d4000
    4c1c:	00450115 	subeq	r0, r5, r5, lsl r1
    4c20:	91020000 	mrsls	r0, (UNDEF: 2)
    4c24:	1a27116c 	bne	9c91dc <MV_CPU_LE+0x9c91db>
    4c28:	15020000 	strne	r0, [r2]
    4c2c:	00004501 	andeq	r4, r0, r1, lsl #10
    4c30:	68910200 	ldmvs	r1, {r9}
    4c34:	0014dc11 	andseq	sp, r4, r1, lsl ip
    4c38:	01150200 	tsteq	r5, r0, lsl #4
    4c3c:	00000045 	andeq	r0, r0, r5, asr #32
    4c40:	1a649102 	bne	1929050 <MV_CPU_LE+0x192904f>
    4c44:	000005a3 	andeq	r0, r0, r3, lsr #11
    4c48:	45011502 	strmi	r1, [r1, #-1282]	; 0x502
    4c4c:	11000000 	mrsne	r0, (UNDEF: 0)
    4c50:	00001cf4 	strdeq	r1, [r0], -r4
    4c54:	97011602 	strls	r1, [r1, -r2, lsl #12]
    4c58:	02000000 	andeq	r0, r0, #0
    4c5c:	fb115491 	blx	459eaa <MV_CPU_LE+0x459ea9>
    4c60:	0200001c 	andeq	r0, r0, #28
    4c64:	00970116 	addseq	r0, r7, r6, lsl r1
    4c68:	91020000 	mrsls	r0, (UNDEF: 2)
    4c6c:	1b1a1150 	blne	6891b4 <MV_CPU_LE+0x6891b3>
    4c70:	17020000 	strne	r0, [r2, -r0]
    4c74:	00004501 	andeq	r4, r0, r1, lsl #10
    4c78:	58910200 	ldmpl	r1, {r9}
    4c7c:	001d0211 	andseq	r0, sp, r1, lsl r2
    4c80:	01170200 	tsteq	r7, r0, lsl #4
    4c84:	00000045 	andeq	r0, r0, r5, asr #32
    4c88:	11609102 	cmnne	r0, r2, lsl #2
    4c8c:	00001cdf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4c90:	45011702 	strmi	r1, [r1, #-1794]	; 0x702
    4c94:	02000000 	andeq	r0, r0, #0
    4c98:	09004c91 	stmdbeq	r0, {r0, r4, r7, sl, fp, lr}
    4c9c:	00000045 	andeq	r0, r0, r5, asr #32
    4ca0:	000006b9 			; <UNDEFINED> instruction: 0x000006b9
    4ca4:	0000500a 	andeq	r5, r0, sl
    4ca8:	18000700 	stmdane	r0, {r8, r9, sl}
    4cac:	001ca001 	andseq	sl, ip, r1
    4cb0:	01730200 	cmneq	r3, r0, lsl #4
    4cb4:	00008c01 	andeq	r8, r0, r1, lsl #24
    4cb8:	00e86800 	rsceq	r6, r8, r0, lsl #16
    4cbc:	00e9c840 	rsceq	ip, r9, r0, asr #16
    4cc0:	00156840 	andseq	r6, r5, r0, asr #16
    4cc4:	0007b700 	andeq	fp, r7, r0, lsl #14
    4cc8:	14471000 	strbne	r1, [r7]
    4ccc:	73020000 	movwvc	r0, #8192	; 0x2000
    4cd0:	00049201 	andeq	r9, r4, r1, lsl #4
    4cd4:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    4cd8:	00178510 	andseq	r8, r7, r0, lsl r5
    4cdc:	01730200 	cmneq	r3, r0, lsl #4
    4ce0:	00000045 	andeq	r0, r0, r5, asr #32
    4ce4:	10509102 	subsne	r9, r0, r2, lsl #2
    4ce8:	00001d53 	andeq	r1, r0, r3, asr sp
    4cec:	b0017302 	andlt	r7, r1, r2, lsl #6
    4cf0:	02000000 	andeq	r0, r0, #0
    4cf4:	31104c91 			; <UNDEFINED> instruction: 0x31104c91
    4cf8:	0200001c 	andeq	r0, r0, #28
    4cfc:	00b00174 	adcseq	r0, r0, r4, ror r1
    4d00:	91020000 	mrsls	r0, (UNDEF: 2)
    4d04:	1c831048 	wstrbne	wr1, [r3], #72
    4d08:	74020000 	strvc	r0, [r2]
    4d0c:	00004501 	andeq	r4, r0, r1, lsl #10
    4d10:	00910200 	addseq	r0, r1, r0, lsl #4
    4d14:	001b1a10 	andseq	r1, fp, r0, lsl sl
    4d18:	01740200 	cmneq	r4, r0, lsl #4
    4d1c:	00000045 	andeq	r0, r0, r5, asr #32
    4d20:	10049102 	andne	r9, r4, r2, lsl #2
    4d24:	00001b97 	muleq	r0, r7, fp
    4d28:	97017402 	strls	r7, [r1, -r2, lsl #8]
    4d2c:	02000000 	andeq	r0, r0, #0
    4d30:	6f100891 	svcvs	0x00100891
    4d34:	0200001c 	andeq	r0, r0, #28
    4d38:	00970175 	addseq	r0, r7, r5, ror r1
    4d3c:	91020000 	mrsls	r0, (UNDEF: 2)
    4d40:	1c43100c 	tmcrrne	wr12, r1, r3
    4d44:	75020000 	strvc	r0, [r2]
    4d48:	0000b001 	andeq	fp, r0, r1
    4d4c:	10910200 	addsne	r0, r1, r0, lsl #4
    4d50:	006a7519 	rsbeq	r7, sl, r9, lsl r5
    4d54:	45017702 	strmi	r7, [r1, #-1794]	; 0x702
    4d58:	02000000 	andeq	r0, r0, #0
    4d5c:	75196c91 	ldrvc	r6, [r9, #-3217]	; 0xc91
    4d60:	7702006b 	strvc	r0, [r2, -fp, rrx]
    4d64:	00004501 	andeq	r4, r0, r1, lsl #10
    4d68:	68910200 	ldmvs	r1, {r9}
    4d6c:	001cf411 	andseq	pc, ip, r1, lsl r4	; <UNPREDICTABLE>
    4d70:	01770200 	cmneq	r7, r0, lsl #4
    4d74:	00000045 	andeq	r0, r0, r5, asr #32
    4d78:	115c9102 	cmpne	ip, r2, lsl #2
    4d7c:	00001cfb 	strdeq	r1, [r0], -fp
    4d80:	45017702 	strmi	r7, [r1, #-1794]	; 0x702
    4d84:	02000000 	andeq	r0, r0, #0
    4d88:	02115891 	andseq	r5, r1, #9502720	; 0x910000
    4d8c:	0200001d 	andeq	r0, r0, #29
    4d90:	00450177 	subeq	r0, r5, r7, ror r1
    4d94:	91020000 	mrsls	r0, (UNDEF: 2)
    4d98:	17f31164 	ldrbne	r1, [r3, r4, ror #2]!
    4d9c:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    4da0:	0000b001 	andeq	fp, r0, r1
    4da4:	60910200 	addsvs	r0, r1, r0, lsl #4
    4da8:	1f011800 	svcne	0x00011800
    4dac:	0200001c 	andeq	r0, r0, #28
    4db0:	8c0101b4 	wstrwhi	wr0, [r1], #-720	; 0xfffffd30
    4db4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    4db8:	0c4000e9 	wstrheq	wr0, [r0], #-233
    4dbc:	a04000eb 	subge	r0, r0, fp, ror #1
    4dc0:	4e000015 	mcrmi	0, 0, r0, cr0, cr5, {0}
    4dc4:	1b000008 	blne	4dec <MV_CPU_LE+0x4deb>
    4dc8:	00637273 	rsbeq	r7, r3, r3, ror r2
    4dcc:	4501b402 	strmi	fp, [r1, #-1026]	; 0x402
    4dd0:	02000000 	andeq	r0, r0, #0
    4dd4:	641b5c91 	ldrvs	r5, [fp], #-3217	; 0xc91
    4dd8:	02007473 	andeq	r7, r0, #1929379840	; 0x73000000
    4ddc:	004501b4 	strheq	r0, [r5], #-20	; 0xffffffec
    4de0:	91020000 	mrsls	r0, (UNDEF: 2)
    4de4:	656c1b58 	strbvs	r1, [ip, #-2904]!	; 0xb58
    4de8:	b402006e 	strlt	r0, [r2], #-110	; 0x6e
    4dec:	00004501 	andeq	r4, r0, r1, lsl #10
    4df0:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    4df4:	001d4e11 	andseq	r4, sp, r1, lsl lr
    4df8:	01b60200 			; <UNDEFINED> instruction: 0x01b60200
    4dfc:	00000045 	andeq	r0, r0, r5, asr #32
    4e00:	11709102 	cmnne	r0, r2, lsl #2
    4e04:	00001d1f 	andeq	r1, r0, pc, lsl sp
    4e08:	4501b602 	strmi	fp, [r1, #-1538]	; 0x602
    4e0c:	02000000 	andeq	r0, r0, #0
    4e10:	c2116c91 	andsgt	r6, r1, #37120	; 0x9100
    4e14:	02000010 	andeq	r0, r0, #16
    4e18:	004501b6 	strheq	r0, [r5], #-22	; 0xffffffea
    4e1c:	91020000 	mrsls	r0, (UNDEF: 2)
    4e20:	1d941168 	wldrwne	wr1, [r4, #416]	; 0x1a0
    4e24:	b6020000 	strlt	r0, [r2], -r0
    4e28:	00004501 	andeq	r4, r0, r1, lsl #10
    4e2c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4e30:	001d2911 	andseq	r2, sp, r1, lsl r9
    4e34:	01b70200 			; <UNDEFINED> instruction: 0x01b70200
    4e38:	000002f8 	strdeq	r0, [r0], -r8
    4e3c:	00609102 	rsbeq	r9, r0, r2, lsl #2
    4e40:	001cc31c 	andseq	ip, ip, ip, lsl r3
    4e44:	01f20200 	mvnseq	r0, r0, lsl #4
    4e48:	00eb0c01 	rsceq	r0, fp, r1, lsl #24
    4e4c:	00eb6040 	rsceq	r6, fp, r0, asr #32
    4e50:	0015d840 	andseq	sp, r5, r0, asr #16
    4e54:	00088600 	andeq	r8, r8, r0, lsl #12
    4e58:	1d9b1000 	wldrbne	wr1, [fp]
    4e5c:	f2020000 	vhadd.s8	d0, d2, d0
    4e60:	00004501 	andeq	r4, r0, r1, lsl #10
    4e64:	6c910200 	ldcvs	2, cr0, [r1], {0}
    4e68:	0005a311 	andeq	sl, r5, r1, lsl r3
    4e6c:	01f40200 	mvnseq	r0, r0, lsl #4
    4e70:	00000045 	andeq	r0, r0, r5, asr #32
    4e74:	00749102 	rsbseq	r9, r4, r2, lsl #2
    4e78:	00004509 	andeq	r4, r0, r9, lsl #10
    4e7c:	00089c00 	andeq	r9, r8, r0, lsl #24
    4e80:	00500a00 	subseq	r0, r0, r0, lsl #20
    4e84:	0a010000 	beq	44e8c <MV_CPU_LE+0x44e8b>
    4e88:	00000050 	andeq	r0, r0, r0, asr r0
    4e8c:	1f1d000f 	svcne	0x001d000f
    4e90:	02000015 	andeq	r0, r0, #21
    4e94:	0008864b 	andeq	r8, r8, fp, asr #12
    4e98:	09010100 	stmdbeq	r1, {r8}
    4e9c:	00000045 	andeq	r0, r0, r5, asr #32
    4ea0:	000008bf 			; <UNDEFINED> instruction: 0x000008bf
    4ea4:	0000500a 	andeq	r5, r0, sl
    4ea8:	500a0800 	andpl	r0, sl, r0, lsl #16
    4eac:	07000000 	streq	r0, [r0, -r0]
    4eb0:	18a71d00 	stmiane	r7!, {r8, sl, fp, ip}
    4eb4:	4f020000 	svcmi	0x00020000
    4eb8:	000008a9 	andeq	r0, r0, r9, lsr #17
    4ebc:	771d0101 	ldrvc	r0, [sp, -r1, lsl #2]
    4ec0:	0200001d 	andeq	r0, r0, #29
    4ec4:	0008a951 	andeq	sl, r8, r1, asr r9
    4ec8:	09010100 	stmdbeq	r1, {r8}
    4ecc:	00000045 	andeq	r0, r0, r5, asr #32
    4ed0:	000008e9 	andeq	r0, r0, r9, ror #17
    4ed4:	0000500a 	andeq	r5, r0, sl
    4ed8:	14007f00 	strne	r7, [r0], #-3840	; 0xf00
    4edc:	00001b8a 	andeq	r1, r0, sl, lsl #23
    4ee0:	08d95502 	ldmeq	r9, {r1, r8, sl, ip, lr}^
    4ee4:	03050000 	movweq	r0, #20480	; 0x5000
    4ee8:	400185c0 	andmi	r8, r1, r0, asr #11
    4eec:	001c1a14 	andseq	r1, ip, r4, lsl sl
    4ef0:	ed560200 	ldcl	2, cr0, [r6]
    4ef4:	05000002 	streq	r0, [r0, #-2]
    4ef8:	0187c003 	orreq	ip, r7, r3
    4efc:	151f1d40 	ldrne	r1, [pc, #-3392]	; 41c4 <MV_CPU_LE+0x41c3>
    4f00:	4b020000 	blmi	84f08 <MV_CPU_LE+0x84f07>
    4f04:	00000886 	andeq	r0, r0, r6, lsl #17
    4f08:	a71e0101 	ldrge	r0, [lr, -r1, lsl #2]
    4f0c:	02000018 	andeq	r0, r0, #24
    4f10:	0008a94f 	andeq	sl, r8, pc, asr #18
    4f14:	03050100 	movweq	r0, #20736	; 0x5100
    4f18:	40018340 	andmi	r8, r1, r0, asr #6
    4f1c:	00004509 	andeq	r4, r0, r9, lsl #10
    4f20:	00093a00 	andeq	r3, r9, r0, lsl #20
    4f24:	00500a00 	subseq	r0, r0, r0, lsl #20
    4f28:	00080000 	andeq	r0, r8, r0
    4f2c:	001a421e 	andseq	r4, sl, lr, lsl r2
    4f30:	2a500200 	bcs	1405738 <MV_CPU_LE+0x1405737>
    4f34:	01000009 	tsteq	r0, r9
    4f38:	84600305 	strbthi	r0, [r0], #-773	; 0x305
    4f3c:	771e4001 	ldrvc	r4, [lr, -r1]
    4f40:	0200001d 	andeq	r0, r0, #29
    4f44:	0008a951 	andeq	sl, r8, r1, asr r9
    4f48:	03050100 	movweq	r0, #20736	; 0x5100
    4f4c:	40018484 	andmi	r8, r1, r4, lsl #9
    4f50:	00009709 	andeq	r9, r0, r9, lsl #14
    4f54:	00097400 	andeq	r7, r9, r0, lsl #8
    4f58:	00500a00 	subseq	r0, r0, r0, lsl #20
    4f5c:	0a080000 	beq	204f64 <MV_CPU_LE+0x204f63>
    4f60:	00000050 	andeq	r0, r0, r0, asr r0
    4f64:	d31e0007 	tstle	lr, #7
    4f68:	0200001c 	andeq	r0, r0, #28
    4f6c:	00095e52 	andeq	r5, r9, r2, asr lr
    4f70:	03050100 	movweq	r0, #20736	; 0x5100
    4f74:	40018ca8 	andmi	r8, r1, r8, lsr #25
    4f78:	00069d00 	andeq	r9, r6, r0, lsl #26
    4f7c:	2d000200 	stccs	2, cr0, [r0]
    4f80:	0400000f 	streq	r0, [r0], #-15
    4f84:	00050401 	andeq	r0, r5, r1, lsl #8
    4f88:	1e3e0100 	wmulsmne	wr0, wr14, wr0
    4f8c:	16640000 	strbtne	r0, [r4], -r0
    4f90:	eb600000 	bl	1804f98 <MV_CPU_LE+0x1804f97>
    4f94:	fed24000 	cdp2	0, 13, cr4, cr2, cr0, {0}
    4f98:	1f274000 	svcne	0x00274000
    4f9c:	01020000 	mrseq	r0, (UNDEF: 2)
    4fa0:	00053d08 	andeq	r3, r5, r8, lsl #26
    4fa4:	08010200 	stmdaeq	r1, {r9}
    4fa8:	00000534 	andeq	r0, r0, r4, lsr r5
    4fac:	69050403 	stmdbvs	r5, {r0, r1, sl}
    4fb0:	0400746e 	streq	r7, [r0], #-1134	; 0x46e
    4fb4:	00000068 	andeq	r0, r0, r8, rrx
    4fb8:	0045ab01 	subeq	sl, r5, r1, lsl #22
    4fbc:	04020000 	streq	r0, [r2]
    4fc0:	00015f07 	andeq	r5, r1, r7, lsl #30
    4fc4:	05020200 	streq	r0, [r2, #-512]	; 0x200
    4fc8:	0000044c 	andeq	r0, r0, ip, asr #8
    4fcc:	0005f704 	andeq	pc, r5, r4, lsl #14
    4fd0:	5eae0100 	wmaddspl	wr0, wr14, wr0
    4fd4:	02000000 	andeq	r0, r0, #0
    4fd8:	05b70702 	ldreq	r0, [r7, #1794]!	; 0x702
    4fdc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    4fe0:	00032f05 	andeq	r2, r3, r5, lsl #30
    4fe4:	07080200 	streq	r0, [r8, -r0, lsl #4]
    4fe8:	00000155 	andeq	r0, r0, r5, asr r1
    4fec:	34050402 	strcc	r0, [r5], #-1026	; 0x402
    4ff0:	02000003 	andeq	r0, r0, #3
    4ff4:	015a0704 	cmpeq	sl, r4, lsl #14
    4ff8:	5b040000 	blpl	105000 <MV_CPU_LE+0x104fff>
    4ffc:	01000006 	tsteq	r0, r6
    5000:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    5004:	00150400 	andseq	r0, r5, r0, lsl #8
    5008:	bc010000 	wstrblt	wr0, [r1]
    500c:	00000033 	andeq	r0, r0, r3, lsr r0
    5010:	3d040402 	stccc	4, cr0, [r4, #-8]
    5014:	02000001 	andeq	r0, r0, #1
    5018:	05f00408 	ldrbeq	r0, [r0, #1032]!	; 0x408
    501c:	04050000 	streq	r0, [r5]
    5020:	0000003a 	andeq	r0, r0, sl, lsr r0
    5024:	00147106 	andseq	r7, r4, r6, lsl #2
    5028:	03082c00 	movweq	r2, #35840	; 0x8c00
    502c:	0001f3f1 	strdeq	pc, [r1], -r1
    5030:	14150700 	ldrne	r0, [r5], #-1792	; 0x700
    5034:	f2030000 	vhadd.s8	d0, d3, d0
    5038:	0000003a 	andeq	r0, r0, sl, lsr r0
    503c:	07002302 	streq	r2, [r0, -r2, lsl #6]
    5040:	00000646 	andeq	r0, r0, r6, asr #12
    5044:	003af303 	eorseq	pc, sl, r3, lsl #6
    5048:	23020000 	movwcs	r0, #8192	; 0x2000
    504c:	15ab0704 	strne	r0, [fp, #1796]!	; 0x704
    5050:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    5054:	0000003a 	andeq	r0, r0, sl, lsr r0
    5058:	07082302 	streq	r2, [r8, -r2, lsl #6]
    505c:	000016b5 			; <UNDEFINED> instruction: 0x000016b5
    5060:	003af503 	eorseq	pc, sl, r3, lsl #10
    5064:	23020000 	movwcs	r0, #8192	; 0x2000
    5068:	172f070c 	strne	r0, [pc, -ip, lsl #14]!
    506c:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    5070:	0000003a 	andeq	r0, r0, sl, lsr r0
    5074:	07102302 	ldreq	r2, [r0, -r2, lsl #6]
    5078:	000001a0 	andeq	r0, r0, r0, lsr #3
    507c:	003af703 	eorseq	pc, sl, r3, lsl #14
    5080:	23020000 	movwcs	r0, #8192	; 0x2000
    5084:	10160714 	andsne	r0, r6, r4, lsl r7
    5088:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    508c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5090:	07182302 	ldreq	r2, [r8, -r2, lsl #6]
    5094:	0000154f 	andeq	r1, r0, pc, asr #10
    5098:	01f3f903 	mvnseq	pc, r3, lsl #18
    509c:	23020000 	movwcs	r0, #8192	; 0x2000
    50a0:	1625071c 			; <UNDEFINED> instruction: 0x1625071c
    50a4:	fa030000 	blx	c50ac <MV_CPU_LE+0xc50ab>
    50a8:	000001f3 	strdeq	r0, [r0], -r3
    50ac:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    50b0:	00158b07 	andseq	r8, r5, r7, lsl #22
    50b4:	3afb0300 	bcc	ffec5cbc <uiXorRegsMaskBackup+0xbfeacee0>
    50b8:	03000000 	movweq	r0, #0
    50bc:	070ffc23 	streq	pc, [pc, -r3, lsr #24]
    50c0:	000013d6 	ldrdeq	r1, [r0], -r6
    50c4:	003afc03 	eorseq	pc, sl, r3, lsl #24
    50c8:	23030000 	movwcs	r0, #12288	; 0x3000
    50cc:	18071080 	stmdane	r7, {r7, ip}
    50d0:	03000016 	movweq	r0, #22
    50d4:	00003afd 	strdeq	r3, [r0], -sp
    50d8:	84230300 	strthi	r0, [r3], #-768	; 0x300
    50dc:	157e0710 	ldrbne	r0, [lr, #-1808]!	; 0x710
    50e0:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    50e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    50e8:	10882303 	addne	r2, r8, r3, lsl #6
    50ec:	00154307 	andseq	r4, r5, r7, lsl #6
    50f0:	3aff0300 	bcc	fffc5cf8 <uiXorRegsMaskBackup+0xbffacf1c>
    50f4:	03000000 	movweq	r0, #0
    50f8:	08108c23 	ldmdaeq	r0, {r0, r1, r5, sl, fp, pc}
    50fc:	000014f8 	strdeq	r1, [r0], -r8
    5100:	3a010003 	bcc	45114 <MV_CPU_LE+0x45113>
    5104:	03000000 	movweq	r0, #0
    5108:	08109023 	ldmdaeq	r0, {r0, r1, r5, ip, pc}
    510c:	00000076 	andeq	r0, r0, r6, ror r0
    5110:	3a010103 	bcc	45524 <MV_CPU_LE+0x45523>
    5114:	03000000 	movweq	r0, #0
    5118:	08109423 	ldmdaeq	r0, {r0, r1, r5, sl, ip, pc}
    511c:	000011eb 	andeq	r1, r0, fp, ror #3
    5120:	3a010203 	bcc	45934 <MV_CPU_LE+0x45933>
    5124:	03000000 	movweq	r0, #0
    5128:	08109823 	ldmdaeq	r0, {r0, r1, r5, fp, ip, pc}
    512c:	000014d3 	ldrdeq	r1, [r0], -r3
    5130:	3a010303 	bcc	45d44 <MV_CPU_LE+0x45d43>
    5134:	03000000 	movweq	r0, #0
    5138:	08109c23 	ldmdaeq	r0, {r0, r1, r5, sl, fp, ip, pc}
    513c:	000015a1 	andeq	r1, r0, r1, lsr #11
    5140:	8c010403 	stchi	4, cr0, [r1], {3}
    5144:	03000000 	movweq	r0, #0
    5148:	0810a023 	ldmdaeq	r0, {r0, r1, r5, sp, pc}
    514c:	000014ad 	andeq	r1, r0, sp, lsr #9
    5150:	8c010503 	stchi	5, cr0, [r1], {3}
    5154:	03000000 	movweq	r0, #0
    5158:	0810a423 	ldmdaeq	r0, {r0, r1, r5, sl, sp, pc}
    515c:	000016d8 	ldrdeq	r1, [r0], -r8
    5160:	8c010603 	stchi	6, cr0, [r1], {3}
    5164:	03000000 	movweq	r0, #0
    5168:	0010a823 	andseq	sl, r0, r3, lsr #16
    516c:	00003a09 	andeq	r3, r0, r9, lsl #20
    5170:	00020f00 	andeq	r0, r2, r0, lsl #30
    5174:	00450a00 	subeq	r0, r5, r0, lsl #20
    5178:	0a030000 	beq	c5180 <MV_CPU_LE+0xc517f>
    517c:	00000045 	andeq	r0, r0, r5, asr #32
    5180:	00450a08 	subeq	r0, r5, r8, lsl #20
    5184:	00060000 	andeq	r0, r6, r0
    5188:	0016fd0b 	andseq	pc, r6, fp, lsl #26
    518c:	01070300 	mrseq	r0, SP_und
    5190:	000000ab 	andeq	r0, r0, fp, lsr #1
    5194:	0000ba0c 	andeq	fp, r0, ip, lsl #20
    5198:	01810100 	orreq	r0, r1, r0, lsl #2
    519c:	00003a01 	andeq	r3, r0, r1, lsl #20
    51a0:	00eb6000 	rsceq	r6, fp, r0
    51a4:	00eb7c40 	rsceq	r7, fp, r0, asr #24
    51a8:	00161040 	andseq	r1, r6, r0, asr #32
    51ac:	00025700 	andeq	r5, r2, r0, lsl #14
    51b0:	045a0d00 	ldrbeq	r0, [sl], #-3328	; 0xd00
    51b4:	81010000 	mrshi	r0, (UNDEF: 1)
    51b8:	00003a01 	andeq	r3, r0, r1, lsl #20
    51bc:	6c910200 	ldcvs	2, cr0, [r1], {0}
    51c0:	000ced0e 	andeq	lr, ip, lr, lsl #26
    51c4:	01830100 	orreq	r0, r3, r0, lsl #2
    51c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    51cc:	00749102 	rsbseq	r9, r4, r2, lsl #2
    51d0:	1de9010f 	wstrdne	wr0, [r9, #60]!	; 0x3c
    51d4:	6e020000 	worvs	wr0, wr2, wr0
    51d8:	00008101 	andeq	r8, r0, r1, lsl #2
    51dc:	00eb7c00 	rsceq	r7, fp, r0, lsl #24
    51e0:	00ed6840 	rsceq	r6, sp, r0, asr #16
    51e4:	00164840 	andseq	r4, r6, r0, asr #16
    51e8:	0002e500 	andeq	lr, r2, r0, lsl #10
    51ec:	14e21000 	strbtne	r1, [r2]
    51f0:	6e020000 	worvs	wr0, wr2, wr0
    51f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    51f8:	10549102 	subsne	r9, r4, r2, lsl #2
    51fc:	00001447 	andeq	r1, r0, r7, asr #8
    5200:	02e56e02 	rsceq	r6, r5, #32
    5204:	91020000 	mrsls	r0, (UNDEF: 2)
    5208:	05a31150 	streq	r1, [r3, #336]!	; 0x150
    520c:	70020000 	andvc	r0, r2, r0
    5210:	0000003a 	andeq	r0, r0, sl, lsr r0
    5214:	11609102 	cmnne	r0, r2, lsl #2
    5218:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    521c:	003a7002 	eorseq	r7, sl, r2
    5220:	91020000 	mrsls	r0, (UNDEF: 2)
    5224:	0e33115c 	mrceq	1, 1, r1, cr3, cr12, {2}
    5228:	70020000 	andvc	r0, r2, r0
    522c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5230:	11589102 	cmpne	r8, r2, lsl #2
    5234:	000000cd 	andeq	r0, r0, sp, asr #1
    5238:	003a7002 	eorseq	r7, sl, r2
    523c:	91020000 	mrsls	r0, (UNDEF: 2)
    5240:	14dc116c 	ldrbne	r1, [ip], #364	; 0x16c
    5244:	70020000 	andvc	r0, r2, r0
    5248:	0000003a 	andeq	r0, r0, sl, lsr r0
    524c:	11689102 	cmnne	r8, r2, lsl #2
    5250:	00001e69 	andeq	r1, r0, r9, ror #28
    5254:	008c7102 	addeq	r7, ip, r2, lsl #2
    5258:	91020000 	mrsls	r0, (UNDEF: 2)
    525c:	04050064 	streq	r0, [r5], #-100	; 0x64
    5260:	0000020f 	andeq	r0, r0, pc, lsl #4
    5264:	1dfd010f 	wldrdne	wr0, [sp, #60]!	; 0x3c
    5268:	cf020000 	svcgt	0x00020000
    526c:	00008101 	andeq	r8, r0, r1, lsl #2
    5270:	00ed6800 	rsceq	r6, sp, r0, lsl #16
    5274:	00f2cc40 	rscseq	ip, r2, r0, asr #24
    5278:	00168040 	andseq	r8, r6, r0, asr #32
    527c:	0003cf00 	andeq	ip, r3, r0, lsl #30
    5280:	14471000 	strbne	r1, [r7]
    5284:	cf020000 	svcgt	0x00020000
    5288:	000002e5 	andeq	r0, r0, r5, ror #5
    528c:	7fb49103 	svcvc	0x00b49103
    5290:	0000cd11 	andeq	ip, r0, r1, lsl sp
    5294:	3ad10200 	bcc	ff445a9c <uiXorRegsMaskBackup+0xbf42ccc0>
    5298:	02000000 	andeq	r0, r0, #0
    529c:	61116c91 			; <UNDEFINED> instruction: 0x61116c91
    52a0:	0200001e 	andeq	r0, r0, #30
    52a4:	00003ad1 	ldrdeq	r3, [r0], -r1
    52a8:	68910200 	ldmvs	r1, {r9}
    52ac:	001b2811 	andseq	r2, fp, r1, lsl r8
    52b0:	3ad10200 	bcc	ff445ab8 <uiXorRegsMaskBackup+0xbf42ccdc>
    52b4:	02000000 	andeq	r0, r0, #0
    52b8:	43114891 	tstmi	r1, #9502720	; 0x910000
    52bc:	0200001b 	andeq	r0, r0, #27
    52c0:	00003ad1 	ldrdeq	r3, [r0], -r1
    52c4:	bc910300 	ldclt	3, cr0, [r1], {0}
    52c8:	1b7e117f 	blne	1f898cc <MV_CPU_LE+0x1f898cb>
    52cc:	d1020000 	mrsle	r0, (UNDEF: 2)
    52d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    52d4:	11649102 	cmnne	r4, r2, lsl #2
    52d8:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    52dc:	003ad102 	eorseq	sp, sl, r2, lsl #2
    52e0:	91020000 	mrsls	r0, (UNDEF: 2)
    52e4:	0e331144 	wrorbgeq	wr1, wr3, reserved
    52e8:	d1020000 	mrsle	r0, (UNDEF: 2)
    52ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    52f0:	11409102 	cmpne	r0, r2, lsl #2
    52f4:	00001ab8 			; <UNDEFINED> instruction: 0x00001ab8
    52f8:	003ad102 	eorseq	sp, sl, r2, lsl #2
    52fc:	91020000 	mrsls	r0, (UNDEF: 2)
    5300:	14dc1150 	ldrbne	r1, [ip], #336	; 0x150
    5304:	d1020000 	mrsle	r0, (UNDEF: 2)
    5308:	0000003a 	andeq	r0, r0, sl, lsr r0
    530c:	11609102 	cmnne	r0, r2, lsl #2
    5310:	00001b1a 	andeq	r1, r0, sl, lsl fp
    5314:	003ad102 	eorseq	sp, sl, r2, lsl #2
    5318:	91020000 	mrsls	r0, (UNDEF: 2)
    531c:	01e8114c 	mvneq	r1, ip, asr #2
    5320:	d2020000 	andle	r0, r2, #0
    5324:	0000003a 	andeq	r0, r0, sl, lsr r0
    5328:	115c9102 	cmpne	ip, r2, lsl #2
    532c:	000003d6 	ldrdeq	r0, [r0], -r6
    5330:	003ad202 	eorseq	sp, sl, r2, lsl #4
    5334:	91020000 	mrsls	r0, (UNDEF: 2)
    5338:	05a31158 	streq	r1, [r3, #344]!	; 0x158
    533c:	d2020000 	andle	r0, r2, #0
    5340:	0000003a 	andeq	r0, r0, sl, lsr r0
    5344:	00549102 	subseq	r9, r4, r2, lsl #2
    5348:	17480112 	smlaldne	r0, r8, r2, r1
    534c:	57020000 	strpl	r0, [r2, -r0]
    5350:	00810101 	addeq	r0, r1, r1, lsl #2
    5354:	f2cc0000 	vaddl.s8	q8, d12, d0
    5358:	f52e4000 			; <UNDEFINED> instruction: 0xf52e4000
    535c:	16ba4000 	ldrtne	r4, [sl], r0
    5360:	04660000 	strbteq	r0, [r6]
    5364:	e20d0000 	and	r0, sp, #0
    5368:	02000014 	andeq	r0, r0, #20
    536c:	003a0157 	eorseq	r0, sl, r7, asr r1
    5370:	91020000 	mrsls	r0, (UNDEF: 2)
    5374:	14470d54 	strbne	r0, [r7], #-3412	; 0xd54
    5378:	57020000 	strpl	r0, [r2, -r0]
    537c:	0002e501 	andeq	lr, r2, r1, lsl #10
    5380:	50910200 	addspl	r0, r1, r0, lsl #4
    5384:	0005a30e 	andeq	sl, r5, lr, lsl #6
    5388:	01590200 	cmpeq	r9, r0, lsl #4
    538c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5390:	0e609102 	wmacseq	wr9, wr0, wr2
    5394:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    5398:	3a015902 	bcc	5b7a8 <MV_CPU_LE+0x5b7a7>
    539c:	02000000 	andeq	r0, r0, #0
    53a0:	330e5c91 	movwcc	r5, #60561	; 0xec91
    53a4:	0200000e 	andeq	r0, r0, #14
    53a8:	003a0159 	eorseq	r0, sl, r9, asr r1
    53ac:	91020000 	mrsls	r0, (UNDEF: 2)
    53b0:	00cd0e58 	sbceq	r0, sp, r8, asr lr
    53b4:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    53b8:	00003a01 	andeq	r3, r0, r1, lsl #20
    53bc:	6c910200 	ldcvs	2, cr0, [r1], {0}
    53c0:	0014dc0e 	andseq	sp, r4, lr, lsl #24
    53c4:	01590200 	cmpeq	r9, r0, lsl #4
    53c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    53cc:	0e689102 	wmacseq	wr9, wr8, wr2
    53d0:	00001e69 	andeq	r1, r0, r9, ror #28
    53d4:	8c015a02 	stchi	10, cr5, [r1], {2}
    53d8:	02000000 	andeq	r0, r0, #0
    53dc:	12006491 	andne	r6, r0, #-1862270976	; 0x91000000
    53e0:	001dd501 	andseq	sp, sp, r1, lsl #10
    53e4:	01c50200 	biceq	r0, r5, r0, lsl #4
    53e8:	00008101 	andeq	r8, r0, r1, lsl #2
    53ec:	00f53000 	rscseq	r3, r5, r0
    53f0:	00f91440 	rscseq	r1, r9, r0, asr #8
    53f4:	0016f240 	andseq	pc, r6, r0, asr #4
    53f8:	00050d00 	andeq	r0, r5, r0, lsl #26
    53fc:	14e20d00 	strbtne	r0, [r2], #3328	; 0xd00
    5400:	c5020000 	strgt	r0, [r2]
    5404:	00003a01 	andeq	r3, r0, r1, lsl #20
    5408:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    540c:	00152f0d 	andseq	r2, r5, sp, lsl #30
    5410:	01c50200 	biceq	r0, r5, r0, lsl #4
    5414:	0000008c 	andeq	r0, r0, ip, lsl #1
    5418:	0d409102 	wstrdeq	wr9, [r0, #-8]
    541c:	00001447 	andeq	r1, r0, r7, asr #8
    5420:	e501c502 	str	ip, [r1, #-1282]	; 0x502
    5424:	03000002 	movweq	r0, #2
    5428:	0e7fbc91 	mrceq	12, 3, fp, cr15, cr1, {4}
    542c:	000005a3 	andeq	r0, r0, r3, lsr #11
    5430:	3a01c702 	bcc	77040 <MV_CPU_LE+0x7703f>
    5434:	02000000 	andeq	r0, r0, #0
    5438:	cd0e5c91 	stcgt	12, cr5, [lr, #-580]	; 0xfffffdbc
    543c:	02000000 	andeq	r0, r0, #0
    5440:	003a01c7 	eorseq	r0, sl, r7, asr #3
    5444:	91020000 	mrsls	r0, (UNDEF: 2)
    5448:	1e610e6c 	cdpne	14, 6, cr0, cr1, cr12, {3}
    544c:	c7020000 	strgt	r0, [r2, -r0]
    5450:	00003a01 	andeq	r3, r0, r1, lsl #20
    5454:	68910200 	ldmvs	r1, {r9}
    5458:	001ab80e 	andseq	fp, sl, lr, lsl #16
    545c:	01c70200 	biceq	r0, r7, r0, lsl #4
    5460:	0000003a 	andeq	r0, r0, sl, lsr r0
    5464:	0e609102 	wmacseq	wr9, wr0, wr2
    5468:	00001e10 	andeq	r1, r0, r0, lsl lr
    546c:	0d01c802 	stceq	8, cr12, [r1, #-8]
    5470:	02000005 	andeq	r0, r0, #5
    5474:	690e4c91 	stmdbvs	lr, {r0, r4, r7, sl, fp, lr}
    5478:	0200001e 	andeq	r0, r0, #30
    547c:	008c01c9 	addeq	r0, ip, r9, asr #3
    5480:	91020000 	mrsls	r0, (UNDEF: 2)
    5484:	3a090064 	bcc	24561c <MV_CPU_LE+0x24561b>
    5488:	1d000000 	wstrbne	wr0, [r0]
    548c:	0a000005 	beq	54a8 <MV_CPU_LE+0x54a7>
    5490:	00000045 	andeq	r0, r0, r5, asr #32
    5494:	240c0003 	strcs	r0, [ip], #-3
    5498:	0200001e 	andeq	r0, r0, #30
    549c:	81010267 	tsthi	r1, r7, ror #4
    54a0:	14000000 	strne	r0, [r0]
    54a4:	d24000f9 	suble	r0, r0, #249	; 0xf9
    54a8:	2c4000fe 	wstrhcs	wr0, [r0], #-254
    54ac:	fc000017 	stc2	0, cr0, [r0], {23}
    54b0:	0d000005 	wstrbeq	wr0, [r0, #-5]
    54b4:	000000cd 	andeq	r0, r0, sp, asr #1
    54b8:	3a026702 	bcc	9f0c8 <MV_CPU_LE+0x9f0c7>
    54bc:	02000000 	andeq	r0, r0, #0
    54c0:	e20d4c91 	and	r4, sp, #37120	; 0x9100
    54c4:	02000014 	andeq	r0, r0, #20
    54c8:	003a0267 	eorseq	r0, sl, r7, ror #4
    54cc:	91020000 	mrsls	r0, (UNDEF: 2)
    54d0:	152f0d48 	strne	r0, [pc, #-3400]!	; 4790 <MV_CPU_LE+0x478f>
    54d4:	67020000 	strvs	r0, [r2, -r0]
    54d8:	00008c02 	andeq	r8, r0, r2, lsl #24
    54dc:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    54e0:	001dce0d 	andseq	ip, sp, sp, lsl #28
    54e4:	02670200 	rsbeq	r0, r7, #0
    54e8:	000000a5 	andeq	r0, r0, r5, lsr #1
    54ec:	0d409102 	wstrdeq	wr9, [r0, #-8]
    54f0:	00001447 	andeq	r1, r0, r7, asr #8
    54f4:	e5026702 	str	r6, [r2, #-1794]	; 0x702
    54f8:	02000002 	andeq	r0, r0, #2
    54fc:	a30e0091 	movwge	r0, #57489	; 0xe091
    5500:	02000005 	andeq	r0, r0, #5
    5504:	003a0269 	eorseq	r0, sl, r9, ror #4
    5508:	91020000 	mrsls	r0, (UNDEF: 2)
    550c:	0069136c 	rsbeq	r1, r9, ip, ror #6
    5510:	3a026902 	bcc	9f920 <MV_CPU_LE+0x9f91f>
    5514:	02000000 	andeq	r0, r0, #0
    5518:	280e6891 	stmdacs	lr, {r0, r4, r7, fp, sp, lr}
    551c:	0200001b 	andeq	r0, r0, #27
    5520:	003a0269 	eorseq	r0, sl, r9, ror #4
    5524:	91020000 	mrsls	r0, (UNDEF: 2)
    5528:	0e330e50 	mrceq	14, 1, r0, cr3, cr0, {2}
    552c:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    5530:	00003a02 	andeq	r3, r0, r2, lsl #20
    5534:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    5538:	00149f0e 	andseq	r9, r4, lr, lsl #30
    553c:	02690200 	rsbeq	r0, r9, #0
    5540:	0000003a 	andeq	r0, r0, sl, lsr r0
    5544:	0e609102 	wmacseq	wr9, wr0, wr2
    5548:	00001e1b 	andeq	r1, r0, fp, lsl lr
    554c:	3a026902 	bcc	9f95c <MV_CPU_LE+0x9f95b>
    5550:	02000000 	andeq	r0, r0, #0
    5554:	b80e5c91 	stmdalt	lr, {r0, r4, r7, sl, fp, ip, lr}
    5558:	0200001a 	andeq	r0, r0, #26
    555c:	003a0269 	eorseq	r0, sl, r9, ror #4
    5560:	91020000 	mrsls	r0, (UNDEF: 2)
    5564:	14dc0e54 	ldrbne	r0, [ip], #3668	; 0xe54
    5568:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    556c:	00003a02 	andeq	r3, r0, r2, lsl #20
    5570:	58910200 	ldmpl	r1, {r9}
    5574:	00530900 	subseq	r0, r3, r0, lsl #18
    5578:	06120000 	ldreq	r0, [r2], -r0
    557c:	450a0000 	strmi	r0, [sl]
    5580:	0f000000 	svceq	0x00000000
    5584:	0000450a 	andeq	r4, r0, sl, lsl #10
    5588:	14000300 	strne	r0, [r0], #-768	; 0x300
    558c:	00000542 	andeq	r0, r0, r2, asr #10
    5590:	05fc5d02 	ldrbeq	r5, [ip, #3330]!	; 0xd02
    5594:	01010000 	mrseq	r0, (UNDEF: 1)
    5598:	00003a09 	andeq	r3, r0, r9, lsl #20
    559c:	00062f00 	andeq	r2, r6, r0, lsl #30
    55a0:	00450a00 	subeq	r0, r5, r0, lsl #20
    55a4:	000f0000 	andeq	r0, pc, r0
    55a8:	00143514 	andseq	r3, r4, r4, lsl r5
    55ac:	1f610200 	svcne	0x00610200
    55b0:	01000006 	tsteq	r0, r6
    55b4:	14061401 	strne	r1, [r6], #-1025	; 0x401
    55b8:	62020000 	andvs	r0, r2, #0
    55bc:	0000061f 	andeq	r0, r0, pc, lsl r6
    55c0:	3a090101 	bcc	2459cc <MV_CPU_LE+0x2459cb>
    55c4:	5f000000 	svcpl	0x00000000
    55c8:	0a000006 	beq	55e8 <MV_CPU_LE+0x55e7>
    55cc:	00000045 	andeq	r0, r0, r5, asr #32
    55d0:	00450a01 	subeq	r0, r5, r1, lsl #20
    55d4:	000f0000 	andeq	r0, pc, r0
    55d8:	00151f14 	andseq	r1, r5, r4, lsl pc
    55dc:	49640200 	stmdbmi	r4!, {r9}^
    55e0:	01000006 	tsteq	r0, r6
    55e4:	05421401 	strbeq	r1, [r2, #-1025]	; 0x401
    55e8:	5d020000 	wstrbpl	wr0, [r2]
    55ec:	000005fc 	strdeq	r0, [r0], -ip
    55f0:	35140101 	ldrcc	r0, [r4, #-257]	; 0x101
    55f4:	02000014 	andeq	r0, r0, #20
    55f8:	00061f61 	andeq	r1, r6, r1, ror #30
    55fc:	14010100 	strne	r0, [r1], #-256	; 0x100
    5600:	00001406 	andeq	r1, r0, r6, lsl #8
    5604:	061f6202 	ldreq	r6, [pc], -r2, lsl #4
    5608:	01010000 	mrseq	r0, (UNDEF: 1)
    560c:	00151f14 	andseq	r1, r5, r4, lsl pc
    5610:	49640200 	stmdbmi	r4!, {r9}^
    5614:	01000006 	tsteq	r0, r6
    5618:	072a0001 	streq	r0, [sl, -r1]!
    561c:	00020000 	andeq	r0, r2, r0
    5620:	0000105e 	andeq	r1, r0, lr, asr r0
    5624:	05040104 	streq	r0, [r4, #-260]	; 0x104
    5628:	7e010000 	worvc	wr0, wr1, wr0
    562c:	64000020 	strvs	r0, [r0], #-32
    5630:	d4000016 	strle	r0, [r0], #-22
    5634:	804000fe 	strdhi	r0, [r0], #-14
    5638:	bd400109 	wstrdlt	wr0, [r0, #-36]	; 0xffffffdc
    563c:	02000022 	andeq	r0, r0, #34	; 0x22
    5640:	053d0801 	ldreq	r0, [sp, #-2049]!	; 0x801
    5644:	01020000 	mrseq	r0, (UNDEF: 2)
    5648:	00053408 	andeq	r3, r5, r8, lsl #8
    564c:	05040300 	streq	r0, [r4, #-768]	; 0x300
    5650:	00746e69 	rsbseq	r6, r4, r9, ror #28
    5654:	00006804 	andeq	r6, r0, r4, lsl #16
    5658:	45ab0100 	strmi	r0, [fp, #256]!	; 0x100
    565c:	02000000 	andeq	r0, r0, #0
    5660:	015f0704 	cmpeq	pc, r4, lsl #14
    5664:	02020000 	andeq	r0, r2, #0
    5668:	00044c05 	andeq	r4, r4, r5, lsl #24
    566c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5670:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
    5674:	2f050802 	svccs	0x00050802
    5678:	02000003 	andeq	r0, r0, #3
    567c:	01550708 	cmpeq	r5, r8, lsl #14
    5680:	04020000 	streq	r0, [r2]
    5684:	00033405 	andeq	r3, r3, r5, lsl #8
    5688:	07040200 	streq	r0, [r4, -r0, lsl #4]
    568c:	0000015a 	andeq	r0, r0, sl, asr r1
    5690:	00065b04 	andeq	r5, r6, r4, lsl #22
    5694:	33bb0100 			; <UNDEFINED> instruction: 0x33bb0100
    5698:	04000000 	streq	r0, [r0]
    569c:	00000015 	andeq	r0, r0, r5, lsl r0
    56a0:	0033bc01 	eorseq	fp, r3, r1, lsl #24
    56a4:	04020000 	streq	r0, [r2]
    56a8:	00013d04 	andeq	r3, r1, r4, lsl #26
    56ac:	04080200 	streq	r0, [r8], #-512	; 0x200
    56b0:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    56b4:	00147105 	andseq	r7, r4, r5, lsl #2
    56b8:	03082c00 	movweq	r2, #35840	; 0x8c00
    56bc:	0001e2f1 	strdeq	lr, [r1], -r1
    56c0:	14150600 	ldrne	r0, [r5], #-1536	; 0x600
    56c4:	f2030000 	vhadd.s8	d0, d3, d0
    56c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    56cc:	06002302 	streq	r2, [r0], -r2, lsl #6
    56d0:	00000646 	andeq	r0, r0, r6, asr #12
    56d4:	003af303 	eorseq	pc, sl, r3, lsl #6
    56d8:	23020000 	movwcs	r0, #8192	; 0x2000
    56dc:	15ab0604 	strne	r0, [fp, #1540]!	; 0x604
    56e0:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    56e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    56e8:	06082302 	streq	r2, [r8], -r2, lsl #6
    56ec:	000016b5 			; <UNDEFINED> instruction: 0x000016b5
    56f0:	003af503 	eorseq	pc, sl, r3, lsl #10
    56f4:	23020000 	movwcs	r0, #8192	; 0x2000
    56f8:	172f060c 	strne	r0, [pc, -ip, lsl #12]!
    56fc:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    5700:	0000003a 	andeq	r0, r0, sl, lsr r0
    5704:	06102302 	ldreq	r2, [r0], -r2, lsl #6
    5708:	000001a0 	andeq	r0, r0, r0, lsr #3
    570c:	003af703 	eorseq	pc, sl, r3, lsl #14
    5710:	23020000 	movwcs	r0, #8192	; 0x2000
    5714:	10160614 	andsne	r0, r6, r4, lsl r6
    5718:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    571c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5720:	06182302 	ldreq	r2, [r8], -r2, lsl #6
    5724:	0000154f 	andeq	r1, r0, pc, asr #10
    5728:	01e2f903 	mvneq	pc, r3, lsl #18
    572c:	23020000 	movwcs	r0, #8192	; 0x2000
    5730:	1625061c 			; <UNDEFINED> instruction: 0x1625061c
    5734:	fa030000 	blx	c573c <MV_CPU_LE+0xc573b>
    5738:	000001e2 	andeq	r0, r0, r2, ror #3
    573c:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    5740:	00158b06 	andseq	r8, r5, r6, lsl #22
    5744:	3afb0300 	bcc	ffec634c <uiXorRegsMaskBackup+0xbfead570>
    5748:	03000000 	movweq	r0, #0
    574c:	060ffc23 	streq	pc, [pc], -r3, lsr #24
    5750:	000013d6 	ldrdeq	r1, [r0], -r6
    5754:	003afc03 	eorseq	pc, sl, r3, lsl #24
    5758:	23030000 	movwcs	r0, #12288	; 0x3000
    575c:	18061080 	stmdane	r6, {r7, ip}
    5760:	03000016 	movweq	r0, #22
    5764:	00003afd 	strdeq	r3, [r0], -sp
    5768:	84230300 	strthi	r0, [r3], #-768	; 0x300
    576c:	157e0610 	ldrbne	r0, [lr, #-1552]!	; 0x610
    5770:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    5774:	0000003a 	andeq	r0, r0, sl, lsr r0
    5778:	10882303 	addne	r2, r8, r3, lsl #6
    577c:	00154306 	andseq	r4, r5, r6, lsl #6
    5780:	3aff0300 	bcc	fffc6388 <uiXorRegsMaskBackup+0xbffad5ac>
    5784:	03000000 	movweq	r0, #0
    5788:	07108c23 	ldreq	r8, [r0, -r3, lsr #24]
    578c:	000014f8 	strdeq	r1, [r0], -r8
    5790:	3a010003 	bcc	457a4 <MV_CPU_LE+0x457a3>
    5794:	03000000 	movweq	r0, #0
    5798:	07109023 	ldreq	r9, [r0, -r3, lsr #32]
    579c:	00000076 	andeq	r0, r0, r6, ror r0
    57a0:	3a010103 	bcc	45bb4 <MV_CPU_LE+0x45bb3>
    57a4:	03000000 	movweq	r0, #0
    57a8:	07109423 	ldreq	r9, [r0, -r3, lsr #8]
    57ac:	000011eb 	andeq	r1, r0, fp, ror #3
    57b0:	3a010203 	bcc	45fc4 <MV_CPU_LE+0x45fc3>
    57b4:	03000000 	movweq	r0, #0
    57b8:	07109823 	ldreq	r9, [r0, -r3, lsr #16]
    57bc:	000014d3 	ldrdeq	r1, [r0], -r3
    57c0:	3a010303 	bcc	463d4 <MV_CPU_LE+0x463d3>
    57c4:	03000000 	movweq	r0, #0
    57c8:	07109c23 	ldreq	r9, [r0, -r3, lsr #24]
    57cc:	000015a1 	andeq	r1, r0, r1, lsr #11
    57d0:	81010403 	tsthi	r1, r3, lsl #8
    57d4:	03000000 	movweq	r0, #0
    57d8:	0710a023 	ldreq	sl, [r0, -r3, lsr #32]
    57dc:	000014ad 	andeq	r1, r0, sp, lsr #9
    57e0:	81010503 	tsthi	r1, r3, lsl #10
    57e4:	03000000 	movweq	r0, #0
    57e8:	0710a423 	ldreq	sl, [r0, -r3, lsr #8]
    57ec:	000016d8 	ldrdeq	r1, [r0], -r8
    57f0:	81010603 	tsthi	r1, r3, lsl #12
    57f4:	03000000 	movweq	r0, #0
    57f8:	0010a823 	andseq	sl, r0, r3, lsr #16
    57fc:	00003a08 	andeq	r3, r0, r8, lsl #20
    5800:	0001fe00 	andeq	pc, r1, r0, lsl #28
    5804:	00450900 	subeq	r0, r5, r0, lsl #18
    5808:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    580c:	00000045 	andeq	r0, r0, r5, asr #32
    5810:	00450908 	subeq	r0, r5, r8, lsl #18
    5814:	00060000 	andeq	r0, r6, r0
    5818:	0016fd0a 	andseq	pc, r6, sl, lsl #26
    581c:	01070300 	mrseq	r0, SP_und
    5820:	0000009a 	muleq	r0, sl, r0
    5824:	001ce90b 	andseq	lr, ip, fp, lsl #18
    5828:	6e040100 	wmululvs	wr0, wr4, wr0
    582c:	00000229 	andeq	r0, r0, r9, lsr #4
    5830:	001dc70c 	andseq	ip, sp, ip, lsl #14
    5834:	3c0c0000 	wstrbcc	wr0, [ip]
    5838:	0100001c 	tsteq	r0, ip, lsl r0
    583c:	001d160c 	andseq	r1, sp, ip, lsl #12
    5840:	04000200 	streq	r0, [r0], #-512	; 0x200
    5844:	000020cd 	andeq	r2, r0, sp, asr #1
    5848:	020a7204 	andeq	r7, sl, #1073741824	; 0x40000000
    584c:	fc0b0000 	stc2	0, cr0, [fp], {0}
    5850:	0100001f 	tsteq	r0, pc, lsl r0
    5854:	02597c04 	subseq	r7, r9, #1024	; 0x400
    5858:	880c0000 	stmdahi	ip, {}	; <UNPREDICTABLE>
    585c:	0000001e 	andeq	r0, r0, lr, lsl r0
    5860:	001fb60c 	andseq	fp, pc, ip, lsl #12
    5864:	160c0100 	strne	r0, [ip], -r0, lsl #2
    5868:	02000020 	andeq	r0, r0, #32
    586c:	001f350c 	andseq	r3, pc, ip, lsl #10
    5870:	04000300 	streq	r0, [r0], #-768	; 0x300
    5874:	00002093 	muleq	r0, r3, r0
    5878:	02348104 	eorseq	r8, r4, #1
    587c:	980b0000 	stmdals	fp, {}	; <UNPREDICTABLE>
    5880:	01000015 	tsteq	r0, r5, lsl r0
    5884:	02898604 	addeq	r8, r9, #4194304	; 0x400000
    5888:	7d0c0000 	wstrbvc	wr0, [ip]
    588c:	00000014 	andeq	r0, r0, r4, lsl r0
    5890:	0015fe0c 	andseq	pc, r5, ip, lsl #28
    5894:	740c0100 	strvc	r0, [ip], #-256	; 0x100
    5898:	02000015 	andeq	r0, r0, #21
    589c:	0015cb0c 	andseq	ip, r5, ip, lsl #22
    58a0:	04000300 	streq	r0, [r0], #-768	; 0x300
    58a4:	00001f18 	andeq	r1, r0, r8, lsl pc
    58a8:	02648b04 	rsbeq	r8, r4, #4096	; 0x1000
    58ac:	910d0000 	mrsls	r0, (UNDEF: 13)
    58b0:	1400001e 	strne	r0, [r0], #-30
    58b4:	02e7dd04 	rsceq	sp, r7, #256	; 0x100
    58b8:	d9060000 	stmdble	r6, {}	; <UNPREDICTABLE>
    58bc:	04000020 	streq	r0, [r0], #-32
    58c0:	00003ade 	ldrdeq	r3, [r0], -lr
    58c4:	00230200 	eoreq	r0, r3, r0, lsl #4
    58c8:	000e1e06 	andeq	r1, lr, r6, lsl #28
    58cc:	3adf0400 	bcc	ff7c68d4 <uiXorRegsMaskBackup+0xbf7adaf8>
    58d0:	02000000 	andeq	r0, r0, #0
    58d4:	6f060423 	svcvs	0x00060423
    58d8:	04000020 	streq	r0, [r0], #-32
    58dc:	000081e0 	andeq	r8, r0, r0, ror #3
    58e0:	08230200 	stmdaeq	r3!, {r9}
    58e4:	001e7e06 	andseq	r7, lr, r6, lsl #28
    58e8:	3ae10400 	bcc	ff8468f0 <uiXorRegsMaskBackup+0xbf82db14>
    58ec:	02000000 	andeq	r0, r0, #0
    58f0:	a2060c23 	andge	r0, r6, #8960	; 0x2300
    58f4:	0400001e 	streq	r0, [r0], #-30
    58f8:	00003ae2 	andeq	r3, r0, r2, ror #21
    58fc:	10230200 	eorne	r0, r3, r0, lsl #4
    5900:	20ef0400 	rsccs	r0, pc, r0, lsl #8
    5904:	e3040000 	movw	r0, #16384	; 0x4000
    5908:	00000294 	muleq	r0, r4, r2
    590c:	00210a0b 	eoreq	r0, r1, fp, lsl #20
    5910:	e5040100 	str	r0, [r4, #-256]	; 0x100
    5914:	0000033b 	andeq	r0, r0, fp, lsr r3
    5918:	00201f0c 	eoreq	r1, r0, ip, lsl #30
    591c:	290c0000 	stmdbcs	ip, {}	; <UNPREDICTABLE>
    5920:	01000020 	tsteq	r0, r0, lsr #32
    5924:	0020330c 	eoreq	r3, r0, ip, lsl #6
    5928:	3d0c0200 	stccc	2, cr0, [ip]
    592c:	03000020 	movweq	r0, #32
    5930:	0020470c 	eoreq	r4, r0, ip, lsl #14
    5934:	510c0400 	tstpl	ip, r0, lsl #8
    5938:	05000020 	streq	r0, [r0, #-32]
    593c:	00205b0c 	eoreq	r5, r0, ip, lsl #22
    5940:	650c0600 	strvs	r0, [ip, #-1536]	; 0x600
    5944:	07000020 	streq	r0, [r0, -r0, lsr #32]
    5948:	001fa90c 	andseq	sl, pc, ip, lsl #18
    594c:	790c0800 	stmdbvc	ip, {fp}
    5950:	0900001f 	stmdbeq	r0, {r0, r1, r2, r3, r4}
    5954:	1f400400 	svcne	0x00400400
    5958:	f0040000 			; <UNDEFINED> instruction: 0xf0040000
    595c:	000002f2 	strdeq	r0, [r0], -r2
    5960:	0000ba0e 	andeq	fp, r0, lr, lsl #20
    5964:	01810100 	orreq	r0, r1, r0, lsl #2
    5968:	00003a01 	andeq	r3, r0, r1, lsl #20
    596c:	00fed400 	rscseq	sp, lr, r0, lsl #8
    5970:	00fef040 	rscseq	pc, lr, r0, asr #32
    5974:	00176640 	andseq	r6, r7, r0, asr #12
    5978:	00038200 	andeq	r8, r3, r0, lsl #4
    597c:	045a0f00 	ldrbeq	r0, [sl], #-3840	; 0xf00
    5980:	81010000 	mrshi	r0, (UNDEF: 1)
    5984:	00003a01 	andeq	r3, r0, r1, lsl #20
    5988:	6c910200 	ldcvs	2, cr0, [r1], {0}
    598c:	000ced10 	andeq	lr, ip, r0, lsl sp
    5990:	01830100 	orreq	r0, r3, r0, lsl #2
    5994:	0000003a 	andeq	r0, r0, sl, lsr r0
    5998:	00749102 	rsbseq	r9, r4, r2, lsl #2
    599c:	1f0b0111 	svcne	0x000b0111
    59a0:	4e020000 	wormi	wr0, wr2, wr0
    59a4:	00fef001 	rscseq	pc, lr, r1
    59a8:	0100f840 	tsteq	r0, r0, asr #16
    59ac:	00179e40 	andseq	r9, r7, r0, asr #28
    59b0:	0003e100 	andeq	lr, r3, r0, lsl #2
    59b4:	14471200 	strbne	r1, [r7], #-512	; 0x200
    59b8:	4e020000 	wormi	wr0, wr2, wr0
    59bc:	000003e1 	andeq	r0, r0, r1, ror #7
    59c0:	13649102 	cmnne	r4, #-2147483648	; 0x80000000
    59c4:	000005a3 	andeq	r0, r0, r3, lsr #11
    59c8:	003a5002 	eorseq	r5, sl, r2
    59cc:	91020000 	mrsls	r0, (UNDEF: 2)
    59d0:	69751474 	ldmdbvs	r5!, {r2, r4, r5, r6, sl, ip}^
    59d4:	3a500200 	bcc	14061dc <MV_CPU_LE+0x14061db>
    59d8:	02000000 	andeq	r0, r0, #0
    59dc:	9b137091 	blls	4e1c28 <MV_CPU_LE+0x4e1c27>
    59e0:	0200001e 	andeq	r0, r0, #30
    59e4:	00003a50 	andeq	r3, r0, r0, asr sl
    59e8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    59ec:	0000f713 	andeq	pc, r0, r3, lsl r7	; <UNPREDICTABLE>
    59f0:	3a500200 	bcc	14061f8 <MV_CPU_LE+0x14061f7>
    59f4:	02000000 	andeq	r0, r0, #0
    59f8:	15006891 	strne	r6, [r0, #-2193]	; 0x891
    59fc:	0001fe04 	andeq	pc, r1, r4, lsl #28
    5a00:	07011100 	streq	r1, [r1, -r0, lsl #2]
    5a04:	02000020 	andeq	r0, r0, #32
    5a08:	00f80187 	rscseq	r0, r8, r7, lsl #3
    5a0c:	01a04001 	moveq	r4, r1
    5a10:	17d64001 	ldrbne	r4, [r6, r1]
    5a14:	040e0000 	streq	r0, [lr]
    5a18:	75140000 	ldrvc	r0, [r4]
    5a1c:	89020069 	stmdbhi	r2, {r0, r3, r5, r6}
    5a20:	0000003a 	andeq	r0, r0, sl, lsr r0
    5a24:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5a28:	20c00111 	sbccs	r0, r0, r1, lsl r1
    5a2c:	a3020000 	movwge	r0, #8192	; 0x2000
    5a30:	0101a001 	tsteq	r1, r1
    5a34:	0101e040 	tsteq	r1, r0, asr #32
    5a38:	00180e40 	andseq	r0, r8, r0, asr #28
    5a3c:	00044200 	andeq	r4, r4, r0, lsl #4
    5a40:	1fd81200 	svcne	0x00d81200
    5a44:	a3020000 	movwge	r0, #8192	; 0x2000
    5a48:	0000003a 	andeq	r0, r0, sl, lsr r0
    5a4c:	146c9102 	strbtne	r9, [ip], #-258	; 0x102
    5a50:	a5020069 	strge	r0, [r2, #-105]	; 0x69
    5a54:	0000003a 	andeq	r0, r0, sl, lsr r0
    5a58:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5a5c:	1efe0116 	mrcne	1, 7, r0, cr14, cr6, {0}
    5a60:	c6020000 	strgt	r0, [r2], -r0
    5a64:	00007601 	andeq	r7, r0, r1, lsl #12
    5a68:	0101e000 	mrseq	lr, (UNDEF: 1)
    5a6c:	01024a40 	tsteq	r2, r0, asr #20
    5a70:	00184640 	andseq	r4, r8, r0, asr #12
    5a74:	00048a00 	andeq	r8, r4, r0, lsl #20
    5a78:	1d4e1200 	stclne	2, cr1, [lr]
    5a7c:	c6020000 	strgt	r0, [r2], -r0
    5a80:	0000003a 	andeq	r0, r0, sl, lsr r0
    5a84:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    5a88:	00001fe3 	andeq	r1, r0, r3, ror #31
    5a8c:	003ac602 	eorseq	ip, sl, r2, lsl #12
    5a90:	91020000 	mrsls	r0, (UNDEF: 2)
    5a94:	1ead1368 	cdpne	3, 10, cr1, cr13, cr8, {3}
    5a98:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
    5a9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5aa0:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5aa4:	1f870116 	svcne	0x00870116
    5aa8:	e2020000 	and	r0, r2, #0
    5aac:	00007601 	andeq	r7, r0, r1, lsl #12
    5ab0:	01024c00 	tsteq	r2, r0, lsl #24
    5ab4:	0103f640 	tsteq	r3, r0, asr #12
    5ab8:	00187e40 	andseq	r7, r8, r0, asr #28
    5abc:	0004e000 	andeq	lr, r4, r0
    5ac0:	1d4e1200 	stclne	2, cr1, [lr]
    5ac4:	e2020000 	and	r0, r2, #0
    5ac8:	0000003a 	andeq	r0, r0, sl, lsr r0
    5acc:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    5ad0:	00001fca 	andeq	r1, r0, sl, asr #31
    5ad4:	04e0e202 	strbteq	lr, [r0], #514	; 0x202
    5ad8:	91020000 	mrsls	r0, (UNDEF: 2)
    5adc:	1e731368 	cdpne	3, 7, cr1, cr3, cr8, {3}
    5ae0:	e4020000 	str	r0, [r2]
    5ae4:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ae8:	13709102 	cmnne	r0, #-2147483648	; 0x80000000
    5aec:	00000de1 	andeq	r0, r0, r1, ror #27
    5af0:	003ae502 	eorseq	lr, sl, r2, lsl #10
    5af4:	91020000 	mrsls	r0, (UNDEF: 2)
    5af8:	04150074 	ldreq	r0, [r5], #-116	; 0x74
    5afc:	000002e7 	andeq	r0, r0, r7, ror #5
    5b00:	209e0117 	addscs	r0, lr, r7, lsl r1
    5b04:	3b020000 	blcc	85b0c <MV_CPU_LE+0x85b0b>
    5b08:	003a0101 	eorseq	r0, sl, r1, lsl #2
    5b0c:	03f80000 	mvnseq	r0, #0
    5b10:	041e4001 	ldreq	r4, [lr], #-1
    5b14:	18b64001 	ldmne	r6!, {r0, lr}
    5b18:	05230000 	streq	r0, [r3]!
    5b1c:	4e0f0000 	wormi	wr0, wr15, wr0
    5b20:	0200001d 	andeq	r0, r0, #29
    5b24:	003a013b 	eorseq	r0, sl, fp, lsr r1
    5b28:	91020000 	mrsls	r0, (UNDEF: 2)
    5b2c:	1f570f74 	svcne	0x00570f74
    5b30:	3b020000 	blcc	85b38 <MV_CPU_LE+0x85b37>
    5b34:	00003a01 	andeq	r3, r0, r1, lsl #20
    5b38:	70910200 	addsvc	r0, r1, r0, lsl #4
    5b3c:	b3011700 	movwlt	r1, #5888	; 0x1700
    5b40:	02000020 	andeq	r0, r0, #32
    5b44:	76010151 			; <UNDEFINED> instruction: 0x76010151
    5b48:	20000000 	andcs	r0, r0, r0
    5b4c:	34400104 	strbcc	r0, [r0], #-260	; 0x104
    5b50:	ee400105 	wmacu	wr0, wr0, wr5
    5b54:	9c000018 	wstrbls	wr0, [r0], #-24
    5b58:	0f000005 	svceq	0x00000005
    5b5c:	00001d4e 	andeq	r1, r0, lr, asr #26
    5b60:	3a015102 	bcc	59f70 <MV_CPU_LE+0x59f6f>
    5b64:	02000000 	andeq	r0, r0, #0
    5b68:	b60f6c91 			; <UNDEFINED> instruction: 0xb60f6c91
    5b6c:	0200001e 	andeq	r0, r0, #30
    5b70:	003a0151 	eorseq	r0, sl, r1, asr r1
    5b74:	91020000 	mrsls	r0, (UNDEF: 2)
    5b78:	0e1e0f68 	cdpeq	15, 1, cr0, cr14, cr8, {3}
    5b7c:	51020000 	mrspl	r0, (UNDEF: 2)
    5b80:	00003a01 	andeq	r3, r0, r1, lsl #20
    5b84:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    5b88:	001eeb0f 	andseq	lr, lr, pc, lsl #22
    5b8c:	01510200 	cmpeq	r1, r0, lsl #4
    5b90:	0000003a 	andeq	r0, r0, sl, lsr r0
    5b94:	0f609102 	svceq	0x00609102
    5b98:	00001ebf 			; <UNDEFINED> instruction: 0x00001ebf
    5b9c:	3a015102 	bcc	59fac <MV_CPU_LE+0x59fab>
    5ba0:	02000000 	andeq	r0, r0, #0
    5ba4:	e1100091 			; <UNDEFINED> instruction: 0xe1100091
    5ba8:	0200000d 	andeq	r0, r0, #13
    5bac:	003a0153 	eorseq	r0, sl, r3, asr r1
    5bb0:	91020000 	mrsls	r0, (UNDEF: 2)
    5bb4:	01170074 	tsteq	r7, r4, ror r0
    5bb8:	00001f64 	andeq	r1, r0, r4, ror #30
    5bbc:	0101a602 	tsteq	r1, r2, lsl #12
    5bc0:	00000076 	andeq	r0, r0, r6, ror r0
    5bc4:	40010534 	andmi	r0, r1, r4, lsr r5
    5bc8:	40010668 	andmi	r0, r1, r8, ror #12
    5bcc:	00001926 	andeq	r1, r0, r6, lsr #18
    5bd0:	000005f7 	strdeq	r0, [r0], -r7
    5bd4:	001d4e0f 	andseq	r4, sp, pc, lsl #28
    5bd8:	01a60200 			; <UNDEFINED> instruction: 0x01a60200
    5bdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5be0:	0f6c9102 	svceq	0x006c9102
    5be4:	00001f5c 	andeq	r1, r0, ip, asr pc
    5be8:	2901a602 	stmdbcs	r1, {r1, r9, sl, sp, pc}
    5bec:	02000002 	andeq	r0, r0, #2
    5bf0:	be0f6b91 	vmovlt.32	d31[0], r6
    5bf4:	0200001f 	andeq	r0, r0, #31
    5bf8:	003a01a6 	eorseq	r0, sl, r6, lsr #3
    5bfc:	91020000 	mrsls	r0, (UNDEF: 2)
    5c00:	0de11064 	wstrheq	wr1, [r1, #100]!
    5c04:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
    5c08:	00003a01 	andeq	r3, r0, r1, lsl #20
    5c0c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5c10:	e1011700 	tst	r1, r0, lsl #14
    5c14:	02000020 	andeq	r0, r0, #32
    5c18:	89010200 	stmdbhi	r1, {r9}
    5c1c:	68000002 	stmdavs	r0, {r1}
    5c20:	d4400106 	strble	r0, [r0], #-262	; 0x106
    5c24:	5e400106 	wmacupl	wr0, wr0, wr6
    5c28:	34000019 	strcc	r0, [r0], #-25
    5c2c:	0f000006 	svceq	0x00000006
    5c30:	00001d4e 	andeq	r1, r0, lr, asr #26
    5c34:	3a020002 	bcc	85c44 <MV_CPU_LE+0x85c43>
    5c38:	02000000 	andeq	r0, r0, #0
    5c3c:	d1106c91 			; <UNDEFINED> instruction: 0xd1106c91
    5c40:	0200001e 	andeq	r0, r0, #30
    5c44:	003a0202 	eorseq	r0, sl, r2, lsl #4
    5c48:	91020000 	mrsls	r0, (UNDEF: 2)
    5c4c:	01170074 	tsteq	r7, r4, ror r0
    5c50:	000020fa 	strdeq	r2, [r0], -sl
    5c54:	01023002 	tsteq	r2, r2
    5c58:	00000076 	andeq	r0, r0, r6, ror r0
    5c5c:	400106d4 	ldrdmi	r0, [r1], -r4
    5c60:	4001083a 	andmi	r0, r1, sl, lsr r8
    5c64:	00001996 	muleq	r0, r6, r9
    5c68:	00000680 	andeq	r0, r0, r0, lsl #13
    5c6c:	001d4e0f 	andseq	r4, sp, pc, lsl #28
    5c70:	02300200 	eorseq	r0, r0, #0
    5c74:	0000003a 	andeq	r0, r0, sl, lsr r0
    5c78:	0f6c9102 	svceq	0x006c9102
    5c7c:	00000fc4 	andeq	r0, r0, r4, asr #31
    5c80:	59023002 	stmdbpl	r2, {r1, ip, sp}
    5c84:	02000002 	andeq	r0, r0, #2
    5c88:	d1106b91 			; <UNDEFINED> instruction: 0xd1106b91
    5c8c:	0200001e 	andeq	r0, r0, #30
    5c90:	02890232 	addeq	r0, r9, #536870915	; 0x20000003
    5c94:	91020000 	mrsls	r0, (UNDEF: 2)
    5c98:	01170077 	tsteq	r7, r7, ror r0
    5c9c:	00001feb 	andeq	r1, r0, fp, ror #31
    5ca0:	01027802 	tsteq	r2, r2, lsl #16
    5ca4:	00000076 	andeq	r0, r0, r6, ror r0
    5ca8:	4001083c 	andmi	r0, r1, ip, lsr r8
    5cac:	40010980 	andmi	r0, r1, r0, lsl #19
    5cb0:	000019ce 	andeq	r1, r0, lr, asr #19
    5cb4:	000006ea 	andeq	r0, r0, sl, ror #13
    5cb8:	001d4e0f 	andseq	r4, sp, pc, lsl #28
    5cbc:	02780200 	rsbseq	r0, r8, #0
    5cc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    5cc4:	0f6c9102 	svceq	0x006c9102
    5cc8:	00001f72 	andeq	r1, r0, r2, ror pc
    5ccc:	3b027802 	blcc	a3cdc <MV_CPU_LE+0xa3cdb>
    5cd0:	02000003 	andeq	r0, r0, #3
    5cd4:	ca0f6b91 	bgt	3e0b20 <MV_CPU_LE+0x3e0b1f>
    5cd8:	0200001e 	andeq	r0, r0, #30
    5cdc:	003a0278 	eorseq	r0, sl, r8, ror r2
    5ce0:	91020000 	mrsls	r0, (UNDEF: 2)
    5ce4:	1ef70f64 	cdpne	15, 15, cr0, cr7, cr4, {3}
    5ce8:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    5cec:	00008102 	andeq	r8, r0, r2, lsl #2
    5cf0:	60910200 	addsvs	r0, r1, r0, lsl #4
    5cf4:	000de110 	andeq	lr, sp, r0, lsl r1
    5cf8:	027a0200 	rsbseq	r0, sl, #0
    5cfc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5d00:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5d04:	001ed713 	andseq	sp, lr, r3, lsl r7
    5d08:	3a4a0200 	bcc	1286510 <MV_CPU_LE+0x128650f>
    5d0c:	05000000 	streq	r0, [r0]
    5d10:	018dc803 	orreq	ip, sp, r3, lsl #16
    5d14:	003a0840 	eorseq	r0, sl, r0, asr #16
    5d18:	070b0000 	streq	r0, [fp, -r0]
    5d1c:	45090000 	strmi	r0, [r9]
    5d20:	03000000 	movweq	r0, #0
    5d24:	1f951300 	svcne	0x00951300
    5d28:	4b020000 	blmi	85d30 <MV_CPU_LE+0x85d2f>
    5d2c:	000006fb 	strdeq	r0, [r0], -fp
    5d30:	8dcc0305 	stclhi	3, cr0, [ip, #20]
    5d34:	21134001 	tstcs	r3, r1
    5d38:	0200001f 	andeq	r0, r0, #31
    5d3c:	0006fb4c 	andeq	pc, r6, ip, asr #22
    5d40:	dc030500 	stcle	5, cr0, [r3], {0}
    5d44:	0040018d 	subeq	r0, r0, sp, lsl #3
    5d48:	00000438 	andeq	r0, r0, r8, lsr r4
    5d4c:	11bc0002 			; <UNDEFINED> instruction: 0x11bc0002
    5d50:	01040000 	mrseq	r0, (UNDEF: 4)
    5d54:	00000504 	andeq	r0, r0, r4, lsl #10
    5d58:	00212f01 	eoreq	r2, r1, r1, lsl #30
    5d5c:	00166400 	andseq	r6, r6, r0, lsl #8
    5d60:	01098000 	mrseq	r8, (UNDEF: 9)
    5d64:	0115c440 	tsteq	r5, r0, asr #8
    5d68:	0024c540 	eoreq	ip, r4, r0, asr #10
    5d6c:	08010200 	stmdaeq	r1, {r9}
    5d70:	0000053d 	andeq	r0, r0, sp, lsr r5
    5d74:	00002b03 	andeq	r2, r0, r3, lsl #22
    5d78:	37a80100 	strcc	r0, [r8, r0, lsl #2]!
    5d7c:	02000000 	andeq	r0, r0, #0
    5d80:	05340801 	ldreq	r0, [r4, #-2049]!	; 0x801
    5d84:	04040000 	streq	r0, [r4]
    5d88:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    5d8c:	00680300 	rsbeq	r0, r8, r0, lsl #6
    5d90:	ab010000 	blge	45d98 <MV_CPU_LE+0x45d97>
    5d94:	00000050 	andeq	r0, r0, r0, asr r0
    5d98:	5f070402 	svcpl	0x00070402
    5d9c:	02000001 	andeq	r0, r0, #1
    5da0:	044c0502 	strbeq	r0, [ip], #-1282	; 0x502
    5da4:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    5da8:	01000005 	tsteq	r0, r5
    5dac:	000069ae 	andeq	r6, r0, lr, lsr #19
    5db0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5db4:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
    5db8:	2f050802 	svccs	0x00050802
    5dbc:	02000003 	andeq	r0, r0, #3
    5dc0:	01550708 	cmpeq	r5, r8, lsl #14
    5dc4:	04020000 	streq	r0, [r2]
    5dc8:	00033405 	andeq	r3, r3, r5, lsl #8
    5dcc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5dd0:	0000015a 	andeq	r0, r0, sl, asr r1
    5dd4:	00065b03 	andeq	r5, r6, r3, lsl #22
    5dd8:	3ebb0100 	wmaddsxcc	wr0, wr11, wr0
    5ddc:	03000000 	movweq	r0, #0
    5de0:	00000015 	andeq	r0, r0, r5, lsl r0
    5de4:	003ebc01 	eorseq	fp, lr, r1, lsl #24
    5de8:	04020000 	streq	r0, [r2]
    5dec:	00013d04 	andeq	r3, r1, r4, lsl #26
    5df0:	04080200 	streq	r0, [r8], #-512	; 0x200
    5df4:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5df8:	00147105 	andseq	r7, r4, r5, lsl #2
    5dfc:	03082c00 	movweq	r2, #35840	; 0x8c00
    5e00:	0001f8f1 	strdeq	pc, [r1], -r1
    5e04:	14150600 	ldrne	r0, [r5], #-1536	; 0x600
    5e08:	f2030000 	vhadd.s8	d0, d3, d0
    5e0c:	00000045 	andeq	r0, r0, r5, asr #32
    5e10:	06002302 	streq	r2, [r0], -r2, lsl #6
    5e14:	00000646 	andeq	r0, r0, r6, asr #12
    5e18:	0045f303 	subeq	pc, r5, r3, lsl #6
    5e1c:	23020000 	movwcs	r0, #8192	; 0x2000
    5e20:	15ab0604 	strne	r0, [fp, #1540]!	; 0x604
    5e24:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    5e28:	00000045 	andeq	r0, r0, r5, asr #32
    5e2c:	06082302 	streq	r2, [r8], -r2, lsl #6
    5e30:	000016b5 			; <UNDEFINED> instruction: 0x000016b5
    5e34:	0045f503 	subeq	pc, r5, r3, lsl #10
    5e38:	23020000 	movwcs	r0, #8192	; 0x2000
    5e3c:	172f060c 	strne	r0, [pc, -ip, lsl #12]!
    5e40:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    5e44:	00000045 	andeq	r0, r0, r5, asr #32
    5e48:	06102302 	ldreq	r2, [r0], -r2, lsl #6
    5e4c:	000001a0 	andeq	r0, r0, r0, lsr #3
    5e50:	0045f703 	subeq	pc, r5, r3, lsl #14
    5e54:	23020000 	movwcs	r0, #8192	; 0x2000
    5e58:	10160614 	andsne	r0, r6, r4, lsl r6
    5e5c:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    5e60:	00000045 	andeq	r0, r0, r5, asr #32
    5e64:	06182302 	ldreq	r2, [r8], -r2, lsl #6
    5e68:	0000154f 	andeq	r1, r0, pc, asr #10
    5e6c:	01f8f903 	mvnseq	pc, r3, lsl #18
    5e70:	23020000 	movwcs	r0, #8192	; 0x2000
    5e74:	1625061c 			; <UNDEFINED> instruction: 0x1625061c
    5e78:	fa030000 	blx	c5e80 <MV_CPU_LE+0xc5e7f>
    5e7c:	000001f8 	strdeq	r0, [r0], -r8
    5e80:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    5e84:	00158b06 	andseq	r8, r5, r6, lsl #22
    5e88:	45fb0300 	ldrbmi	r0, [fp, #768]!	; 0x300
    5e8c:	03000000 	movweq	r0, #0
    5e90:	060ffc23 	streq	pc, [pc], -r3, lsr #24
    5e94:	000013d6 	ldrdeq	r1, [r0], -r6
    5e98:	0045fc03 	subeq	pc, r5, r3, lsl #24
    5e9c:	23030000 	movwcs	r0, #12288	; 0x3000
    5ea0:	18061080 	stmdane	r6, {r7, ip}
    5ea4:	03000016 	movweq	r0, #22
    5ea8:	000045fd 	strdeq	r4, [r0], -sp
    5eac:	84230300 	strthi	r0, [r3], #-768	; 0x300
    5eb0:	157e0610 	ldrbne	r0, [lr, #-1552]!	; 0x610
    5eb4:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    5eb8:	00000045 	andeq	r0, r0, r5, asr #32
    5ebc:	10882303 	addne	r2, r8, r3, lsl #6
    5ec0:	00154306 	andseq	r4, r5, r6, lsl #6
    5ec4:	45ff0300 	ldrbmi	r0, [pc, #768]!	; 61cc <MV_CPU_LE+0x61cb>
    5ec8:	03000000 	movweq	r0, #0
    5ecc:	07108c23 	ldreq	r8, [r0, -r3, lsr #24]
    5ed0:	000014f8 	strdeq	r1, [r0], -r8
    5ed4:	45010003 	strmi	r0, [r1, #-3]
    5ed8:	03000000 	movweq	r0, #0
    5edc:	07109023 	ldreq	r9, [r0, -r3, lsr #32]
    5ee0:	00000076 	andeq	r0, r0, r6, ror r0
    5ee4:	45010103 	strmi	r0, [r1, #-259]	; 0x103
    5ee8:	03000000 	movweq	r0, #0
    5eec:	07109423 	ldreq	r9, [r0, -r3, lsr #8]
    5ef0:	000011eb 	andeq	r1, r0, fp, ror #3
    5ef4:	45010203 	strmi	r0, [r1, #-515]	; 0x203
    5ef8:	03000000 	movweq	r0, #0
    5efc:	07109823 	ldreq	r9, [r0, -r3, lsr #16]
    5f00:	000014d3 	ldrdeq	r1, [r0], -r3
    5f04:	45010303 	strmi	r0, [r1, #-771]	; 0x303
    5f08:	03000000 	movweq	r0, #0
    5f0c:	07109c23 	ldreq	r9, [r0, -r3, lsr #24]
    5f10:	000015a1 	andeq	r1, r0, r1, lsr #11
    5f14:	97010403 	strls	r0, [r1, -r3, lsl #8]
    5f18:	03000000 	movweq	r0, #0
    5f1c:	0710a023 	ldreq	sl, [r0, -r3, lsr #32]
    5f20:	000014ad 	andeq	r1, r0, sp, lsr #9
    5f24:	97010503 	strls	r0, [r1, -r3, lsl #10]
    5f28:	03000000 	movweq	r0, #0
    5f2c:	0710a423 	ldreq	sl, [r0, -r3, lsr #8]
    5f30:	000016d8 	ldrdeq	r1, [r0], -r8
    5f34:	97010603 	strls	r0, [r1, -r3, lsl #12]
    5f38:	03000000 	movweq	r0, #0
    5f3c:	0010a823 	andseq	sl, r0, r3, lsr #16
    5f40:	00004508 	andeq	r4, r0, r8, lsl #10
    5f44:	00021400 	andeq	r1, r2, r0, lsl #8
    5f48:	00500900 	subseq	r0, r0, r0, lsl #18
    5f4c:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    5f50:	00000050 	andeq	r0, r0, r0, asr r0
    5f54:	00500908 	subseq	r0, r0, r8, lsl #18
    5f58:	00060000 	andeq	r0, r6, r0
    5f5c:	0016fd0a 	andseq	pc, r6, sl, lsl #26
    5f60:	01070300 	mrseq	r0, SP_und
    5f64:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    5f68:	0000ba0b 	andeq	fp, r0, fp, lsl #20
    5f6c:	01810100 	orreq	r0, r1, r0, lsl #2
    5f70:	00004501 	andeq	r4, r0, r1, lsl #10
    5f74:	01098000 	mrseq	r8, (UNDEF: 9)
    5f78:	01099c40 	tsteq	r9, r0, asr #24
    5f7c:	001a0640 	andseq	r0, sl, r0, asr #12
    5f80:	00025c00 	andeq	r5, r2, r0, lsl #24
    5f84:	045a0c00 	ldrbeq	r0, [sl], #-3072	; 0xc00
    5f88:	81010000 	mrshi	r0, (UNDEF: 1)
    5f8c:	00004501 	andeq	r4, r0, r1, lsl #10
    5f90:	6c910200 	ldcvs	2, cr0, [r1], {0}
    5f94:	000ced0d 	andeq	lr, ip, sp, lsl #26
    5f98:	01830100 	orreq	r0, r3, r0, lsl #2
    5f9c:	00000045 	andeq	r0, r0, r5, asr #32
    5fa0:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5fa4:	2161010e 	cmncs	r1, lr, lsl #2
    5fa8:	6a020000 	bvs	85fb0 <MV_CPU_LE+0x85faf>
    5fac:	00004501 	andeq	r4, r0, r1, lsl #10
    5fb0:	01099c00 	tsteq	r9, r0, lsl #24
    5fb4:	010a1440 	tsteq	sl, r0, asr #8
    5fb8:	001a3e40 	andseq	r3, sl, r0, asr #28
    5fbc:	0002c100 	andeq	ip, r2, r0, lsl #2
    5fc0:	04940f00 	ldreq	r0, [r4], #3840	; 0xf00
    5fc4:	6a020000 	bvs	85fcc <MV_CPU_LE+0x85fcb>
    5fc8:	00000045 	andeq	r0, r0, r5, asr #32
    5fcc:	0f649102 	svceq	0x00649102
    5fd0:	0000152f 	andeq	r1, r0, pc, lsr #10
    5fd4:	00976a02 	addseq	r6, r7, r2, lsl #20
    5fd8:	91020000 	mrsls	r0, (UNDEF: 2)
    5fdc:	03471060 	movteq	r1, #28768	; 0x7060
    5fe0:	6c020000 	wstrbvs	wr0, [r2]
    5fe4:	00000045 	andeq	r0, r0, r5, asr #32
    5fe8:	10689102 	rsbne	r9, r8, r2, lsl #2
    5fec:	00002157 	andeq	r2, r0, r7, asr r1
    5ff0:	00456c02 	subeq	r6, r5, r2, lsl #24
    5ff4:	91020000 	mrsls	r0, (UNDEF: 2)
    5ff8:	ee01116c 	wmaxub	wr1, wr1, wr12
    5ffc:	02000002 	andeq	r0, r0, #2
    6000:	00003e6e 	andeq	r3, r0, lr, ror #28
    6004:	00120100 	andseq	r0, r2, r0, lsl #2
    6008:	47010e00 	strmi	r0, [r1, -r0, lsl #28]
    600c:	02000021 	andeq	r0, r0, #33	; 0x21
    6010:	008c0182 	addeq	r0, ip, r2, lsl #3
    6014:	0a140000 	beq	50601c <MV_CPU_LE+0x50601b>
    6018:	0f5c4001 	svceq	0x005c4001
    601c:	1a764001 	bne	1d96028 <MV_CPU_LE+0x1d96027>
    6020:	03330000 	teqeq	r3, #0
    6024:	e20f0000 	and	r0, pc, #0
    6028:	02000014 	andeq	r0, r0, #20
    602c:	00004582 	andeq	r4, r0, r2, lsl #11
    6030:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    6034:	0014470f 	andseq	r4, r4, pc, lsl #14
    6038:	33820200 	orrcc	r0, r2, #0
    603c:	02000003 	andeq	r0, r0, #3
    6040:	a3106091 	tstge	r0, #145	; 0x91
    6044:	02000005 	andeq	r0, r0, #5
    6048:	00004586 	andeq	r4, r0, r6, lsl #11
    604c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6050:	00215710 	eoreq	r5, r1, r0, lsl r7
    6054:	45860200 	strmi	r0, [r6, #512]	; 0x200
    6058:	02000000 	andeq	r0, r0, #0
    605c:	28106c91 	ldmdacs	r0, {r0, r4, r7, sl, fp, sp, lr}
    6060:	02000003 	andeq	r0, r0, #3
    6064:	00004586 	andeq	r4, r0, r6, lsl #11
    6068:	68910200 	ldmvs	r1, {r9}
    606c:	0000cd10 	andeq	ip, r0, r0, lsl sp
    6070:	45870200 	strmi	r0, [r7, #512]	; 0x200
    6074:	02000000 	andeq	r0, r0, #0
    6078:	13007091 	movwne	r7, #145	; 0x91
    607c:	00021404 	andeq	r1, r2, r4, lsl #8
    6080:	1f011400 	svcne	0x00011400
    6084:	02000021 	andeq	r0, r0, #33	; 0x21
    6088:	8c01024e 	stchi	2, cr0, [r1], {78}	; 0x4e
    608c:	5c000000 	wstrbpl	wr0, [r0]
    6090:	c440010f 	strbgt	r0, [r0], #-271	; 0x10f
    6094:	ae400115 	mcrge	1, 2, r0, cr0, cr5, {0}
    6098:	c100001a 	tstgt	r0, sl, lsl r0
    609c:	0c000003 	wstrbeq	wr0, [r0], #-3
    60a0:	000014e2 	andeq	r1, r0, r2, ror #9
    60a4:	45024e02 	strmi	r4, [r2, #-3586]	; 0xe02
    60a8:	02000000 	andeq	r0, r0, #0
    60ac:	2f0c5c91 	svccs	0x000c5c91
    60b0:	02000015 	andeq	r0, r0, #21
    60b4:	0097024e 	addseq	r0, r7, lr, asr #4
    60b8:	91020000 	mrsls	r0, (UNDEF: 2)
    60bc:	14470c58 	strbne	r0, [r7], #-3160	; 0xc58
    60c0:	4e020000 	wormi	wr0, wr2, wr0
    60c4:	00033302 	andeq	r3, r3, r2, lsl #6
    60c8:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    60cc:	0005a30d 	andeq	sl, r5, sp, lsl #6
    60d0:	02520200 	subseq	r0, r2, #0
    60d4:	00000045 	andeq	r0, r0, r5, asr #32
    60d8:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    60dc:	00002157 	andeq	r2, r0, r7, asr r1
    60e0:	45025202 	strmi	r5, [r2, #-514]	; 0x202
    60e4:	02000000 	andeq	r0, r0, #0
    60e8:	280d6091 	stmdacs	sp, {r0, r4, r7, sp, lr}
    60ec:	02000003 	andeq	r0, r0, #3
    60f0:	00450252 	subeq	r0, r5, r2, asr r2
    60f4:	91020000 	mrsls	r0, (UNDEF: 2)
    60f8:	00cd0d68 	sbceq	r0, sp, r8, ror #26
    60fc:	53020000 	movwpl	r0, #8192	; 0x2000
    6100:	00004502 	andeq	r4, r0, r2, lsl #10
    6104:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    6108:	005e0800 	subseq	r0, lr, r0, lsl #16
    610c:	03d70000 	bicseq	r0, r7, #0
    6110:	50090000 	andpl	r0, r9, r0
    6114:	0f000000 	svceq	0x00000000
    6118:	00005009 	andeq	r5, r0, r9
    611c:	15000300 	strne	r0, [r0, #-768]	; 0x300
    6120:	00000542 	andeq	r0, r0, r2, asr #10
    6124:	03c15a02 	biceq	r5, r1, #8192	; 0x2000
    6128:	01010000 	mrseq	r0, (UNDEF: 1)
    612c:	00002c08 	andeq	r2, r0, r8, lsl #24
    6130:	0003fa00 	andeq	pc, r3, r0, lsl #20
    6134:	00500900 	subseq	r0, r0, r0, lsl #18
    6138:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    613c:	00000050 	andeq	r0, r0, r0, asr r0
    6140:	1d15000b 	wldrbne	wr0, [r5, #-11]
    6144:	02000005 	andeq	r0, r0, #5
    6148:	0003e45d 	andeq	lr, r3, sp, asr r4
    614c:	15010100 	strne	r0, [r1, #-256]	; 0x100
    6150:	0000026c 	andeq	r0, r0, ip, ror #4
    6154:	03e45e02 	mvneq	r5, #32
    6158:	01010000 	mrseq	r0, (UNDEF: 1)
    615c:	00054215 	andeq	r4, r5, r5, lsl r2
    6160:	c15a0200 	cmpgt	sl, r0, lsl #4
    6164:	01000003 	tsteq	r0, r3
    6168:	051d1501 	ldreq	r1, [sp, #-1281]	; 0x501
    616c:	5d020000 	wstrbpl	wr0, [r2]
    6170:	000003e4 	andeq	r0, r0, r4, ror #7
    6174:	6c150101 	wldrwvs	wr0, [r5], #-4
    6178:	02000002 	andeq	r0, r0, #2
    617c:	0003e45e 	andeq	lr, r3, lr, asr r4
    6180:	00010100 	andeq	r0, r1, r0, lsl #2
    6184:	000009d6 	ldrdeq	r0, [r0], -r6
    6188:	12f40002 	rscsne	r0, r4, #2
    618c:	01040000 	mrseq	r0, (UNDEF: 4)
    6190:	00000504 	andeq	r0, r0, r4, lsl #10
    6194:	0022a301 	eoreq	sl, r2, r1, lsl #6
    6198:	00166400 	andseq	r6, r6, r0, lsl #8
    619c:	0115c400 	tsteq	r5, r0, lsl #8
    61a0:	01265840 	teqeq	r6, r0, asr #16
    61a4:	0026fd40 	eoreq	pc, r6, r0, asr #26
    61a8:	08010200 	stmdaeq	r1, {r9}
    61ac:	0000053d 	andeq	r0, r0, sp, lsr r5
    61b0:	34080102 	strcc	r0, [r8], #-258	; 0x102
    61b4:	03000005 	movweq	r0, #5
    61b8:	000014a7 	andeq	r1, r0, r7, lsr #9
    61bc:	003eaa01 	eorseq	sl, lr, r1, lsl #20
    61c0:	04040000 	streq	r0, [r4]
    61c4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    61c8:	00680300 	rsbeq	r0, r8, r0, lsl #6
    61cc:	ab010000 	blge	461d4 <MV_CPU_LE+0x461d3>
    61d0:	00000050 	andeq	r0, r0, r0, asr r0
    61d4:	5f070402 	svcpl	0x00070402
    61d8:	02000001 	andeq	r0, r0, #1
    61dc:	044c0502 	strbeq	r0, [ip], #-1282	; 0x502
    61e0:	02020000 	andeq	r0, r2, #0
    61e4:	0005b707 	andeq	fp, r5, r7, lsl #14
    61e8:	05080200 	streq	r0, [r8, #-512]	; 0x200
    61ec:	0000032f 	andeq	r0, r0, pc, lsr #6
    61f0:	55070802 	strpl	r0, [r7, #-2050]	; 0x802
    61f4:	02000001 	andeq	r0, r0, #1
    61f8:	03340504 	teqeq	r4, #16777216	; 0x1000000
    61fc:	04020000 	streq	r0, [r2]
    6200:	00015a07 	andeq	r5, r1, r7, lsl #20
    6204:	065b0300 	ldrbeq	r0, [fp], -r0, lsl #6
    6208:	bb010000 	bllt	46210 <MV_CPU_LE+0x4620f>
    620c:	0000003e 	andeq	r0, r0, lr, lsr r0
    6210:	00001503 	andeq	r1, r0, r3, lsl #10
    6214:	3ebc0100 	wmaddsxcc	wr0, wr12, wr0
    6218:	02000000 	andeq	r0, r0, #0
    621c:	013d0404 	teqeq	sp, r4, lsl #8
    6220:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    6224:	0005f004 	andeq	pc, r5, r4
    6228:	14710500 	ldrbtne	r0, [r1], #-1280	; 0x500
    622c:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    6230:	01edf103 	mvneq	pc, r3, lsl #2
    6234:	15060000 	strne	r0, [r6]
    6238:	03000014 	movweq	r0, #20
    623c:	000045f2 	strdeq	r4, [r0], -r2
    6240:	00230200 	eoreq	r0, r3, r0, lsl #4
    6244:	00064606 	andeq	r4, r6, r6, lsl #12
    6248:	45f30300 	ldrbmi	r0, [r3, #768]!	; 0x300
    624c:	02000000 	andeq	r0, r0, #0
    6250:	ab060423 	blge	1872e4 <MV_CPU_LE+0x1872e3>
    6254:	03000015 	movweq	r0, #21
    6258:	000045f4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    625c:	08230200 	stmdaeq	r3!, {r9}
    6260:	0016b506 	andseq	fp, r6, r6, lsl #10
    6264:	45f50300 	ldrbmi	r0, [r5, #768]!	; 0x300
    6268:	02000000 	andeq	r0, r0, #0
    626c:	2f060c23 	svccs	0x00060c23
    6270:	03000017 	movweq	r0, #23
    6274:	000045f6 	strdeq	r4, [r0], -r6
    6278:	10230200 	eorne	r0, r3, r0, lsl #4
    627c:	0001a006 	andeq	sl, r1, r6
    6280:	45f70300 	ldrbmi	r0, [r7, #768]!	; 0x300
    6284:	02000000 	andeq	r0, r0, #0
    6288:	16061423 	strne	r1, [r6], -r3, lsr #8
    628c:	03000010 	movweq	r0, #16
    6290:	000045f8 	strdeq	r4, [r0], -r8
    6294:	18230200 	stmdane	r3!, {r9}
    6298:	00154f06 	andseq	r4, r5, r6, lsl #30
    629c:	edf90300 	ldcl	3, cr0, [r9]
    62a0:	02000001 	andeq	r0, r0, #1
    62a4:	25061c23 	strcs	r1, [r6, #-3107]	; 0xc23
    62a8:	03000016 	movweq	r0, #22
    62ac:	0001edfa 	strdeq	lr, [r1], -sl
    62b0:	8c230300 	stchi	3, cr0, [r3]
    62b4:	158b0608 	strne	r0, [fp, #1544]	; 0x608
    62b8:	fb030000 	blx	c62c2 <MV_CPU_LE+0xc62c1>
    62bc:	00000045 	andeq	r0, r0, r5, asr #32
    62c0:	0ffc2303 	svceq	0x00fc2303
    62c4:	0013d606 	andseq	sp, r3, r6, lsl #12
    62c8:	45fc0300 	ldrbmi	r0, [ip, #768]!	; 0x300
    62cc:	03000000 	movweq	r0, #0
    62d0:	06108023 	ldreq	r8, [r0], -r3, lsr #32
    62d4:	00001618 	andeq	r1, r0, r8, lsl r6
    62d8:	0045fd03 	subeq	pc, r5, r3, lsl #26
    62dc:	23030000 	movwcs	r0, #12288	; 0x3000
    62e0:	7e061084 	wmergevc	wr1, wr6, wr4, #0
    62e4:	03000015 	movweq	r0, #21
    62e8:	000045fe 	strdeq	r4, [r0], -lr
    62ec:	88230300 	stmdahi	r3!, {r8, r9}
    62f0:	15430610 	strbne	r0, [r3, #-1552]	; 0x610
    62f4:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    62f8:	00000045 	andeq	r0, r0, r5, asr #32
    62fc:	108c2303 	addne	r2, ip, r3, lsl #6
    6300:	0014f807 	andseq	pc, r4, r7, lsl #16
    6304:	01000300 	mrseq	r0, LR_irq
    6308:	00000045 	andeq	r0, r0, r5, asr #32
    630c:	10902303 	addsne	r2, r0, r3, lsl #6
    6310:	00007607 	andeq	r7, r0, r7, lsl #12
    6314:	01010300 	mrseq	r0, SP_irq
    6318:	00000045 	andeq	r0, r0, r5, asr #32
    631c:	10942303 	addsne	r2, r4, r3, lsl #6
    6320:	0011eb07 	andseq	lr, r1, r7, lsl #22
    6324:	01020300 	mrseq	r0, LR_svc
    6328:	00000045 	andeq	r0, r0, r5, asr #32
    632c:	10982303 	addsne	r2, r8, r3, lsl #6
    6330:	0014d307 	andseq	sp, r4, r7, lsl #6
    6334:	01030300 	mrseq	r0, SP_svc
    6338:	00000045 	andeq	r0, r0, r5, asr #32
    633c:	109c2303 	addsne	r2, ip, r3, lsl #6
    6340:	0015a107 	andseq	sl, r5, r7, lsl #2
    6344:	01040300 	mrseq	r0, LR_abt
    6348:	0000008c 	andeq	r0, r0, ip, lsl #1
    634c:	10a02303 	adcne	r2, r0, r3, lsl #6
    6350:	0014ad07 	andseq	sl, r4, r7, lsl #26
    6354:	01050300 	mrseq	r0, SP_abt
    6358:	0000008c 	andeq	r0, r0, ip, lsl #1
    635c:	10a42303 	adcne	r2, r4, r3, lsl #6
    6360:	0016d807 	andseq	sp, r6, r7, lsl #16
    6364:	01060300 	mrseq	r0, LR_und
    6368:	0000008c 	andeq	r0, r0, ip, lsl #1
    636c:	10a82303 	adcne	r2, r8, r3, lsl #6
    6370:	00450800 	subeq	r0, r5, r0, lsl #16
    6374:	02090000 	andeq	r0, r9, #0
    6378:	50090000 	andpl	r0, r9, r0
    637c:	03000000 	movweq	r0, #0
    6380:	00005009 	andeq	r5, r0, r9
    6384:	50090800 	andpl	r0, r9, r0, lsl #16
    6388:	06000000 	streq	r0, [r0], -r0
    638c:	16fd0a00 	ldrbtne	r0, [sp], r0, lsl #20
    6390:	07030000 	streq	r0, [r3, -r0]
    6394:	0000a501 	andeq	sl, r0, r1, lsl #10
    6398:	02010b00 	andeq	r0, r1, #0
    639c:	00023065 	andeq	r3, r2, r5, rrx
    63a0:	21a40c00 			; <UNDEFINED> instruction: 0x21a40c00
    63a4:	0c000000 	wstrbeq	wr0, [r0]
    63a8:	00002396 	muleq	r0, r6, r3
    63ac:	21df0c01 	bicscs	r0, pc, r1, lsl #24
    63b0:	00020000 	andeq	r0, r2, r0
    63b4:	0023bd03 	eoreq	fp, r3, r3, lsl #26
    63b8:	15690200 	strbne	r0, [r9, #-512]!	; 0x200
    63bc:	0d000002 	wstrbeq	wr0, [r0, #-2]
    63c0:	000000ba 	strheq	r0, [r0], -sl
    63c4:	01018101 	tsteq	r1, r1, lsl #2
    63c8:	00000045 	andeq	r0, r0, r5, asr #32
    63cc:	400115c4 	andmi	r1, r1, r4, asr #11
    63d0:	400115e0 	andmi	r1, r1, r0, ror #11
    63d4:	00001ae6 	andeq	r1, r0, r6, ror #21
    63d8:	00000277 	andeq	r0, r0, r7, ror r2
    63dc:	00045a0e 	andeq	r5, r4, lr, lsl #20
    63e0:	01810100 	orreq	r0, r1, r0, lsl #2
    63e4:	00000045 	andeq	r0, r0, r5, asr #32
    63e8:	0f6c9102 	svceq	0x006c9102
    63ec:	00000ced 	andeq	r0, r0, sp, ror #25
    63f0:	45018301 	strmi	r8, [r1, #-769]	; 0x301
    63f4:	02000000 	andeq	r0, r0, #0
    63f8:	10007491 	mulne	r0, r1, r4
    63fc:	00224701 	eoreq	r4, r2, r1, lsl #14
    6400:	01860200 	orreq	r0, r6, r0, lsl #4
    6404:	00000081 	andeq	r0, r0, r1, lsl #1
    6408:	400115e0 	andmi	r1, r1, r0, ror #11
    640c:	40011744 	andmi	r1, r1, r4, asr #14
    6410:	00001b1e 	andeq	r1, r0, lr, lsl fp
    6414:	000002cd 	andeq	r0, r0, sp, asr #5
    6418:	00144711 	andseq	r4, r4, r1, lsl r7
    641c:	cd860200 	stcgt	2, cr0, [r6]
    6420:	02000002 	andeq	r0, r0, #2
    6424:	cd126491 	ldcgt	4, cr6, [r2, #-580]	; 0xfffffdbc
    6428:	02000000 	andeq	r0, r0, #0
    642c:	00004588 	andeq	r4, r0, r8, lsl #11
    6430:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6434:	0003d612 	andeq	sp, r3, r2, lsl r6
    6438:	45880200 	strmi	r0, [r8, #512]	; 0x200
    643c:	02000000 	andeq	r0, r0, #0
    6440:	a3127091 	tstge	r2, #145	; 0x91
    6444:	02000005 	andeq	r0, r0, #5
    6448:	00004588 	andeq	r4, r0, r8, lsl #11
    644c:	6c910200 	ldcvs	2, cr0, [r1], {0}
    6450:	09041300 	stmdbeq	r4, {r8, r9, ip}
    6454:	10000002 	andne	r0, r0, r2
    6458:	0023eb01 	eoreq	lr, r3, r1, lsl #22
    645c:	01cf0200 	biceq	r0, pc, r0, lsl #4
    6460:	00000081 	andeq	r0, r0, r1, lsl #1
    6464:	40011744 	andmi	r1, r1, r4, asr #14
    6468:	400118a2 	andmi	r1, r1, r2, lsr #17
    646c:	00001b56 	andeq	r1, r0, r6, asr fp
    6470:	00000329 	andeq	r0, r0, r9, lsr #6
    6474:	00144711 	andseq	r4, r4, r1, lsl r7
    6478:	cdcf0200 	stclgt	2, cr0, [pc]	; 6480 <MV_CPU_LE+0x647f>
    647c:	02000002 	andeq	r0, r0, #2
    6480:	cd126491 	ldcgt	4, cr6, [r2, #-580]	; 0xfffffdbc
    6484:	02000000 	andeq	r0, r0, #0
    6488:	000045d1 	ldrdeq	r4, [r0], -r1
    648c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6490:	0003d612 	andeq	sp, r3, r2, lsl r6
    6494:	45d10200 	ldrbmi	r0, [r1, #512]	; 0x200
    6498:	02000000 	andeq	r0, r0, #0
    649c:	a3127091 	tstge	r2, #145	; 0x91
    64a0:	02000005 	andeq	r0, r0, #5
    64a4:	000045d1 	ldrdeq	r4, [r0], -r1
    64a8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    64ac:	91011400 	tstls	r1, r0, lsl #8
    64b0:	02000021 	andeq	r0, r0, #33	; 0x21
    64b4:	81010117 	tsthi	r1, r7, lsl r1
    64b8:	a4000000 	strge	r0, [r0]
    64bc:	ac400118 	wstrdge	wr0, [r0], #-96	; 0xffffffa0
    64c0:	8e40011d 	mcrhi	1, 2, r0, cr0, cr13, {0}
    64c4:	db00001b 	blle	6538 <MV_CPU_LE+0x6537>
    64c8:	0e000004 	woreq	wr0, wr0, wr4
    64cc:	00001447 	andeq	r1, r0, r7, asr #8
    64d0:	cd011702 	stcgt	7, cr1, [r1, #-8]
    64d4:	03000002 	movweq	r0, #2
    64d8:	0e7f8c91 	mrceq	12, 3, r8, cr15, cr1, {4}
    64dc:	000000cd 	andeq	r0, r0, sp, asr #1
    64e0:	45011702 	strmi	r1, [r1, #-1794]	; 0x702
    64e4:	03000000 	movweq	r0, #0
    64e8:	0e7f8891 	mrceq	8, 3, r8, cr15, cr1, {4}
    64ec:	000003d6 	ldrdeq	r0, [r0], -r6
    64f0:	45011702 	strmi	r1, [r1, #-1794]	; 0x702
    64f4:	03000000 	movweq	r0, #0
    64f8:	0e7f8491 	mrceq	4, 3, r8, cr15, cr1, {4}
    64fc:	00001a21 	andeq	r1, r0, r1, lsr #20
    6500:	8c011702 	stchi	7, cr1, [r1], {2}
    6504:	03000000 	movweq	r0, #0
    6508:	0f7f8091 	svceq	0x007f8091
    650c:	0000232c 	andeq	r2, r0, ip, lsr #6
    6510:	45011902 	strmi	r1, [r1, #-2306]	; 0x902
    6514:	02000000 	andeq	r0, r0, #0
    6518:	dc0f6c91 	stcle	12, cr6, [pc], {145}	; 0x91
    651c:	02000014 	andeq	r0, r0, #20
    6520:	00450119 	subeq	r0, r5, r9, lsl r1
    6524:	91020000 	mrsls	r0, (UNDEF: 2)
    6528:	03280f68 	teqeq	r8, #416	; 0x1a0
    652c:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
    6530:	00004501 	andeq	r4, r0, r1, lsl #10
    6534:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    6538:	23210f7f 	teqcs	r1, #508	; 0x1fc
    653c:	1a020000 	bne	86544 <MV_CPU_LE+0x86543>
    6540:	00004501 	andeq	r4, r0, r1, lsl #10
    6544:	40910200 	addsmi	r0, r1, r0, lsl #4
    6548:	00177c0f 	andseq	r7, r7, pc, lsl #24
    654c:	011b0200 	tsteq	fp, r0, lsl #4
    6550:	00000045 	andeq	r0, r0, r5, asr #32
    6554:	7fb09103 	svcvc	0x00b09103
    6558:	0019a70f 	andseq	sl, r9, pc, lsl #14
    655c:	011c0200 	tsteq	ip, r0, lsl #4
    6560:	00000045 	andeq	r0, r0, r5, asr #32
    6564:	7fac9103 	svcvc	0x00ac9103
    6568:	0022020f 	eoreq	r0, r2, pc, lsl #4
    656c:	011d0200 	tsteq	sp, r0, lsl #4
    6570:	00000045 	andeq	r0, r0, r5, asr #32
    6574:	0f649102 	svceq	0x00649102
    6578:	000023df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    657c:	45011e02 	strmi	r1, [r1, #-3586]	; 0xe02
    6580:	03000000 	movweq	r0, #0
    6584:	0f7fb491 	svceq	0x007fb491
    6588:	00001785 	andeq	r1, r0, r5, lsl #15
    658c:	45011f02 	strmi	r1, [r1, #-3842]	; 0xf02
    6590:	02000000 	andeq	r0, r0, #0
    6594:	ae0f6091 	wmergege	wr6, wr15, wr1, #0
    6598:	02000023 	andeq	r0, r0, #35	; 0x23
    659c:	00450120 	subeq	r0, r5, r0, lsr #2
    65a0:	91030000 	mrsls	r0, (UNDEF: 3)
    65a4:	5f0f7fa0 	svcpl	0x000f7fa0
    65a8:	02000022 	andeq	r0, r0, #34	; 0x22
    65ac:	00450121 	subeq	r0, r5, r1, lsr #2
    65b0:	91020000 	mrsls	r0, (UNDEF: 2)
    65b4:	22f20f5c 	rscscs	r0, r2, #368	; 0x170
    65b8:	22020000 	andcs	r0, r2, #0
    65bc:	00004501 	andeq	r4, r0, r1, lsl #10
    65c0:	bc910300 	ldclt	3, cr0, [r1], {0}
    65c4:	22940f7f 	addscs	r0, r4, #508	; 0x1fc
    65c8:	23020000 	movwcs	r0, #8192	; 0x2000
    65cc:	00004501 	andeq	r4, r0, r1, lsl #10
    65d0:	b8910300 	ldmlt	r1, {r8, r9}
    65d4:	236b0f7f 	cmncs	fp, #508	; 0x1fc
    65d8:	24020000 	strcs	r0, [r2]
    65dc:	00004501 	andeq	r4, r0, r1, lsl #10
    65e0:	58910200 	ldmpl	r1, {r9}
    65e4:	0023770f 	eoreq	r7, r3, pc, lsl #14
    65e8:	01250200 	teqeq	r5, r0, lsl #4
    65ec:	00000045 	andeq	r0, r0, r5, asr #32
    65f0:	0f549102 	svceq	0x00549102
    65f4:	00002414 	andeq	r2, r0, r4, lsl r4
    65f8:	8c012602 	stchi	6, cr2, [r1], {2}
    65fc:	03000000 	movweq	r0, #0
    6600:	0f7f9c91 	svceq	0x007f9c91
    6604:	0000241e 	andeq	r2, r0, lr, lsl r4
    6608:	8c012702 	stchi	7, cr2, [r1], {2}
    660c:	02000000 	andeq	r0, r0, #0
    6610:	1a0f5091 	bne	3da85c <MV_CPU_LE+0x3da85b>
    6614:	0200001b 	andeq	r0, r0, #27
    6618:	00450128 	subeq	r0, r5, r8, lsr #2
    661c:	91030000 	mrsls	r0, (UNDEF: 3)
    6620:	75157fa8 	ldrvc	r7, [r5, #-4008]	; 0xfa8
    6624:	2902006a 	stmdbcs	r2, {r1, r3, r5, r6}
    6628:	00004501 	andeq	r4, r0, r1, lsl #10
    662c:	4c910200 	ldcmi	2, cr0, [r1], {0}
    6630:	0000f70f 	andeq	pc, r0, pc, lsl #14
    6634:	01290200 	teqeq	r9, r0, lsl #4
    6638:	00000045 	andeq	r0, r0, r5, asr #32
    663c:	0f489102 	svceq	0x00489102
    6640:	000017d0 	ldrdeq	r1, [r0], -r0
    6644:	45012902 	strmi	r2, [r1, #-2306]	; 0x902
    6648:	02000000 	andeq	r0, r0, #0
    664c:	820f4491 	andhi	r4, pc, #-1862270976	; 0x91000000
    6650:	02000023 	andeq	r0, r0, #35	; 0x23
    6654:	04db012b 	ldrbeq	r0, [fp], #299	; 0x12b
    6658:	91030000 	mrsls	r0, (UNDEF: 3)
    665c:	08007f90 	stmdaeq	r0, {r4, r7, r8, r9, sl, fp, ip, sp, lr}
    6660:	00000230 	andeq	r0, r0, r0, lsr r2
    6664:	000004eb 	andeq	r0, r0, fp, ror #9
    6668:	00005009 	andeq	r5, r0, r9
    666c:	14000800 	strne	r0, [r0], #-2048	; 0x800
    6670:	00226a01 	eoreq	r6, r2, r1, lsl #20
    6674:	021b0200 	andseq	r0, fp, #0
    6678:	00008101 	andeq	r8, r0, r1, lsl #2
    667c:	011dac00 	tsteq	sp, r0, lsl #24
    6680:	011dfe40 	tsteq	sp, r0, asr #28
    6684:	001bc840 	andseq	ip, fp, r0, asr #16
    6688:	00055500 	andeq	r5, r5, r0, lsl #10
    668c:	14dc0e00 	ldrbne	r0, [ip], #3584	; 0xe00
    6690:	1b020000 	blne	86698 <MV_CPU_LE+0x86697>
    6694:	00004502 	andeq	r4, r0, r2, lsl #10
    6698:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    669c:	00236c0e 	eoreq	r6, r3, lr, lsl #24
    66a0:	021b0200 	andseq	r0, fp, #0
    66a4:	00000033 	andeq	r0, r0, r3, lsr r0
    66a8:	0e709102 	wmacszeq	wr9, wr0, wr2
    66ac:	00002378 	andeq	r2, r0, r8, ror r3
    66b0:	33021b02 	movwcc	r1, #11010	; 0x2b02
    66b4:	02000000 	andeq	r0, r0, #0
    66b8:	210e6c91 			; <UNDEFINED> instruction: 0x210e6c91
    66bc:	0200001a 	andeq	r0, r0, #26
    66c0:	008c021b 	addeq	r0, ip, fp, lsl r2
    66c4:	91020000 	mrsls	r0, (UNDEF: 2)
    66c8:	223b0e68 	eorscs	r0, fp, #1664	; 0x680
    66cc:	1b020000 	blne	866d4 <MV_CPU_LE+0x866d3>
    66d0:	00055502 	andeq	r5, r5, r2, lsl #10
    66d4:	00910200 	addseq	r0, r1, r0, lsl #4
    66d8:	8c041300 	stchi	3, cr1, [r4], {0}
    66dc:	14000000 	strne	r0, [r0]
    66e0:	0021d001 	eoreq	sp, r1, r1
    66e4:	02470200 	subeq	r0, r7, #0
    66e8:	00008101 	andeq	r8, r0, r1, lsl #2
    66ec:	011e0000 	tsteq	lr, r0
    66f0:	011f3440 	tsteq	pc, r0, asr #8
    66f4:	001c0040 	andseq	r0, ip, r0, asr #32
    66f8:	0005f200 	andeq	pc, r5, r0, lsl #4
    66fc:	14470e00 	strbne	r0, [r7], #-3584	; 0xe00
    6700:	47020000 	strmi	r0, [r2, -r0]
    6704:	0002cd02 	andeq	ip, r2, r2, lsl #26
    6708:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    670c:	0000cd0e 	andeq	ip, r0, lr, lsl #26
    6710:	02470200 	subeq	r0, r7, #0
    6714:	00000045 	andeq	r0, r0, r5, asr #32
    6718:	0e609102 	wmacseq	wr9, wr0, wr2
    671c:	000003d6 	ldrdeq	r0, [r0], -r6
    6720:	45024702 	strmi	r4, [r2, #-1794]	; 0x702
    6724:	02000000 	andeq	r0, r0, #0
    6728:	210e5c91 			; <UNDEFINED> instruction: 0x210e5c91
    672c:	0200001a 	andeq	r0, r0, #26
    6730:	008c0247 	addeq	r0, ip, r7, asr #4
    6734:	91020000 	mrsls	r0, (UNDEF: 2)
    6738:	220c0f58 	andcs	r0, ip, #352	; 0x160
    673c:	4a020000 	bmi	86744 <MV_CPU_LE+0x86743>
    6740:	00004502 	andeq	r4, r0, r2, lsl #10
    6744:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6748:	0022ff0f 	eoreq	pc, r2, pc, lsl #30
    674c:	024b0200 	subeq	r0, fp, #0
    6750:	00000045 	andeq	r0, r0, r5, asr #32
    6754:	0f709102 	svceq	0x00709102
    6758:	000014dc 	ldrdeq	r1, [r0], -ip
    675c:	45024c02 	strmi	r4, [r2, #-3074]	; 0xc02
    6760:	02000000 	andeq	r0, r0, #0
    6764:	7c0f6c91 	stcvc	12, cr6, [pc], {145}	; 0x91
    6768:	02000017 	andeq	r0, r0, #23
    676c:	0045024d 	subeq	r0, r5, sp, asr #4
    6770:	91020000 	mrsls	r0, (UNDEF: 2)
    6774:	01140068 	tsteq	r4, r8, rrx
    6778:	00002221 	andeq	r2, r0, r1, lsr #4
    677c:	01028002 	tsteq	r2, r2
    6780:	00000081 	andeq	r0, r0, r1, lsl #1
    6784:	40011f34 	andmi	r1, r1, r4, lsr pc
    6788:	400121b0 			; <UNDEFINED> instruction: 0x400121b0
    678c:	00001c38 	andeq	r1, r0, r8, lsr ip
    6790:	00000706 	andeq	r0, r0, r6, lsl #14
    6794:	0014470e 	andseq	r4, r4, lr, lsl #14
    6798:	02800200 	addeq	r0, r0, #0
    679c:	000002cd 	andeq	r0, r0, sp, asr #5
    67a0:	7f9c9103 	svcvc	0x009c9103
    67a4:	0000cd0e 	andeq	ip, r0, lr, lsl #26
    67a8:	02800200 	addeq	r0, r0, #0
    67ac:	00000045 	andeq	r0, r0, r5, asr #32
    67b0:	7f989103 	svcvc	0x00989103
    67b4:	0003d60e 	andeq	sp, r3, lr, lsl #12
    67b8:	02800200 	addeq	r0, r0, #0
    67bc:	00000045 	andeq	r0, r0, r5, asr #32
    67c0:	7f949103 	svcvc	0x00949103
    67c4:	001a210e 	andseq	r2, sl, lr, lsl #2
    67c8:	02800200 	addeq	r0, r0, #0
    67cc:	0000008c 	andeq	r0, r0, ip, lsl #1
    67d0:	7f909103 	svcvc	0x00909103
    67d4:	0021bc0e 	eoreq	fp, r1, lr, lsl #24
    67d8:	02810200 	addeq	r0, r1, #0
    67dc:	00000045 	andeq	r0, r0, r5, asr #32
    67e0:	0f009102 	svceq	0x00009102
    67e4:	0000232c 	andeq	r2, r0, ip, lsr #6
    67e8:	45028302 	strmi	r8, [r2, #-770]	; 0x302
    67ec:	02000000 	andeq	r0, r0, #0
    67f0:	150f6c91 	strne	r6, [pc, #-3217]	; 5b67 <MV_CPU_LE+0x5b66>
    67f4:	02000023 	andeq	r0, r0, #35	; 0x23
    67f8:	00450284 	subeq	r0, r5, r4, lsl #5
    67fc:	91020000 	mrsls	r0, (UNDEF: 2)
    6800:	14dc0f68 	ldrbne	r0, [ip], #3944	; 0xf68
    6804:	85020000 	strhi	r0, [r2]
    6808:	00004502 	andeq	r4, r0, r2, lsl #10
    680c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    6810:	0017850f 	andseq	r8, r7, pc, lsl #10
    6814:	02860200 	addeq	r0, r6, #0
    6818:	00000045 	andeq	r0, r0, r5, asr #32
    681c:	0f609102 	svceq	0x00609102
    6820:	0000195b 	andeq	r1, r0, fp, asr r9
    6824:	45028702 	strmi	r8, [r2, #-1794]	; 0x702
    6828:	02000000 	andeq	r0, r0, #0
    682c:	8a0f5c91 	bhi	3dda78 <MV_CPU_LE+0x3dda77>
    6830:	02000018 	andeq	r0, r0, #24
    6834:	00450288 	subeq	r0, r5, r8, lsl #5
    6838:	91020000 	mrsls	r0, (UNDEF: 2)
    683c:	22800f48 	addcs	r0, r0, #288	; 0x120
    6840:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    6844:	00004502 	andeq	r4, r0, r2, lsl #10
    6848:	50910200 	addspl	r0, r1, r0, lsl #4
    684c:	001b1a0f 	andseq	r1, fp, pc, lsl #20
    6850:	028a0200 	addeq	r0, sl, #0
    6854:	00000045 	andeq	r0, r0, r5, asr #32
    6858:	0f549102 	svceq	0x00549102
    685c:	0000177c 	andeq	r1, r0, ip, ror r7
    6860:	45028b02 	strmi	r8, [r2, #-2818]	; 0xb02
    6864:	02000000 	andeq	r0, r0, #0
    6868:	d00f5891 	mulle	pc, r1, r8	; <UNPREDICTABLE>
    686c:	02000023 	andeq	r0, r0, #35	; 0x23
    6870:	0045028c 	subeq	r0, r5, ip, lsl #5
    6874:	91020000 	mrsls	r0, (UNDEF: 2)
    6878:	24030f4c 	strcs	r0, [r3], #-3916	; 0xf4c
    687c:	8d020000 	wstrbhi	wr0, [r2]
    6880:	00070602 	andeq	r0, r7, r2, lsl #12
    6884:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    6888:	4508007f 	strmi	r0, [r8, #-127]	; 0x7f
    688c:	16000000 	strne	r0, [r0], -r0
    6890:	09000007 	stmdbeq	r0, {r0, r1, r2}
    6894:	00000050 	andeq	r0, r0, r0, asr r0
    6898:	01140008 	tsteq	r4, r8
    689c:	000022bb 			; <UNDEFINED> instruction: 0x000022bb
    68a0:	0102ff02 	tsteq	r2, r2, lsl #30
    68a4:	00000081 	andeq	r0, r0, r1, lsl #1
    68a8:	400121b0 			; <UNDEFINED> instruction: 0x400121b0
    68ac:	400123e0 	andmi	r2, r1, r0, ror #7
    68b0:	00001c72 	andeq	r1, r0, r2, ror ip
    68b4:	0000082a 	andeq	r0, r0, sl, lsr #16
    68b8:	0014470e 	andseq	r4, r4, lr, lsl #14
    68bc:	02ff0200 	rscseq	r0, pc, #0
    68c0:	000002cd 	andeq	r0, r0, sp, asr #5
    68c4:	7f9c9103 	svcvc	0x009c9103
    68c8:	0000cd0e 	andeq	ip, r0, lr, lsl #26
    68cc:	02ff0200 	rscseq	r0, pc, #0
    68d0:	00000045 	andeq	r0, r0, r5, asr #32
    68d4:	7f989103 	svcvc	0x00989103
    68d8:	0003d60e 	andeq	sp, r3, lr, lsl #12
    68dc:	02ff0200 	rscseq	r0, pc, #0
    68e0:	00000045 	andeq	r0, r0, r5, asr #32
    68e4:	7f949103 	svcvc	0x00949103
    68e8:	001a210e 	andseq	r2, sl, lr, lsl #2
    68ec:	02ff0200 	rscseq	r0, pc, #0
    68f0:	0000008c 	andeq	r0, r0, ip, lsl #1
    68f4:	7f909103 	svcvc	0x00909103
    68f8:	0021bc0e 	eoreq	fp, r1, lr, lsl #24
    68fc:	03000200 	movweq	r0, #512	; 0x200
    6900:	00000045 	andeq	r0, r0, r5, asr #32
    6904:	0f009102 	svceq	0x00009102
    6908:	0000232c 	andeq	r2, r0, ip, lsr #6
    690c:	45030202 	strmi	r0, [r3, #-514]	; 0x202
    6910:	02000000 	andeq	r0, r0, #0
    6914:	150f6c91 	strne	r6, [pc, #-3217]	; 5c8b <MV_CPU_LE+0x5c8a>
    6918:	02000023 	andeq	r0, r0, #35	; 0x23
    691c:	00450303 	subeq	r0, r5, r3, lsl #6
    6920:	91020000 	mrsls	r0, (UNDEF: 2)
    6924:	14dc0f68 	ldrbne	r0, [ip], #3944	; 0xf68
    6928:	04020000 	streq	r0, [r2]
    692c:	00004503 	andeq	r4, r0, r3, lsl #10
    6930:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    6934:	0017850f 	andseq	r8, r7, pc, lsl #10
    6938:	03050200 	movweq	r0, #20992	; 0x5200
    693c:	00000045 	andeq	r0, r0, r5, asr #32
    6940:	0f609102 	svceq	0x00609102
    6944:	0000195b 	andeq	r1, r0, fp, asr r9
    6948:	45030602 	strmi	r0, [r3, #-1538]	; 0x602
    694c:	02000000 	andeq	r0, r0, #0
    6950:	8a0f5c91 	bhi	3ddb9c <MV_CPU_LE+0x3ddb9b>
    6954:	02000018 	andeq	r0, r0, #24
    6958:	00450307 	subeq	r0, r5, r7, lsl #6
    695c:	91020000 	mrsls	r0, (UNDEF: 2)
    6960:	22800f48 	addcs	r0, r0, #288	; 0x120
    6964:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    6968:	00004503 	andeq	r4, r0, r3, lsl #10
    696c:	50910200 	addspl	r0, r1, r0, lsl #4
    6970:	001b1a0f 	andseq	r1, fp, pc, lsl #20
    6974:	03090200 	movweq	r0, #37376	; 0x9200
    6978:	00000045 	andeq	r0, r0, r5, asr #32
    697c:	0f549102 	svceq	0x00549102
    6980:	0000177c 	andeq	r1, r0, ip, ror r7
    6984:	45030a02 	strmi	r0, [r3, #-2562]	; 0xa02
    6988:	02000000 	andeq	r0, r0, #0
    698c:	d00f5891 	mulle	pc, r1, r8	; <UNPREDICTABLE>
    6990:	02000023 	andeq	r0, r0, #35	; 0x23
    6994:	0045030b 	subeq	r0, r5, fp, lsl #6
    6998:	91020000 	mrsls	r0, (UNDEF: 2)
    699c:	24030f4c 	strcs	r0, [r3], #-3916	; 0xf4c
    69a0:	0c020000 	wstrbeq	wr0, [r2]
    69a4:	00070603 	andeq	r0, r7, r3, lsl #12
    69a8:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    69ac:	0114007f 	tsteq	r4, pc, ror r0
    69b0:	0000234b 	andeq	r2, r0, fp, asr #6
    69b4:	01037802 	tsteq	r3, r2, lsl #16
    69b8:	00000081 	andeq	r0, r0, r1, lsl #1
    69bc:	400123e0 	andmi	r2, r1, r0, ror #7
    69c0:	400124e0 	andmi	r2, r1, r0, ror #9
    69c4:	00001cac 	andeq	r1, r0, ip, lsr #25
    69c8:	000008c1 	andeq	r0, r0, r1, asr #17
    69cc:	0014470e 	andseq	r4, r4, lr, lsl #14
    69d0:	03780200 	cmneq	r8, #0
    69d4:	000002cd 	andeq	r0, r0, sp, asr #5
    69d8:	0e649102 	wmacseq	wr9, wr4, wr2
    69dc:	000000cd 	andeq	r0, r0, sp, asr #1
    69e0:	45037802 	strmi	r7, [r3, #-2050]	; 0x802
    69e4:	02000000 	andeq	r0, r0, #0
    69e8:	d60e6091 			; <UNDEFINED> instruction: 0xd60e6091
    69ec:	02000003 	andeq	r0, r0, #3
    69f0:	00450378 	subeq	r0, r5, r8, ror r3
    69f4:	91020000 	mrsls	r0, (UNDEF: 2)
    69f8:	1a210e5c 	bne	84a370 <MV_CPU_LE+0x84a36f>
    69fc:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    6a00:	00008c03 	andeq	r8, r0, r3, lsl #24
    6a04:	58910200 	ldmpl	r1, {r9}
    6a08:	0014dc0f 	andseq	sp, r4, pc, lsl #24
    6a0c:	037a0200 	cmneq	sl, #0
    6a10:	00000045 	andeq	r0, r0, r5, asr #32
    6a14:	0f749102 	svceq	0x00749102
    6a18:	00001b28 	andeq	r1, r0, r8, lsr #22
    6a1c:	45037a02 	strmi	r7, [r3, #-2562]	; 0xa02
    6a20:	02000000 	andeq	r0, r0, #0
    6a24:	8b0f6891 	blhi	3e0c70 <MV_CPU_LE+0x3e0c6f>
    6a28:	02000022 	andeq	r0, r0, #34	; 0x22
    6a2c:	0033037b 	eorseq	r0, r3, fp, ror r3
    6a30:	91020000 	mrsls	r0, (UNDEF: 2)
    6a34:	177c0f70 			; <UNDEFINED> instruction: 0x177c0f70
    6a38:	7c020000 	wstrbvc	wr0, [r2]
    6a3c:	00004503 	andeq	r4, r0, r3, lsl #10
    6a40:	6c910200 	ldcvs	2, cr0, [r1], {0}
    6a44:	37011400 	strcc	r1, [r1, -r0, lsl #8]
    6a48:	02000023 	andeq	r0, r0, #35	; 0x23
    6a4c:	810103c1 	smlabthi	r1, r1, r3, r0
    6a50:	e0000000 	and	r0, r0, r0
    6a54:	58400124 	stmdapl	r0, {r2, r5, r8}^
    6a58:	e4400126 	strb	r0, [r0], #-294	; 0x126
    6a5c:	5d00001c 	wstrbpl	wr0, [r0, #-28]
    6a60:	0e000009 	woreq	wr0, wr0, wr9
    6a64:	00001447 	andeq	r1, r0, r7, asr #8
    6a68:	cd03c102 	wstrwgt	wr12, [r3, #-8]
    6a6c:	02000002 	andeq	r0, r0, #2
    6a70:	a3165491 	tstge	r6, #-1862270976	; 0x91000000
    6a74:	02000005 	andeq	r0, r0, #5
    6a78:	004503c3 	subeq	r0, r5, r3, asr #7
    6a7c:	cd0f0000 	wstrbgt	wr0, [pc]
    6a80:	02000000 	andeq	r0, r0, #0
    6a84:	004503c3 	subeq	r0, r5, r3, asr #7
    6a88:	91020000 	mrsls	r0, (UNDEF: 2)
    6a8c:	00f70f6c 	rscseq	r0, r7, ip, ror #30
    6a90:	c3020000 	movwgt	r0, #8192	; 0x2000
    6a94:	00004503 	andeq	r4, r0, r3, lsl #10
    6a98:	68910200 	ldmvs	r1, {r9}
    6a9c:	0017d00f 	andseq	sp, r7, pc
    6aa0:	03c30200 	biceq	r0, r3, #0
    6aa4:	00000045 	andeq	r0, r0, r5, asr #32
    6aa8:	17649102 	strbne	r9, [r4, -r2, lsl #2]!
    6aac:	02006975 	andeq	r6, r0, #1916928	; 0x1d4000
    6ab0:	004503c3 	subeq	r0, r5, r3, asr #7
    6ab4:	2c0f0000 	wstrbcs	wr0, [pc]
    6ab8:	02000023 	andeq	r0, r0, #35	; 0x23
    6abc:	004503c3 	subeq	r0, r5, r3, asr #7
    6ac0:	91020000 	mrsls	r0, (UNDEF: 2)
    6ac4:	03d61660 	bicseq	r1, r6, #100663296	; 0x6000000
    6ac8:	c3020000 	movwgt	r0, #8192	; 0x2000
    6acc:	00004503 	andeq	r4, r0, r3, lsl #10
    6ad0:	17f30f00 	ldrbne	r0, [r3, r0, lsl #30]!
    6ad4:	c4020000 	strgt	r0, [r2]
    6ad8:	00004503 	andeq	r4, r0, r3, lsl #10
    6adc:	5c910200 	ldcpl	2, cr0, [r1], {0}
    6ae0:	00330800 	eorseq	r0, r3, r0, lsl #16
    6ae4:	096d0000 	stmdbeq	sp!, {}^	; <UNPREDICTABLE>
    6ae8:	50090000 	andpl	r0, r9, r0
    6aec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6af0:	21761200 	cmncs	r6, r0, lsl #4
    6af4:	6b020000 	blvs	86afc <MV_CPU_LE+0x86afb>
    6af8:	0000095d 	andeq	r0, r0, sp, asr r9
    6afc:	87e00305 	strbhi	r0, [r0, r5, lsl #6]!
    6b00:	d6124001 	ldrle	r4, [r2], -r1
    6b04:	02000022 	andeq	r0, r0, #34	; 0x22
    6b08:	00095d6c 	andeq	r5, r9, ip, ror #26
    6b0c:	04030500 	streq	r0, [r3], #-1280	; 0x500
    6b10:	08400188 	stmdaeq	r0, {r3, r7, r8}^
    6b14:	00000045 	andeq	r0, r0, r5, asr #32
    6b18:	000009a5 	andeq	r0, r0, r5, lsr #19
    6b1c:	00005009 	andeq	r5, r0, r9
    6b20:	50090700 	andpl	r0, r9, r0, lsl #14
    6b24:	7f000000 	svcvc	0x00000000
    6b28:	16311800 	ldrtne	r1, [r1], -r0, lsl #16
    6b2c:	7a020000 	bvc	86b34 <MV_CPU_LE+0x86b33>
    6b30:	0000098f 	andeq	r0, r0, pc, lsl #19
    6b34:	44180101 	ldrmi	r0, [r8], #-257	; 0x101
    6b38:	02000016 	andeq	r0, r0, #22
    6b3c:	00098f7b 	andeq	r8, r9, fp, ror pc
    6b40:	18010100 	stmdane	r1, {r8}
    6b44:	00001631 	andeq	r1, r0, r1, lsr r6
    6b48:	098f7a02 	stmibeq	pc, {r1, r9, fp, ip, sp, lr}	; <UNPREDICTABLE>
    6b4c:	01010000 	mrseq	r0, (UNDEF: 1)
    6b50:	00164418 	andseq	r4, r6, r8, lsl r4
    6b54:	8f7b0200 	svchi	0x007b0200
    6b58:	01000009 	tsteq	r0, r9
    6b5c:	Address 0x00006b5c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10011201 	andne	r1, r1, r1, lsl #4
      10:	02000006 	andeq	r0, r0, #6
      14:	0b0b0024 	bleq	2c00ac <MV_CPU_LE+0x2c00ab>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	24030000 	strcs	r0, [r3]
      20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      24:	0008030b 	andeq	r0, r8, fp, lsl #6
      28:	000f0400 	andeq	r0, pc, r0, lsl #8
      2c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      30:	16050000 	strne	r0, [r5], -r0
      34:	3a0e0300 	bcc	380c3c <MV_CPU_LE+0x380c3b>
      38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0e030104 	wmululeq	wr0, wr3, wr4
      44:	0b3a0b0b 	bleq	e82c78 <MV_CPU_LE+0xe82c77>
      48:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      4c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
      50:	1c0e0300 	stcne	3, cr0, [lr], {0}
      54:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      58:	13490101 	movtne	r0, #37121	; 0x9101
      5c:	00001301 	andeq	r1, r0, r1, lsl #6
      60:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
      64:	000b2f13 	andeq	r2, fp, r3, lsl pc
      68:	01040a00 	tsteq	r4, r0, lsl #20
      6c:	0b3a0b0b 	bleq	e82ca0 <MV_CPU_LE+0xe82c9f>
      70:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      74:	130b0000 	movwne	r0, #45056	; 0xb000
      78:	0b0e0301 	bleq	380c84 <MV_CPU_LE+0x380c83>
      7c:	3b0b3a0b 	blcc	2ce8b0 <MV_CPU_LE+0x2ce8af>
      80:	0013010b 	andseq	r0, r3, fp, lsl #2
      84:	000d0c00 	andeq	r0, sp, r0, lsl #24
      88:	0b3a0e03 	bleq	e8389c <MV_CPU_LE+0xe8389b>
      8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      90:	00000a38 	andeq	r0, r0, r8, lsr sl
      94:	0300280d 	movweq	r2, #2061	; 0x80d
      98:	000d1c08 	andeq	r1, sp, r8, lsl #24
      9c:	012e0e00 	teqeq	lr, r0, lsl #28
      a0:	0b3a0e03 	bleq	e838b4 <MV_CPU_LE+0xe838b3>
      a4:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
      a8:	01111349 	tsteq	r1, r9, asr #6
      ac:	06400112 			; <UNDEFINED> instruction: 0x06400112
      b0:	00001301 	andeq	r1, r0, r1, lsl #6
      b4:	0300050f 	movweq	r0, #1295	; 0x50f
      b8:	3b0b3a0e 	blcc	2ce8f8 <MV_CPU_LE+0x2ce8f7>
      bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
      c0:	1000000a 	andne	r0, r0, sl
      c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
      c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      cc:	0a021349 	beq	84df8 <MV_CPU_LE+0x84df7>
      d0:	2e110000 	wxorcs	wr0, wr1, wr0
      d4:	030c3f01 	movweq	r3, #52993	; 0xcf01
      d8:	3b0b3a0e 	blcc	2ce918 <MV_CPU_LE+0x2ce917>
      dc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
      e0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      e4:	01064001 	tsteq	r6, r1
      e8:	12000013 	andne	r0, r0, #19
      ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
      f0:	0b3b0b3a 	bleq	ec2de0 <MV_CPU_LE+0xec2ddf>
      f4:	0a021349 	beq	84e20 <MV_CPU_LE+0x84e1f>
      f8:	0b130000 	bleq	4c0100 <MV_CPU_LE+0x4c00ff>
      fc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     100:	14000001 	strne	r0, [r0], #-1
     104:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     108:	0b3a0e03 	bleq	e8391c <MV_CPU_LE+0xe8391b>
     10c:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     110:	01111349 	tsteq	r1, r9, asr #6
     114:	06400112 			; <UNDEFINED> instruction: 0x06400112
     118:	00001301 	andeq	r1, r0, r1, lsl #6
     11c:	03003415 	movweq	r3, #1045	; 0x415
     120:	3b0b3a08 	blcc	2ce948 <MV_CPU_LE+0x2ce947>
     124:	02134905 	andseq	r4, r3, #81920	; 0x14000
     128:	1600000a 	strne	r0, [r0], -sl
     12c:	0c3f002e 	wldrbeq	wr0, [pc], #-46
     130:	0b3a0e03 	bleq	e83944 <MV_CPU_LE+0xe83943>
     134:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     138:	01111349 	tsteq	r1, r9, asr #6
     13c:	06400112 			; <UNDEFINED> instruction: 0x06400112
     140:	2e170000 	wxorcs	wr0, wr7, wr0
     144:	3a0e0301 	bcc	380d50 <MV_CPU_LE+0x380d4f>
     148:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     14c:	1201110c 	andne	r1, r1, #3
     150:	01064001 	tsteq	r6, r1
     154:	18000013 	stmdane	r0, {r0, r1, r4}
     158:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     15c:	0b3b0b3a 	bleq	ec2e4c <MV_CPU_LE+0xec2e4b>
     160:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 44 <MV_CPU_LE+0x43>
     164:	00000c3c 	andeq	r0, r0, ip, lsr ip
     168:	03003419 	movweq	r3, #1049	; 0x419
     16c:	3b0b3a0e 	blcc	2ce9ac <MV_CPU_LE+0x2ce9ab>
     170:	3f134905 	svccc	0x00134905
     174:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     178:	00341a00 	eorseq	r1, r4, r0, lsl #20
     17c:	0b3a0e03 	bleq	e83990 <MV_CPU_LE+0xe8398f>
     180:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     184:	0a020c3f 	beq	83288 <MV_CPU_LE+0x83287>
     188:	341b0000 	ldrcc	r0, [fp]
     18c:	3a0e0300 	bcc	380d94 <MV_CPU_LE+0x380d93>
     190:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     194:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     198:	0000000a 	andeq	r0, r0, sl
     19c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     1a0:	030b130e 	movweq	r1, #45838	; 0xb30e
     1a4:	110e1b0e 	tstne	lr, lr, lsl #22
     1a8:	10011201 	andne	r1, r1, r1, lsl #4
     1ac:	02000006 	andeq	r0, r0, #6
     1b0:	0b0b0024 	bleq	2c0248 <MV_CPU_LE+0x2c0247>
     1b4:	0e030b3e 	vmoveq.16	d3[0], r0
     1b8:	24030000 	strcs	r0, [r3]
     1bc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     1c0:	0008030b 	andeq	r0, r8, fp, lsl #6
     1c4:	00160400 	andseq	r0, r6, r0, lsl #8
     1c8:	0b3a0e03 	bleq	e839dc <MV_CPU_LE+0xe839db>
     1cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1d0:	04050000 	streq	r0, [r5]
     1d4:	3a0b0b01 	bcc	2c2de0 <MV_CPU_LE+0x2c2ddf>
     1d8:	010b3b0b 	tsteq	fp, fp, lsl #22
     1dc:	06000013 			; <UNDEFINED> instruction: 0x06000013
     1e0:	0e030028 	walignieq	wr0, wr3, wr8, #0
     1e4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     1e8:	03010407 	movweq	r0, #5127	; 0x1407
     1ec:	3a0b0b0e 	bcc	2c2e2c <MV_CPU_LE+0x2c2e2b>
     1f0:	010b3b0b 	tsteq	fp, fp, lsl #22
     1f4:	08000013 	stmdaeq	r0, {r0, r1, r4}
     1f8:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     1fc:	0b3a0b0b 	bleq	e82e30 <MV_CPU_LE+0xe82e2f>
     200:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     204:	0d090000 	wstrbeq	wr0, [r9]
     208:	3a0e0300 	bcc	380e10 <MV_CPU_LE+0x380e0f>
     20c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     210:	000a3813 	andeq	r3, sl, r3, lsl r8
     214:	01010a00 	tsteq	r1, r0, lsl #20
     218:	13011349 	movwne	r1, #4937	; 0x1349
     21c:	210b0000 	mrscs	r0, (UNDEF: 11)
     220:	2f134900 	svccs	0x00134900
     224:	0c00000b 	wstrbeq	wr0, [r0], #-11
     228:	0b0b000f 	bleq	2c026c <MV_CPU_LE+0x2c026b>
     22c:	00001349 	andeq	r1, r0, r9, asr #6
     230:	03012e0d 	movweq	r2, #7693	; 0x1e0d
     234:	3b0b3a0e 	blcc	2cea74 <MV_CPU_LE+0x2cea73>
     238:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     23c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     240:	01064001 	tsteq	r6, r1
     244:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     248:	0e030005 	woreq	wr0, wr3, wr5
     24c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     250:	0a021349 	beq	84f7c <MV_CPU_LE+0x84f7b>
     254:	340f0000 	strcc	r0, [pc], #0	; 25c <MV_CPU_LE+0x25b>
     258:	3a0e0300 	bcc	380e60 <MV_CPU_LE+0x380e5f>
     25c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     260:	000a0213 	andeq	r0, sl, r3, lsl r2
     264:	002e1000 	eoreq	r1, lr, r0
     268:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     26c:	0b3b0b3a 	bleq	ec2f5c <MV_CPU_LE+0xec2f5b>
     270:	13490c27 	movtne	r0, #39975	; 0x9c27
     274:	01120111 	tsteq	r2, r1, lsl r1
     278:	00000640 	andeq	r0, r0, r0, asr #12
     27c:	3f012e11 	svccc	0x00012e11
     280:	3a0e030c 	bcc	380eb8 <MV_CPU_LE+0x380eb7>
     284:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     288:	1113490c 	tstne	r3, ip, lsl #18
     28c:	40011201 	andmi	r1, r1, r1, lsl #4
     290:	00130106 	andseq	r0, r3, r6, lsl #2
     294:	00051200 	andeq	r1, r5, r0, lsl #4
     298:	0b3a0e03 	bleq	e83aac <MV_CPU_LE+0xe83aab>
     29c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2a0:	00000a02 	andeq	r0, r0, r2, lsl #20
     2a4:	03003413 	movweq	r3, #1043	; 0x413
     2a8:	3b0b3a0e 	blcc	2ceae8 <MV_CPU_LE+0x2ceae7>
     2ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     2b0:	1400000a 	strne	r0, [r0], #-10
     2b4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     2b8:	0b3b0b3a 	bleq	ec2fa8 <MV_CPU_LE+0xec2fa7>
     2bc:	0a021349 	beq	84fe8 <MV_CPU_LE+0x84fe7>
     2c0:	2e150000 	wxorcs	wr0, wr5, wr0
     2c4:	030c3f00 	movweq	r3, #52992	; 0xcf00
     2c8:	3b0b3a0e 	blcc	2ceb08 <MV_CPU_LE+0x2ceb07>
     2cc:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     2d0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2d4:	00064001 	andeq	r4, r6, r1
     2d8:	012e1600 	teqeq	lr, r0, lsl #12
     2dc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     2e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     2e4:	13490c27 	movtne	r0, #39975	; 0x9c27
     2e8:	01120111 	tsteq	r2, r1, lsl r1
     2ec:	13010640 	movwne	r0, #5696	; 0x1640
     2f0:	34170000 	ldrcc	r0, [r7]
     2f4:	3a080300 	bcc	200efc <MV_CPU_LE+0x200efb>
     2f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     2fc:	000a0213 	andeq	r0, sl, r3, lsl r2
     300:	010b1800 	tsteq	fp, r0, lsl #16
     304:	01120111 	tsteq	r2, r1, lsl r1
     308:	00001301 	andeq	r1, r0, r1, lsl #6
     30c:	11010b19 	tstne	r1, r9, lsl fp
     310:	00011201 	andeq	r1, r1, r1, lsl #4
     314:	00261a00 	eoreq	r1, r6, r0, lsl #20
     318:	00001349 	andeq	r1, r0, r9, asr #6
     31c:	0000211b 	andeq	r2, r0, fp, lsl r1
     320:	00341c00 	eorseq	r1, r4, r0, lsl #24
     324:	0b3a0e03 	bleq	e83b38 <MV_CPU_LE+0xe83b37>
     328:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     32c:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     330:	341d0000 	ldrcc	r0, [sp]
     334:	3a0e0300 	bcc	380f3c <MV_CPU_LE+0x380f3b>
     338:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     33c:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     340:	0000000a 	andeq	r0, r0, sl
     344:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     348:	030b130e 	movweq	r1, #45838	; 0xb30e
     34c:	110e1b0e 	tstne	lr, lr, lsl #22
     350:	10011201 	andne	r1, r1, r1, lsl #4
     354:	02000006 	andeq	r0, r0, #6
     358:	0b0b0024 	bleq	2c03f0 <MV_CPU_LE+0x2c03ef>
     35c:	0e030b3e 	vmoveq.16	d3[0], r0
     360:	24030000 	strcs	r0, [r3]
     364:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     368:	0008030b 	andeq	r0, r8, fp, lsl #6
     36c:	00160400 	andseq	r0, r6, r0, lsl #8
     370:	0b3a0e03 	bleq	e83b84 <MV_CPU_LE+0xe83b83>
     374:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     378:	04050000 	streq	r0, [r5]
     37c:	3a0b0b01 	bcc	2c2f88 <MV_CPU_LE+0x2c2f87>
     380:	010b3b0b 	tsteq	fp, fp, lsl #22
     384:	06000013 			; <UNDEFINED> instruction: 0x06000013
     388:	0e030028 	walignieq	wr0, wr3, wr8, #0
     38c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     390:	03010407 	movweq	r0, #5127	; 0x1407
     394:	3a0b0b0e 	bcc	2c2fd4 <MV_CPU_LE+0x2c2fd3>
     398:	010b3b0b 	tsteq	fp, fp, lsl #22
     39c:	08000013 	stmdaeq	r0, {r0, r1, r4}
     3a0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     3a4:	0b3a0b0b 	bleq	e82fd8 <MV_CPU_LE+0xe82fd7>
     3a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     3ac:	0d090000 	wstrbeq	wr0, [r9]
     3b0:	3a0e0300 	bcc	380fb8 <MV_CPU_LE+0x380fb7>
     3b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3b8:	000a3813 	andeq	r3, sl, r3, lsl r8
     3bc:	01010a00 	tsteq	r1, r0, lsl #20
     3c0:	13011349 	movwne	r1, #4937	; 0x1349
     3c4:	210b0000 	mrscs	r0, (UNDEF: 11)
     3c8:	2f134900 	svccs	0x00134900
     3cc:	0c00000b 	wstrbeq	wr0, [r0], #-11
     3d0:	0b0b000f 	bleq	2c0414 <MV_CPU_LE+0x2c0413>
     3d4:	00001349 	andeq	r1, r0, r9, asr #6
     3d8:	0300340d 	movweq	r3, #1037	; 0x40d
     3dc:	3b0b3a0e 	blcc	2cec1c <MV_CPU_LE+0x2cec1b>
     3e0:	3f13490b 	svccc	0x0013490b
     3e4:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     3e8:	00340e00 	eorseq	r0, r4, r0, lsl #28
     3ec:	0b3a0e03 	bleq	e83c00 <MV_CPU_LE+0xe83bff>
     3f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3f4:	0a020c3f 	beq	834f8 <MV_CPU_LE+0x834f7>
     3f8:	01000000 	mrseq	r0, (UNDEF: 0)
     3fc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     400:	0e030b13 	vmoveq.32	d3[0], r0
     404:	01110e1b 	tsteq	r1, fp, lsl lr
     408:	06100112 			; <UNDEFINED> instruction: 0x06100112
     40c:	24020000 	strcs	r0, [r2]
     410:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     414:	000e030b 	andeq	r0, lr, fp, lsl #6
     418:	00160300 	andseq	r0, r6, r0, lsl #6
     41c:	0b3a0e03 	bleq	e83c30 <MV_CPU_LE+0xe83c2f>
     420:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     424:	24040000 	strcs	r0, [r4]
     428:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     42c:	0008030b 	andeq	r0, r8, fp, lsl #6
     430:	01130500 	tsteq	r3, r0, lsl #10
     434:	0b0b0e03 	bleq	2c3c48 <MV_CPU_LE+0x2c3c47>
     438:	0b3b0b3a 	bleq	ec3128 <MV_CPU_LE+0xec3127>
     43c:	00001301 	andeq	r1, r0, r1, lsl #6
     440:	03000d06 	movweq	r0, #3334	; 0xd06
     444:	3b0b3a08 	blcc	2cec6c <MV_CPU_LE+0x2cec6b>
     448:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     44c:	0700000a 	streq	r0, [r0, -sl]
     450:	0e03000d 	woreq	wr0, wr3, wr13
     454:	0b3b0b3a 	bleq	ec3144 <MV_CPU_LE+0xec3143>
     458:	0a381349 	beq	e05184 <MV_CPU_LE+0xe05183>
     45c:	01080000 	mrseq	r0, (UNDEF: 8)
     460:	01134901 	tsteq	r3, r1, lsl #18
     464:	09000013 	stmdbeq	r0, {r0, r1, r4}
     468:	13490021 	movtne	r0, #36897	; 0x9021
     46c:	00000b2f 	andeq	r0, r0, pc, lsr #22
     470:	03012e0a 	movweq	r2, #7690	; 0x1e0a
     474:	3b0b3a0e 	blcc	2cecb4 <MV_CPU_LE+0x2cecb3>
     478:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     47c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     480:	01064001 	tsteq	r6, r1
     484:	0b000013 	bleq	4d8 <MV_CPU_LE+0x4d7>
     488:	0e030005 	woreq	wr0, wr3, wr5
     48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     490:	0a021349 	beq	851bc <MV_CPU_LE+0x851bb>
     494:	340c0000 	strcc	r0, [ip]
     498:	3a0e0300 	bcc	3810a0 <MV_CPU_LE+0x38109f>
     49c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4a0:	000a0213 	andeq	r0, sl, r3, lsl r2
     4a4:	012e0d00 	teqeq	lr, r0, lsl #26
     4a8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     4ac:	0b3b0b3a 	bleq	ec319c <MV_CPU_LE+0xec319b>
     4b0:	01110c27 	tsteq	r1, r7, lsr #24
     4b4:	06400112 			; <UNDEFINED> instruction: 0x06400112
     4b8:	00001301 	andeq	r1, r0, r1, lsl #6
     4bc:	0300340e 	movweq	r3, #1038	; 0x40e
     4c0:	3b0b3a0e 	blcc	2ced00 <MV_CPU_LE+0x2cecff>
     4c4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     4c8:	0f00000a 	svceq	0x0000000a
     4cc:	0b0b000f 	bleq	2c0510 <MV_CPU_LE+0x2c050f>
     4d0:	00001349 	andeq	r1, r0, r9, asr #6
     4d4:	49003510 	stmdbmi	r0, {r4, r8, sl, ip, sp}
     4d8:	11000013 	tstne	r0, r3, lsl r0
     4dc:	08030005 	stmdaeq	r3, {r0, r2}
     4e0:	0b3b0b3a 	bleq	ec31d0 <MV_CPU_LE+0xec31cf>
     4e4:	0a021349 	beq	85210 <MV_CPU_LE+0x8520f>
     4e8:	05120000 	ldreq	r0, [r2]
     4ec:	3a0e0300 	bcc	3810f4 <MV_CPU_LE+0x3810f3>
     4f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4f4:	000a0213 	andeq	r0, sl, r3, lsl r2
     4f8:	00341300 	eorseq	r1, r4, r0, lsl #6
     4fc:	0b3a0803 	bleq	e82510 <MV_CPU_LE+0xe8250f>
     500:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     504:	00000a02 	andeq	r0, r0, r2, lsl #20
     508:	3f012e14 	svccc	0x00012e14
     50c:	3a0e030c 	bcc	381144 <MV_CPU_LE+0x381143>
     510:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     514:	1113490c 	tstne	r3, ip, lsl #18
     518:	40011201 	andmi	r1, r1, r1, lsl #4
     51c:	00130106 	andseq	r0, r3, r6, lsl #2
     520:	012e1500 	teqeq	lr, r0, lsl #10
     524:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     528:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     52c:	13490c27 	movtne	r0, #39975	; 0x9c27
     530:	01120111 	tsteq	r2, r1, lsl r1
     534:	00000640 	andeq	r0, r0, r0, asr #12
     538:	01110100 	tsteq	r1, r0, lsl #2
     53c:	0b130e25 	bleq	4c3dd8 <MV_CPU_LE+0x4c3dd7>
     540:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     544:	01120111 	tsteq	r2, r1, lsl r1
     548:	00000610 	andeq	r0, r0, r0, lsl r6
     54c:	03001602 	movweq	r1, #1538	; 0x602
     550:	3b0b3a0e 	blcc	2ced90 <MV_CPU_LE+0x2ced8f>
     554:	0013490b 	andseq	r4, r3, fp, lsl #18
     558:	00240300 	eoreq	r0, r4, r0, lsl #6
     55c:	0b3e0b0b 	bleq	f83190 <MV_CPU_LE+0xf8318f>
     560:	00000e03 	andeq	r0, r0, r3, lsl #28
     564:	0b002404 	bleq	957c <MV_CPU_LE+0x957b>
     568:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     56c:	05000008 	streq	r0, [r0, #-8]
     570:	0b0b000f 	bleq	2c05b4 <MV_CPU_LE+0x2c05b3>
     574:	00001349 	andeq	r1, r0, r9, asr #6
     578:	0b010406 	bleq	41598 <MV_CPU_LE+0x41597>
     57c:	3b0b3a0b 	blcc	2cedb0 <MV_CPU_LE+0x2cedaf>
     580:	0013010b 	andseq	r0, r3, fp, lsl #2
     584:	00280700 	eoreq	r0, r8, r0, lsl #14
     588:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     58c:	13080000 	movwne	r0, #32768	; 0x8000
     590:	0b0e0301 	bleq	38119c <MV_CPU_LE+0x38119b>
     594:	3b0b3a0b 	blcc	2cedc8 <MV_CPU_LE+0x2cedc7>
     598:	0013010b 	andseq	r0, r3, fp, lsl #2
     59c:	000d0900 	andeq	r0, sp, r0, lsl #18
     5a0:	0b3a0e03 	bleq	e83db4 <MV_CPU_LE+0xe83db3>
     5a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5a8:	00000a38 	andeq	r0, r0, r8, lsr sl
     5ac:	0301040a 	movweq	r0, #5130	; 0x140a
     5b0:	3a0b0b0e 	bcc	2c31f0 <MV_CPU_LE+0x2c31ef>
     5b4:	010b3b0b 	tsteq	fp, fp, lsl #22
     5b8:	0b000013 	bleq	60c <MV_CPU_LE+0x60b>
     5bc:	0e03012e 	wsadbeq	wr0, wr3, wr14
     5c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     5c4:	13490c27 	movtne	r0, #39975	; 0x9c27
     5c8:	01120111 	tsteq	r2, r1, lsl r1
     5cc:	13010640 	movwne	r0, #5696	; 0x1640
     5d0:	050c0000 	streq	r0, [ip]
     5d4:	3a0e0300 	bcc	3811dc <MV_CPU_LE+0x3811db>
     5d8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     5dc:	000a0213 	andeq	r0, sl, r3, lsl r2
     5e0:	00340d00 	eorseq	r0, r4, r0, lsl #26
     5e4:	0b3a0e03 	bleq	e83df8 <MV_CPU_LE+0xe83df7>
     5e8:	1349053b 	movtne	r0, #38203	; 0x953b
     5ec:	00000a02 	andeq	r0, r0, r2, lsl #20
     5f0:	03012e0e 	movweq	r2, #7694	; 0x1e0e
     5f4:	3b0b3a0e 	blcc	2cee34 <MV_CPU_LE+0x2cee33>
     5f8:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     5fc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     600:	01064001 	tsteq	r6, r1
     604:	0f000013 	svceq	0x00000013
     608:	0e030005 	woreq	wr0, wr3, wr5
     60c:	0b3b0b3a 	bleq	ec32fc <MV_CPU_LE+0xec32fb>
     610:	0a021349 	beq	8533c <MV_CPU_LE+0x8533b>
     614:	26100000 	ldrcs	r0, [r0], -r0
     618:	00134900 	andseq	r4, r3, r0, lsl #18
     61c:	012e1100 	teqeq	lr, r0, lsl #2
     620:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     624:	0b3b0b3a 	bleq	ec3314 <MV_CPU_LE+0xec3313>
     628:	13490c27 	movtne	r0, #39975	; 0x9c27
     62c:	01120111 	tsteq	r2, r1, lsl r1
     630:	13010640 	movwne	r0, #5696	; 0x1640
     634:	34120000 	ldrcc	r0, [r2]
     638:	3a0e0300 	bcc	381240 <MV_CPU_LE+0x38123f>
     63c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     640:	000a0213 	andeq	r0, sl, r3, lsl r2
     644:	012e1300 	teqeq	lr, r0, lsl #6
     648:	0b3a0e03 	bleq	e83e5c <MV_CPU_LE+0xe83e5b>
     64c:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     650:	01120111 	tsteq	r2, r1, lsl r1
     654:	13010640 	movwne	r0, #5696	; 0x1640
     658:	2e140000 	wxorcs	wr0, wr4, wr0
     65c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     660:	3b0b3a0e 	blcc	2ceea0 <MV_CPU_LE+0x2cee9f>
     664:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     668:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     66c:	01064001 	tsteq	r6, r1
     670:	15000013 	strne	r0, [r0, #-19]
     674:	08030034 	stmdaeq	r3, {r2, r4, r5}
     678:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     67c:	0a021349 	beq	853a8 <MV_CPU_LE+0x853a7>
     680:	01160000 	tsteq	r6, r0
     684:	01134901 	tsteq	r3, r1, lsl #18
     688:	17000013 	smladne	r0, r3, r0, r0
     68c:	13490021 	movtne	r0, #36897	; 0x9021
     690:	00000b2f 	andeq	r0, r0, pc, lsr #22
     694:	03012e18 	movweq	r2, #7704	; 0x1e18
     698:	3b0b3a0e 	blcc	2ceed8 <MV_CPU_LE+0x2ceed7>
     69c:	110c2705 	tstne	ip, r5, lsl #14
     6a0:	40011201 	andmi	r1, r1, r1, lsl #4
     6a4:	00000006 	andeq	r0, r0, r6
     6a8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     6ac:	030b130e 	movweq	r1, #45838	; 0xb30e
     6b0:	110e1b0e 	tstne	lr, lr, lsl #22
     6b4:	10011201 	andne	r1, r1, r1, lsl #4
     6b8:	02000006 	andeq	r0, r0, #6
     6bc:	0b0b0024 	bleq	2c0754 <MV_CPU_LE+0x2c0753>
     6c0:	0e030b3e 	vmoveq.16	d3[0], r0
     6c4:	24030000 	strcs	r0, [r3]
     6c8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     6cc:	0008030b 	andeq	r0, r8, fp, lsl #6
     6d0:	00160400 	andseq	r0, r6, r0, lsl #8
     6d4:	0b3a0e03 	bleq	e83ee8 <MV_CPU_LE+0xe83ee7>
     6d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6dc:	0f050000 	svceq	0x00050000
     6e0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     6e4:	06000013 			; <UNDEFINED> instruction: 0x06000013
     6e8:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     6ec:	0b3a0e03 	bleq	e83f00 <MV_CPU_LE+0xe83eff>
     6f0:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     6f4:	01120111 	tsteq	r2, r1, lsl r1
     6f8:	00000640 	andeq	r0, r0, r0, asr #12
     6fc:	03003407 	movweq	r3, #1031	; 0x407
     700:	3b0b3a08 	blcc	2cef28 <MV_CPU_LE+0x2cef27>
     704:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     708:	0000000a 	andeq	r0, r0, sl
     70c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     710:	030b130e 	movweq	r1, #45838	; 0xb30e
     714:	110e1b0e 	tstne	lr, lr, lsl #22
     718:	10011201 	andne	r1, r1, r1, lsl #4
     71c:	02000006 	andeq	r0, r0, #6
     720:	0b0b0024 	bleq	2c07b8 <MV_CPU_LE+0x2c07b7>
     724:	0e030b3e 	vmoveq.16	d3[0], r0
     728:	24030000 	strcs	r0, [r3]
     72c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     730:	0008030b 	andeq	r0, r8, fp, lsl #6
     734:	00160400 	andseq	r0, r6, r0, lsl #8
     738:	0b3a0e03 	bleq	e83f4c <MV_CPU_LE+0xe83f4b>
     73c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     740:	0f050000 	svceq	0x00050000
     744:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     748:	06000013 			; <UNDEFINED> instruction: 0x06000013
     74c:	0e030104 	wmululeq	wr0, wr3, wr4
     750:	0b3a0b0b 	bleq	e83384 <MV_CPU_LE+0xe83383>
     754:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     758:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     75c:	1c0e0300 	stcne	3, cr0, [lr], {0}
     760:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     764:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     768:	0b3a050b 	bleq	e81b9c <MV_CPU_LE+0xe81b9b>
     76c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     770:	0d090000 	wstrbeq	wr0, [r9]
     774:	3a0e0300 	bcc	38137c <MV_CPU_LE+0x38137b>
     778:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     77c:	000a3813 	andeq	r3, sl, r3, lsl r8
     780:	01010a00 	tsteq	r1, r0, lsl #20
     784:	13011349 	movwne	r1, #4937	; 0x1349
     788:	210b0000 	mrscs	r0, (UNDEF: 11)
     78c:	2f134900 	svccs	0x00134900
     790:	0c00000b 	wstrbeq	wr0, [r0], #-11
     794:	0b0b0104 	bleq	2c0bac <MV_CPU_LE+0x2c0bab>
     798:	0b3b0b3a 	bleq	ec3488 <MV_CPU_LE+0xec3487>
     79c:	00001301 	andeq	r1, r0, r1, lsl #6
     7a0:	0301130d 	movweq	r1, #4877	; 0x130d
     7a4:	3a0b0b0e 	bcc	2c33e4 <MV_CPU_LE+0x2c33e3>
     7a8:	010b3b0b 	tsteq	fp, fp, lsl #22
     7ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     7b0:	0e03012e 	wsadbeq	wr0, wr3, wr14
     7b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     7b8:	13490c27 	movtne	r0, #39975	; 0x9c27
     7bc:	01120111 	tsteq	r2, r1, lsl r1
     7c0:	13010640 	movwne	r0, #5696	; 0x1640
     7c4:	050f0000 	streq	r0, [pc, #0]	; 7cc <MV_CPU_LE+0x7cb>
     7c8:	3a0e0300 	bcc	3813d0 <MV_CPU_LE+0x3813cf>
     7cc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7d0:	000a0213 	andeq	r0, sl, r3, lsl r2
     7d4:	00341000 	eorseq	r1, r4, r0
     7d8:	0b3a0e03 	bleq	e83fec <MV_CPU_LE+0xe83feb>
     7dc:	1349053b 	movtne	r0, #38203	; 0x953b
     7e0:	00000a02 	andeq	r0, r0, r2, lsl #20
     7e4:	03012e11 	movweq	r2, #7697	; 0x1e11
     7e8:	3b0b3a0e 	blcc	2cf028 <MV_CPU_LE+0x2cf027>
     7ec:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     7f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     7f4:	01064001 	tsteq	r6, r1
     7f8:	12000013 	andne	r0, r0, #19
     7fc:	0e030005 	woreq	wr0, wr3, wr5
     800:	0b3b0b3a 	bleq	ec34f0 <MV_CPU_LE+0xec34ef>
     804:	0a021349 	beq	85530 <MV_CPU_LE+0x8552f>
     808:	34130000 	ldrcc	r0, [r3]
     80c:	3a0e0300 	bcc	381414 <MV_CPU_LE+0x381413>
     810:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     814:	000a0213 	andeq	r0, sl, r3, lsl r2
     818:	012e1400 	teqeq	lr, r0, lsl #8
     81c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     820:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     824:	13490c27 	movtne	r0, #39975	; 0x9c27
     828:	01120111 	tsteq	r2, r1, lsl r1
     82c:	13010640 	movwne	r0, #5696	; 0x1640
     830:	0b150000 	bleq	540838 <MV_CPU_LE+0x540837>
     834:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     838:	16000001 	strne	r0, [r0], -r1
     83c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     840:	0b3b0b3a 	bleq	ec3530 <MV_CPU_LE+0xec352f>
     844:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 728 <MV_CPU_LE+0x727>
     848:	00000c3c 	andeq	r0, r0, ip, lsr ip
     84c:	01110100 	tsteq	r1, r0, lsl #2
     850:	0b130e25 	bleq	4c40ec <MV_CPU_LE+0x4c40eb>
     854:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     858:	01120111 	tsteq	r2, r1, lsl r1
     85c:	00000610 	andeq	r0, r0, r0, lsl r6
     860:	3f012e02 	svccc	0x00012e02
     864:	3a0e030c 	bcc	38149c <MV_CPU_LE+0x38149b>
     868:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     86c:	1113490c 	tstne	r3, ip, lsl #18
     870:	40011201 	andmi	r1, r1, r1, lsl #4
     874:	00130106 	andseq	r0, r3, r6, lsl #2
     878:	00050300 	andeq	r0, r5, r0, lsl #6
     87c:	0b3a0803 	bleq	e82890 <MV_CPU_LE+0xe8288f>
     880:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     884:	00000a02 	andeq	r0, r0, r2, lsl #20
     888:	03003404 	movweq	r3, #1028	; 0x404
     88c:	3b0b3a08 	blcc	2cf0b4 <MV_CPU_LE+0x2cf0b3>
     890:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     894:	0500000a 	streq	r0, [r0, #-10]
     898:	0b0b000f 	bleq	2c08dc <MV_CPU_LE+0x2c08db>
     89c:	24060000 	strcs	r0, [r6]
     8a0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     8a4:	0008030b 	andeq	r0, r8, fp, lsl #6
     8a8:	000f0700 	andeq	r0, pc, r0, lsl #14
     8ac:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     8b0:	24080000 	strcs	r0, [r8]
     8b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     8b8:	000e030b 	andeq	r0, lr, fp, lsl #6
     8bc:	00050900 	andeq	r0, r5, r0, lsl #18
     8c0:	0b3a0e03 	bleq	e840d4 <MV_CPU_LE+0xe840d3>
     8c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8c8:	00000a02 	andeq	r0, r0, r2, lsl #20
     8cc:	0000260a 	andeq	r2, r0, sl, lsl #12
     8d0:	00260b00 	eoreq	r0, r6, r0, lsl #22
     8d4:	00001349 	andeq	r1, r0, r9, asr #6
     8d8:	01110100 	tsteq	r1, r0, lsl #2
     8dc:	0b130e25 	bleq	4c4178 <MV_CPU_LE+0x4c4177>
     8e0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     8e4:	01120111 	tsteq	r2, r1, lsl r1
     8e8:	00000610 	andeq	r0, r0, r0, lsl r6
     8ec:	0b002402 	bleq	98fc <MV_CPU_LE+0x98fb>
     8f0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     8f4:	0300000e 	movweq	r0, #14
     8f8:	0b0b0024 	bleq	2c0990 <MV_CPU_LE+0x2c098f>
     8fc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     900:	16040000 	strne	r0, [r4], -r0
     904:	3a0e0300 	bcc	38150c <MV_CPU_LE+0x38150b>
     908:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     90c:	05000013 	streq	r0, [r0, #-19]
     910:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     914:	0b3a050b 	bleq	e81d48 <MV_CPU_LE+0xe81d47>
     918:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     91c:	0d060000 	wstrbeq	wr0, [r6]
     920:	3a0e0300 	bcc	381528 <MV_CPU_LE+0x381527>
     924:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     928:	000a3813 	andeq	r3, sl, r3, lsl r8
     92c:	000d0700 	andeq	r0, sp, r0, lsl #14
     930:	0b3a0e03 	bleq	e84144 <MV_CPU_LE+0xe84143>
     934:	1349053b 	movtne	r0, #38203	; 0x953b
     938:	00000a38 	andeq	r0, r0, r8, lsr sl
     93c:	49010108 	stmdbmi	r1, {r3, r8}
     940:	00130113 	andseq	r0, r3, r3, lsl r1
     944:	00210900 	eoreq	r0, r1, r0, lsl #18
     948:	0b2f1349 	bleq	bc5674 <MV_CPU_LE+0xbc5673>
     94c:	160a0000 	strne	r0, [sl], -r0
     950:	3a0e0300 	bcc	381558 <MV_CPU_LE+0x381557>
     954:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     958:	0b000013 	bleq	9ac <MV_CPU_LE+0x9ab>
     95c:	0e030104 	wmululeq	wr0, wr3, wr4
     960:	0b3a0b0b 	bleq	e83594 <MV_CPU_LE+0xe83593>
     964:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     968:	280c0000 	stmdacs	ip, {}	; <UNPREDICTABLE>
     96c:	1c0e0300 	stcne	3, cr0, [lr], {0}
     970:	0d00000d 	wstrbeq	wr0, [r0, #-13]
     974:	0e03012e 	wsadbeq	wr0, wr3, wr14
     978:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     97c:	13490c27 	movtne	r0, #39975	; 0x9c27
     980:	01120111 	tsteq	r2, r1, lsl r1
     984:	13010640 	movwne	r0, #5696	; 0x1640
     988:	050e0000 	streq	r0, [lr]
     98c:	3a0e0300 	bcc	381594 <MV_CPU_LE+0x381593>
     990:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     994:	000a0213 	andeq	r0, sl, r3, lsl r2
     998:	00340f00 	eorseq	r0, r4, r0, lsl #30
     99c:	0b3a0e03 	bleq	e841b0 <MV_CPU_LE+0xe841af>
     9a0:	1349053b 	movtne	r0, #38203	; 0x953b
     9a4:	00000a02 	andeq	r0, r0, r2, lsl #20
     9a8:	3f002e10 	svccc	0x00002e10
     9ac:	3a0e030c 	bcc	3815e4 <MV_CPU_LE+0x3815e3>
     9b0:	110b3b0b 	tstne	fp, fp, lsl #22
     9b4:	40011201 	andmi	r1, r1, r1, lsl #4
     9b8:	11000006 	tstne	r0, r6
     9bc:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     9c0:	0b3a0e03 	bleq	e841d4 <MV_CPU_LE+0xe841d3>
     9c4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     9c8:	01111349 	tsteq	r1, r9, asr #6
     9cc:	06400112 			; <UNDEFINED> instruction: 0x06400112
     9d0:	00001301 	andeq	r1, r0, r1, lsl #6
     9d4:	03000512 	movweq	r0, #1298	; 0x512
     9d8:	3b0b3a0e 	blcc	2cf218 <MV_CPU_LE+0x2cf217>
     9dc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     9e0:	1300000a 	movwne	r0, #10
     9e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     9e8:	0b3b0b3a 	bleq	ec36d8 <MV_CPU_LE+0xec36d7>
     9ec:	0a021349 	beq	85718 <MV_CPU_LE+0x85717>
     9f0:	2e140000 	wxorcs	wr0, wr4, wr0
     9f4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     9f8:	3b0b3a0e 	blcc	2cf238 <MV_CPU_LE+0x2cf237>
     9fc:	3c13490b 	ldccc	9, cr4, [r3], {11}
     a00:	0013010c 	andseq	r0, r3, ip, lsl #2
     a04:	00181500 	andseq	r1, r8, r0, lsl #10
     a08:	2e160000 	wxorcs	wr0, wr6, wr0
     a0c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     a10:	3b0b3a0e 	blcc	2cf250 <MV_CPU_LE+0x2cf24f>
     a14:	3c134905 	ldccc	9, cr4, [r3], {5}
     a18:	0013010c 	andseq	r0, r3, ip, lsl #2
     a1c:	010b1700 	tsteq	fp, r0, lsl #14
     a20:	01120111 	tsteq	r2, r1, lsl r1
     a24:	2e180000 	wxorcs	wr0, wr8, wr0
     a28:	030c3f01 	movweq	r3, #52993	; 0xcf01
     a2c:	3b0b3a0e 	blcc	2cf26c <MV_CPU_LE+0x2cf26b>
     a30:	3c13490b 	ldccc	9, cr4, [r3], {11}
     a34:	1900000c 	stmdbne	r0, {r2, r3}
     a38:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     a3c:	0b3a0e03 	bleq	e84250 <MV_CPU_LE+0xe8424f>
     a40:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     a44:	01120111 	tsteq	r2, r1, lsl r1
     a48:	13010640 	movwne	r0, #5696	; 0x1640
     a4c:	0f1a0000 	svceq	0x001a0000
     a50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     a54:	1b000013 	blne	aa8 <MV_CPU_LE+0xaa7>
     a58:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     a5c:	0b3a0e03 	bleq	e84270 <MV_CPU_LE+0xe8426f>
     a60:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     a64:	01111349 	tsteq	r1, r9, asr #6
     a68:	06400112 			; <UNDEFINED> instruction: 0x06400112
     a6c:	00001301 	andeq	r1, r0, r1, lsl #6
     a70:	3f002e1c 	svccc	0x00002e1c
     a74:	3a0e030c 	bcc	3816ac <MV_CPU_LE+0x3816ab>
     a78:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a7c:	1113490c 	tstne	r3, ip, lsl #18
     a80:	40011201 	andmi	r1, r1, r1, lsl #4
     a84:	1d000006 	wstrbne	wr0, [r0, #-6]
     a88:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     a8c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a90:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 974 <MV_CPU_LE+0x973>
     a94:	00000c3c 	andeq	r0, r0, ip, lsr ip
     a98:	0300341e 	movweq	r3, #1054	; 0x41e
     a9c:	3b0b3a0e 	blcc	2cf2dc <MV_CPU_LE+0x2cf2db>
     aa0:	3f13490b 	svccc	0x0013490b
     aa4:	000a020c 	andeq	r0, sl, ip, lsl #4
     aa8:	00341f00 	eorseq	r1, r4, r0, lsl #30
     aac:	0b3a0e03 	bleq	e842c0 <MV_CPU_LE+0xe842bf>
     ab0:	1349053b 	movtne	r0, #38203	; 0x953b
     ab4:	0a020c3f 	beq	83bb8 <MV_CPU_LE+0x83bb7>
     ab8:	01000000 	mrseq	r0, (UNDEF: 0)
     abc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     ac0:	0e030b13 	vmoveq.32	d3[0], r0
     ac4:	01110e1b 	tsteq	r1, fp, lsl lr
     ac8:	06100112 			; <UNDEFINED> instruction: 0x06100112
     acc:	24020000 	strcs	r0, [r2]
     ad0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ad4:	000e030b 	andeq	r0, lr, fp, lsl #6
     ad8:	00160300 	andseq	r0, r6, r0, lsl #6
     adc:	0b3a0e03 	bleq	e842f0 <MV_CPU_LE+0xe842ef>
     ae0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ae4:	24040000 	strcs	r0, [r4]
     ae8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     aec:	0008030b 	andeq	r0, r8, fp, lsl #6
     af0:	000f0500 	andeq	r0, pc, r0, lsl #10
     af4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     af8:	13060000 	movwne	r0, #24576	; 0x6000
     afc:	0b0e0301 	bleq	381708 <MV_CPU_LE+0x381707>
     b00:	3b0b3a05 	blcc	2cf31c <MV_CPU_LE+0x2cf31b>
     b04:	0013010b 	andseq	r0, r3, fp, lsl #2
     b08:	000d0700 	andeq	r0, sp, r0, lsl #14
     b0c:	0b3a0e03 	bleq	e84320 <MV_CPU_LE+0xe8431f>
     b10:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b14:	00000a38 	andeq	r0, r0, r8, lsr sl
     b18:	03000d08 	movweq	r0, #3336	; 0xd08
     b1c:	3b0b3a0e 	blcc	2cf35c <MV_CPU_LE+0x2cf35b>
     b20:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     b24:	0900000a 	stmdbeq	r0, {r1, r3}
     b28:	13490101 	movtne	r0, #37121	; 0x9101
     b2c:	00001301 	andeq	r1, r0, r1, lsl #6
     b30:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
     b34:	000b2f13 	andeq	r2, fp, r3, lsl pc
     b38:	00160b00 	andseq	r0, r6, r0, lsl #22
     b3c:	0b3a0e03 	bleq	e84350 <MV_CPU_LE+0xe8434f>
     b40:	1349053b 	movtne	r0, #38203	; 0x953b
     b44:	2e0c0000 	worcs	wr0, wr12, wr0
     b48:	3a0e0301 	bcc	381754 <MV_CPU_LE+0x381753>
     b4c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b50:	1113490c 	tstne	r3, ip, lsl #18
     b54:	40011201 	andmi	r1, r1, r1, lsl #4
     b58:	00130106 	andseq	r0, r3, r6, lsl #2
     b5c:	00050d00 	andeq	r0, r5, r0, lsl #26
     b60:	0b3a0e03 	bleq	e84374 <MV_CPU_LE+0xe84373>
     b64:	1349053b 	movtne	r0, #38203	; 0x953b
     b68:	00000a02 	andeq	r0, r0, r2, lsl #20
     b6c:	0300340e 	movweq	r3, #1038	; 0x40e
     b70:	3b0b3a0e 	blcc	2cf3b0 <MV_CPU_LE+0x2cf3af>
     b74:	02134905 	andseq	r4, r3, #81920	; 0x14000
     b78:	0f00000a 	svceq	0x0000000a
     b7c:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     b80:	0b3a0e03 	bleq	e84394 <MV_CPU_LE+0xe84393>
     b84:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     b88:	01111349 	tsteq	r1, r9, asr #6
     b8c:	06400112 			; <UNDEFINED> instruction: 0x06400112
     b90:	00001301 	andeq	r1, r0, r1, lsl #6
     b94:	03000510 	movweq	r0, #1296	; 0x510
     b98:	3b0b3a0e 	blcc	2cf3d8 <MV_CPU_LE+0x2cf3d7>
     b9c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ba0:	1100000a 	tstne	r0, sl
     ba4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ba8:	0b3b0b3a 	bleq	ec3898 <MV_CPU_LE+0xec3897>
     bac:	0a021349 	beq	858d8 <MV_CPU_LE+0x858d7>
     bb0:	2e120000 	wxorcs	wr0, wr2, wr0
     bb4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     bb8:	3b0b3a0e 	blcc	2cf3f8 <MV_CPU_LE+0x2cf3f7>
     bbc:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     bc0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     bc4:	01064001 	tsteq	r6, r1
     bc8:	13000013 	movwne	r0, #19
     bcc:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     bd0:	0b3a0e03 	bleq	e843e4 <MV_CPU_LE+0xe843e3>
     bd4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     bd8:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     bdc:	05140000 	ldreq	r0, [r4]
     be0:	00134900 	andseq	r4, r3, r0, lsl #18
     be4:	000f1500 	andeq	r1, pc, r0, lsl #10
     be8:	00000b0b 	andeq	r0, r0, fp, lsl #22
     bec:	03003416 	movweq	r3, #1046	; 0x416
     bf0:	3b0b3a0e 	blcc	2cf430 <MV_CPU_LE+0x2cf42f>
     bf4:	00134905 	andseq	r4, r3, r5, lsl #18
     bf8:	010b1700 	tsteq	fp, r0, lsl #14
     bfc:	01120111 	tsteq	r2, r1, lsl r1
     c00:	2e180000 	wxorcs	wr0, wr8, wr0
     c04:	030c3f01 	movweq	r3, #52993	; 0xcf01
     c08:	3b0b3a0e 	blcc	2cf448 <MV_CPU_LE+0x2cf447>
     c0c:	3c134905 	ldccc	9, cr4, [r3], {5}
     c10:	1900000c 	stmdbne	r0, {r2, r3}
     c14:	00000018 	andeq	r0, r0, r8, lsl r0
     c18:	3f012e1a 	svccc	0x00012e1a
     c1c:	3a0e030c 	bcc	381854 <MV_CPU_LE+0x381853>
     c20:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     c24:	1201110c 	andne	r1, r1, #3
     c28:	01064001 	tsteq	r6, r1
     c2c:	1b000013 	blne	c80 <MV_CPU_LE+0xc7f>
     c30:	08030034 	stmdaeq	r3, {r2, r4, r5}
     c34:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c38:	00001349 	andeq	r1, r0, r9, asr #6
     c3c:	0300341c 	movweq	r3, #1052	; 0x41c
     c40:	3b0b3a0e 	blcc	2cf480 <MV_CPU_LE+0x2cf47f>
     c44:	3f13490b 	svccc	0x0013490b
     c48:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     c4c:	11010000 	mrsne	r0, (UNDEF: 1)
     c50:	130e2501 	movwne	r2, #58625	; 0xe501
     c54:	1b0e030b 	blne	381888 <MV_CPU_LE+0x381887>
     c58:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     c5c:	00061001 	andeq	r1, r6, r1
     c60:	00240200 	eoreq	r0, r4, r0, lsl #4
     c64:	0b3e0b0b 	bleq	f83898 <MV_CPU_LE+0xf83897>
     c68:	00000e03 	andeq	r0, r0, r3, lsl #28
     c6c:	0b002403 	bleq	9c80 <MV_CPU_LE+0x9c7f>
     c70:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     c74:	04000008 	streq	r0, [r0], #-8
     c78:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c7c:	0b3b0b3a 	bleq	ec396c <MV_CPU_LE+0xec396b>
     c80:	00001349 	andeq	r1, r0, r9, asr #6
     c84:	03011305 	movweq	r1, #4869	; 0x1305
     c88:	3a050b0e 	bcc	1438c8 <MV_CPU_LE+0x1438c7>
     c8c:	010b3b0b 	tsteq	fp, fp, lsl #22
     c90:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c94:	0e03000d 	woreq	wr0, wr3, wr13
     c98:	0b3b0b3a 	bleq	ec3988 <MV_CPU_LE+0xec3987>
     c9c:	0a381349 	beq	e059c8 <MV_CPU_LE+0xe059c7>
     ca0:	0d070000 	wstrbeq	wr0, [r7]
     ca4:	3a0e0300 	bcc	3818ac <MV_CPU_LE+0x3818ab>
     ca8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     cac:	000a3813 	andeq	r3, sl, r3, lsl r8
     cb0:	01010800 	tsteq	r1, r0, lsl #16
     cb4:	13011349 	movwne	r1, #4937	; 0x1349
     cb8:	21090000 	mrscs	r0, (UNDEF: 9)
     cbc:	2f134900 	svccs	0x00134900
     cc0:	0a00000b 	beq	cf4 <MV_CPU_LE+0xcf3>
     cc4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     cc8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ccc:	00001349 	andeq	r1, r0, r9, asr #6
     cd0:	03012e0b 	movweq	r2, #7691	; 0x1e0b
     cd4:	3b0b3a0e 	blcc	2cf514 <MV_CPU_LE+0x2cf513>
     cd8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     cdc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     ce0:	01064001 	tsteq	r6, r1
     ce4:	0c000013 	wstrbeq	wr0, [r0], #-19
     ce8:	0e030005 	woreq	wr0, wr3, wr5
     cec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     cf0:	0a021349 	beq	85a1c <MV_CPU_LE+0x85a1b>
     cf4:	340d0000 	strcc	r0, [sp]
     cf8:	3a0e0300 	bcc	381900 <MV_CPU_LE+0x3818ff>
     cfc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d00:	000a0213 	andeq	r0, sl, r3, lsl r2
     d04:	012e0e00 	teqeq	lr, r0, lsl #28
     d08:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     d0c:	0b3b0b3a 	bleq	ec39fc <MV_CPU_LE+0xec39fb>
     d10:	13490c27 	movtne	r0, #39975	; 0x9c27
     d14:	01120111 	tsteq	r2, r1, lsl r1
     d18:	13010640 	movwne	r0, #5696	; 0x1640
     d1c:	050f0000 	streq	r0, [pc, #0]	; d24 <MV_CPU_LE+0xd23>
     d20:	3a0e0300 	bcc	381928 <MV_CPU_LE+0x381927>
     d24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d28:	000a0213 	andeq	r0, sl, r3, lsl r2
     d2c:	00341000 	eorseq	r1, r4, r0
     d30:	0b3a0e03 	bleq	e84544 <MV_CPU_LE+0xe84543>
     d34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d38:	00000a02 	andeq	r0, r0, r2, lsl #20
     d3c:	11010b11 	tstne	r1, r1, lsl fp
     d40:	00011201 	andeq	r1, r1, r1, lsl #4
     d44:	000f1200 	andeq	r1, pc, r0, lsl #4
     d48:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     d4c:	34130000 	ldrcc	r0, [r3]
     d50:	3a0e0300 	bcc	381958 <MV_CPU_LE+0x381957>
     d54:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d58:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     d5c:	0000000c 	andeq	r0, r0, ip
     d60:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     d64:	030b130e 	movweq	r1, #45838	; 0xb30e
     d68:	110e1b0e 	tstne	lr, lr, lsl #22
     d6c:	10011201 	andne	r1, r1, r1, lsl #4
     d70:	02000006 	andeq	r0, r0, #6
     d74:	0b0b0024 	bleq	2c0e0c <MV_CPU_LE+0x2c0e0b>
     d78:	0e030b3e 	vmoveq.16	d3[0], r0
     d7c:	16030000 	strne	r0, [r3], -r0
     d80:	3a0e0300 	bcc	381988 <MV_CPU_LE+0x381987>
     d84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d88:	04000013 	streq	r0, [r0], #-19
     d8c:	0b0b0024 	bleq	2c0e24 <MV_CPU_LE+0x2c0e23>
     d90:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     d94:	0f050000 	svceq	0x00050000
     d98:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     d9c:	06000013 			; <UNDEFINED> instruction: 0x06000013
     da0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     da4:	0b3a050b 	bleq	e821d8 <MV_CPU_LE+0xe821d7>
     da8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     dac:	0d070000 	wstrbeq	wr0, [r7]
     db0:	3a0e0300 	bcc	3819b8 <MV_CPU_LE+0x3819b7>
     db4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     db8:	000a3813 	andeq	r3, sl, r3, lsl r8
     dbc:	000d0800 	andeq	r0, sp, r0, lsl #16
     dc0:	0b3a0e03 	bleq	e845d4 <MV_CPU_LE+0xe845d3>
     dc4:	1349053b 	movtne	r0, #38203	; 0x953b
     dc8:	00000a38 	andeq	r0, r0, r8, lsr sl
     dcc:	49010109 	stmdbmi	r1, {r0, r3, r8}
     dd0:	00130113 	andseq	r0, r3, r3, lsl r1
     dd4:	00210a00 	eoreq	r0, r1, r0, lsl #20
     dd8:	0b2f1349 	bleq	bc5b04 <MV_CPU_LE+0xbc5b03>
     ddc:	160b0000 	strne	r0, [fp], -r0
     de0:	3a0e0300 	bcc	3819e8 <MV_CPU_LE+0x3819e7>
     de4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     de8:	0c000013 	wstrbeq	wr0, [r0], #-19
     dec:	0e030104 	wmululeq	wr0, wr3, wr4
     df0:	0b3a0b0b 	bleq	e83a24 <MV_CPU_LE+0xe83a23>
     df4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     df8:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
     dfc:	1c0e0300 	stcne	3, cr0, [lr], {0}
     e00:	0e00000d 	woreq	wr0, wr0, wr13
     e04:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     e08:	0b3a0b0b 	bleq	e83a3c <MV_CPU_LE+0xe83a3b>
     e0c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     e10:	2e0f0000 	worcs	wr0, wr15, wr0
     e14:	3a0e0301 	bcc	381a20 <MV_CPU_LE+0x381a1f>
     e18:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     e1c:	1113490c 	tstne	r3, ip, lsl #18
     e20:	40011201 	andmi	r1, r1, r1, lsl #4
     e24:	00130106 	andseq	r0, r3, r6, lsl #2
     e28:	00051000 	andeq	r1, r5, r0
     e2c:	0b3a0e03 	bleq	e84640 <MV_CPU_LE+0xe8463f>
     e30:	1349053b 	movtne	r0, #38203	; 0x953b
     e34:	00000a02 	andeq	r0, r0, r2, lsl #20
     e38:	03003411 	movweq	r3, #1041	; 0x411
     e3c:	3b0b3a0e 	blcc	2cf67c <MV_CPU_LE+0x2cf67b>
     e40:	02134905 	andseq	r4, r3, #81920	; 0x14000
     e44:	1200000a 	andne	r0, r0, #10
     e48:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
     e4c:	0b3a0e03 	bleq	e84660 <MV_CPU_LE+0xe8465f>
     e50:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     e54:	01120111 	tsteq	r2, r1, lsl r1
     e58:	13010640 	movwne	r0, #5696	; 0x1640
     e5c:	05130000 	ldreq	r0, [r3]
     e60:	3a0e0300 	bcc	381a68 <MV_CPU_LE+0x381a67>
     e64:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e68:	000a0213 	andeq	r0, sl, r3, lsl r2
     e6c:	00341400 	eorseq	r1, r4, r0, lsl #8
     e70:	0b3a0e03 	bleq	e84684 <MV_CPU_LE+0xe84683>
     e74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e78:	00000a02 	andeq	r0, r0, r2, lsl #20
     e7c:	03000a15 	movweq	r0, #2581	; 0xa15
     e80:	3b0b3a0e 	blcc	2cf6c0 <MV_CPU_LE+0x2cf6bf>
     e84:	0001110b 	andeq	r1, r1, fp, lsl #2
     e88:	012e1600 	teqeq	lr, r0, lsl #12
     e8c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     e90:	0b3b0b3a 	bleq	ec3b80 <MV_CPU_LE+0xec3b7f>
     e94:	13490c27 	movtne	r0, #39975	; 0x9c27
     e98:	01120111 	tsteq	r2, r1, lsl r1
     e9c:	13010640 	movwne	r0, #5696	; 0x1640
     ea0:	34170000 	ldrcc	r0, [r7]
     ea4:	3a080300 	bcc	201aac <MV_CPU_LE+0x201aab>
     ea8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     eac:	000a0213 	andeq	r0, sl, r3, lsl r2
     eb0:	012e1800 	teqeq	lr, r0, lsl #16
     eb4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     eb8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ebc:	13490c27 	movtne	r0, #39975	; 0x9c27
     ec0:	01120111 	tsteq	r2, r1, lsl r1
     ec4:	13010640 	movwne	r0, #5696	; 0x1640
     ec8:	34190000 	ldrcc	r0, [r9]
     ecc:	3a080300 	bcc	201ad4 <MV_CPU_LE+0x201ad3>
     ed0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ed4:	000a0213 	andeq	r0, sl, r3, lsl r2
     ed8:	00341a00 	eorseq	r1, r4, r0, lsl #20
     edc:	0b3a0e03 	bleq	e846f0 <MV_CPU_LE+0xe846ef>
     ee0:	1349053b 	movtne	r0, #38203	; 0x953b
     ee4:	051b0000 	ldreq	r0, [fp]
     ee8:	3a080300 	bcc	201af0 <MV_CPU_LE+0x201aef>
     eec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ef0:	000a0213 	andeq	r0, sl, r3, lsl r2
     ef4:	012e1c00 	teqeq	lr, r0, lsl #24
     ef8:	0b3a0e03 	bleq	e8470c <MV_CPU_LE+0xe8470b>
     efc:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
     f00:	01120111 	tsteq	r2, r1, lsl r1
     f04:	13010640 	movwne	r0, #5696	; 0x1640
     f08:	341d0000 	ldrcc	r0, [sp]
     f0c:	3a0e0300 	bcc	381b14 <MV_CPU_LE+0x381b13>
     f10:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f14:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     f18:	1e00000c 	worne	wr0, wr0, wr12
     f1c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f20:	0b3b0b3a 	bleq	ec3c10 <MV_CPU_LE+0xec3c0f>
     f24:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; e08 <MV_CPU_LE+0xe07>
     f28:	00000a02 	andeq	r0, r0, r2, lsl #20
     f2c:	01110100 	tsteq	r1, r0, lsl #2
     f30:	0b130e25 	bleq	4c47cc <MV_CPU_LE+0x4c47cb>
     f34:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     f38:	01120111 	tsteq	r2, r1, lsl r1
     f3c:	00000610 	andeq	r0, r0, r0, lsl r6
     f40:	0b002402 	bleq	9f50 <MV_CPU_LE+0x9f4f>
     f44:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     f48:	0300000e 	movweq	r0, #14
     f4c:	0b0b0024 	bleq	2c0fe4 <MV_CPU_LE+0x2c0fe3>
     f50:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     f54:	16040000 	strne	r0, [r4], -r0
     f58:	3a0e0300 	bcc	381b60 <MV_CPU_LE+0x381b5f>
     f5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f60:	05000013 	streq	r0, [r0, #-19]
     f64:	0b0b000f 	bleq	2c0fa8 <MV_CPU_LE+0x2c0fa7>
     f68:	00001349 	andeq	r1, r0, r9, asr #6
     f6c:	03011306 	movweq	r1, #4870	; 0x1306
     f70:	3a050b0e 	bcc	143bb0 <MV_CPU_LE+0x143baf>
     f74:	010b3b0b 	tsteq	fp, fp, lsl #22
     f78:	07000013 	smladeq	r0, r3, r0, r0
     f7c:	0e03000d 	woreq	wr0, wr3, wr13
     f80:	0b3b0b3a 	bleq	ec3c70 <MV_CPU_LE+0xec3c6f>
     f84:	0a381349 	beq	e05cb0 <MV_CPU_LE+0xe05caf>
     f88:	0d080000 	wstrbeq	wr0, [r8]
     f8c:	3a0e0300 	bcc	381b94 <MV_CPU_LE+0x381b93>
     f90:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f94:	000a3813 	andeq	r3, sl, r3, lsl r8
     f98:	01010900 	tsteq	r1, r0, lsl #18
     f9c:	13011349 	movwne	r1, #4937	; 0x1349
     fa0:	210a0000 	mrscs	r0, (UNDEF: 10)
     fa4:	2f134900 	svccs	0x00134900
     fa8:	0b00000b 	bleq	fdc <MV_CPU_LE+0xfdb>
     fac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     fb0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fb4:	00001349 	andeq	r1, r0, r9, asr #6
     fb8:	03012e0c 	movweq	r2, #7692	; 0x1e0c
     fbc:	3b0b3a0e 	blcc	2cf7fc <MV_CPU_LE+0x2cf7fb>
     fc0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     fc4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fc8:	01064001 	tsteq	r6, r1
     fcc:	0d000013 	wstrbeq	wr0, [r0, #-19]
     fd0:	0e030005 	woreq	wr0, wr3, wr5
     fd4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fd8:	0a021349 	beq	85d04 <MV_CPU_LE+0x85d03>
     fdc:	340e0000 	strcc	r0, [lr]
     fe0:	3a0e0300 	bcc	381be8 <MV_CPU_LE+0x381be7>
     fe4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fe8:	000a0213 	andeq	r0, sl, r3, lsl r2
     fec:	012e0f00 	teqeq	lr, r0, lsl #30
     ff0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     ff4:	0b3b0b3a 	bleq	ec3ce4 <MV_CPU_LE+0xec3ce3>
     ff8:	13490c27 	movtne	r0, #39975	; 0x9c27
     ffc:	01120111 	tsteq	r2, r1, lsl r1
    1000:	13010640 	movwne	r0, #5696	; 0x1640
    1004:	05100000 	ldreq	r0, [r0]
    1008:	3a0e0300 	bcc	381c10 <MV_CPU_LE+0x381c0f>
    100c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1010:	000a0213 	andeq	r0, sl, r3, lsl r2
    1014:	00341100 	eorseq	r1, r4, r0, lsl #2
    1018:	0b3a0e03 	bleq	e8482c <MV_CPU_LE+0xe8482b>
    101c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1020:	00000a02 	andeq	r0, r0, r2, lsl #20
    1024:	3f012e12 	svccc	0x00012e12
    1028:	3a0e030c 	bcc	381c60 <MV_CPU_LE+0x381c5f>
    102c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1030:	1113490c 	tstne	r3, ip, lsl #18
    1034:	40011201 	andmi	r1, r1, r1, lsl #4
    1038:	00130106 	andseq	r0, r3, r6, lsl #2
    103c:	00341300 	eorseq	r1, r4, r0, lsl #6
    1040:	0b3a0803 	bleq	e83054 <MV_CPU_LE+0xe83053>
    1044:	1349053b 	movtne	r0, #38203	; 0x953b
    1048:	00000a02 	andeq	r0, r0, r2, lsl #20
    104c:	03003414 	movweq	r3, #1044	; 0x414
    1050:	3b0b3a0e 	blcc	2cf890 <MV_CPU_LE+0x2cf88f>
    1054:	3f13490b 	svccc	0x0013490b
    1058:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    105c:	11010000 	mrsne	r0, (UNDEF: 1)
    1060:	130e2501 	movwne	r2, #58625	; 0xe501
    1064:	1b0e030b 	blne	381c98 <MV_CPU_LE+0x381c97>
    1068:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    106c:	00061001 	andeq	r1, r6, r1
    1070:	00240200 	eoreq	r0, r4, r0, lsl #4
    1074:	0b3e0b0b 	bleq	f83ca8 <MV_CPU_LE+0xf83ca7>
    1078:	00000e03 	andeq	r0, r0, r3, lsl #28
    107c:	0b002403 	bleq	a090 <MV_CPU_LE+0xa08f>
    1080:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1084:	04000008 	streq	r0, [r0], #-8
    1088:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    108c:	0b3b0b3a 	bleq	ec3d7c <MV_CPU_LE+0xec3d7b>
    1090:	00001349 	andeq	r1, r0, r9, asr #6
    1094:	03011305 	movweq	r1, #4869	; 0x1305
    1098:	3a050b0e 	bcc	143cd8 <MV_CPU_LE+0x143cd7>
    109c:	010b3b0b 	tsteq	fp, fp, lsl #22
    10a0:	06000013 			; <UNDEFINED> instruction: 0x06000013
    10a4:	0e03000d 	woreq	wr0, wr3, wr13
    10a8:	0b3b0b3a 	bleq	ec3d98 <MV_CPU_LE+0xec3d97>
    10ac:	0a381349 	beq	e05dd8 <MV_CPU_LE+0xe05dd7>
    10b0:	0d070000 	wstrbeq	wr0, [r7]
    10b4:	3a0e0300 	bcc	381cbc <MV_CPU_LE+0x381cbb>
    10b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10bc:	000a3813 	andeq	r3, sl, r3, lsl r8
    10c0:	01010800 	tsteq	r1, r0, lsl #16
    10c4:	13011349 	movwne	r1, #4937	; 0x1349
    10c8:	21090000 	mrscs	r0, (UNDEF: 9)
    10cc:	2f134900 	svccs	0x00134900
    10d0:	0a00000b 	beq	1104 <MV_CPU_LE+0x1103>
    10d4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10dc:	00001349 	andeq	r1, r0, r9, asr #6
    10e0:	0301040b 	movweq	r0, #5131	; 0x140b
    10e4:	3a0b0b0e 	bcc	2c3d24 <MV_CPU_LE+0x2c3d23>
    10e8:	010b3b0b 	tsteq	fp, fp, lsl #22
    10ec:	0c000013 	wstrbeq	wr0, [r0], #-19
    10f0:	0e030028 	walignieq	wr0, wr3, wr8, #0
    10f4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    10f8:	0301130d 	movweq	r1, #4877	; 0x130d
    10fc:	3a0b0b0e 	bcc	2c3d3c <MV_CPU_LE+0x2c3d3b>
    1100:	010b3b0b 	tsteq	fp, fp, lsl #22
    1104:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1108:	0e03012e 	wsadbeq	wr0, wr3, wr14
    110c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1110:	13490c27 	movtne	r0, #39975	; 0x9c27
    1114:	01120111 	tsteq	r2, r1, lsl r1
    1118:	13010640 	movwne	r0, #5696	; 0x1640
    111c:	050f0000 	streq	r0, [pc, #0]	; 1124 <MV_CPU_LE+0x1123>
    1120:	3a0e0300 	bcc	381d28 <MV_CPU_LE+0x381d27>
    1124:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1128:	000a0213 	andeq	r0, sl, r3, lsl r2
    112c:	00341000 	eorseq	r1, r4, r0
    1130:	0b3a0e03 	bleq	e84944 <MV_CPU_LE+0xe84943>
    1134:	1349053b 	movtne	r0, #38203	; 0x953b
    1138:	00000a02 	andeq	r0, r0, r2, lsl #20
    113c:	3f012e11 	svccc	0x00012e11
    1140:	3a0e030c 	bcc	381d78 <MV_CPU_LE+0x381d77>
    1144:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1148:	1201110c 	andne	r1, r1, #3
    114c:	01064001 	tsteq	r6, r1
    1150:	12000013 	andne	r0, r0, #19
    1154:	0e030005 	woreq	wr0, wr3, wr5
    1158:	0b3b0b3a 	bleq	ec3e48 <MV_CPU_LE+0xec3e47>
    115c:	0a021349 	beq	85e88 <MV_CPU_LE+0x85e87>
    1160:	34130000 	ldrcc	r0, [r3]
    1164:	3a0e0300 	bcc	381d6c <MV_CPU_LE+0x381d6b>
    1168:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    116c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1170:	00341400 	eorseq	r1, r4, r0, lsl #8
    1174:	0b3a0803 	bleq	e83188 <MV_CPU_LE+0xe83187>
    1178:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    117c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1180:	0b000f15 	bleq	4ddc <MV_CPU_LE+0x4ddb>
    1184:	0013490b 	andseq	r4, r3, fp, lsl #18
    1188:	012e1600 	teqeq	lr, r0, lsl #12
    118c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1190:	0b3b0b3a 	bleq	ec3e80 <MV_CPU_LE+0xec3e7f>
    1194:	13490c27 	movtne	r0, #39975	; 0x9c27
    1198:	01120111 	tsteq	r2, r1, lsl r1
    119c:	13010640 	movwne	r0, #5696	; 0x1640
    11a0:	2e170000 	wxorcs	wr0, wr7, wr0
    11a4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    11a8:	3b0b3a0e 	blcc	2cf9e8 <MV_CPU_LE+0x2cf9e7>
    11ac:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    11b0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    11b4:	01064001 	tsteq	r6, r1
    11b8:	00000013 	andeq	r0, r0, r3, lsl r0
    11bc:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    11c0:	030b130e 	movweq	r1, #45838	; 0xb30e
    11c4:	110e1b0e 	tstne	lr, lr, lsl #22
    11c8:	10011201 	andne	r1, r1, r1, lsl #4
    11cc:	02000006 	andeq	r0, r0, #6
    11d0:	0b0b0024 	bleq	2c1268 <MV_CPU_LE+0x2c1267>
    11d4:	0e030b3e 	vmoveq.16	d3[0], r0
    11d8:	16030000 	strne	r0, [r3], -r0
    11dc:	3a0e0300 	bcc	381de4 <MV_CPU_LE+0x381de3>
    11e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11e4:	04000013 	streq	r0, [r0], #-19
    11e8:	0b0b0024 	bleq	2c1280 <MV_CPU_LE+0x2c127f>
    11ec:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    11f0:	13050000 	movwne	r0, #20480	; 0x5000
    11f4:	0b0e0301 	bleq	381e00 <MV_CPU_LE+0x381dff>
    11f8:	3b0b3a05 	blcc	2cfa14 <MV_CPU_LE+0x2cfa13>
    11fc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1200:	000d0600 	andeq	r0, sp, r0, lsl #12
    1204:	0b3a0e03 	bleq	e84a18 <MV_CPU_LE+0xe84a17>
    1208:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    120c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1210:	03000d07 	movweq	r0, #3335	; 0xd07
    1214:	3b0b3a0e 	blcc	2cfa54 <MV_CPU_LE+0x2cfa53>
    1218:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    121c:	0800000a 	stmdaeq	r0, {r1, r3}
    1220:	13490101 	movtne	r0, #37121	; 0x9101
    1224:	00001301 	andeq	r1, r0, r1, lsl #6
    1228:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    122c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1230:	00160a00 	andseq	r0, r6, r0, lsl #20
    1234:	0b3a0e03 	bleq	e84a48 <MV_CPU_LE+0xe84a47>
    1238:	1349053b 	movtne	r0, #38203	; 0x953b
    123c:	2e0b0000 	worcs	wr0, wr11, wr0
    1240:	3a0e0301 	bcc	381e4c <MV_CPU_LE+0x381e4b>
    1244:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1248:	1113490c 	tstne	r3, ip, lsl #18
    124c:	40011201 	andmi	r1, r1, r1, lsl #4
    1250:	00130106 	andseq	r0, r3, r6, lsl #2
    1254:	00050c00 	andeq	r0, r5, r0, lsl #24
    1258:	0b3a0e03 	bleq	e84a6c <MV_CPU_LE+0xe84a6b>
    125c:	1349053b 	movtne	r0, #38203	; 0x953b
    1260:	00000a02 	andeq	r0, r0, r2, lsl #20
    1264:	0300340d 	movweq	r3, #1037	; 0x40d
    1268:	3b0b3a0e 	blcc	2cfaa8 <MV_CPU_LE+0x2cfaa7>
    126c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1270:	0e00000a 	woreq	wr0, wr0, wr10
    1274:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
    1278:	0b3a0e03 	bleq	e84a8c <MV_CPU_LE+0xe84a8b>
    127c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1280:	01111349 	tsteq	r1, r9, asr #6
    1284:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1288:	00001301 	andeq	r1, r0, r1, lsl #6
    128c:	0300050f 	movweq	r0, #1295	; 0x50f
    1290:	3b0b3a0e 	blcc	2cfad0 <MV_CPU_LE+0x2cfacf>
    1294:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1298:	1000000a 	andne	r0, r0, sl
    129c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    12a0:	0b3b0b3a 	bleq	ec3f90 <MV_CPU_LE+0xec3f8f>
    12a4:	0a021349 	beq	85fd0 <MV_CPU_LE+0x85fcf>
    12a8:	2e110000 	wxorcs	wr0, wr1, wr0
    12ac:	030c3f01 	movweq	r3, #52993	; 0xcf01
    12b0:	3b0b3a0e 	blcc	2cfaf0 <MV_CPU_LE+0x2cfaef>
    12b4:	3c13490b 	ldccc	9, cr4, [r3], {11}
    12b8:	1200000c 	andne	r0, r0, #12
    12bc:	00000018 	andeq	r0, r0, r8, lsl r0
    12c0:	0b000f13 	bleq	4f14 <MV_CPU_LE+0x4f13>
    12c4:	0013490b 	andseq	r4, r3, fp, lsl #18
    12c8:	012e1400 	teqeq	lr, r0, lsl #8
    12cc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    12d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12d4:	13490c27 	movtne	r0, #39975	; 0x9c27
    12d8:	01120111 	tsteq	r2, r1, lsl r1
    12dc:	13010640 	movwne	r0, #5696	; 0x1640
    12e0:	34150000 	ldrcc	r0, [r5]
    12e4:	3a0e0300 	bcc	381eec <MV_CPU_LE+0x381eeb>
    12e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12ec:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    12f8:	030b130e 	movweq	r1, #45838	; 0xb30e
    12fc:	110e1b0e 	tstne	lr, lr, lsl #22
    1300:	10011201 	andne	r1, r1, r1, lsl #4
    1304:	02000006 	andeq	r0, r0, #6
    1308:	0b0b0024 	bleq	2c13a0 <MV_CPU_LE+0x2c139f>
    130c:	0e030b3e 	vmoveq.16	d3[0], r0
    1310:	16030000 	strne	r0, [r3], -r0
    1314:	3a0e0300 	bcc	381f1c <MV_CPU_LE+0x381f1b>
    1318:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    131c:	04000013 	streq	r0, [r0], #-19
    1320:	0b0b0024 	bleq	2c13b8 <MV_CPU_LE+0x2c13b7>
    1324:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1328:	13050000 	movwne	r0, #20480	; 0x5000
    132c:	0b0e0301 	bleq	381f38 <MV_CPU_LE+0x381f37>
    1330:	3b0b3a05 	blcc	2cfb4c <MV_CPU_LE+0x2cfb4b>
    1334:	0013010b 	andseq	r0, r3, fp, lsl #2
    1338:	000d0600 	andeq	r0, sp, r0, lsl #12
    133c:	0b3a0e03 	bleq	e84b50 <MV_CPU_LE+0xe84b4f>
    1340:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1344:	00000a38 	andeq	r0, r0, r8, lsr sl
    1348:	03000d07 	movweq	r0, #3335	; 0xd07
    134c:	3b0b3a0e 	blcc	2cfb8c <MV_CPU_LE+0x2cfb8b>
    1350:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1354:	0800000a 	stmdaeq	r0, {r1, r3}
    1358:	13490101 	movtne	r0, #37121	; 0x9101
    135c:	00001301 	andeq	r1, r0, r1, lsl #6
    1360:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1364:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1368:	00160a00 	andseq	r0, r6, r0, lsl #20
    136c:	0b3a0e03 	bleq	e84b80 <MV_CPU_LE+0xe84b7f>
    1370:	1349053b 	movtne	r0, #38203	; 0x953b
    1374:	040b0000 	streq	r0, [fp]
    1378:	3a0b0b01 	bcc	2c3f84 <MV_CPU_LE+0x2c3f83>
    137c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1380:	0c000013 	wstrbeq	wr0, [r0], #-19
    1384:	0e030028 	walignieq	wr0, wr3, wr8, #0
    1388:	00000d1c 	andeq	r0, r0, ip, lsl sp
    138c:	03012e0d 	movweq	r2, #7693	; 0x1e0d
    1390:	3b0b3a0e 	blcc	2cfbd0 <MV_CPU_LE+0x2cfbcf>
    1394:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1398:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    139c:	01064001 	tsteq	r6, r1
    13a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    13a4:	0e030005 	woreq	wr0, wr3, wr5
    13a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13ac:	0a021349 	beq	860d8 <MV_CPU_LE+0x860d7>
    13b0:	340f0000 	strcc	r0, [pc], #0	; 13b8 <MV_CPU_LE+0x13b7>
    13b4:	3a0e0300 	bcc	381fbc <MV_CPU_LE+0x381fbb>
    13b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13bc:	000a0213 	andeq	r0, sl, r3, lsl r2
    13c0:	012e1000 	teqeq	lr, r0
    13c4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    13c8:	0b3b0b3a 	bleq	ec40b8 <MV_CPU_LE+0xec40b7>
    13cc:	13490c27 	movtne	r0, #39975	; 0x9c27
    13d0:	01120111 	tsteq	r2, r1, lsl r1
    13d4:	13010640 	movwne	r0, #5696	; 0x1640
    13d8:	05110000 	ldreq	r0, [r1]
    13dc:	3a0e0300 	bcc	381fe4 <MV_CPU_LE+0x381fe3>
    13e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13e4:	000a0213 	andeq	r0, sl, r3, lsl r2
    13e8:	00341200 	eorseq	r1, r4, r0, lsl #4
    13ec:	0b3a0e03 	bleq	e84c00 <MV_CPU_LE+0xe84bff>
    13f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13f4:	00000a02 	andeq	r0, r0, r2, lsl #20
    13f8:	0b000f13 	bleq	504c <MV_CPU_LE+0x504b>
    13fc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1400:	012e1400 	teqeq	lr, r0, lsl #8
    1404:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1408:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    140c:	13490c27 	movtne	r0, #39975	; 0x9c27
    1410:	01120111 	tsteq	r2, r1, lsl r1
    1414:	13010640 	movwne	r0, #5696	; 0x1640
    1418:	34150000 	ldrcc	r0, [r5]
    141c:	3a080300 	bcc	202024 <MV_CPU_LE+0x202023>
    1420:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1424:	000a0213 	andeq	r0, sl, r3, lsl r2
    1428:	00341600 	eorseq	r1, r4, r0, lsl #12
    142c:	0b3a0e03 	bleq	e84c40 <MV_CPU_LE+0xe84c3f>
    1430:	1349053b 	movtne	r0, #38203	; 0x953b
    1434:	34170000 	ldrcc	r0, [r7]
    1438:	3a080300 	bcc	202040 <MV_CPU_LE+0x20203f>
    143c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1440:	18000013 	stmdane	r0, {r0, r1, r4}
    1444:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1448:	0b3b0b3a 	bleq	ec4138 <MV_CPU_LE+0xec4137>
    144c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1330 <MV_CPU_LE+0x132f>
    1450:	00000c3c 	andeq	r0, r0, ip, lsr ip
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000000 	andeq	r0, r0, r0
       4:	00000002 	andeq	r0, r0, r2
       8:	007d0002 	rsbseq	r0, sp, r2
       c:	00000002 	andeq	r0, r0, r2
      10:	00000004 	andeq	r0, r0, r4
      14:	047d0002 	ldrbteq	r0, [sp], #-2
      18:	00000004 	andeq	r0, r0, r4
      1c:	00000006 	andeq	r0, r0, r6
      20:	187d0002 	ldmdane	sp!, {r1}^
      24:	00000006 	andeq	r0, r0, r6
      28:	0000001c 	andeq	r0, r0, ip, lsl r0
      2c:	18770002 	ldmdane	r7!, {r1}^
	...
      38:	0000001c 	andeq	r0, r0, ip, lsl r0
      3c:	0000001e 	andeq	r0, r0, lr, lsl r0
      40:	007d0002 	rsbseq	r0, sp, r2
      44:	0000001e 	andeq	r0, r0, lr, lsl r0
      48:	00000020 	andeq	r0, r0, r0, lsr #32
      4c:	087d0002 	ldmdaeq	sp!, {r1}^
      50:	00000020 	andeq	r0, r0, r0, lsr #32
      54:	00000022 	andeq	r0, r0, r2, lsr #32
      58:	907d0003 	rsbsls	r0, sp, r3
      5c:	00002201 	andeq	r2, r0, r1, lsl #4
      60:	00042000 	andeq	r2, r4, r0
      64:	77000300 	strvc	r0, [r0, -r0, lsl #6]
      68:	00000180 	andeq	r0, r0, r0, lsl #3
      6c:	00000000 	andeq	r0, r0, r0
      70:	04200000 	strteq	r0, [r0]
      74:	04220000 	strteq	r0, [r2]
      78:	00020000 	andeq	r0, r2, r0
      7c:	0422007d 	strteq	r0, [r2], #-125	; 0x7d
      80:	04240000 	strteq	r0, [r4]
      84:	00020000 	andeq	r0, r2, r0
      88:	0424087d 	strteq	r0, [r4], #-2173	; 0x87d
      8c:	04260000 	strteq	r0, [r6]
      90:	00020000 	andeq	r0, r2, r0
      94:	0426107d 	strteq	r1, [r6], #-125	; 0x7d
      98:	04720000 	ldrbteq	r0, [r2]
      9c:	00020000 	andeq	r0, r2, r0
      a0:	00001077 	andeq	r1, r0, r7, ror r0
      a4:	00000000 	andeq	r0, r0, r0
      a8:	04740000 	ldrbteq	r0, [r4]
      ac:	04760000 	ldrbteq	r0, [r6]
      b0:	00020000 	andeq	r0, r2, r0
      b4:	0476007d 	ldrbteq	r0, [r6], #-125	; 0x7d
      b8:	04780000 	ldrbteq	r0, [r8]
      bc:	00020000 	andeq	r0, r2, r0
      c0:	0478087d 	ldrbteq	r0, [r8], #-2173	; 0x87d
      c4:	047a0000 	ldrbteq	r0, [sl]
      c8:	00020000 	andeq	r0, r2, r0
      cc:	047a107d 	ldrbteq	r1, [sl], #-125	; 0x7d
      d0:	04c60000 	strbeq	r0, [r6]
      d4:	00020000 	andeq	r0, r2, r0
      d8:	00001077 	andeq	r1, r0, r7, ror r0
      dc:	00000000 	andeq	r0, r0, r0
      e0:	04c80000 	strbeq	r0, [r8]
      e4:	04ca0000 	strbeq	r0, [sl]
      e8:	00020000 	andeq	r0, r2, r0
      ec:	04ca007d 	strbeq	r0, [sl], #125	; 0x7d
      f0:	04cc0000 	strbeq	r0, [ip]
      f4:	00020000 	andeq	r0, r2, r0
      f8:	04cc087d 	strbeq	r0, [ip], #2173	; 0x87d
      fc:	04ce0000 	strbeq	r0, [lr]
     100:	00020000 	andeq	r0, r2, r0
     104:	04ce187d 	strbeq	r1, [lr], #2173	; 0x87d
     108:	05280000 	streq	r0, [r8]!
     10c:	00020000 	andeq	r0, r2, r0
     110:	00001877 	andeq	r1, r0, r7, ror r8
     114:	00000000 	andeq	r0, r0, r0
     118:	05280000 	streq	r0, [r8]!
     11c:	052a0000 	streq	r0, [sl]!
     120:	00020000 	andeq	r0, r2, r0
     124:	052a007d 	streq	r0, [sl, #-125]!	; 0x7d
     128:	052c0000 	streq	r0, [ip]!
     12c:	00020000 	andeq	r0, r2, r0
     130:	052c087d 	streq	r0, [ip, #-2173]!	; 0x87d
     134:	052e0000 	streq	r0, [lr]!
     138:	00020000 	andeq	r0, r2, r0
     13c:	052e207d 	streq	r2, [lr, #-125]!	; 0x7d
     140:	057a0000 	ldrbeq	r0, [sl]!
     144:	00020000 	andeq	r0, r2, r0
     148:	00002077 	andeq	r2, r0, r7, ror r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	057c0000 	ldrbeq	r0, [ip]!
     154:	057e0000 	ldrbeq	r0, [lr]!
     158:	00020000 	andeq	r0, r2, r0
     15c:	057e007d 	ldrbeq	r0, [lr, #-125]!	; 0x7d
     160:	05800000 	streq	r0, [r0]
     164:	00020000 	andeq	r0, r2, r0
     168:	0580087d 	streq	r0, [r0, #2173]	; 0x87d
     16c:	05820000 	streq	r0, [r2]
     170:	00020000 	andeq	r0, r2, r0
     174:	0582107d 	streq	r1, [r2, #125]	; 0x7d
     178:	060c0000 	streq	r0, [ip], -r0
     17c:	00020000 	andeq	r0, r2, r0
     180:	00001077 	andeq	r1, r0, r7, ror r0
     184:	00000000 	andeq	r0, r0, r0
     188:	060c0000 	streq	r0, [ip], -r0
     18c:	060e0000 	streq	r0, [lr], -r0
     190:	00020000 	andeq	r0, r2, r0
     194:	060e007d 			; <UNDEFINED> instruction: 0x060e007d
     198:	06100000 	ldreq	r0, [r0], -r0
     19c:	00020000 	andeq	r0, r2, r0
     1a0:	0610087d 			; <UNDEFINED> instruction: 0x0610087d
     1a4:	06120000 	ldreq	r0, [r2], -r0
     1a8:	00020000 	andeq	r0, r2, r0
     1ac:	0612287d 			; <UNDEFINED> instruction: 0x0612287d
     1b0:	06b80000 	ldrteq	r0, [r8], r0
     1b4:	00020000 	andeq	r0, r2, r0
     1b8:	00002877 	andeq	r2, r0, r7, ror r8
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	06b80000 	ldrteq	r0, [r8], r0
     1c4:	06ba0000 	ldrteq	r0, [sl], r0
     1c8:	00020000 	andeq	r0, r2, r0
     1cc:	06ba007d 	sxtaheq	r0, sl, sp
     1d0:	06bc0000 	ldrteq	r0, [ip], r0
     1d4:	00020000 	andeq	r0, r2, r0
     1d8:	06bc087d 	sxtaheq	r0, ip, sp, ror #16
     1dc:	06be0000 	ldrteq	r0, [lr], r0
     1e0:	00020000 	andeq	r0, r2, r0
     1e4:	06be207d 	sxtaheq	r2, lr, sp
     1e8:	071a0000 	ldreq	r0, [sl, -r0]
     1ec:	00020000 	andeq	r0, r2, r0
     1f0:	00002077 	andeq	r2, r0, r7, ror r0
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	071c0000 	ldreq	r0, [ip, -r0]
     1fc:	071e0000 	ldreq	r0, [lr, -r0]
     200:	00020000 	andeq	r0, r2, r0
     204:	071e007d 			; <UNDEFINED> instruction: 0x071e007d
     208:	07200000 	streq	r0, [r0, -r0]!
     20c:	00020000 	andeq	r0, r2, r0
     210:	0720047d 			; <UNDEFINED> instruction: 0x0720047d
     214:	07220000 	streq	r0, [r2, -r0]!
     218:	00020000 	andeq	r0, r2, r0
     21c:	0722107d 			; <UNDEFINED> instruction: 0x0722107d
     220:	07ac0000 	streq	r0, [ip, r0]!
     224:	00020000 	andeq	r0, r2, r0
     228:	00001077 	andeq	r1, r0, r7, ror r0
     22c:	00000000 	andeq	r0, r0, r0
     230:	07ac0000 	streq	r0, [ip, r0]!
     234:	07ae0000 	streq	r0, [lr, r0]!
     238:	00020000 	andeq	r0, r2, r0
     23c:	07ae007d 			; <UNDEFINED> instruction: 0x07ae007d
     240:	07b00000 	ldreq	r0, [r0, r0]!
     244:	00020000 	andeq	r0, r2, r0
     248:	07b0047d 			; <UNDEFINED> instruction: 0x07b0047d
     24c:	07b20000 	ldreq	r0, [r2, r0]!
     250:	00020000 	andeq	r0, r2, r0
     254:	07b2107d 			; <UNDEFINED> instruction: 0x07b2107d
     258:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
     25c:	00020000 	andeq	r0, r2, r0
     260:	00001077 	andeq	r1, r0, r7, ror r0
     264:	00000000 	andeq	r0, r0, r0
     268:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
     26c:	084e0000 	stmdaeq	lr, {}^	; <UNPREDICTABLE>
     270:	00020000 	andeq	r0, r2, r0
     274:	084e007d 	stmdaeq	lr, {r0, r2, r3, r4, r5, r6}^
     278:	08500000 	ldmdaeq	r0, {}^	; <UNPREDICTABLE>
     27c:	00020000 	andeq	r0, r2, r0
     280:	0850087d 	ldmdaeq	r0, {r0, r2, r3, r4, r5, r6, fp}^
     284:	08520000 	ldmdaeq	r2, {}^	; <UNPREDICTABLE>
     288:	00020000 	andeq	r0, r2, r0
     28c:	0852187d 	ldmdaeq	r2, {r0, r2, r3, r4, r5, r6, fp, ip}^
     290:	08a00000 	stmiaeq	r0!, {}	; <UNPREDICTABLE>
     294:	00020000 	andeq	r0, r2, r0
     298:	00001877 	andeq	r1, r0, r7, ror r8
     29c:	00000000 	andeq	r0, r0, r0
     2a0:	08a00000 	stmiaeq	r0!, {}	; <UNPREDICTABLE>
     2a4:	08a20000 	stmiaeq	r2!, {}	; <UNPREDICTABLE>
     2a8:	00020000 	andeq	r0, r2, r0
     2ac:	08a2007d 	stmiaeq	r2!, {r0, r2, r3, r4, r5, r6}
     2b0:	08a40000 	stmiaeq	r4!, {}	; <UNPREDICTABLE>
     2b4:	00020000 	andeq	r0, r2, r0
     2b8:	08a4087d 	stmiaeq	r4!, {r0, r2, r3, r4, r5, r6, fp}
     2bc:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
     2c0:	00020000 	andeq	r0, r2, r0
     2c4:	00000877 	andeq	r0, r0, r7, ror r8
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
     2d0:	08c20000 	stmiaeq	r2, {}^	; <UNPREDICTABLE>
     2d4:	00020000 	andeq	r0, r2, r0
     2d8:	08c2007d 	stmiaeq	r2, {r0, r2, r3, r4, r5, r6}^
     2dc:	08c40000 	stmiaeq	r4, {}^	; <UNPREDICTABLE>
     2e0:	00020000 	andeq	r0, r2, r0
     2e4:	08c4087d 	stmiaeq	r4, {r0, r2, r3, r4, r5, r6, fp}^
     2e8:	08c60000 	stmiaeq	r6, {}^	; <UNPREDICTABLE>
     2ec:	00020000 	andeq	r0, r2, r0
     2f0:	08c6107d 	stmiaeq	r6, {r0, r2, r3, r4, r5, r6, ip}^
     2f4:	08e60000 	stmiaeq	r6!, {}^	; <UNPREDICTABLE>
     2f8:	00020000 	andeq	r0, r2, r0
     2fc:	00001077 	andeq	r1, r0, r7, ror r0
     300:	00000000 	andeq	r0, r0, r0
     304:	08e80000 	stmiaeq	r8!, {}^	; <UNPREDICTABLE>
     308:	08ea0000 	stmiaeq	sl!, {}^	; <UNPREDICTABLE>
     30c:	00020000 	andeq	r0, r2, r0
     310:	08ea007d 	stmiaeq	sl!, {r0, r2, r3, r4, r5, r6}^
     314:	08ec0000 	stmiaeq	ip!, {}^	; <UNPREDICTABLE>
     318:	00020000 	andeq	r0, r2, r0
     31c:	08ec0c7d 	stmiaeq	ip!, {r0, r2, r3, r4, r5, r6, sl, fp}^
     320:	08ee0000 	stmiaeq	lr!, {}^	; <UNPREDICTABLE>
     324:	00020000 	andeq	r0, r2, r0
     328:	08ee307d 	stmiaeq	lr!, {r0, r2, r3, r4, r5, r6, ip, sp}^
     32c:	0a320000 	beq	c80334 <MV_CPU_LE+0xc80333>
     330:	00020000 	andeq	r0, r2, r0
     334:	00003077 	andeq	r3, r0, r7, ror r0
     338:	00000000 	andeq	r0, r0, r0
     33c:	0a340000 	beq	d00344 <MV_CPU_LE+0xd00343>
     340:	0a360000 	beq	d80348 <MV_CPU_LE+0xd80347>
     344:	00020000 	andeq	r0, r2, r0
     348:	0a36007d 	beq	d80544 <MV_CPU_LE+0xd80543>
     34c:	0a380000 	beq	e00354 <MV_CPU_LE+0xe00353>
     350:	00020000 	andeq	r0, r2, r0
     354:	0a38087d 	beq	e02550 <MV_CPU_LE+0xe0254f>
     358:	0a3a0000 	beq	e80360 <MV_CPU_LE+0xe8035f>
     35c:	00020000 	andeq	r0, r2, r0
     360:	0a3a207d 	beq	e8855c <MV_CPU_LE+0xe8855b>
     364:	0ad20000 	beq	ff48036c <uiXorRegsMaskBackup+0xbf467590>
     368:	00020000 	andeq	r0, r2, r0
     36c:	00002077 	andeq	r2, r0, r7, ror r0
	...
     378:	00020000 	andeq	r0, r2, r0
     37c:	00020000 	andeq	r0, r2, r0
     380:	0002007d 	andeq	r0, r2, sp, ror r0
     384:	00040000 	andeq	r0, r4, r0
     388:	00020000 	andeq	r0, r2, r0
     38c:	0004047d 	andeq	r0, r4, sp, ror r4
     390:	00060000 	andeq	r0, r6, r0
     394:	00020000 	andeq	r0, r2, r0
     398:	0006187d 	andeq	r1, r6, sp, ror r8
     39c:	001c0000 	andseq	r0, ip, r0
     3a0:	00020000 	andeq	r0, r2, r0
     3a4:	00001877 	andeq	r1, r0, r7, ror r8
     3a8:	00000000 	andeq	r0, r0, r0
     3ac:	001c0000 	andseq	r0, ip, r0
     3b0:	001e0000 	andseq	r0, lr, r0
     3b4:	00020000 	andeq	r0, r2, r0
     3b8:	001e007d 	andseq	r0, lr, sp, ror r0
     3bc:	00200000 	eoreq	r0, r0, r0
     3c0:	00020000 	andeq	r0, r2, r0
     3c4:	0020047d 	eoreq	r0, r0, sp, ror r4
     3c8:	002c0000 	eoreq	r0, ip, r0
     3cc:	00020000 	andeq	r0, r2, r0
     3d0:	00000477 	andeq	r0, r0, r7, ror r4
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	002c0000 	eoreq	r0, ip, r0
     3dc:	002e0000 	eoreq	r0, lr, r0
     3e0:	00020000 	andeq	r0, r2, r0
     3e4:	002e007d 	eoreq	r0, lr, sp, ror r0
     3e8:	00300000 	eorseq	r0, r0, r0
     3ec:	00020000 	andeq	r0, r2, r0
     3f0:	0030087d 	eorseq	r0, r0, sp, ror r8
     3f4:	00620000 	rsbeq	r0, r2, r0
     3f8:	00020000 	andeq	r0, r2, r0
     3fc:	00000877 	andeq	r0, r0, r7, ror r8
     400:	00000000 	andeq	r0, r0, r0
     404:	00640000 	rsbeq	r0, r4, r0
     408:	00660000 	rsbeq	r0, r6, r0
     40c:	00020000 	andeq	r0, r2, r0
     410:	0066007d 	rsbeq	r0, r6, sp, ror r0
     414:	00680000 	rsbeq	r0, r8, r0
     418:	00020000 	andeq	r0, r2, r0
     41c:	0068087d 	rsbeq	r0, r8, sp, ror r8
     420:	006a0000 	rsbeq	r0, sl, r0
     424:	00020000 	andeq	r0, r2, r0
     428:	006a387d 	rsbeq	r3, sl, sp, ror r8
     42c:	00f00000 	rscseq	r0, r0, r0
     430:	00020000 	andeq	r0, r2, r0
     434:	00003077 	andeq	r3, r0, r7, ror r0
     438:	00000000 	andeq	r0, r0, r0
     43c:	00f00000 	rscseq	r0, r0, r0
     440:	00f20000 	rscseq	r0, r2, r0
     444:	00020000 	andeq	r0, r2, r0
     448:	00f2007d 	rscseq	r0, r2, sp, ror r0
     44c:	00f40000 	rscseq	r0, r4, r0
     450:	00020000 	andeq	r0, r2, r0
     454:	00f4087d 	rscseq	r0, r4, sp, ror r8
     458:	00f60000 	rscseq	r0, r6, r0
     45c:	00020000 	andeq	r0, r2, r0
     460:	00f6387d 	rscseq	r3, r6, sp, ror r8
     464:	01e80000 	mvneq	r0, r0
     468:	00020000 	andeq	r0, r2, r0
     46c:	00003077 	andeq	r3, r0, r7, ror r0
     470:	00000000 	andeq	r0, r0, r0
     474:	01e80000 	mvneq	r0, r0
     478:	01ea0000 	mvneq	r0, r0
     47c:	00020000 	andeq	r0, r2, r0
     480:	01ea007d 	mvneq	r0, sp, ror r0
     484:	01ec0000 	mvneq	r0, r0
     488:	00020000 	andeq	r0, r2, r0
     48c:	01ec047d 	mvneq	r0, sp, ror r4
     490:	02000000 	andeq	r0, r0, #0
     494:	00020000 	andeq	r0, r2, r0
     498:	00000477 	andeq	r0, r0, r7, ror r4
     49c:	00000000 	andeq	r0, r0, r0
     4a0:	02000000 	andeq	r0, r0, #0
     4a4:	02020000 	andeq	r0, r2, #0
     4a8:	00020000 	andeq	r0, r2, r0
     4ac:	0202007d 	andeq	r0, r2, #125	; 0x7d
     4b0:	02040000 	andeq	r0, r4, #0
     4b4:	00020000 	andeq	r0, r2, r0
     4b8:	0204087d 	andeq	r0, r4, #8192000	; 0x7d0000
     4bc:	02060000 	andeq	r0, r6, #0
     4c0:	00020000 	andeq	r0, r2, r0
     4c4:	0206187d 	andeq	r1, r6, #8192000	; 0x7d0000
     4c8:	02740000 	rsbseq	r0, r4, #0
     4cc:	00020000 	andeq	r0, r2, r0
     4d0:	00001877 	andeq	r1, r0, r7, ror r8
     4d4:	00000000 	andeq	r0, r0, r0
     4d8:	02740000 	rsbseq	r0, r4, #0
     4dc:	02760000 	rsbseq	r0, r6, #0
     4e0:	00020000 	andeq	r0, r2, r0
     4e4:	0276007d 	rsbseq	r0, r6, #125	; 0x7d
     4e8:	02780000 	rsbseq	r0, r8, #0
     4ec:	00020000 	andeq	r0, r2, r0
     4f0:	0278087d 	rsbseq	r0, r8, #8192000	; 0x7d0000
     4f4:	027a0000 	rsbseq	r0, sl, #0
     4f8:	00020000 	andeq	r0, r2, r0
     4fc:	027a107d 	rsbseq	r1, sl, #125	; 0x7d
     500:	02a00000 	adceq	r0, r0, #0
     504:	00020000 	andeq	r0, r2, r0
     508:	00001077 	andeq	r1, r0, r7, ror r0
     50c:	00000000 	andeq	r0, r0, r0
     510:	02a00000 	adceq	r0, r0, #0
     514:	02a20000 	adceq	r0, r2, #0
     518:	00020000 	andeq	r0, r2, r0
     51c:	02a2007d 	adceq	r0, r2, #125	; 0x7d
     520:	02a40000 	adceq	r0, r4, #0
     524:	00020000 	andeq	r0, r2, r0
     528:	02a40c7d 	adceq	r0, r4, #32000	; 0x7d00
     52c:	02a60000 	adceq	r0, r6, #0
     530:	00020000 	andeq	r0, r2, r0
     534:	02a6307d 	adceq	r3, r6, #125	; 0x7d
     538:	04640000 	strbteq	r0, [r4]
     53c:	00020000 	andeq	r0, r2, r0
     540:	00003077 	andeq	r3, r0, r7, ror r0
     544:	00000000 	andeq	r0, r0, r0
     548:	04640000 	strbteq	r0, [r4]
     54c:	04660000 	strbteq	r0, [r6]
     550:	00020000 	andeq	r0, r2, r0
     554:	0466007d 	strbteq	r0, [r6], #-125	; 0x7d
     558:	04680000 	strbteq	r0, [r8]
     55c:	00020000 	andeq	r0, r2, r0
     560:	0468087d 	strbteq	r0, [r8], #-2173	; 0x87d
     564:	04d20000 	ldrbeq	r0, [r2]
     568:	00020000 	andeq	r0, r2, r0
     56c:	00000877 	andeq	r0, r0, r7, ror r8
     570:	00000000 	andeq	r0, r0, r0
     574:	04d40000 	ldrbeq	r0, [r4]
     578:	04d60000 	ldrbeq	r0, [r6]
     57c:	00020000 	andeq	r0, r2, r0
     580:	04d6007d 	ldrbeq	r0, [r6], #125	; 0x7d
     584:	04d80000 	ldrbeq	r0, [r8]
     588:	00020000 	andeq	r0, r2, r0
     58c:	04d8087d 	ldrbeq	r0, [r8], #2173	; 0x87d
     590:	05420000 	strbeq	r0, [r2]
     594:	00020000 	andeq	r0, r2, r0
     598:	00000877 	andeq	r0, r0, r7, ror r8
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	05440000 	strbeq	r0, [r4]
     5a4:	05460000 	strbeq	r0, [r6]
     5a8:	00020000 	andeq	r0, r2, r0
     5ac:	0546007d 	strbeq	r0, [r6, #-125]	; 0x7d
     5b0:	05480000 	strbeq	r0, [r8]
     5b4:	00020000 	andeq	r0, r2, r0
     5b8:	0548087d 	strbeq	r0, [r8, #-2173]	; 0x87d
     5bc:	054a0000 	strbeq	r0, [sl]
     5c0:	00020000 	andeq	r0, r2, r0
     5c4:	054a107d 	strbeq	r1, [sl, #-125]	; 0x7d
     5c8:	05900000 	ldreq	r0, [r0]
     5cc:	00020000 	andeq	r0, r2, r0
     5d0:	00001077 	andeq	r1, r0, r7, ror r0
     5d4:	00000000 	andeq	r0, r0, r0
     5d8:	05900000 	ldreq	r0, [r0]
     5dc:	05920000 	ldreq	r0, [r2]
     5e0:	00020000 	andeq	r0, r2, r0
     5e4:	0592007d 	ldreq	r0, [r2, #125]	; 0x7d
     5e8:	05940000 	ldreq	r0, [r4]
     5ec:	00020000 	andeq	r0, r2, r0
     5f0:	0594047d 	ldreq	r0, [r4, #1149]	; 0x47d
     5f4:	05960000 	ldreq	r0, [r6]
     5f8:	00020000 	andeq	r0, r2, r0
     5fc:	0596107d 	ldreq	r1, [r6, #125]	; 0x7d
     600:	05d60000 	ldrbeq	r0, [r6]
     604:	00020000 	andeq	r0, r2, r0
     608:	00001077 	andeq	r1, r0, r7, ror r0
     60c:	00000000 	andeq	r0, r0, r0
     610:	05d80000 	ldrbeq	r0, [r8]
     614:	05da0000 	ldrbeq	r0, [sl]
     618:	00020000 	andeq	r0, r2, r0
     61c:	05da007d 	ldrbeq	r0, [sl, #125]	; 0x7d
     620:	05de0000 	ldrbeq	r0, [lr]
     624:	00020000 	andeq	r0, r2, r0
     628:	05de0c7d 	ldrbeq	r0, [lr, #3197]	; 0xc7d
     62c:	05e00000 	strbeq	r0, [r0]!
     630:	00030000 	andeq	r0, r3, r0
     634:	e00be07d 	and	lr, fp, sp, ror r0
     638:	10000005 	andne	r0, r0, r5
     63c:	03000025 	movweq	r0, #37	; 0x25
     640:	0bd87700 	bleq	ff61e248 <uiXorRegsMaskBackup+0xbf60546c>
	...
     650:	00000002 	andeq	r0, r0, r2
     654:	007d0002 	rsbseq	r0, sp, r2
     658:	00000002 	andeq	r0, r0, r2
     65c:	00000004 	andeq	r0, r0, r4
     660:	047d0002 	ldrbteq	r0, [sp], #-2
     664:	00000004 	andeq	r0, r0, r4
     668:	00000006 	andeq	r0, r0, r6
     66c:	187d0002 	ldmdane	sp!, {r1}^
     670:	00000006 	andeq	r0, r0, r6
     674:	0000001c 	andeq	r0, r0, ip, lsl r0
     678:	18770002 	ldmdane	r7!, {r1}^
	...
     684:	0000001c 	andeq	r0, r0, ip, lsl r0
     688:	0000001e 	andeq	r0, r0, lr, lsl r0
     68c:	007d0002 	rsbseq	r0, sp, r2
     690:	0000001e 	andeq	r0, r0, lr, lsl r0
     694:	00000020 	andeq	r0, r0, r0, lsr #32
     698:	087d0002 	ldmdaeq	sp!, {r1}^
     69c:	00000020 	andeq	r0, r0, r0, lsr #32
     6a0:	00000022 	andeq	r0, r0, r2, lsr #32
     6a4:	187d0002 	ldmdane	sp!, {r1}^
     6a8:	00000022 	andeq	r0, r0, r2, lsr #32
     6ac:	000000e8 	andeq	r0, r0, r8, ror #1
     6b0:	18770002 	ldmdane	r7!, {r1}^
	...
     6bc:	000000e8 	andeq	r0, r0, r8, ror #1
     6c0:	000000ea 	andeq	r0, r0, sl, ror #1
     6c4:	007d0002 	rsbseq	r0, sp, r2
     6c8:	000000ea 	andeq	r0, r0, sl, ror #1
     6cc:	000000ec 	andeq	r0, r0, ip, ror #1
     6d0:	047d0002 	ldrbteq	r0, [sp], #-2
     6d4:	000000ec 	andeq	r0, r0, ip, ror #1
     6d8:	000000ee 	andeq	r0, r0, lr, ror #1
     6dc:	187d0002 	ldmdane	sp!, {r1}^
     6e0:	000000ee 	andeq	r0, r0, lr, ror #1
     6e4:	0000011c 	andeq	r0, r0, ip, lsl r1
     6e8:	18770002 	ldmdane	r7!, {r1}^
	...
     6f4:	0000011c 	andeq	r0, r0, ip, lsl r1
     6f8:	0000011e 	andeq	r0, r0, lr, lsl r1
     6fc:	007d0002 	rsbseq	r0, sp, r2
     700:	0000011e 	andeq	r0, r0, lr, lsl r1
     704:	00000120 	andeq	r0, r0, r0, lsr #2
     708:	087d0002 	ldmdaeq	sp!, {r1}^
     70c:	00000120 	andeq	r0, r0, r0, lsr #2
     710:	00000122 	andeq	r0, r0, r2, lsr #2
     714:	107d0002 	rsbsne	r0, sp, r2
     718:	00000122 	andeq	r0, r0, r2, lsr #2
     71c:	0000015c 	andeq	r0, r0, ip, asr r1
     720:	10770002 	rsbsne	r0, r7, r2
	...
     72c:	0000015c 	andeq	r0, r0, ip, asr r1
     730:	0000015e 	andeq	r0, r0, lr, asr r1
     734:	007d0002 	rsbseq	r0, sp, r2
     738:	0000015e 	andeq	r0, r0, lr, asr r1
     73c:	00000160 	andeq	r0, r0, r0, ror #2
     740:	087d0002 	ldmdaeq	sp!, {r1}^
     744:	00000160 	andeq	r0, r0, r0, ror #2
     748:	00000162 	andeq	r0, r0, r2, ror #2
     74c:	287d0002 	ldmdacs	sp!, {r1}^
     750:	00000162 	andeq	r0, r0, r2, ror #2
     754:	00000212 	andeq	r0, r0, r2, lsl r2
     758:	28770002 	ldmdacs	r7!, {r1}^
	...
     764:	00000214 	andeq	r0, r0, r4, lsl r2
     768:	00000216 	andeq	r0, r0, r6, lsl r2
     76c:	007d0002 	rsbseq	r0, sp, r2
     770:	00000216 	andeq	r0, r0, r6, lsl r2
     774:	00000218 	andeq	r0, r0, r8, lsl r2
     778:	047d0002 	ldrbteq	r0, [sp], #-2
     77c:	00000218 	andeq	r0, r0, r8, lsl r2
     780:	0000021a 	andeq	r0, r0, sl, lsl r2
     784:	107d0002 	rsbsne	r0, sp, r2
     788:	0000021a 	andeq	r0, r0, sl, lsl r2
     78c:	00000246 	andeq	r0, r0, r6, asr #4
     790:	10770002 	rsbsne	r0, r7, r2
	...
     79c:	00000248 	andeq	r0, r0, r8, asr #4
     7a0:	0000024a 	andeq	r0, r0, sl, asr #4
     7a4:	007d0002 	rsbseq	r0, sp, r2
     7a8:	0000024a 	andeq	r0, r0, sl, asr #4
     7ac:	0000024c 	andeq	r0, r0, ip, asr #4
     7b0:	047d0002 	ldrbteq	r0, [sp], #-2
     7b4:	0000024c 	andeq	r0, r0, ip, asr #4
     7b8:	0000024e 	andeq	r0, r0, lr, asr #4
     7bc:	107d0002 	rsbsne	r0, sp, r2
     7c0:	0000024e 	andeq	r0, r0, lr, asr #4
     7c4:	0000026e 	andeq	r0, r0, lr, ror #4
     7c8:	10770002 	rsbsne	r0, r7, r2
	...
     7d8:	00000002 	andeq	r0, r0, r2
     7dc:	007d0002 	rsbseq	r0, sp, r2
     7e0:	00000002 	andeq	r0, r0, r2
     7e4:	00000004 	andeq	r0, r0, r4
     7e8:	047d0002 	ldrbteq	r0, [sp], #-2
     7ec:	00000004 	andeq	r0, r0, r4
     7f0:	00000006 	andeq	r0, r0, r6
     7f4:	187d0002 	ldmdane	sp!, {r1}^
     7f8:	00000006 	andeq	r0, r0, r6
     7fc:	0000001c 	andeq	r0, r0, ip, lsl r0
     800:	18770002 	ldmdane	r7!, {r1}^
	...
     80c:	0000001c 	andeq	r0, r0, ip, lsl r0
     810:	0000001e 	andeq	r0, r0, lr, lsl r0
     814:	007d0002 	rsbseq	r0, sp, r2
     818:	0000001e 	andeq	r0, r0, lr, lsl r0
     81c:	00000020 	andeq	r0, r0, r0, lsr #32
     820:	047d0002 	ldrbteq	r0, [sp], #-2
     824:	00000020 	andeq	r0, r0, r0, lsr #32
     828:	00000022 	andeq	r0, r0, r2, lsr #32
     82c:	107d0002 	rsbsne	r0, sp, r2
     830:	00000022 	andeq	r0, r0, r2, lsr #32
     834:	00000046 	andeq	r0, r0, r6, asr #32
     838:	10770002 	rsbsne	r0, r7, r2
	...
     844:	00000048 	andeq	r0, r0, r8, asr #32
     848:	0000004a 	andeq	r0, r0, sl, asr #32
     84c:	007d0002 	rsbseq	r0, sp, r2
     850:	0000004a 	andeq	r0, r0, sl, asr #32
     854:	0000004c 	andeq	r0, r0, ip, asr #32
     858:	087d0002 	ldmdaeq	sp!, {r1}^
     85c:	0000004c 	andeq	r0, r0, ip, asr #32
     860:	0000004e 	andeq	r0, r0, lr, asr #32
     864:	207d0002 	rsbscs	r0, sp, r2
     868:	0000004e 	andeq	r0, r0, lr, asr #32
     86c:	00000154 	andeq	r0, r0, r4, asr r1
     870:	20770002 	rsbscs	r0, r7, r2
	...
     87c:	00000154 	andeq	r0, r0, r4, asr r1
     880:	00000156 	andeq	r0, r0, r6, asr r1
     884:	007d0002 	rsbseq	r0, sp, r2
     888:	00000156 	andeq	r0, r0, r6, asr r1
     88c:	00000158 	andeq	r0, r0, r8, asr r1
     890:	087d0002 	ldmdaeq	sp!, {r1}^
     894:	00000158 	andeq	r0, r0, r8, asr r1
     898:	0000015a 	andeq	r0, r0, sl, asr r1
     89c:	187d0002 	ldmdane	sp!, {r1}^
     8a0:	0000015a 	andeq	r0, r0, sl, asr r1
     8a4:	0000024c 	andeq	r0, r0, ip, asr #4
     8a8:	18770002 	ldmdane	r7!, {r1}^
	...
     8b4:	0000024c 	andeq	r0, r0, ip, asr #4
     8b8:	0000024e 	andeq	r0, r0, lr, asr #4
     8bc:	007d0002 	rsbseq	r0, sp, r2
     8c0:	0000024e 	andeq	r0, r0, lr, asr #4
     8c4:	00000250 	andeq	r0, r0, r0, asr r2
     8c8:	087d0002 	ldmdaeq	sp!, {r1}^
     8cc:	00000250 	andeq	r0, r0, r0, asr r2
     8d0:	00000252 	andeq	r0, r0, r2, asr r2
     8d4:	187d0002 	ldmdane	sp!, {r1}^
     8d8:	00000252 	andeq	r0, r0, r2, asr r2
     8dc:	00000294 	muleq	r0, r4, r2
     8e0:	18770002 	ldmdane	r7!, {r1}^
	...
     8ec:	00000294 	muleq	r0, r4, r2
     8f0:	00000296 	muleq	r0, r6, r2
     8f4:	007d0002 	rsbseq	r0, sp, r2
     8f8:	00000296 	muleq	r0, r6, r2
     8fc:	00000298 	muleq	r0, r8, r2
     900:	087d0002 	ldmdaeq	sp!, {r1}^
     904:	00000298 	muleq	r0, r8, r2
     908:	0000029a 	muleq	r0, sl, r2
     90c:	187d0002 	ldmdane	sp!, {r1}^
     910:	0000029a 	muleq	r0, sl, r2
     914:	000002ee 	andeq	r0, r0, lr, ror #5
     918:	18770002 	ldmdane	r7!, {r1}^
	...
     924:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     928:	000002f2 	strdeq	r0, [r0], -r2
     92c:	007d0002 	rsbseq	r0, sp, r2
     930:	000002f2 	strdeq	r0, [r0], -r2
     934:	000002f4 	strdeq	r0, [r0], -r4
     938:	087d0002 	ldmdaeq	sp!, {r1}^
     93c:	000002f4 	strdeq	r0, [r0], -r4
     940:	000002f6 	strdeq	r0, [r0], -r6
     944:	187d0002 	ldmdane	sp!, {r1}^
     948:	000002f6 	strdeq	r0, [r0], -r6
     94c:	00000342 	andeq	r0, r0, r2, asr #6
     950:	18770002 	ldmdane	r7!, {r1}^
	...
     95c:	00000344 	andeq	r0, r0, r4, asr #6
     960:	00000346 	andeq	r0, r0, r6, asr #6
     964:	007d0002 	rsbseq	r0, sp, r2
     968:	00000346 	andeq	r0, r0, r6, asr #6
     96c:	00000348 	andeq	r0, r0, r8, asr #6
     970:	087d0002 	ldmdaeq	sp!, {r1}^
     974:	00000348 	andeq	r0, r0, r8, asr #6
     978:	0000034a 	andeq	r0, r0, sl, asr #6
     97c:	c07d0003 	rsbsgt	r0, sp, r3
     980:	00034a00 	andeq	r4, r3, r0, lsl #20
     984:	00055000 	andeq	r5, r5, r0
     988:	77000300 	strvc	r0, [r0, -r0, lsl #6]
     98c:	000000c0 	andeq	r0, r0, r0, asr #1
     990:	00000000 	andeq	r0, r0, r0
     994:	05500000 	ldrbeq	r0, [r0]
     998:	05520000 	ldrbeq	r0, [r2]
     99c:	00020000 	andeq	r0, r2, r0
     9a0:	0552007d 	ldrbeq	r0, [r2, #-125]	; 0x7d
     9a4:	05540000 	ldrbeq	r0, [r4]
     9a8:	00020000 	andeq	r0, r2, r0
     9ac:	0554087d 	ldrbeq	r0, [r4, #-2173]	; 0x87d
     9b0:	05560000 	ldrbeq	r0, [r6]
     9b4:	00020000 	andeq	r0, r2, r0
     9b8:	0556107d 	ldrbeq	r1, [r6, #-125]	; 0x7d
     9bc:	05820000 	streq	r0, [r2]
     9c0:	00020000 	andeq	r0, r2, r0
     9c4:	00001077 	andeq	r1, r0, r7, ror r0
     9c8:	00000000 	andeq	r0, r0, r0
     9cc:	05840000 	streq	r0, [r4]
     9d0:	05860000 	streq	r0, [r6]
     9d4:	00020000 	andeq	r0, r2, r0
     9d8:	0586007d 	streq	r0, [r6, #125]	; 0x7d
     9dc:	05880000 	streq	r0, [r8]
     9e0:	00020000 	andeq	r0, r2, r0
     9e4:	0588087d 	streq	r0, [r8, #2173]	; 0x87d
     9e8:	058a0000 	streq	r0, [sl]
     9ec:	00020000 	andeq	r0, r2, r0
     9f0:	058a107d 	streq	r1, [sl, #125]	; 0x7d
     9f4:	05ba0000 	ldreq	r0, [sl]!
     9f8:	00020000 	andeq	r0, r2, r0
     9fc:	00001077 	andeq	r1, r0, r7, ror r0
     a00:	00000000 	andeq	r0, r0, r0
     a04:	05bc0000 	ldreq	r0, [ip]!
     a08:	05be0000 	ldreq	r0, [lr]!
     a0c:	00020000 	andeq	r0, r2, r0
     a10:	05be007d 	ldreq	r0, [lr, #125]!	; 0x7d
     a14:	05c00000 	strbeq	r0, [r0]
     a18:	00020000 	andeq	r0, r2, r0
     a1c:	05c0087d 	strbeq	r0, [r0, #2173]	; 0x87d
     a20:	05c20000 	strbeq	r0, [r2]
     a24:	00020000 	andeq	r0, r2, r0
     a28:	05c2107d 	strbeq	r1, [r2, #125]	; 0x7d
     a2c:	060c0000 	streq	r0, [ip], -r0
     a30:	00020000 	andeq	r0, r2, r0
     a34:	00001077 	andeq	r1, r0, r7, ror r0
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	060c0000 	streq	r0, [ip], -r0
     a40:	060e0000 	streq	r0, [lr], -r0
     a44:	00020000 	andeq	r0, r2, r0
     a48:	060e007d 			; <UNDEFINED> instruction: 0x060e007d
     a4c:	06100000 	ldreq	r0, [r0], -r0
     a50:	00020000 	andeq	r0, r2, r0
     a54:	0610087d 			; <UNDEFINED> instruction: 0x0610087d
     a58:	06120000 	ldreq	r0, [r2], -r0
     a5c:	00020000 	andeq	r0, r2, r0
     a60:	0612187d 			; <UNDEFINED> instruction: 0x0612187d
     a64:	07880000 	streq	r0, [r8, r0]
     a68:	00020000 	andeq	r0, r2, r0
     a6c:	00001877 	andeq	r1, r0, r7, ror r8
     a70:	00000000 	andeq	r0, r0, r0
     a74:	07880000 	streq	r0, [r8, r0]
     a78:	078a0000 	streq	r0, [sl, r0]
     a7c:	00020000 	andeq	r0, r2, r0
     a80:	078a007d 			; <UNDEFINED> instruction: 0x078a007d
     a84:	078c0000 	streq	r0, [ip, r0]
     a88:	00020000 	andeq	r0, r2, r0
     a8c:	078c087d 			; <UNDEFINED> instruction: 0x078c087d
     a90:	078e0000 	streq	r0, [lr, r0]
     a94:	00020000 	andeq	r0, r2, r0
     a98:	078e187d 			; <UNDEFINED> instruction: 0x078e187d
     a9c:	085c0000 	ldmdaeq	ip, {}^	; <UNPREDICTABLE>
     aa0:	00020000 	andeq	r0, r2, r0
     aa4:	00001877 	andeq	r1, r0, r7, ror r8
     aa8:	00000000 	andeq	r0, r0, r0
     aac:	085c0000 	ldmdaeq	ip, {}^	; <UNPREDICTABLE>
     ab0:	085e0000 	ldmdaeq	lr, {}^	; <UNPREDICTABLE>
     ab4:	00020000 	andeq	r0, r2, r0
     ab8:	085e007d 	ldmdaeq	lr, {r0, r2, r3, r4, r5, r6}^
     abc:	08600000 	stmdaeq	r0!, {}^	; <UNPREDICTABLE>
     ac0:	00020000 	andeq	r0, r2, r0
     ac4:	0860087d 	stmdaeq	r0!, {r0, r2, r3, r4, r5, r6, fp}^
     ac8:	08620000 	stmdaeq	r2!, {}^	; <UNPREDICTABLE>
     acc:	00020000 	andeq	r0, r2, r0
     ad0:	0862287d 	stmdaeq	r2!, {r0, r2, r3, r4, r5, r6, fp, sp}^
     ad4:	09740000 	ldmdbeq	r4!, {}^	; <UNPREDICTABLE>
     ad8:	00020000 	andeq	r0, r2, r0
     adc:	00002877 	andeq	r2, r0, r7, ror r8
     ae0:	00000000 	andeq	r0, r0, r0
     ae4:	09740000 	ldmdbeq	r4!, {}^	; <UNPREDICTABLE>
     ae8:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
     aec:	00020000 	andeq	r0, r2, r0
     af0:	0976007d 	ldmdbeq	r6!, {r0, r2, r3, r4, r5, r6}^
     af4:	09780000 	ldmdbeq	r8!, {}^	; <UNPREDICTABLE>
     af8:	00020000 	andeq	r0, r2, r0
     afc:	0978087d 	ldmdbeq	r8!, {r0, r2, r3, r4, r5, r6, fp}^
     b00:	097a0000 	ldmdbeq	sl!, {}^	; <UNPREDICTABLE>
     b04:	00020000 	andeq	r0, r2, r0
     b08:	097a287d 	ldmdbeq	sl!, {r0, r2, r3, r4, r5, r6, fp, sp}^
     b0c:	0aec0000 	beq	ffb00b14 <uiXorRegsMaskBackup+0xbfae7d38>
     b10:	00020000 	andeq	r0, r2, r0
     b14:	00002877 	andeq	r2, r0, r7, ror r8
     b18:	00000000 	andeq	r0, r0, r0
     b1c:	0aec0000 	beq	ffb00b24 <uiXorRegsMaskBackup+0xbfae7d48>
     b20:	0aee0000 	beq	ffb80b28 <uiXorRegsMaskBackup+0xbfb67d4c>
     b24:	00020000 	andeq	r0, r2, r0
     b28:	0aee007d 	beq	ffb80d24 <uiXorRegsMaskBackup+0xbfb67f48>
     b2c:	0af00000 	beq	ffc00b34 <uiXorRegsMaskBackup+0xbfbe7d58>
     b30:	00020000 	andeq	r0, r2, r0
     b34:	0af0087d 	beq	ffc02d30 <uiXorRegsMaskBackup+0xbfbe9f54>
     b38:	0af20000 	beq	ffc80b40 <uiXorRegsMaskBackup+0xbfc67d64>
     b3c:	00020000 	andeq	r0, r2, r0
     b40:	0af2207d 	beq	ffc88d3c <uiXorRegsMaskBackup+0xbfc6ff60>
     b44:	0b440000 	bleq	1100b4c <MV_CPU_LE+0x1100b4b>
     b48:	00020000 	andeq	r0, r2, r0
     b4c:	00002077 	andeq	r2, r0, r7, ror r0
     b50:	00000000 	andeq	r0, r0, r0
     b54:	0b440000 	bleq	1100b5c <MV_CPU_LE+0x1100b5b>
     b58:	0b460000 	bleq	1180b60 <MV_CPU_LE+0x1180b5f>
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	0b46007d 	bleq	1180d5c <MV_CPU_LE+0x1180d5b>
     b64:	0b480000 	bleq	1200b6c <MV_CPU_LE+0x1200b6b>
     b68:	00020000 	andeq	r0, r2, r0
     b6c:	0b48087d 	bleq	1202d68 <MV_CPU_LE+0x1202d67>
     b70:	0b4a0000 	bleq	1280b78 <MV_CPU_LE+0x1280b77>
     b74:	00020000 	andeq	r0, r2, r0
     b78:	0b4a187d 	bleq	1286d74 <MV_CPU_LE+0x1286d73>
     b7c:	0c640000 	wstrheq	wr0, [r4]
     b80:	00020000 	andeq	r0, r2, r0
     b84:	00001877 	andeq	r1, r0, r7, ror r8
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	0c640000 	wstrheq	wr0, [r4]
     b90:	0c660000 	wstrheq	wr0, [r6]
     b94:	00020000 	andeq	r0, r2, r0
     b98:	0c66007d 	wstrheq	wr0, [r6], #-125
     b9c:	0c680000 	wstrheq	wr0, [r8]
     ba0:	00020000 	andeq	r0, r2, r0
     ba4:	0c68087d 	stcleq	8, cr0, [r8], #-500	; 0xfffffe0c
     ba8:	0c6a0000 	wstrheq	wr0, [sl]
     bac:	00020000 	andeq	r0, r2, r0
     bb0:	0c6a187d 	stcleq	8, cr1, [sl], #-500	; 0xfffffe0c
     bb4:	0d3c0000 	wldrbeq	wr0, [ip]
     bb8:	00020000 	andeq	r0, r2, r0
     bbc:	00001877 	andeq	r1, r0, r7, ror r8
     bc0:	00000000 	andeq	r0, r0, r0
     bc4:	0d3c0000 	wldrbeq	wr0, [ip]
     bc8:	0d3e0000 	wldrbeq	wr0, [lr]
     bcc:	00020000 	andeq	r0, r2, r0
     bd0:	0d3e007d 	wldrbeq	wr0, [lr, #-125]!
     bd4:	0d400000 	wstrheq	wr0, [r0]
     bd8:	00020000 	andeq	r0, r2, r0
     bdc:	0d40087d 	stcleq	8, cr0, [r0, #-500]	; 0xfffffe0c
     be0:	0d420000 	wstrheq	wr0, [r2]
     be4:	00020000 	andeq	r0, r2, r0
     be8:	0d42207d 	wstrheq	wr2, [r2, #-125]
     bec:	0dd00000 	wldrheq	wr0, [r0]
     bf0:	00020000 	andeq	r0, r2, r0
     bf4:	00002077 	andeq	r2, r0, r7, ror r0
	...
     c00:	00020000 	andeq	r0, r2, r0
     c04:	00020000 	andeq	r0, r2, r0
     c08:	0002007d 	andeq	r0, r2, sp, ror r0
     c0c:	00040000 	andeq	r0, r4, r0
     c10:	00020000 	andeq	r0, r2, r0
     c14:	0004087d 	andeq	r0, r4, sp, ror r8
     c18:	00060000 	andeq	r0, r6, r0
     c1c:	00020000 	andeq	r0, r2, r0
     c20:	0006107d 	andeq	r1, r6, sp, ror r0
     c24:	00d60000 	sbcseq	r0, r6, r0
     c28:	00020000 	andeq	r0, r2, r0
     c2c:	00001077 	andeq	r1, r0, r7, ror r0
	...
     c38:	00020000 	andeq	r0, r2, r0
     c3c:	00020000 	andeq	r0, r2, r0
     c40:	0002007d 	andeq	r0, r2, sp, ror r0
     c44:	00040000 	andeq	r0, r4, r0
     c48:	00020000 	andeq	r0, r2, r0
     c4c:	0004047d 	andeq	r0, r4, sp, ror r4
     c50:	00060000 	andeq	r0, r6, r0
     c54:	00020000 	andeq	r0, r2, r0
     c58:	0006187d 	andeq	r1, r6, sp, ror r8
     c5c:	001c0000 	andseq	r0, ip, r0
     c60:	00020000 	andeq	r0, r2, r0
     c64:	00001877 	andeq	r1, r0, r7, ror r8
     c68:	00000000 	andeq	r0, r0, r0
     c6c:	001c0000 	andseq	r0, ip, r0
     c70:	001e0000 	andseq	r0, lr, r0
     c74:	00020000 	andeq	r0, r2, r0
     c78:	001e007d 	andseq	r0, lr, sp, ror r0
     c7c:	00200000 	eoreq	r0, r0, r0
     c80:	00020000 	andeq	r0, r2, r0
     c84:	0020087d 	eoreq	r0, r0, sp, ror r8
     c88:	00220000 	eoreq	r0, r2, r0
     c8c:	00020000 	andeq	r0, r2, r0
     c90:	0022307d 	eoreq	r3, r2, sp, ror r0
     c94:	00be0000 	adcseq	r0, lr, r0
     c98:	00020000 	andeq	r0, r2, r0
     c9c:	00003077 	andeq	r3, r0, r7, ror r0
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	00c00000 	sbceq	r0, r0, r0
     ca8:	00c20000 	sbceq	r0, r2, r0
     cac:	00020000 	andeq	r0, r2, r0
     cb0:	00c2007d 	sbceq	r0, r2, sp, ror r0
     cb4:	00c40000 	sbceq	r0, r4, r0
     cb8:	00020000 	andeq	r0, r2, r0
     cbc:	00c4107d 	sbceq	r1, r4, sp, ror r0
     cc0:	00c60000 	sbceq	r0, r6, r0
     cc4:	00020000 	andeq	r0, r2, r0
     cc8:	00c6387d 	sbceq	r3, r6, sp, ror r8
     ccc:	05280000 	streq	r0, [r8]!
     cd0:	00020000 	andeq	r0, r2, r0
     cd4:	00003877 	andeq	r3, r0, r7, ror r8
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	05280000 	streq	r0, [r8]!
     ce0:	052a0000 	streq	r0, [sl]!
     ce4:	00020000 	andeq	r0, r2, r0
     ce8:	052a007d 	streq	r0, [sl, #-125]!	; 0x7d
     cec:	052c0000 	streq	r0, [ip]!
     cf0:	00020000 	andeq	r0, r2, r0
     cf4:	052c087d 	streq	r0, [ip, #-2173]!	; 0x87d
     cf8:	052e0000 	streq	r0, [lr]!
     cfc:	00020000 	andeq	r0, r2, r0
     d00:	052e187d 	streq	r1, [lr, #-2173]!	; 0x87d
     d04:	075c0000 	ldrbeq	r0, [ip, -r0]
     d08:	00020000 	andeq	r0, r2, r0
     d0c:	00001877 	andeq	r1, r0, r7, ror r8
     d10:	00000000 	andeq	r0, r0, r0
     d14:	075c0000 	ldrbeq	r0, [ip, -r0]
     d18:	075e0000 	ldrbeq	r0, [lr, -r0]
     d1c:	00020000 	andeq	r0, r2, r0
     d20:	075e007d 			; <UNDEFINED> instruction: 0x075e007d
     d24:	07620000 	strbeq	r0, [r2, -r0]!
     d28:	00020000 	andeq	r0, r2, r0
     d2c:	07620c7d 			; <UNDEFINED> instruction: 0x07620c7d
     d30:	07640000 	strbeq	r0, [r4, -r0]!
     d34:	00030000 	andeq	r0, r3, r0
     d38:	6406f07d 	strvs	pc, [r6], #-125	; 0x7d
     d3c:	64000007 	strvs	r0, [r0], #-7
     d40:	0300001c 	movweq	r0, #28
     d44:	06e87700 	strbteq	r7, [r8], r0, lsl #14
	...
     d50:	00001c64 	andeq	r1, r0, r4, ror #24
     d54:	00001c66 	andeq	r1, r0, r6, ror #24
     d58:	007d0002 	rsbseq	r0, sp, r2
     d5c:	00001c66 	andeq	r1, r0, r6, ror #24
     d60:	00001c68 	andeq	r1, r0, r8, ror #24
     d64:	0c7d0002 	wldrheq	wr0, [sp], #-2
     d68:	00001c68 	andeq	r1, r0, r8, ror #24
     d6c:	00001c6a 	andeq	r1, r0, sl, ror #24
     d70:	207d0002 	rsbscs	r0, sp, r2
     d74:	00001c6a 	andeq	r1, r0, sl, ror #24
     d78:	00001caa 	andeq	r1, r0, sl, lsr #25
     d7c:	20770002 	rsbscs	r0, r7, r2
	...
     d88:	00001cac 	andeq	r1, r0, ip, lsr #25
     d8c:	00001cae 	andeq	r1, r0, lr, lsr #25
     d90:	007d0002 	rsbseq	r0, sp, r2
     d94:	00001cae 	andeq	r1, r0, lr, lsr #25
     d98:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
     d9c:	047d0002 	ldrbteq	r0, [sp], #-2
     da0:	00001cb0 			; <UNDEFINED> instruction: 0x00001cb0
     da4:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
     da8:	187d0002 	ldmdane	sp!, {r1}^
     dac:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
     db0:	00001cc6 	andeq	r1, r0, r6, asr #25
     db4:	18770002 	ldmdane	r7!, {r1}^
	...
     dc0:	00001cc8 	andeq	r1, r0, r8, asr #25
     dc4:	00001cca 	andeq	r1, r0, sl, asr #25
     dc8:	007d0002 	rsbseq	r0, sp, r2
     dcc:	00001cca 	andeq	r1, r0, sl, asr #25
     dd0:	00001ccc 	andeq	r1, r0, ip, asr #25
     dd4:	047d0002 	ldrbteq	r0, [sp], #-2
     dd8:	00001ccc 	andeq	r1, r0, ip, asr #25
     ddc:	00001cce 	andeq	r1, r0, lr, asr #25
     de0:	187d0002 	ldmdane	sp!, {r1}^
     de4:	00001cce 	andeq	r1, r0, lr, asr #25
     de8:	00001ce2 	andeq	r1, r0, r2, ror #25
     dec:	18770002 	ldmdane	r7!, {r1}^
	...
     dfc:	00000002 	andeq	r0, r0, r2
     e00:	007d0002 	rsbseq	r0, sp, r2
     e04:	00000002 	andeq	r0, r0, r2
     e08:	00000004 	andeq	r0, r0, r4
     e0c:	047d0002 	ldrbteq	r0, [sp], #-2
     e10:	00000004 	andeq	r0, r0, r4
     e14:	00000006 	andeq	r0, r0, r6
     e18:	207d0002 	rsbscs	r0, sp, r2
     e1c:	00000006 	andeq	r0, r0, r6
     e20:	00000048 	andeq	r0, r0, r8, asr #32
     e24:	20770002 	rsbscs	r0, r7, r2
	...
     e30:	00000048 	andeq	r0, r0, r8, asr #32
     e34:	0000004a 	andeq	r0, r0, sl, asr #32
     e38:	007d0002 	rsbseq	r0, sp, r2
     e3c:	0000004a 	andeq	r0, r0, sl, asr #32
     e40:	0000004c 	andeq	r0, r0, ip, asr #32
     e44:	047d0002 	ldrbteq	r0, [sp], #-2
     e48:	0000004c 	andeq	r0, r0, ip, asr #32
     e4c:	0000004e 	andeq	r0, r0, lr, asr #32
     e50:	207d0002 	rsbscs	r0, sp, r2
     e54:	0000004e 	andeq	r0, r0, lr, asr #32
     e58:	0000009c 	muleq	r0, ip, r0
     e5c:	20770002 	rsbscs	r0, r7, r2
	...
     e6c:	00000002 	andeq	r0, r0, r2
     e70:	007d0002 	rsbseq	r0, sp, r2
     e74:	00000002 	andeq	r0, r0, r2
     e78:	00000004 	andeq	r0, r0, r4
     e7c:	047d0002 	ldrbteq	r0, [sp], #-2
     e80:	00000004 	andeq	r0, r0, r4
     e84:	00000006 	andeq	r0, r0, r6
     e88:	187d0002 	ldmdane	sp!, {r1}^
     e8c:	00000006 	andeq	r0, r0, r6
     e90:	0000001c 	andeq	r0, r0, ip, lsl r0
     e94:	18770002 	ldmdane	r7!, {r1}^
	...
     ea0:	0000001c 	andeq	r0, r0, ip, lsl r0
     ea4:	0000001e 	andeq	r0, r0, lr, lsl r0
     ea8:	007d0002 	rsbseq	r0, sp, r2
     eac:	0000001e 	andeq	r0, r0, lr, lsl r0
     eb0:	00000020 	andeq	r0, r0, r0, lsr #32
     eb4:	087d0002 	ldmdaeq	sp!, {r1}^
     eb8:	00000020 	andeq	r0, r0, r0, lsr #32
     ebc:	00000038 	andeq	r0, r0, r8, lsr r0
     ec0:	08770002 	ldmdaeq	r7!, {r1}^
	...
     ecc:	00000038 	andeq	r0, r0, r8, lsr r0
     ed0:	0000003a 	andeq	r0, r0, sl, lsr r0
     ed4:	007d0002 	rsbseq	r0, sp, r2
     ed8:	0000003a 	andeq	r0, r0, sl, lsr r0
     edc:	0000003e 	andeq	r0, r0, lr, lsr r0
     ee0:	0c7d0002 	wldrheq	wr0, [sp], #-2
     ee4:	0000003e 	andeq	r0, r0, lr, lsr r0
     ee8:	00000040 	andeq	r0, r0, r0, asr #32
     eec:	e87d0003 	ldmda	sp!, {r0, r1}^
     ef0:	00004010 	andeq	r4, r0, r0, lsl r0
     ef4:	00070800 	andeq	r0, r7, r0, lsl #16
     ef8:	77000300 	strvc	r0, [r0, -r0, lsl #6]
     efc:	000010e0 	andeq	r1, r0, r0, ror #1
     f00:	00000000 	andeq	r0, r0, r0
     f04:	07080000 	streq	r0, [r8, -r0]
     f08:	070a0000 	streq	r0, [sl, -r0]
     f0c:	00020000 	andeq	r0, r2, r0
     f10:	070a007d 	smlsdxeq	sl, sp, r0, r0
     f14:	070c0000 	streq	r0, [ip, -r0]
     f18:	00020000 	andeq	r0, r2, r0
     f1c:	070c087d 	smlsdxeq	ip, sp, r8, r0
     f20:	070e0000 	streq	r0, [lr, -r0]
     f24:	00020000 	andeq	r0, r2, r0
     f28:	070e287d 	smlsdxeq	lr, sp, r8, r2
     f2c:	08740000 	ldmdaeq	r4!, {}^	; <UNPREDICTABLE>
     f30:	00020000 	andeq	r0, r2, r0
     f34:	00002877 	andeq	r2, r0, r7, ror r8
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	08740000 	ldmdaeq	r4!, {}^	; <UNPREDICTABLE>
     f40:	08760000 	ldmdaeq	r6!, {}^	; <UNPREDICTABLE>
     f44:	00020000 	andeq	r0, r2, r0
     f48:	0876007d 	ldmdaeq	r6!, {r0, r2, r3, r4, r5, r6}^
     f4c:	08780000 	ldmdaeq	r8!, {}^	; <UNPREDICTABLE>
     f50:	00020000 	andeq	r0, r2, r0
     f54:	0878087d 	ldmdaeq	r8!, {r0, r2, r3, r4, r5, r6, fp}^
     f58:	087a0000 	ldmdaeq	sl!, {}^	; <UNPREDICTABLE>
     f5c:	00020000 	andeq	r0, r2, r0
     f60:	087a187d 	ldmdaeq	sl!, {r0, r2, r3, r4, r5, r6, fp, ip}^
     f64:	08da0000 	ldmeq	sl, {}^	; <UNPREDICTABLE>
     f68:	00020000 	andeq	r0, r2, r0
     f6c:	00001877 	andeq	r1, r0, r7, ror r8
     f70:	00000000 	andeq	r0, r0, r0
     f74:	08dc0000 	ldmeq	ip, {}^	; <UNPREDICTABLE>
     f78:	08de0000 	ldmeq	lr, {}^	; <UNPREDICTABLE>
     f7c:	00020000 	andeq	r0, r2, r0
     f80:	08de007d 	ldmeq	lr, {r0, r2, r3, r4, r5, r6}^
     f84:	08e00000 	stmiaeq	r0!, {}^	; <UNPREDICTABLE>
     f88:	00020000 	andeq	r0, r2, r0
     f8c:	08e0087d 	stmiaeq	r0!, {r0, r2, r3, r4, r5, r6, fp}^
     f90:	08e20000 	stmiaeq	r2!, {}^	; <UNPREDICTABLE>
     f94:	00020000 	andeq	r0, r2, r0
     f98:	08e2207d 	stmiaeq	r2!, {r0, r2, r3, r4, r5, r6, sp}^
     f9c:	0a0e0000 	beq	380fa4 <MV_CPU_LE+0x380fa3>
     fa0:	00020000 	andeq	r0, r2, r0
     fa4:	00002077 	andeq	r2, r0, r7, ror r0
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	0a100000 	beq	400fb4 <MV_CPU_LE+0x400fb3>
     fb0:	0a120000 	beq	480fb8 <MV_CPU_LE+0x480fb7>
     fb4:	00020000 	andeq	r0, r2, r0
     fb8:	0a12007d 	beq	4811b4 <MV_CPU_LE+0x4811b3>
     fbc:	0a140000 	beq	500fc4 <MV_CPU_LE+0x500fc3>
     fc0:	00020000 	andeq	r0, r2, r0
     fc4:	0a14087d 	beq	5031c0 <MV_CPU_LE+0x5031bf>
     fc8:	0a160000 	beq	580fd0 <MV_CPU_LE+0x580fcf>
     fcc:	00020000 	andeq	r0, r2, r0
     fd0:	0a16207d 	beq	5891cc <MV_CPU_LE+0x5891cb>
     fd4:	0a8a0000 	beq	fe280fdc <uiXorRegsMaskBackup+0xbe268200>
     fd8:	00020000 	andeq	r0, r2, r0
     fdc:	00002077 	andeq	r2, r0, r7, ror r0
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	0a8c0000 	beq	fe300fec <uiXorRegsMaskBackup+0xbe2e8210>
     fe8:	0a8e0000 	beq	fe380ff0 <uiXorRegsMaskBackup+0xbe368214>
     fec:	00020000 	andeq	r0, r2, r0
     ff0:	0a8e007d 	beq	fe3811ec <uiXorRegsMaskBackup+0xbe368410>
     ff4:	0a900000 	beq	fe400ffc <uiXorRegsMaskBackup+0xbe3e8220>
     ff8:	00020000 	andeq	r0, r2, r0
     ffc:	0a90087d 	beq	fe4031f8 <uiXorRegsMaskBackup+0xbe3ea41c>
    1000:	0a920000 	beq	fe481008 <uiXorRegsMaskBackup+0xbe46822c>
    1004:	00020000 	andeq	r0, r2, r0
    1008:	0a92187d 	beq	fe487204 <uiXorRegsMaskBackup+0xbe46e428>
    100c:	0afa0000 	beq	ffe81014 <uiXorRegsMaskBackup+0xbfe68238>
    1010:	00020000 	andeq	r0, r2, r0
    1014:	00001877 	andeq	r1, r0, r7, ror r8
    1018:	00000000 	andeq	r0, r0, r0
    101c:	0afc0000 	beq	fff01024 <uiXorRegsMaskBackup+0xbfee8248>
    1020:	0afe0000 	beq	fff81028 <uiXorRegsMaskBackup+0xbff6824c>
    1024:	00020000 	andeq	r0, r2, r0
    1028:	0afe007d 	beq	fff81224 <uiXorRegsMaskBackup+0xbff68448>
    102c:	0b000000 	bleq	1034 <MV_CPU_LE+0x1033>
    1030:	00020000 	andeq	r0, r2, r0
    1034:	0b00047d 	bleq	2230 <MV_CPU_LE+0x222f>
    1038:	0b360000 	bleq	d81040 <MV_CPU_LE+0xd8103f>
    103c:	00020000 	andeq	r0, r2, r0
    1040:	00000477 	andeq	r0, r0, r7, ror r4
    1044:	00000000 	andeq	r0, r0, r0
    1048:	0b380000 	bleq	e01050 <MV_CPU_LE+0xe0104f>
    104c:	0b3a0000 	bleq	e81054 <MV_CPU_LE+0xe81053>
    1050:	00020000 	andeq	r0, r2, r0
    1054:	0b3a007d 	bleq	e81250 <MV_CPU_LE+0xe8124f>
    1058:	0b3c0000 	bleq	f01060 <MV_CPU_LE+0xf0105f>
    105c:	00020000 	andeq	r0, r2, r0
    1060:	0b3c087d 	bleq	f0325c <MV_CPU_LE+0xf0325b>
    1064:	0b3e0000 	bleq	f8106c <MV_CPU_LE+0xf8106b>
    1068:	00020000 	andeq	r0, r2, r0
    106c:	0b3e107d 	bleq	f85268 <MV_CPU_LE+0xf85267>
    1070:	0b940000 	bleq	fe501078 <uiXorRegsMaskBackup+0xbe4e829c>
    1074:	00020000 	andeq	r0, r2, r0
    1078:	00001077 	andeq	r1, r0, r7, ror r0
    107c:	00000000 	andeq	r0, r0, r0
    1080:	0b940000 	bleq	fe501088 <uiXorRegsMaskBackup+0xbe4e82ac>
    1084:	0b960000 	bleq	fe58108c <uiXorRegsMaskBackup+0xbe5682b0>
    1088:	00020000 	andeq	r0, r2, r0
    108c:	0b96007d 	bleq	fe581288 <uiXorRegsMaskBackup+0xbe5684ac>
    1090:	0b980000 	bleq	fe601098 <uiXorRegsMaskBackup+0xbe5e82bc>
    1094:	00020000 	andeq	r0, r2, r0
    1098:	0b98087d 	bleq	fe603294 <uiXorRegsMaskBackup+0xbe5ea4b8>
    109c:	0b9a0000 	bleq	fe6810a4 <uiXorRegsMaskBackup+0xbe6682c8>
    10a0:	00020000 	andeq	r0, r2, r0
    10a4:	0b9a187d 	bleq	fe6872a0 <uiXorRegsMaskBackup+0xbe66e4c4>
    10a8:	0ce40000 	wstrheq	wr0, [r4]
    10ac:	00020000 	andeq	r0, r2, r0
    10b0:	00001877 	andeq	r1, r0, r7, ror r8
    10b4:	00000000 	andeq	r0, r0, r0
    10b8:	0ce40000 	wstrheq	wr0, [r4]
    10bc:	0ce60000 	wstrheq	wr0, [r6]
    10c0:	00020000 	andeq	r0, r2, r0
    10c4:	0ce6007d 	wstrheq	wr0, [r6], #125
    10c8:	0ce80000 	wstrheq	wr0, [r8]
    10cc:	00020000 	andeq	r0, r2, r0
    10d0:	0ce8087d 	stcleq	8, cr0, [r8], #500	; 0x1f4
    10d4:	0cea0000 	wstrheq	wr0, [sl]
    10d8:	00020000 	andeq	r0, r2, r0
    10dc:	0cea287d 	stcleq	8, cr2, [sl], #500	; 0x1f4
    10e0:	10280000 	eorne	r0, r8, r0
    10e4:	00020000 	andeq	r0, r2, r0
    10e8:	00002877 	andeq	r2, r0, r7, ror r8
	...
    10f4:	00020000 	andeq	r0, r2, r0
    10f8:	00020000 	andeq	r0, r2, r0
    10fc:	0002007d 	andeq	r0, r2, sp, ror r0
    1100:	00040000 	andeq	r0, r4, r0
    1104:	00020000 	andeq	r0, r2, r0
    1108:	0004047d 	andeq	r0, r4, sp, ror r4
    110c:	00060000 	andeq	r0, r6, r0
    1110:	00020000 	andeq	r0, r2, r0
    1114:	0006187d 	andeq	r1, r6, sp, ror r8
    1118:	001c0000 	andseq	r0, ip, r0
    111c:	00020000 	andeq	r0, r2, r0
    1120:	00001877 	andeq	r1, r0, r7, ror r8
    1124:	00000000 	andeq	r0, r0, r0
    1128:	001c0000 	andseq	r0, ip, r0
    112c:	001e0000 	andseq	r0, lr, r0
    1130:	00020000 	andeq	r0, r2, r0
    1134:	001e007d 	andseq	r0, lr, sp, ror r0
    1138:	00220000 	eoreq	r0, r2, r0
    113c:	00020000 	andeq	r0, r2, r0
    1140:	00220c7d 	eoreq	r0, r2, sp, ror ip
    1144:	00240000 	eoreq	r0, r4, r0
    1148:	00030000 	andeq	r0, r3, r0
    114c:	2405987d 	strcs	r9, [r5], #-2173	; 0x87d
    1150:	e4000000 	str	r0, [r0]
    1154:	03000006 	movweq	r0, #6
    1158:	05907700 	ldreq	r7, [r0, #1792]	; 0x700
	...
    1164:	000006e4 	andeq	r0, r0, r4, ror #13
    1168:	000006e6 	andeq	r0, r0, r6, ror #13
    116c:	007d0002 	rsbseq	r0, sp, r2
    1170:	000006e6 	andeq	r0, r0, r6, ror #13
    1174:	000006e8 	andeq	r0, r0, r8, ror #13
    1178:	0c7d0002 	wldrheq	wr0, [sp], #-2
    117c:	000006e8 	andeq	r0, r0, r8, ror #13
    1180:	000006ea 	andeq	r0, r0, sl, ror #13
    1184:	f87d0003 			; <UNDEFINED> instruction: 0xf87d0003
    1188:	0006ea00 	andeq	lr, r6, r0, lsl #20
    118c:	00093800 	andeq	r3, r9, r0, lsl #16
    1190:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    1194:	000000e0 	andeq	r0, r0, r0, ror #1
    1198:	00000000 	andeq	r0, r0, r0
    119c:	09380000 	ldmdbeq	r8!, {}	; <UNPREDICTABLE>
    11a0:	093a0000 	ldmdbeq	sl!, {}	; <UNPREDICTABLE>
    11a4:	00020000 	andeq	r0, r2, r0
    11a8:	093a007d 	ldmdbeq	sl!, {r0, r2, r3, r4, r5, r6}
    11ac:	093e0000 	ldmdbeq	lr!, {}	; <UNPREDICTABLE>
    11b0:	00020000 	andeq	r0, r2, r0
    11b4:	093e0c7d 	ldmdbeq	lr!, {r0, r2, r3, r4, r5, r6, sl, fp}
    11b8:	09400000 	stmdbeq	r0, {}^	; <UNPREDICTABLE>
    11bc:	00030000 	andeq	r0, r3, r0
    11c0:	4005987d 	andmi	r9, r5, sp, ror r8
    11c4:	7c000009 	wstrbvc	wr0, [r0], #-9
    11c8:	03000010 	movweq	r0, #16
    11cc:	05907700 	ldreq	r7, [r0, #1792]	; 0x700
	...
    11d8:	0000107c 	andeq	r1, r0, ip, ror r0
    11dc:	0000107e 	andeq	r1, r0, lr, ror r0
    11e0:	007d0002 	rsbseq	r0, sp, r2
    11e4:	0000107e 	andeq	r1, r0, lr, ror r0
    11e8:	00001080 	andeq	r1, r0, r0, lsl #1
    11ec:	0c7d0002 	wldrheq	wr0, [sp], #-2
    11f0:	00001080 	andeq	r1, r0, r0, lsl #1
    11f4:	00001082 	andeq	r1, r0, r2, lsl #1
    11f8:	d87d0003 	ldmdale	sp!, {r0, r1}^
    11fc:	00108200 	andseq	r8, r0, r0, lsl #4
    1200:	0012f000 	andseq	pc, r2, r0
    1204:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    1208:	000000c0 	andeq	r0, r0, r0, asr #1
    120c:	00000000 	andeq	r0, r0, r0
    1210:	12f00000 	rscsne	r0, r0, #0
    1214:	12f20000 	rscsne	r0, r2, #0
    1218:	00020000 	andeq	r0, r2, r0
    121c:	12f2007d 	rscsne	r0, r2, #125	; 0x7d
    1220:	12f40000 	rscsne	r0, r4, #0
    1224:	00020000 	andeq	r0, r2, r0
    1228:	12f40c7d 	rscsne	r0, r4, #32000	; 0x7d00
    122c:	12f60000 	rscsne	r0, r6, #0
    1230:	00030000 	andeq	r0, r3, r0
    1234:	f601b87d 			; <UNDEFINED> instruction: 0xf601b87d
    1238:	24000012 	strcs	r0, [r0], #-18
    123c:	0300001b 	movweq	r0, #27
    1240:	01a87700 			; <UNDEFINED> instruction: 0x01a87700
	...
    124c:	00001b24 	andeq	r1, r0, r4, lsr #22
    1250:	00001b26 	andeq	r1, r0, r6, lsr #22
    1254:	007d0002 	rsbseq	r0, sp, r2
    1258:	00001b26 	andeq	r1, r0, r6, lsr #22
    125c:	00001b28 	andeq	r1, r0, r8, lsr #22
    1260:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1264:	00001b28 	andeq	r1, r0, r8, lsr #22
    1268:	00001b2a 	andeq	r1, r0, sl, lsr #22
    126c:	e07d0003 	rsbs	r0, sp, r3
    1270:	001b2a00 	andseq	r2, fp, r0, lsl #20
    1274:	001d7c00 	andseq	r7, sp, r0, lsl #24
    1278:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    127c:	000000d8 	ldrdeq	r0, [r0], -r8
    1280:	00000000 	andeq	r0, r0, r0
    1284:	1d7c0000 	wldrhne	wr0, [ip]
    1288:	1d7e0000 	wldrhne	wr0, [lr]
    128c:	00020000 	andeq	r0, r2, r0
    1290:	1d7e007d 	wldrhne	wr0, [lr, #-125]!
    1294:	1d800000 	wstrbne	wr0, [r0]
    1298:	00020000 	andeq	r0, r2, r0
    129c:	1d800c7d 	stcne	12, cr0, [r0, #500]	; 0x1f4
    12a0:	1d820000 	wstrbne	wr0, [r2]
    12a4:	00030000 	andeq	r0, r3, r0
    12a8:	8201987d 	andhi	r9, r1, #8192000	; 0x7d0000
    12ac:	bc00001d 	wstrblt	wr0, [r0], #-29
    12b0:	0300001f 	movweq	r0, #31
    12b4:	01907700 	orrseq	r7, r0, r0, lsl #14
	...
    12c0:	00001fbc 			; <UNDEFINED> instruction: 0x00001fbc
    12c4:	00001fbe 			; <UNDEFINED> instruction: 0x00001fbe
    12c8:	007d0002 	rsbseq	r0, sp, r2
    12cc:	00001fbe 			; <UNDEFINED> instruction: 0x00001fbe
    12d0:	00001fc0 	andeq	r1, r0, r0, asr #31
    12d4:	0c7d0002 	wldrheq	wr0, [sp], #-2
    12d8:	00001fc0 	andeq	r1, r0, r0, asr #31
    12dc:	00001fc2 	andeq	r1, r0, r2, asr #31
    12e0:	e07d0003 	rsbs	r0, sp, r3
    12e4:	001fc200 	andseq	ip, pc, r0, lsl #4
    12e8:	0021b800 	eoreq	fp, r1, r0, lsl #16
    12ec:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    12f0:	000000e0 	andeq	r0, r0, r0, ror #1
    12f4:	00000000 	andeq	r0, r0, r0
    12f8:	21b80000 			; <UNDEFINED> instruction: 0x21b80000
    12fc:	21ba0000 			; <UNDEFINED> instruction: 0x21ba0000
    1300:	00020000 	andeq	r0, r2, r0
    1304:	21ba007d 			; <UNDEFINED> instruction: 0x21ba007d
    1308:	21bc0000 			; <UNDEFINED> instruction: 0x21bc0000
    130c:	00020000 	andeq	r0, r2, r0
    1310:	21bc087d 			; <UNDEFINED> instruction: 0x21bc087d
    1314:	21be0000 			; <UNDEFINED> instruction: 0x21be0000
    1318:	00020000 	andeq	r0, r2, r0
    131c:	21be207d 			; <UNDEFINED> instruction: 0x21be207d
    1320:	22520000 	subscs	r0, r2, #0
    1324:	00020000 	andeq	r0, r2, r0
    1328:	00002077 	andeq	r2, r0, r7, ror r0
    132c:	00000000 	andeq	r0, r0, r0
    1330:	22540000 	subscs	r0, r4, #0
    1334:	22560000 	subscs	r0, r6, #0
    1338:	00020000 	andeq	r0, r2, r0
    133c:	2256007d 	subscs	r0, r6, #125	; 0x7d
    1340:	22580000 	subscs	r0, r8, #0
    1344:	00020000 	andeq	r0, r2, r0
    1348:	22580c7d 	subscs	r0, r8, #32000	; 0x7d00
    134c:	225a0000 	subscs	r0, sl, #0
    1350:	00030000 	andeq	r0, r3, r0
    1354:	5a00c07d 	bpl	31550 <MV_CPU_LE+0x3154f>
    1358:	7c000022 	wstrbvc	wr0, [r0], #-34
    135c:	02000023 	andeq	r0, r0, #35	; 0x23
    1360:	00287700 	eoreq	r7, r8, r0, lsl #14
	...
    136c:	02000000 	andeq	r0, r0, #0
    1370:	02000000 	andeq	r0, r0, #0
    1374:	02007d00 	andeq	r7, r0, #0
    1378:	04000000 	streq	r0, [r0]
    137c:	02000000 	andeq	r0, r0, #0
    1380:	04047d00 	streq	r7, [r4], #-3328	; 0xd00
    1384:	06000000 	streq	r0, [r0], -r0
    1388:	02000000 	andeq	r0, r0, #0
    138c:	06187d00 	ldreq	r7, [r8], -r0, lsl #26
    1390:	1c000000 	wstrbne	wr0, [r0]
    1394:	02000000 	andeq	r0, r0, #0
    1398:	00187700 	andseq	r7, r8, r0, lsl #14
    139c:	00000000 	andeq	r0, r0, r0
    13a0:	1c000000 	wstrbne	wr0, [r0]
    13a4:	1e000000 	worne	wr0, wr0, wr0
    13a8:	02000000 	andeq	r0, r0, #0
    13ac:	1e007d00 	cdpne	13, 0, cr7, cr0, cr0, {0}
    13b0:	20000000 	andcs	r0, r0, r0
    13b4:	02000000 	andeq	r0, r0, #0
    13b8:	200c7d00 	andcs	r7, ip, r0, lsl #26
    13bc:	22000000 	andcs	r0, r0, #0
    13c0:	02000000 	andeq	r0, r0, #0
    13c4:	22307d00 	eorscs	r7, r0, #0
    13c8:	6c000000 	wstrbvs	wr0, [r0]
    13cc:	02000002 	andeq	r0, r0, #2
    13d0:	00307700 	eorseq	r7, r0, r0, lsl #14
    13d4:	00000000 	andeq	r0, r0, r0
    13d8:	6c000000 	wstrbvs	wr0, [r0]
    13dc:	6e000002 	worvs	wr0, wr0, wr2
    13e0:	02000002 	andeq	r0, r0, #2
    13e4:	6e007d00 	cdpvs	13, 0, cr7, cr0, cr0, {0}
    13e8:	70000002 	andvc	r0, r0, r2
    13ec:	02000002 	andeq	r0, r0, #2
    13f0:	70087d00 	andvc	r7, r8, r0, lsl #26
    13f4:	72000002 	andvc	r0, r0, #2
    13f8:	03000002 	movweq	r0, #2
    13fc:	00c07d00 	sbceq	r7, r0, r0, lsl #26
    1400:	00000272 	andeq	r0, r0, r2, ror r2
    1404:	0000056c 	andeq	r0, r0, ip, ror #10
    1408:	38770002 	ldmdacc	r7!, {r1}^
	...
    1414:	0000056c 	andeq	r0, r0, ip, ror #10
    1418:	0000056e 	andeq	r0, r0, lr, ror #10
    141c:	007d0002 	rsbseq	r0, sp, r2
    1420:	0000056e 	andeq	r0, r0, lr, ror #10
    1424:	00000570 	andeq	r0, r0, r0, ror r5
    1428:	147d0002 	ldrbtne	r0, [sp], #-2
    142c:	00000570 	andeq	r0, r0, r0, ror r5
    1430:	00000572 	andeq	r0, r0, r2, ror r5
    1434:	887d0003 	ldmdahi	sp!, {r0, r1}^
    1438:	00057201 	andeq	r7, r5, r1, lsl #4
    143c:	000e3800 	andeq	r3, lr, r0, lsl #16
    1440:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    1444:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
    1450:	00020000 	andeq	r0, r2, r0
    1454:	00020000 	andeq	r0, r2, r0
    1458:	0002007d 	andeq	r0, r2, sp, ror r0
    145c:	00040000 	andeq	r0, r4, r0
    1460:	00020000 	andeq	r0, r2, r0
    1464:	0004047d 	andeq	r0, r4, sp, ror r4
    1468:	00060000 	andeq	r0, r6, r0
    146c:	00020000 	andeq	r0, r2, r0
    1470:	0006187d 	andeq	r1, r6, sp, ror r8
    1474:	001c0000 	andseq	r0, ip, r0
    1478:	00020000 	andeq	r0, r2, r0
    147c:	00001877 	andeq	r1, r0, r7, ror r8
    1480:	00000000 	andeq	r0, r0, r0
    1484:	001c0000 	andseq	r0, ip, r0
    1488:	001e0000 	andseq	r0, lr, r0
    148c:	00020000 	andeq	r0, r2, r0
    1490:	001e007d 	andseq	r0, lr, sp, ror r0
    1494:	00200000 	eoreq	r0, r0, r0
    1498:	00020000 	andeq	r0, r2, r0
    149c:	0020087d 	eoreq	r0, r0, sp, ror r8
    14a0:	00220000 	eoreq	r0, r2, r0
    14a4:	00020000 	andeq	r0, r2, r0
    14a8:	0022187d 	eoreq	r1, r2, sp, ror r8
    14ac:	00bc0000 	adcseq	r0, ip, r0
    14b0:	00020000 	andeq	r0, r2, r0
    14b4:	00001877 	andeq	r1, r0, r7, ror r8
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	00bc0000 	adcseq	r0, ip, r0
    14c0:	00be0000 	adcseq	r0, lr, r0
    14c4:	00020000 	andeq	r0, r2, r0
    14c8:	00be007d 	adcseq	r0, lr, sp, ror r0
    14cc:	00c00000 	sbceq	r0, r0, r0
    14d0:	00020000 	andeq	r0, r2, r0
    14d4:	00c00c7d 	sbceq	r0, r0, sp, ror ip
    14d8:	00c20000 	sbceq	r0, r2, r0
    14dc:	00020000 	andeq	r0, r2, r0
    14e0:	00c2387d 	sbceq	r3, r2, sp, ror r8
    14e4:	020c0000 	andeq	r0, ip, #0
    14e8:	00020000 	andeq	r0, r2, r0
    14ec:	00003877 	andeq	r3, r0, r7, ror r8
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	020c0000 	andeq	r0, ip, #0
    14f8:	020e0000 	andeq	r0, lr, #0
    14fc:	00020000 	andeq	r0, r2, r0
    1500:	020e007d 	andeq	r0, lr, #125	; 0x7d
    1504:	02100000 	andseq	r0, r0, #0
    1508:	00020000 	andeq	r0, r2, r0
    150c:	02100c7d 	andseq	r0, r0, #32000	; 0x7d00
    1510:	02120000 	andseq	r0, r2, #0
    1514:	00020000 	andeq	r0, r2, r0
    1518:	0212387d 	andseq	r3, r2, #8192000	; 0x7d0000
    151c:	04200000 	strteq	r0, [r0]
    1520:	00020000 	andeq	r0, r2, r0
    1524:	00003877 	andeq	r3, r0, r7, ror r8
    1528:	00000000 	andeq	r0, r0, r0
    152c:	04200000 	strteq	r0, [r0]
    1530:	04220000 	strteq	r0, [r2]
    1534:	00020000 	andeq	r0, r2, r0
    1538:	0422007d 	strteq	r0, [r2], #-125	; 0x7d
    153c:	04240000 	strteq	r0, [r4]
    1540:	00020000 	andeq	r0, r2, r0
    1544:	04240c7d 	strteq	r0, [r4], #-3197	; 0xc7d
    1548:	04260000 	strteq	r0, [r6]
    154c:	00030000 	andeq	r0, r3, r0
    1550:	2600f87d 			; <UNDEFINED> instruction: 0x2600f87d
    1554:	60000004 	andvs	r0, r0, r4
    1558:	03000007 	movweq	r0, #7
    155c:	00f07700 	rscseq	r7, r0, r0, lsl #14
	...
    1568:	00000760 	andeq	r0, r0, r0, ror #14
    156c:	00000762 	andeq	r0, r0, r2, ror #14
    1570:	007d0002 	rsbseq	r0, sp, r2
    1574:	00000762 	andeq	r0, r0, r2, ror #14
    1578:	00000764 	andeq	r0, r0, r4, ror #14
    157c:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1580:	00000764 	andeq	r0, r0, r4, ror #14
    1584:	00000766 	andeq	r0, r0, r6, ror #14
    1588:	387d0002 	ldmdacc	sp!, {r1}^
    158c:	00000766 	andeq	r0, r0, r6, ror #14
    1590:	000008c0 	andeq	r0, r0, r0, asr #17
    1594:	38770002 	ldmdacc	r7!, {r1}^
	...
    15a0:	000008c0 	andeq	r0, r0, r0, asr #17
    15a4:	000008c2 	andeq	r0, r0, r2, asr #17
    15a8:	007d0002 	rsbseq	r0, sp, r2
    15ac:	000008c2 	andeq	r0, r0, r2, asr #17
    15b0:	000008c4 	andeq	r0, r0, r4, asr #17
    15b4:	087d0002 	ldmdaeq	sp!, {r1}^
    15b8:	000008c4 	andeq	r0, r0, r4, asr #17
    15bc:	000008c6 	andeq	r0, r0, r6, asr #17
    15c0:	307d0002 	rsbscc	r0, sp, r2
    15c4:	000008c6 	andeq	r0, r0, r6, asr #17
    15c8:	00000a04 	andeq	r0, r0, r4, lsl #20
    15cc:	30770002 	rsbscc	r0, r7, r2
	...
    15d8:	00000a04 	andeq	r0, r0, r4, lsl #20
    15dc:	00000a06 	andeq	r0, r0, r6, lsl #20
    15e0:	007d0002 	rsbseq	r0, sp, r2
    15e4:	00000a06 	andeq	r0, r0, r6, lsl #20
    15e8:	00000a08 	andeq	r0, r0, r8, lsl #20
    15ec:	087d0002 	ldmdaeq	sp!, {r1}^
    15f0:	00000a08 	andeq	r0, r0, r8, lsl #20
    15f4:	00000a0a 	andeq	r0, r0, sl, lsl #20
    15f8:	187d0002 	ldmdane	sp!, {r1}^
    15fc:	00000a0a 	andeq	r0, r0, sl, lsl #20
    1600:	00000a58 	andeq	r0, r0, r8, asr sl
    1604:	18770002 	ldmdane	r7!, {r1}^
	...
    1614:	00000002 	andeq	r0, r0, r2
    1618:	007d0002 	rsbseq	r0, sp, r2
    161c:	00000002 	andeq	r0, r0, r2
    1620:	00000004 	andeq	r0, r0, r4
    1624:	047d0002 	ldrbteq	r0, [sp], #-2
    1628:	00000004 	andeq	r0, r0, r4
    162c:	00000006 	andeq	r0, r0, r6
    1630:	187d0002 	ldmdane	sp!, {r1}^
    1634:	00000006 	andeq	r0, r0, r6
    1638:	0000001c 	andeq	r0, r0, ip, lsl r0
    163c:	18770002 	ldmdane	r7!, {r1}^
	...
    1648:	0000001c 	andeq	r0, r0, ip, lsl r0
    164c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1650:	007d0002 	rsbseq	r0, sp, r2
    1654:	0000001e 	andeq	r0, r0, lr, lsl r0
    1658:	00000020 	andeq	r0, r0, r0, lsr #32
    165c:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1660:	00000020 	andeq	r0, r0, r0, lsr #32
    1664:	00000022 	andeq	r0, r0, r2, lsr #32
    1668:	307d0002 	rsbscc	r0, sp, r2
    166c:	00000022 	andeq	r0, r0, r2, lsr #32
    1670:	00000208 	andeq	r0, r0, r8, lsl #4
    1674:	30770002 	rsbscc	r0, r7, r2
	...
    1680:	00000208 	andeq	r0, r0, r8, lsl #4
    1684:	0000020a 	andeq	r0, r0, sl, lsl #4
    1688:	007d0002 	rsbseq	r0, sp, r2
    168c:	0000020a 	andeq	r0, r0, sl, lsl #4
    1690:	0000020c 	andeq	r0, r0, ip, lsl #4
    1694:	107d0002 	rsbsne	r0, sp, r2
    1698:	0000020c 	andeq	r0, r0, ip, lsl #4
    169c:	0000020e 	andeq	r0, r0, lr, lsl #4
    16a0:	e87d0003 	ldmda	sp!, {r0, r1}^
    16a4:	00020e00 	andeq	r0, r2, r0, lsl #28
    16a8:	00076c00 	andeq	r6, r7, r0, lsl #24
    16ac:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    16b0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16b4:	00000000 	andeq	r0, r0, r0
    16b8:	076c0000 	strbeq	r0, [ip, -r0]!
    16bc:	076e0000 	strbeq	r0, [lr, -r0]!
    16c0:	00020000 	andeq	r0, r2, r0
    16c4:	076e007d 			; <UNDEFINED> instruction: 0x076e007d
    16c8:	07700000 	ldrbeq	r0, [r0, -r0]!
    16cc:	00020000 	andeq	r0, r2, r0
    16d0:	07700c7d 			; <UNDEFINED> instruction: 0x07700c7d
    16d4:	07720000 	ldrbeq	r0, [r2, -r0]!
    16d8:	00020000 	andeq	r0, r2, r0
    16dc:	0772387d 			; <UNDEFINED> instruction: 0x0772387d
    16e0:	09ce0000 	stmibeq	lr, {}^	; <UNPREDICTABLE>
    16e4:	00020000 	andeq	r0, r2, r0
    16e8:	00003077 	andeq	r3, r0, r7, ror r0
    16ec:	00000000 	andeq	r0, r0, r0
    16f0:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    16f4:	09d20000 	ldmibeq	r2, {}^	; <UNPREDICTABLE>
    16f8:	00020000 	andeq	r0, r2, r0
    16fc:	09d2007d 	ldmibeq	r2, {r0, r2, r3, r4, r5, r6}^
    1700:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
    1704:	00020000 	andeq	r0, r2, r0
    1708:	09d40c7d 	ldmibeq	r4, {r0, r2, r3, r4, r5, r6, sl, fp}^
    170c:	09d60000 	ldmibeq	r6, {}^	; <UNPREDICTABLE>
    1710:	00030000 	andeq	r0, r3, r0
    1714:	d600d07d 			; <UNDEFINED> instruction: 0xd600d07d
    1718:	b4000009 	strlt	r0, [r0], #-9
    171c:	0300000d 	movweq	r0, #13
    1720:	00c87700 	sbceq	r7, r8, r0, lsl #14
	...
    172c:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
    1730:	00000db6 			; <UNDEFINED> instruction: 0x00000db6
    1734:	007d0002 	rsbseq	r0, sp, r2
    1738:	00000db6 			; <UNDEFINED> instruction: 0x00000db6
    173c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    1740:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1744:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    1748:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
    174c:	c87d0003 	ldmdagt	sp!, {r0, r1}^
    1750:	000dba00 	andeq	fp, sp, r0, lsl #20
    1754:	00137200 	andseq	r7, r3, r0, lsl #4
    1758:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    175c:	000000c0 	andeq	r0, r0, r0, asr #1
	...
    1768:	00020000 	andeq	r0, r2, r0
    176c:	00020000 	andeq	r0, r2, r0
    1770:	0002007d 	andeq	r0, r2, sp, ror r0
    1774:	00040000 	andeq	r0, r4, r0
    1778:	00020000 	andeq	r0, r2, r0
    177c:	0004047d 	andeq	r0, r4, sp, ror r4
    1780:	00060000 	andeq	r0, r6, r0
    1784:	00020000 	andeq	r0, r2, r0
    1788:	0006187d 	andeq	r1, r6, sp, ror r8
    178c:	001c0000 	andseq	r0, ip, r0
    1790:	00020000 	andeq	r0, r2, r0
    1794:	00001877 	andeq	r1, r0, r7, ror r8
    1798:	00000000 	andeq	r0, r0, r0
    179c:	001c0000 	andseq	r0, ip, r0
    17a0:	001e0000 	andseq	r0, lr, r0
    17a4:	00020000 	andeq	r0, r2, r0
    17a8:	001e007d 	andseq	r0, lr, sp, ror r0
    17ac:	00200000 	eoreq	r0, r0, r0
    17b0:	00020000 	andeq	r0, r2, r0
    17b4:	0020087d 	eoreq	r0, r0, sp, ror r8
    17b8:	00220000 	eoreq	r0, r2, r0
    17bc:	00020000 	andeq	r0, r2, r0
    17c0:	0022207d 	eoreq	r2, r2, sp, ror r0
    17c4:	02240000 	eoreq	r0, r4, #0
    17c8:	00020000 	andeq	r0, r2, r0
    17cc:	00002077 	andeq	r2, r0, r7, ror r0
    17d0:	00000000 	andeq	r0, r0, r0
    17d4:	02240000 	eoreq	r0, r4, #0
    17d8:	02260000 	eoreq	r0, r6, #0
    17dc:	00020000 	andeq	r0, r2, r0
    17e0:	0226007d 	eoreq	r0, r6, #125	; 0x7d
    17e4:	02280000 	eoreq	r0, r8, #0
    17e8:	00020000 	andeq	r0, r2, r0
    17ec:	0228047d 	eoreq	r0, r8, #2097152000	; 0x7d000000
    17f0:	022a0000 	eoreq	r0, sl, #0
    17f4:	00020000 	andeq	r0, r2, r0
    17f8:	022a107d 	eoreq	r1, sl, #125	; 0x7d
    17fc:	02cc0000 	sbceq	r0, ip, #0
    1800:	00020000 	andeq	r0, r2, r0
    1804:	00001077 	andeq	r1, r0, r7, ror r0
    1808:	00000000 	andeq	r0, r0, r0
    180c:	02cc0000 	sbceq	r0, ip, #0
    1810:	02ce0000 	sbceq	r0, lr, #0
    1814:	00020000 	andeq	r0, r2, r0
    1818:	02ce007d 	sbceq	r0, lr, #125	; 0x7d
    181c:	02d00000 	sbcseq	r0, r0, #0
    1820:	00020000 	andeq	r0, r2, r0
    1824:	02d0087d 	sbcseq	r0, r0, #8192000	; 0x7d0000
    1828:	02d20000 	sbcseq	r0, r2, #0
    182c:	00020000 	andeq	r0, r2, r0
    1830:	02d2187d 	sbcseq	r1, r2, #8192000	; 0x7d0000
    1834:	030c0000 	movweq	r0, #49152	; 0xc000
    1838:	00020000 	andeq	r0, r2, r0
    183c:	00001877 	andeq	r1, r0, r7, ror r8
    1840:	00000000 	andeq	r0, r0, r0
    1844:	030c0000 	movweq	r0, #49152	; 0xc000
    1848:	030e0000 	movweq	r0, #57344	; 0xe000
    184c:	00020000 	andeq	r0, r2, r0
    1850:	030e007d 	movweq	r0, #57469	; 0xe07d
    1854:	03100000 	tsteq	r0, #0
    1858:	00020000 	andeq	r0, r2, r0
    185c:	0310087d 	tsteq	r0, #8192000	; 0x7d0000
    1860:	03120000 	tsteq	r2, #0
    1864:	00020000 	andeq	r0, r2, r0
    1868:	0312187d 	tsteq	r2, #8192000	; 0x7d0000
    186c:	03760000 	cmneq	r6, #0
    1870:	00020000 	andeq	r0, r2, r0
    1874:	00001877 	andeq	r1, r0, r7, ror r8
    1878:	00000000 	andeq	r0, r0, r0
    187c:	03780000 	cmneq	r8, #0
    1880:	037a0000 	cmneq	sl, #0
    1884:	00020000 	andeq	r0, r2, r0
    1888:	037a007d 	cmneq	sl, #125	; 0x7d
    188c:	037c0000 	cmneq	ip, #0
    1890:	00020000 	andeq	r0, r2, r0
    1894:	037c087d 	cmneq	ip, #8192000	; 0x7d0000
    1898:	037e0000 	cmneq	lr, #0
    189c:	00020000 	andeq	r0, r2, r0
    18a0:	037e187d 	cmneq	lr, #8192000	; 0x7d0000
    18a4:	05220000 	streq	r0, [r2]!
    18a8:	00020000 	andeq	r0, r2, r0
    18ac:	00001877 	andeq	r1, r0, r7, ror r8
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	05240000 	streq	r0, [r4]!
    18b8:	05260000 	streq	r0, [r6]!
    18bc:	00020000 	andeq	r0, r2, r0
    18c0:	0526007d 	streq	r0, [r6, #-125]!	; 0x7d
    18c4:	05280000 	streq	r0, [r8]!
    18c8:	00020000 	andeq	r0, r2, r0
    18cc:	0528087d 	streq	r0, [r8, #-2173]!	; 0x87d
    18d0:	052a0000 	streq	r0, [sl]!
    18d4:	00020000 	andeq	r0, r2, r0
    18d8:	052a107d 	streq	r1, [sl, #-125]!	; 0x7d
    18dc:	054a0000 	strbeq	r0, [sl]
    18e0:	00020000 	andeq	r0, r2, r0
    18e4:	00001077 	andeq	r1, r0, r7, ror r0
    18e8:	00000000 	andeq	r0, r0, r0
    18ec:	054c0000 	strbeq	r0, [ip]
    18f0:	054e0000 	strbeq	r0, [lr]
    18f4:	00020000 	andeq	r0, r2, r0
    18f8:	054e007d 	strbeq	r0, [lr, #-125]	; 0x7d
    18fc:	05500000 	ldrbeq	r0, [r0]
    1900:	00020000 	andeq	r0, r2, r0
    1904:	0550087d 	ldrbeq	r0, [r0, #-2173]	; 0x87d
    1908:	05520000 	ldrbeq	r0, [r2]
    190c:	00020000 	andeq	r0, r2, r0
    1910:	0552207d 	ldrbeq	r2, [r2, #-125]	; 0x7d
    1914:	06600000 	strbteq	r0, [r0], -r0
    1918:	00020000 	andeq	r0, r2, r0
    191c:	00002077 	andeq	r2, r0, r7, ror r0
    1920:	00000000 	andeq	r0, r0, r0
    1924:	06600000 	strbteq	r0, [r0], -r0
    1928:	06620000 	strbteq	r0, [r2], -r0
    192c:	00020000 	andeq	r0, r2, r0
    1930:	0662007d 			; <UNDEFINED> instruction: 0x0662007d
    1934:	06640000 	strbteq	r0, [r4], -r0
    1938:	00020000 	andeq	r0, r2, r0
    193c:	0664087d 			; <UNDEFINED> instruction: 0x0664087d
    1940:	06660000 	strbteq	r0, [r6], -r0
    1944:	00020000 	andeq	r0, r2, r0
    1948:	0666207d 			; <UNDEFINED> instruction: 0x0666207d
    194c:	07940000 	ldreq	r0, [r4, r0]
    1950:	00020000 	andeq	r0, r2, r0
    1954:	00002077 	andeq	r2, r0, r7, ror r0
    1958:	00000000 	andeq	r0, r0, r0
    195c:	07940000 	ldreq	r0, [r4, r0]
    1960:	07960000 	ldreq	r0, [r6, r0]
    1964:	00020000 	andeq	r0, r2, r0
    1968:	0796007d 			; <UNDEFINED> instruction: 0x0796007d
    196c:	07980000 	ldreq	r0, [r8, r0]
    1970:	00020000 	andeq	r0, r2, r0
    1974:	0798087d 			; <UNDEFINED> instruction: 0x0798087d
    1978:	079a0000 	ldreq	r0, [sl, r0]
    197c:	00020000 	andeq	r0, r2, r0
    1980:	079a187d 			; <UNDEFINED> instruction: 0x079a187d
    1984:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1988:	00020000 	andeq	r0, r2, r0
    198c:	00001877 	andeq	r1, r0, r7, ror r8
    1990:	00000000 	andeq	r0, r0, r0
    1994:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1998:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    199c:	00020000 	andeq	r0, r2, r0
    19a0:	0802007d 	stmdaeq	r2, {r0, r2, r3, r4, r5, r6}
    19a4:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    19a8:	00020000 	andeq	r0, r2, r0
    19ac:	0804087d 	stmdaeq	r4, {r0, r2, r3, r4, r5, r6, fp}
    19b0:	08060000 	stmdaeq	r6, {}	; <UNPREDICTABLE>
    19b4:	00020000 	andeq	r0, r2, r0
    19b8:	0806187d 	stmdaeq	r6, {r0, r2, r3, r4, r5, r6, fp, ip}
    19bc:	09660000 	stmdbeq	r6!, {}^	; <UNPREDICTABLE>
    19c0:	00020000 	andeq	r0, r2, r0
    19c4:	00001877 	andeq	r1, r0, r7, ror r8
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	09680000 	stmdbeq	r8!, {}^	; <UNPREDICTABLE>
    19d0:	096a0000 	stmdbeq	sl!, {}^	; <UNPREDICTABLE>
    19d4:	00020000 	andeq	r0, r2, r0
    19d8:	096a007d 	stmdbeq	sl!, {r0, r2, r3, r4, r5, r6}^
    19dc:	096c0000 	stmdbeq	ip!, {}^	; <UNPREDICTABLE>
    19e0:	00020000 	andeq	r0, r2, r0
    19e4:	096c087d 	stmdbeq	ip!, {r0, r2, r3, r4, r5, r6, fp}^
    19e8:	096e0000 	stmdbeq	lr!, {}^	; <UNPREDICTABLE>
    19ec:	00020000 	andeq	r0, r2, r0
    19f0:	096e207d 	stmdbeq	lr!, {r0, r2, r3, r4, r5, r6, sp}^
    19f4:	0aac0000 	beq	feb019fc <uiXorRegsMaskBackup+0xbeae8c20>
    19f8:	00020000 	andeq	r0, r2, r0
    19fc:	00002077 	andeq	r2, r0, r7, ror r0
	...
    1a08:	00020000 	andeq	r0, r2, r0
    1a0c:	00020000 	andeq	r0, r2, r0
    1a10:	0002007d 	andeq	r0, r2, sp, ror r0
    1a14:	00040000 	andeq	r0, r4, r0
    1a18:	00020000 	andeq	r0, r2, r0
    1a1c:	0004047d 	andeq	r0, r4, sp, ror r4
    1a20:	00060000 	andeq	r0, r6, r0
    1a24:	00020000 	andeq	r0, r2, r0
    1a28:	0006187d 	andeq	r1, r6, sp, ror r8
    1a2c:	001c0000 	andseq	r0, ip, r0
    1a30:	00020000 	andeq	r0, r2, r0
    1a34:	00001877 	andeq	r1, r0, r7, ror r8
    1a38:	00000000 	andeq	r0, r0, r0
    1a3c:	001c0000 	andseq	r0, ip, r0
    1a40:	001e0000 	andseq	r0, lr, r0
    1a44:	00020000 	andeq	r0, r2, r0
    1a48:	001e007d 	andseq	r0, lr, sp, ror r0
    1a4c:	00200000 	eoreq	r0, r0, r0
    1a50:	00020000 	andeq	r0, r2, r0
    1a54:	00200c7d 	eoreq	r0, r0, sp, ror ip
    1a58:	00220000 	eoreq	r0, r2, r0
    1a5c:	00020000 	andeq	r0, r2, r0
    1a60:	0022207d 	eoreq	r2, r2, sp, ror r0
    1a64:	00940000 	addseq	r0, r4, r0
    1a68:	00020000 	andeq	r0, r2, r0
    1a6c:	00002077 	andeq	r2, r0, r7, ror r0
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	00940000 	addseq	r0, r4, r0
    1a78:	00960000 	addseq	r0, r6, r0
    1a7c:	00020000 	andeq	r0, r2, r0
    1a80:	0096007d 	addseq	r0, r6, sp, ror r0
    1a84:	00980000 	addseq	r0, r8, r0
    1a88:	00020000 	andeq	r0, r2, r0
    1a8c:	0098087d 	addseq	r0, r8, sp, ror r8
    1a90:	009a0000 	addseq	r0, sl, r0
    1a94:	00020000 	andeq	r0, r2, r0
    1a98:	009a207d 	addseq	r2, sl, sp, ror r0
    1a9c:	05dc0000 	ldrbeq	r0, [ip]
    1aa0:	00020000 	andeq	r0, r2, r0
    1aa4:	00002077 	andeq	r2, r0, r7, ror r0
    1aa8:	00000000 	andeq	r0, r0, r0
    1aac:	05dc0000 	ldrbeq	r0, [ip]
    1ab0:	05de0000 	ldrbeq	r0, [lr]
    1ab4:	00020000 	andeq	r0, r2, r0
    1ab8:	05de007d 	ldrbeq	r0, [lr, #125]	; 0x7d
    1abc:	05e00000 	strbeq	r0, [r0]!
    1ac0:	00020000 	andeq	r0, r2, r0
    1ac4:	05e00c7d 	strbeq	r0, [r0, #3197]!	; 0xc7d
    1ac8:	05e20000 	strbeq	r0, [r2]!
    1acc:	00020000 	andeq	r0, r2, r0
    1ad0:	05e2307d 	strbeq	r3, [r2, #125]!	; 0x7d
    1ad4:	0c440000 	mareq	acc0, r0, r4
    1ad8:	00020000 	andeq	r0, r2, r0
    1adc:	00003077 	andeq	r3, r0, r7, ror r0
	...
    1ae8:	00020000 	andeq	r0, r2, r0
    1aec:	00020000 	andeq	r0, r2, r0
    1af0:	0002007d 	andeq	r0, r2, sp, ror r0
    1af4:	00040000 	andeq	r0, r4, r0
    1af8:	00020000 	andeq	r0, r2, r0
    1afc:	0004047d 	andeq	r0, r4, sp, ror r4
    1b00:	00060000 	andeq	r0, r6, r0
    1b04:	00020000 	andeq	r0, r2, r0
    1b08:	0006187d 	andeq	r1, r6, sp, ror r8
    1b0c:	001c0000 	andseq	r0, ip, r0
    1b10:	00020000 	andeq	r0, r2, r0
    1b14:	00001877 	andeq	r1, r0, r7, ror r8
    1b18:	00000000 	andeq	r0, r0, r0
    1b1c:	001c0000 	andseq	r0, ip, r0
    1b20:	001e0000 	andseq	r0, lr, r0
    1b24:	00020000 	andeq	r0, r2, r0
    1b28:	001e007d 	andseq	r0, lr, sp, ror r0
    1b2c:	00200000 	eoreq	r0, r0, r0
    1b30:	00020000 	andeq	r0, r2, r0
    1b34:	0020087d 	eoreq	r0, r0, sp, ror r8
    1b38:	00220000 	eoreq	r0, r2, r0
    1b3c:	00020000 	andeq	r0, r2, r0
    1b40:	0022207d 	eoreq	r2, r2, sp, ror r0
    1b44:	01800000 	orreq	r0, r0, r0
    1b48:	00020000 	andeq	r0, r2, r0
    1b4c:	00002077 	andeq	r2, r0, r7, ror r0
    1b50:	00000000 	andeq	r0, r0, r0
    1b54:	01800000 	orreq	r0, r0, r0
    1b58:	01820000 	orreq	r0, r2, r0
    1b5c:	00020000 	andeq	r0, r2, r0
    1b60:	0182007d 	orreq	r0, r2, sp, ror r0
    1b64:	01840000 	orreq	r0, r4, r0
    1b68:	00020000 	andeq	r0, r2, r0
    1b6c:	0184087d 	orreq	r0, r4, sp, ror r8
    1b70:	01860000 	orreq	r0, r6, r0
    1b74:	00020000 	andeq	r0, r2, r0
    1b78:	0186207d 	orreq	r2, r6, sp, ror r0
    1b7c:	02de0000 	sbcseq	r0, lr, #0
    1b80:	00020000 	andeq	r0, r2, r0
    1b84:	00002077 	andeq	r2, r0, r7, ror r0
    1b88:	00000000 	andeq	r0, r0, r0
    1b8c:	02e00000 	rsceq	r0, r0, #0
    1b90:	02e20000 	rsceq	r0, r2, #0
    1b94:	00020000 	andeq	r0, r2, r0
    1b98:	02e2007d 	rsceq	r0, r2, #125	; 0x7d
    1b9c:	02e40000 	rsceq	r0, r4, #0
    1ba0:	00020000 	andeq	r0, r2, r0
    1ba4:	02e40c7d 	rsceq	r0, r4, #32000	; 0x7d00
    1ba8:	02e60000 	rsceq	r0, r6, #0
    1bac:	00030000 	andeq	r0, r3, r0
    1bb0:	e601987d 			; <UNDEFINED> instruction: 0xe601987d
    1bb4:	e8000002 	stmda	r0, {r1}
    1bb8:	03000007 	movweq	r0, #7
    1bbc:	01807700 	orreq	r7, r0, r0, lsl #14
	...
    1bc8:	000007e8 	andeq	r0, r0, r8, ror #15
    1bcc:	000007ea 	andeq	r0, r0, sl, ror #15
    1bd0:	007d0002 	rsbseq	r0, sp, r2
    1bd4:	000007ea 	andeq	r0, r0, sl, ror #15
    1bd8:	000007ec 	andeq	r0, r0, ip, ror #15
    1bdc:	047d0002 	ldrbteq	r0, [sp], #-2
    1be0:	000007ec 	andeq	r0, r0, ip, ror #15
    1be4:	000007ee 	andeq	r0, r0, lr, ror #15
    1be8:	187d0002 	ldmdane	sp!, {r1}^
    1bec:	000007ee 	andeq	r0, r0, lr, ror #15
    1bf0:	0000083a 	andeq	r0, r0, sl, lsr r8
    1bf4:	18770002 	ldmdane	r7!, {r1}^
	...
    1c00:	0000083c 	andeq	r0, r0, ip, lsr r8
    1c04:	0000083e 	andeq	r0, r0, lr, lsr r8
    1c08:	007d0002 	rsbseq	r0, sp, r2
    1c0c:	0000083e 	andeq	r0, r0, lr, lsr r8
    1c10:	00000840 	andeq	r0, r0, r0, asr #16
    1c14:	087d0002 	ldmdaeq	sp!, {r1}^
    1c18:	00000840 	andeq	r0, r0, r0, asr #16
    1c1c:	00000842 	andeq	r0, r0, r2, asr #16
    1c20:	307d0002 	rsbscc	r0, sp, r2
    1c24:	00000842 	andeq	r0, r0, r2, asr #16
    1c28:	00000970 	andeq	r0, r0, r0, ror r9
    1c2c:	28770002 	ldmdacs	r7!, {r1}^
	...
    1c38:	00000970 	andeq	r0, r0, r0, ror r9
    1c3c:	00000972 	andeq	r0, r0, r2, ror r9
    1c40:	007d0002 	rsbseq	r0, sp, r2
    1c44:	00000972 	andeq	r0, r0, r2, ror r9
    1c48:	00000974 	andeq	r0, r0, r4, ror r9
    1c4c:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1c50:	00000974 	andeq	r0, r0, r4, ror r9
    1c54:	00000976 	andeq	r0, r0, r6, ror r9
    1c58:	887d0003 	ldmdahi	sp!, {r0, r1}^
    1c5c:	00097601 	andeq	r7, r9, r1, lsl #12
    1c60:	000bec00 	andeq	lr, fp, r0, lsl #24
    1c64:	77000300 	strvc	r0, [r0, -r0, lsl #6]
    1c68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c6c:	00000000 	andeq	r0, r0, r0
    1c70:	0bec0000 	bleq	ffb01c78 <uiXorRegsMaskBackup+0xbfae8e9c>
    1c74:	0bee0000 	bleq	ffb81c7c <uiXorRegsMaskBackup+0xbfb68ea0>
    1c78:	00020000 	andeq	r0, r2, r0
    1c7c:	0bee007d 	bleq	ffb81e78 <uiXorRegsMaskBackup+0xbfb6909c>
    1c80:	0bf00000 	bleq	ffc01c88 <uiXorRegsMaskBackup+0xbfbe8eac>
    1c84:	00020000 	andeq	r0, r2, r0
    1c88:	0bf00c7d 	bleq	ffc04e84 <uiXorRegsMaskBackup+0xbfbec0a8>
    1c8c:	0bf20000 	bleq	ffc81c94 <uiXorRegsMaskBackup+0xbfc68eb8>
    1c90:	00030000 	andeq	r0, r3, r0
    1c94:	f201887d 	vtst.8	q4, <illegal reg q0.5>, <illegal reg q14.5>
    1c98:	1c00000b 	wstrbne	wr0, [r0], #-11
    1c9c:	0300000e 	movweq	r0, #14
    1ca0:	00f07700 	rscseq	r7, r0, r0, lsl #14
	...
    1cac:	00000e1c 	andeq	r0, r0, ip, lsl lr
    1cb0:	00000e1e 	andeq	r0, r0, lr, lsl lr
    1cb4:	007d0002 	rsbseq	r0, sp, r2
    1cb8:	00000e1e 	andeq	r0, r0, lr, lsl lr
    1cbc:	00000e20 	andeq	r0, r0, r0, lsr #28
    1cc0:	087d0002 	ldmdaeq	sp!, {r1}^
    1cc4:	00000e20 	andeq	r0, r0, r0, lsr #28
    1cc8:	00000e22 	andeq	r0, r0, r2, lsr #28
    1ccc:	307d0002 	rsbscc	r0, sp, r2
    1cd0:	00000e22 	andeq	r0, r0, r2, lsr #28
    1cd4:	00000f1c 	andeq	r0, r0, ip, lsl pc
    1cd8:	28770002 	ldmdacs	r7!, {r1}^
	...
    1ce4:	00000f1c 	andeq	r0, r0, ip, lsl pc
    1ce8:	00000f1e 	andeq	r0, r0, lr, lsl pc
    1cec:	007d0002 	rsbseq	r0, sp, r2
    1cf0:	00000f1e 	andeq	r0, r0, lr, lsl pc
    1cf4:	00000f20 	andeq	r0, r0, r0, lsr #30
    1cf8:	0c7d0002 	wldrheq	wr0, [sp], #-2
    1cfc:	00000f20 	andeq	r0, r0, r0, lsr #30
    1d00:	00000f22 	andeq	r0, r0, r2, lsr #30
    1d04:	c87d0003 	ldmdagt	sp!, {r0, r1}^
    1d08:	000f2200 	andeq	r2, pc, r0, lsl #4
    1d0c:	00109400 	andseq	r9, r0, r0, lsl #8
    1d10:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1d14:	00000030 	andeq	r0, r0, r0, lsr r0
    1d18:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	400040b0 	strhmi	r4, [r0], -r0
  14:	00000ad2 	ldrdeq	r0, [r0], -r2
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0b310002 	bleq	c40034 <MV_CPU_LE+0xc40033>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40004b84 	andmi	r4, r0, r4, lsl #23
  34:	00002510 	andeq	r2, r0, r0, lsl r5
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	173b0002 	ldrne	r0, [fp, -r2]!
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40007094 	mulmi	r0, r4, r0
  54:	0000026e 	andeq	r0, r0, lr, ror #4
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	1aad0002 	bne	feb40074 <uiXorRegsMaskBackup+0xbeb27298>
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40007304 	andmi	r7, r0, r4, lsl #6
  74:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	22ec0002 	rsccs	r0, ip, #2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	400080d4 	ldrdmi	r8, [r0], -r4
  94:	000000d6 	ldrdeq	r0, [r0], -r6
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	23a20002 			; <UNDEFINED> instruction: 0x23a20002
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	400081ac 	andmi	r8, r0, ip, lsr #3
  b4:	00001ce2 	andeq	r1, r0, r2, ror #25
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	2b9a0002 	blcs	fe6800d4 <uiXorRegsMaskBackup+0xbe6672f8>
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40009e90 	mulmi	r0, r0, lr
  d4:	0000009c 	muleq	r0, ip, r0
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	2ca30002 	wstrbcs	wr0, [r3], #2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	40009f2c 	andmi	r9, r0, ip, lsr #30
  f4:	00001028 	andeq	r1, r0, r8, lsr #32
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	34770002 	ldrbtcc	r0, [r7], #-2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	4000af54 	andmi	sl, r0, r4, asr pc
 114:	0000237c 	andeq	r2, r0, ip, ror r3
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	40b60002 	adcsmi	r0, r6, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	4000d2d0 	ldrdmi	sp, [r0], -r0
 134:	00000e38 	andeq	r0, r0, r8, lsr lr
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	45f20002 	ldrbmi	r0, [r2, #2]!
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	4000e108 	andmi	lr, r0, r8, lsl #2
 154:	00000a58 	andeq	r0, r0, r8, asr sl
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4f790002 	svcmi	0x00790002
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	4000eb60 	andmi	lr, r0, r0, ror #22
 174:	00001372 	andeq	r1, r0, r2, ror r3
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	561a0002 	ldrpl	r0, [sl], -r2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	4000fed4 	ldrdmi	pc, [r0], -r4
 194:	00000aac 	andeq	r0, r0, ip, lsr #21
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	5d480002 	wstrhpl	wr0, [r8, #-2]
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	40010980 	andmi	r0, r1, r0, lsl #19
 1b4:	00000c44 	andeq	r0, r0, r4, asr #24
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	61840002 	orrvs	r0, r4, r2
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	400115c4 	andmi	r1, r1, r4, asr #11
 1d4:	00001094 	muleq	r0, r4, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000253 	andeq	r0, r0, r3, asr r2
       4:	009d0002 	addseq	r0, sp, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	2e010000 	worcs	wr0, wr1, wr0
      1c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      20:	766d0000 	strbtvc	r0, [sp], -r0
      24:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
      28:	00010068 	andeq	r0, r1, r8, rrx
      2c:	72646400 	rsbvc	r6, r4, #0
      30:	6e695f33 	mcrvs	15, 3, r5, cr9, cr3, {1}
      34:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
      38:	00000000 	andeq	r0, r0, r0
      3c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
      40:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
      44:	00682e74 	rsbeq	r2, r8, r4, ror lr
      48:	62000000 	andvs	r0, r0, #0
      4c:	685f6e69 	ldmdavs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
      50:	745f7264 	ldrbvc	r7, [pc], #-612	; 58 <MV_CPU_LE+0x57>
      54:	2e697377 	mcrcs	3, 3, r7, cr9, cr7, {3}
      58:	00010068 	andeq	r0, r1, r8, rrx
      5c:	72646400 	rsbvc	r6, r4, #0
      60:	78615f33 	stmdavc	r1!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
      64:	636d5f70 	cmnvs	sp, #448	; 0x1c0
      68:	6174735f 	cmnvs	r4, pc, asr r3
      6c:	2e636974 	mcrcs	9, 3, r6, cr3, cr4, {3}
      70:	00010068 	andeq	r0, r1, r8, rrx
      74:	72646400 	rsbvc	r6, r4, #0
      78:	78615f33 	stmdavc	r1!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, lr}^
      7c:	72745f70 	rsbsvc	r5, r4, #448	; 0x1c0
      80:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
      84:	735f676e 	cmpvc	pc, #28835840	; 0x1b80000
      88:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
      8c:	00682e63 	rsbeq	r2, r8, r3, ror #28
      90:	64000001 	strvs	r0, [r0], #-1
      94:	5f337264 	svcpl	0x00337264
      98:	5f707861 	svcpl	0x00707861
      9c:	73726176 	cmnvc	r2, #-2147483619	; 0x8000001d
      a0:	0100682e 	tsteq	r0, lr, lsr #16
      a4:	00000000 	andeq	r0, r0, r0
      a8:	40b00205 	adcsmi	r0, r0, r5, lsl #4
      ac:	81034000 	mrshi	r4, (UNDEF: 3)
      b0:	3e4d0103 	wmacucc	wr0, wr13, wr3
      b4:	03020421 	movweq	r0, #9249	; 0x2421
      b8:	3e667de7 	cdpcc	13, 6, cr7, cr6, cr7, {7}
      bc:	403d3d3f 	eorsmi	r3, sp, pc, lsr sp
      c0:	f83d3d42 			; <UNDEFINED> instruction: 0xf83d3d42
      c4:	02040200 	andeq	r0, r4, #0
      c8:	02003c06 	andeq	r3, r0, #1536	; 0x600
      cc:	063c0104 	ldrteq	r0, [ip], -r4, lsl #2
      d0:	11036a5c 	tstne	r3, ip, asr sl
      d4:	5b2f2f3c 	blpl	bcbdcc <MV_CPU_LE+0xbcbdcb>
      d8:	bbe83d3e 	bllt	ffa0f5d8 <uiXorRegsMaskBackup+0xbf9f67fc>
      dc:	bcbcbb76 	vldmialt	ip!, {d11-<overflow reg d69>}
      e0:	6b9f32bc 	blvs	fe7ccbd8 <uiXorRegsMaskBackup+0xbe7b3dfc>
      e4:	e53e3d3e 	ldr	r3, [lr, #-3390]!	; 0xd3e
      e8:	040200e5 	streq	r0, [r2], #-229	; 0xe5
      ec:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
      f0:	3d40593d 	stclcc	9, cr5, [r0, #-244]	; 0xffffff0c
      f4:	913d3f3e 	teqls	sp, lr, lsr pc
      f8:	0359ad44 	cmpeq	r9, #4352	; 0x1100
      fc:	3d913c19 	ldccc	12, cr3, [r1, #100]	; 0x64
     100:	41599f5e 	cmpmi	r9, lr, asr pc
     104:	0076755b 	rsbseq	r7, r6, fp, asr r5
     108:	06010402 	streq	r0, [r1], -r2, lsl #8
     10c:	75ad063c 	strvc	r0, [sp, #1596]!	; 0x63c
     110:	00741503 	rsbseq	r1, r4, r3, lsl #10
     114:	76010402 	strvc	r0, [r1], -r2, lsl #8
     118:	01040200 	mrseq	r0, R12_usr
     11c:	4d08449f 	stcmi	4, cr4, [r8, #-636]	; 0xfffffd84
     120:	9f3c0903 	svcls	0x003c0903
     124:	86755b6a 	ldrbthi	r5, [r5], -sl, ror #22
     128:	853d7559 	ldrhi	r7, [sp, #-1369]!	; 0x559
     12c:	6c4b7576 	mcrrvs	5, 7, r7, fp, cr6
     130:	0b032f5b 	bleq	cbea4 <MV_CPU_LE+0xcbea3>
     134:	76409e08 	strbvc	r9, [r0], -r8, lsl #28
     138:	21a27567 			; <UNDEFINED> instruction: 0x21a27567
     13c:	40820b03 	addmi	r0, r2, r3, lsl #22
     140:	a1756975 	cmnge	r5, r5, ror r9
     144:	820b0321 	andhi	r0, fp, #-2080374784	; 0x84000000
     148:	003e3d3f 	eorseq	r3, lr, pc, lsr sp
     14c:	06010402 	streq	r0, [r1], -r2, lsl #8
     150:	2108063c 	tstcs	r8, ip, lsr r6
     154:	21305a3d 	teqcs	r0, sp, lsr sl
     158:	7400ed03 	strvc	lr, [r0], #-3331	; 0xd03
     15c:	3d757677 	ldclcc	6, cr7, [r5, #-476]!	; 0xfffffe24
     160:	0b032192 	bleq	c87b0 <MV_CPU_LE+0xc87af>
     164:	11034082 	smlabbne	r3, r2, r0, r4
     168:	02004b3c 	andeq	r4, r0, #61440	; 0xf000
     16c:	c8060104 	stmdagt	r6, {r2, r8}
     170:	01040200 	mrseq	r0, R12_usr
     174:	0200c906 	andeq	ip, r0, #98304	; 0x18000
     178:	3e8f0104 	wmadducc	wr0, wr15, wr4
     17c:	0402002b 	streq	r0, [r2], #-43	; 0x2b
     180:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     184:	21032f43 	tstcs	r3, r3, asr #30
     188:	3d3e68c8 	ldccc	8, cr6, [lr, #-800]!	; 0xfffffce0
     18c:	002f3d3d 	eoreq	r3, pc, sp, lsr sp	; <UNPREDICTABLE>
     190:	06010402 	streq	r0, [r1], -r2, lsl #8
     194:	4c3d063c 	ldcmi	6, cr0, [sp], #-240	; 0xffffff10
     198:	5976e53e 	ldmdbpl	r6!, {r1, r2, r3, r4, r5, r8, sl, sp, lr, pc}^
     19c:	0903673f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}
     1a0:	2e74033c 	mrccs	3, 3, r0, cr4, cr12, {1}
     1a4:	200d0332 	andcs	r0, sp, r2, lsr r3
     1a8:	740b032f 	strvc	r0, [fp], #-815	; 0x32f
     1ac:	3d3d3e3e 	ldccc	14, cr3, [sp, #-248]!	; 0xffffff08
     1b0:	d73e3d3d 			; <UNDEFINED> instruction: 0xd73e3d3d
     1b4:	0d032f5a 	stceq	15, cr2, [r3, #-360]	; 0xfffffe98
     1b8:	ca084b82 	bgt	212fc8 <MV_CPU_LE+0x212fc7>
     1bc:	3f3f3f3f 	svccc	0x003f3f3f
     1c0:	3f3f3f3f 	svccc	0x003f3f3f
     1c4:	03303f3f 	teqeq	r0, #252	; 0xfc
     1c8:	024b660c 	subeq	r6, fp, #12582912	; 0xc00000
     1cc:	3f3f1426 	svccc	0x003f1426
     1d0:	3f3f3f3f 	svccc	0x003f3f3f
     1d4:	3f3f3f3f 	svccc	0x003f3f3f
     1d8:	660a0330 			; <UNDEFINED> instruction: 0x660a0330
     1dc:	4b3f3d3e 	blmi	fcf6dc <MV_CPU_LE+0xfcf6db>
     1e0:	0200489f 	andeq	r4, r0, #10420224	; 0x9f0000
     1e4:	4a060104 	bmi	1805fc <MV_CPU_LE+0x1805fb>
     1e8:	03214006 	teqeq	r1, #6
     1ec:	91307409 	teqls	r0, r9, lsl #8
     1f0:	03581503 	cmpeq	r8, #12582912	; 0xc00000
     1f4:	21883c09 	orrcs	r3, r8, r9, lsl #24
     1f8:	00404b85 	subeq	r4, r0, r5, lsl #23
     1fc:	4b020402 	blmi	8120c <MV_CPU_LE+0x8120b>
     200:	02040200 	andeq	r0, r4, #0
     204:	02002d08 	andeq	r2, r0, #512	; 0x200
     208:	4a060104 	bmi	180620 <MV_CPU_LE+0x18061f>
     20c:	3d774106 	wldrdcc	wr4, [r7, #-24]!	; 0xffffffe8
     210:	f49f4b3d 			; <UNDEFINED> instruction: 0xf49f4b3d
     214:	223d223d 	eorscs	r2, sp, #-805306365	; 0xd0000003
     218:	223d223d 	eorscs	r2, sp, #-805306365	; 0xd0000003
     21c:	83ad674b 			; <UNDEFINED> instruction: 0x83ad674b
     220:	6a03bbad 	bvs	ef0dc <MV_CPU_LE+0xef0db>
     224:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     228:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     22c:	773c1903 	ldrvc	r1, [ip, -r3, lsl #18]!
     230:	02003e4c 	andeq	r3, r0, #1216	; 0x4c0
     234:	004b0204 	subeq	r0, fp, r4, lsl #4
     238:	f1020402 			; <UNDEFINED> instruction: 0xf1020402
     23c:	01040200 	mrseq	r0, R12_usr
     240:	41064a06 	tstmi	r6, r6, lsl #20
     244:	679f4b5a 			; <UNDEFINED> instruction: 0x679f4b5a
     248:	0402001d 	streq	r0, [r2], #-29
     24c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     250:	06026743 	streq	r6, [r2], -r3, asr #14
     254:	ea010100 	b	4065c <MV_CPU_LE+0x4065b>
     258:	02000005 	andeq	r0, r0, #5
     25c:	00006500 	andeq	r6, r0, r0, lsl #10
     260:	fb010200 	blx	40a6a <MV_CPU_LE+0x40a69>
     264:	01000d0e 	tsteq	r0, lr, lsl #26
     268:	00010101 	andeq	r0, r1, r1, lsl #2
     26c:	00010000 	andeq	r0, r1, r0
     270:	2f2e0100 	svccs	0x002e0100
     274:	00636e69 	rsbeq	r6, r3, r9, ror #28
     278:	5f766d00 	svcpl	0x00766d00
     27c:	682e736f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
     280:	00000100 	andeq	r0, r0, r0, lsl #2
     284:	6948766d 	stmdbvs	r8, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
     288:	70536867 	subsvc	r6, r3, r7, ror #16
     28c:	45646565 	strbmi	r6, [r4, #-1381]!	; 0x565
     290:	694c766e 	stmdbvs	ip, {r1, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
     294:	00632e62 	rsbeq	r2, r3, r2, ror #28
     298:	6d000000 	wstrbvs	wr0, [r0]
     29c:	67694876 			; <UNDEFINED> instruction: 0x67694876
     2a0:	65705368 	ldrbvs	r5, [r0, #-872]!	; 0x368
     2a4:	6e456465 	cdpvs	4, 4, cr6, cr5, cr5, {3}
     2a8:	65705376 	ldrbvs	r5, [r0, #-886]!	; 0x376
     2ac:	00682e63 	rsbeq	r2, r8, r3, ror #28
     2b0:	62000000 	andvs	r0, r0, #0
     2b4:	685f6e69 	ldmdavs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     2b8:	745f7264 	ldrbvc	r7, [pc], #-612	; 2c0 <MV_CPU_LE+0x2bf>
     2bc:	2e697377 	mcrcs	3, 3, r7, cr9, cr7, {3}
     2c0:	00010068 	andeq	r0, r1, r8, rrx
     2c4:	05000000 	streq	r0, [r0]
     2c8:	004b8402 	subeq	r8, fp, r2, lsl #8
     2cc:	03810340 	orreq	r0, r1, #1
     2d0:	213e4d01 	teqcs	lr, r1, lsl #26
     2d4:	dd030204 	stcle	2, cr0, [r3, #-16]
     2d8:	0a03667d 	beq	d9cd4 <MV_CPU_LE+0xd9cd3>
     2dc:	2e10032e 	cdpcs	3, 1, cr0, cr0, cr14, {1}
     2e0:	5aad2f4d 	bpl	feb4c01c <uiXorRegsMaskBackup+0xbeb33240>
     2e4:	3d7a694b 	ldclcc	9, cr6, [sl, #-300]!	; 0xfffffed4
     2e8:	3d15083d 	ldccc	8, cr0, [r5, #-244]	; 0xffffff0c
     2ec:	3d2f3d3d 	stccc	13, cr3, [pc, #-244]!	; 200 <MV_CPU_LE+0x1ff>
     2f0:	77213ee5 	strvc	r3, [r1, -r5, ror #29]!
     2f4:	02003f40 	andeq	r3, r0, #256	; 0x100
     2f8:	3c060104 	wstrwcc	wr0, [r6], #-16
     2fc:	3d5a3e06 	ldclcc	14, cr3, [sl, #-24]	; 0xffffffe8
     300:	3d15083d 	ldccc	8, cr0, [r5, #-244]	; 0xffffff0c
     304:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
     308:	25564be5 	ldrbcs	r4, [r6, #-3045]	; 0xbe5
     30c:	03ad593d 			; <UNDEFINED> instruction: 0x03ad593d
     310:	0a036678 	beq	d9cf8 <MV_CPU_LE+0xd9cf7>
     314:	2ff52f20 	svccs	0x00f52f20
     318:	403e773d 	eorsmi	r7, lr, sp, lsr r7
     31c:	684b5975 	stmdavs	fp, {r0, r2, r4, r5, r6, r8, fp, ip, lr}^
     320:	4b685977 	blmi	1a16904 <MV_CPU_LE+0x1a16903>
     324:	753e7721 	ldrvc	r7, [lr, #-1825]!	; 0x721
     328:	30587759 	subscc	r7, r8, r9, asr r7
     32c:	3e3d3d3d 	mrccc	13, 1, r3, cr13, cr13, {1}
     330:	3d3d1408 	ldccc	4, cr1, [sp, #-32]!	; 0xffffffe0
     334:	223d3d22 	eorscs	r3, sp, #2176	; 0x880
     338:	3d223d3d 	stccc	13, cr3, [r2, #-244]!	; 0xffffff0c
     33c:	083e223d 	ldmdaeq	lr!, {r0, r2, r3, r4, r5, r9, sp}
     340:	233d3dbc 	teqcs	sp, #12032	; 0x2f00
     344:	00223d59 	eoreq	r3, r2, r9, asr sp
     348:	06010402 	streq	r0, [r1], -r2, lsl #8
     34c:	3d3d063c 	ldccc	6, cr0, [sp, #-240]!	; 0xffffff10
     350:	01040200 	mrseq	r0, R12_usr
     354:	67063c06 	strvs	r3, [r6, -r6, lsl #24]
     358:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     35c:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     360:	02003d3d 	andeq	r3, r0, #3904	; 0xf40
     364:	3c060104 	wstrwcc	wr0, [r6], #-16
     368:	003d6706 	eorseq	r6, sp, r6, lsl #14
     36c:	06010402 	streq	r0, [r1], -r2, lsl #8
     370:	3d67063c 	stclcc	6, cr0, [r7, #-240]!	; 0xffffff10
     374:	01040200 	mrseq	r0, R12_usr
     378:	67063c06 	strvs	r3, [r6, -r6, lsl #24]
     37c:	223d223d 	eorscs	r2, sp, #-805306365	; 0xd0000003
     380:	66033d59 			; <UNDEFINED> instruction: 0x66033d59
     384:	0e033320 	cdpeq	3, 0, cr3, cr3, cr0, {1}
     388:	c922352e 	stmdbgt	r2!, {r1, r2, r3, r5, r8, sl, ip, sp}
     38c:	2fd61303 	svccs	0x00d61303
     390:	3f162502 	svccc	0x00162502
     394:	69303e40 	ldmdbvs	r0!, {r6, r9, sl, fp, ip, sp}
     398:	1625022f 	strtne	r0, [r5], -pc, lsr #4
     39c:	303f4040 	eorscc	r4, pc, r0, asr #32
     3a0:	75754068 	ldrbvc	r4, [r5, #-104]!	; 0x68
     3a4:	3d5978d7 	ldclcc	8, cr7, [r9, #-860]	; 0xfffffca4
     3a8:	4b77ada0 	blmi	1deba30 <MV_CPU_LE+0x1deba2f>
     3ac:	4a0a034f 	bmi	2810f0 <MV_CPU_LE+0x2810ef>
     3b0:	59595d4b 	ldmdbpl	r9, {r0, r1, r3, r6, r8, sl, fp, ip, lr}^
     3b4:	4d4b1408 	stclmi	4, cr1, [fp, #-32]	; 0xffffffe0
     3b8:	2491e608 	ldrcs	lr, [r1], #1544	; 0x608
     3bc:	224b224b 	subcs	r2, fp, #-1342177276	; 0xb0000004
     3c0:	224b2391 	subcs	r2, fp, #1140850690	; 0x44000002
     3c4:	224b224b 	subcs	r2, fp, #-1342177276	; 0xb0000004
     3c8:	4c4b234b 	mcrrmi	3, 4, r2, fp, cr11
     3cc:	31aead2f 			; <UNDEFINED> instruction: 0x31aead2f
     3d0:	6a4c67ad 	bvs	131a28c <MV_CPU_LE+0x131a28b>
     3d4:	844b5b59 	strbhi	r5, [fp], #-2905	; 0xb59
     3d8:	02040200 	andeq	r0, r4, #0
     3dc:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     3e0:	4c060104 	wstrwmi	wr0, [r6], #-16
     3e4:	01040200 	mrseq	r0, R12_usr
     3e8:	04020084 	streq	r0, [r2], #-132	; 0x84
     3ec:	02006701 	andeq	r6, r0, #262144	; 0x40000
     3f0:	00760104 	rsbseq	r0, r6, r4, lsl #2
     3f4:	03010402 	movweq	r0, #5122	; 0x1402
     3f8:	0a036679 	beq	d9de4 <MV_CPU_LE+0xd9de3>
     3fc:	bb786720 	bllt	1e1a084 <MV_CPU_LE+0x1e1a083>
     400:	594f674b 	stmdbpl	pc, {r0, r1, r3, r6, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
     404:	83920885 	orrshi	r0, r2, #8716288	; 0x850000
     408:	08839408 	stmeq	r3, {r3, sl, ip, pc}
     40c:	08720394 	ldmdaeq	r2!, {r2, r4, r7, r8, r9}^
     410:	02001e9e 	andeq	r1, r0, #2528	; 0x9e0
     414:	66060104 	strvs	r0, [r6], -r4, lsl #2
     418:	82160306 	andshi	r0, r6, #402653184	; 0x18000000
     41c:	22089159 	andcs	r9, r8, #1073741846	; 0x40000016
     420:	2f083e08 	svccs	0x00083e08
     424:	4b224b85 	blmi	893240 <MV_CPU_LE+0x89323f>
     428:	4c2f0822 	stcmi	8, cr0, [pc], #-136	; 3a8 <MV_CPU_LE+0x3a7>
     42c:	020083e6 	andeq	r8, r0, #-1744830461	; 0x98000003
     430:	ba060104 	blt	180848 <MV_CPU_LE+0x180847>
     434:	02040200 	andeq	r0, r4, #0
     438:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     43c:	02002e03 	andeq	r2, r0, #48	; 0x30
     440:	5a060304 	bpl	181058 <MV_CPU_LE+0x181057>
     444:	843008cb 	ldrthi	r0, [r0], #-2251	; 0x8cb
     448:	22766783 	rsbscs	r6, r6, #34340864	; 0x20c0000
     44c:	08592f08 	ldmdaeq	r9, {r3, r8, r9, sl, fp, sp}^
     450:	2f08592f 	svccs	0x0008592f
     454:	4d2f0859 	stcmi	8, cr0, [pc, #-356]!	; 2f8 <MV_CPU_LE+0x2f7>
     458:	0083d808 	addeq	sp, r3, r8, lsl #16
     45c:	06010402 	streq	r0, [r1], -r2, lsl #8
     460:	040200ba 	streq	r0, [r2], #-186	; 0xba
     464:	02003c02 	andeq	r3, r0, #512	; 0x200
     468:	002e0304 	eoreq	r0, lr, r4, lsl #6
     46c:	06030402 	streq	r0, [r3], -r2, lsl #8
     470:	08500359 	ldmdaeq	r0, {r0, r3, r4, r6, r8, r9}^
     474:	290330c8 	stmdbcs	r3, {r3, r6, r7, ip, sp}
     478:	2052032e 	subscs	r0, r2, lr, lsr #6
     47c:	01040200 	mrseq	r0, R12_usr
     480:	03066606 	movweq	r6, #26118	; 0x6606
     484:	91597438 	cmpls	r9, r8, lsr r4
     488:	67843008 	strvs	r3, [r4, r8]
     48c:	00747903 	rsbseq	r7, r4, r3, lsl #18
     490:	06010402 	streq	r0, [r1], -r2, lsl #8
     494:	0f030666 	svceq	0x00030666
     498:	4b878466 	blmi	fe1e1638 <uiXorRegsMaskBackup+0xbe1c885c>
     49c:	915a4c5a 	cmpls	sl, sl, asr ip
     4a0:	2f082208 	svccs	0x00082208
     4a4:	02006967 	andeq	r6, r0, #1687552	; 0x19c000
     4a8:	4a060104 	bmi	1808c0 <MV_CPU_LE+0x1808bf>
     4ac:	964c5906 	strbls	r5, [ip], -r6, lsl #18
     4b0:	0200e683 	andeq	lr, r0, #137363456	; 0x8300000
     4b4:	82060104 	andhi	r0, r6, #1
     4b8:	4cf44b06 	vldmiami	r4!, {d20-d22}
     4bc:	226a085a 	rsbcs	r0, sl, #5898240	; 0x5a0000
     4c0:	ca673008 	bgt	19cc4e8 <MV_CPU_LE+0x19cc4e7>
     4c4:	762f0822 	strtvc	r0, [pc], -r2, lsr #16
     4c8:	592f0822 	stmdbpl	pc!, {r1, r5, fp}	; <UNPREDICTABLE>
     4cc:	08592f08 	ldmdaeq	r9, {r3, r8, r9, sl, fp, sp}^
     4d0:	2f08592f 	svccs	0x0008592f
     4d4:	084b034d 	stmdaeq	fp, {r0, r2, r3, r6, r8, r9}^
     4d8:	2e0a03c8 	cdpcs	3, 0, cr0, cr10, cr8, {6}
     4dc:	032e1303 	teqeq	lr, #201326592	; 0xc000000
     4e0:	48032e17 	stmdami	r3, {r0, r1, r2, r4, r9, sl, fp, sp}
     4e4:	04020020 	streq	r0, [r2], #-32
     4e8:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     4ec:	7400c003 	strvc	ip, [r0], #-3
     4f0:	59678476 	stmdbpl	r7!, {r1, r2, r4, r5, r6, sl, pc}^
     4f4:	c9675967 	stmdbgt	r7!, {r0, r1, r2, r5, r6, r8, fp, ip, lr}^
     4f8:	92597c68 	subsls	r7, r9, #26624	; 0x6800
     4fc:	93673408 	cmnls	r7, #134217728	; 0x8000000
     500:	01040200 	mrseq	r0, R12_usr
     504:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     508:	00820204 	addeq	r0, r2, r4, lsl #4
     50c:	08030402 	stmdaeq	r3, {r1, sl}
     510:	04020020 	streq	r0, [r2], #-32
     514:	02002e04 	andeq	r2, r0, #64	; 0x40
     518:	004a0604 	subeq	r0, sl, r4, lsl #12
     51c:	d6070402 	strle	r0, [r7], -r2, lsl #8
     520:	08040200 	stmdaeq	r4, {r9}
     524:	02007408 	andeq	r7, r0, #134217728	; 0x8000000
     528:	004a0904 	subeq	r0, sl, r4, lsl #18
     52c:	740a0402 	strvc	r0, [sl], #-1026	; 0x402
     530:	0b040200 	bleq	100d38 <MV_CPU_LE+0x100d37>
     534:	02006608 	andeq	r6, r0, #8388608	; 0x800000
     538:	00660504 	rsbeq	r0, r6, r4, lsl #10
     53c:	4a0c0402 	bmi	30154c <MV_CPU_LE+0x30154b>
     540:	0d040200 	stceq	2, cr0, [r4]
     544:	040200c8 	streq	r0, [r2], #-200	; 0xc8
     548:	00ba080f 	adcseq	r0, sl, pc, lsl #16
     54c:	060f0402 	streq	r0, [pc], -r2, lsl #8
     550:	0402005a 	streq	r0, [r2], #-90	; 0x5a
     554:	6783830f 	strvs	r8, [r3, pc, lsl #6]
     558:	76676783 	strbtvc	r6, [r7], -r3, lsl #15
     55c:	04020067 	streq	r0, [r2], #-103	; 0x67
     560:	004a0601 	subeq	r0, sl, r1, lsl #12
     564:	82020402 	andhi	r0, r2, #33554432	; 0x2000000
     568:	03040200 	movweq	r0, #16896	; 0x4200
     56c:	02002008 	andeq	r2, r0, #8
     570:	002e0404 	eoreq	r0, lr, r4, lsl #8
     574:	4a060402 	bmi	181584 <MV_CPU_LE+0x181583>
     578:	07040200 	streq	r0, [r4, -r0, lsl #4]
     57c:	040200d6 	streq	r0, [r2], #-214	; 0xd6
     580:	00740808 	rsbseq	r0, r4, r8, lsl #16
     584:	4a090402 	bmi	241594 <MV_CPU_LE+0x241593>
     588:	0a040200 	beq	100d90 <MV_CPU_LE+0x100d8f>
     58c:	04020074 	streq	r0, [r2], #-116	; 0x74
     590:	0066080b 	rsbeq	r0, r6, fp, lsl #16
     594:	66050402 	strvs	r0, [r5], -r2, lsl #8
     598:	0c040200 	stceq	2, cr0, [r4], {0}
     59c:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     5a0:	0200c80d 	andeq	ip, r0, #851968	; 0xd0000
     5a4:	ba080f04 	blt	2041bc <MV_CPU_LE+0x2041bb>
     5a8:	0f040200 	svceq	0x00040200
     5ac:	03834006 	orreq	r4, r3, #6
     5b0:	0135026e 	teqeq	r5, lr, ror #4
     5b4:	00207503 	eoreq	r7, r0, r3, lsl #10
     5b8:	06010402 	streq	r0, [r1], -r2, lsl #8
     5bc:	25030666 	strcs	r0, [r3, #-1638]	; 0x666
     5c0:	59838574 	stmibpl	r3, {r2, r4, r5, r6, r8, sl, pc}
     5c4:	59685968 	stmdbpl	r8!, {r3, r5, r6, r8, fp, ip, lr}^
     5c8:	7c685968 	stclvc	9, cr5, [r8], #-416	; 0xfffffe60
     5cc:	2308925b 	movwcs	r9, #33371	; 0x825b
     5d0:	69672f08 	stmdbvs	r7!, {r3, r8, r9, sl, fp, sp}^
     5d4:	01040200 	mrseq	r0, R12_usr
     5d8:	59064a06 	stmdbpl	r6, {r1, r2, r9, fp, lr}
     5dc:	0200944c 	andeq	r9, r0, #1275068416	; 0x4c000000
     5e0:	82060104 	andhi	r0, r6, #1
     5e4:	02040200 	andeq	r0, r4, #0
     5e8:	02004b06 	andeq	r4, r0, #6144	; 0x1800
     5ec:	3e650204 	cdpcc	2, 6, cr0, cr5, cr4, {0}
     5f0:	0822cb08 	stmdaeq	r2!, {r3, r8, r9, fp, lr, pc}
     5f4:	cecc6a30 	mcrgt	10, 6, r6, cr12, cr0, {1}
     5f8:	cb67e6cc 	blgt	19fa130 <MV_CPU_LE+0x19fa12f>
     5fc:	78300822 	ldmdavc	r0!, {r1, r5, fp}
     600:	67847878 			; <UNDEFINED> instruction: 0x67847878
     604:	2f082276 	svccs	0x00082276
     608:	592f0859 	stmdbpl	pc!, {r0, r3, r4, r6, fp}	; <UNPREDICTABLE>
     60c:	08592f08 	ldmdaeq	r9, {r3, r8, r9, sl, fp, sp}^
     610:	be084e3d 	mcrlt	14, 0, r4, cr8, cr13, {1}
     614:	bf08be08 	svclt	0x0008be08
     618:	0367d808 	cmneq	r7, #524288	; 0x80000
     61c:	c8087f9f 	stmdagt	r8, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr}
     620:	362e0b03 	strtcc	r0, [lr], -r3, lsl #22
     624:	032e3c03 	teqeq	lr, #768	; 0x300
     628:	00207fab 	eoreq	r7, r0, fp, lsr #31
     62c:	06010402 	streq	r0, [r1], -r2, lsl #8
     630:	ed030666 	stc	6, cr0, [r3, #-408]	; 0xfffffe68
     634:	925b7400 	subsls	r7, fp, #0
     638:	2f081508 	svccs	0x00081508
     63c:	034b6767 	movteq	r6, #46951	; 0xb767
     640:	039e087a 	orrseq	r0, lr, #7995392	; 0x7a0000
     644:	0200207a 	andeq	r2, r0, #122	; 0x7a
     648:	66060104 	strvs	r0, [r6], -r4, lsl #2
     64c:	66150306 	ldrvs	r0, [r5], -r6, lsl #6
     650:	4b224b4b 	blmi	893384 <MV_CPU_LE+0x893383>
     654:	2308915a 	movwcs	r9, #33114	; 0x815a
     658:	2f083f08 	svccs	0x00083f08
     65c:	4b75e668 	blmi	1d7a004 <MV_CPU_LE+0x1d7a003>
     660:	842f0822 	strthi	r0, [pc], #-2082	; 668 <MV_CPU_LE+0x667>
     664:	08224b75 	stmdaeq	r2!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}
     668:	2f08592f 	svccs	0x0008592f
     66c:	592f0859 	stmdbpl	pc!, {r0, r3, r4, r6, fp}	; <UNPREDICTABLE>
     670:	084d2f08 	stmdaeq	sp, {r3, r8, r9, sl, fp, sp}^
     674:	5e0367d8 	mcrpl	7, 0, r6, cr3, cr8, {6}
     678:	09033158 	stmdbeq	r3, {r3, r4, r6, r8, ip, sp}
     67c:	0b03352e 	bleq	cdb3c <MV_CPU_LE+0xcdb3b>
     680:	205e032e 	subscs	r0, lr, lr, lsr #6
     684:	01040200 	mrseq	r0, R12_usr
     688:	03066606 	movweq	r6, #26118	; 0x6606
     68c:	4b4c7428 	blmi	131d734 <MV_CPU_LE+0x131d733>
     690:	01040200 	mrseq	r0, R12_usr
     694:	03665203 	cmneq	r6, #805306368	; 0x30000000
     698:	5928662c 	stmdbpl	r8!, {r2, r3, r5, r9, sl, sp, lr}
     69c:	04020092 	streq	r0, [r2], #-146	; 0x92
     6a0:	004a0601 	subeq	r0, sl, r1, lsl #12
     6a4:	66030402 	strvs	r0, [r3], -r2, lsl #8
     6a8:	04040200 	streq	r0, [r4], #-512	; 0x200
     6ac:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     6b0:	0200f205 	andeq	pc, r0, #1342177280	; 0x50000000
     6b4:	002e0604 	eoreq	r0, lr, r4, lsl #12
     6b8:	4a070402 	bmi	1c16c8 <MV_CPU_LE+0x1c16c7>
     6bc:	08040200 	stmdaeq	r4, {r9}
     6c0:	04020090 	streq	r0, [r2], #-144	; 0x90
     6c4:	02002e09 	andeq	r2, r0, #144	; 0x90
     6c8:	00660204 	rsbeq	r0, r6, r4, lsl #4
     6cc:	4a0b0402 	bmi	2c16dc <MV_CPU_LE+0x2c16db>
     6d0:	0c040200 	stceq	2, cr0, [r4], {0}
     6d4:	040200e4 	streq	r0, [r2], #-228	; 0xe4
     6d8:	02004a0a 	andeq	r4, r0, #40960	; 0xa000
     6dc:	5a060a04 	bpl	182ef4 <MV_CPU_LE+0x182ef3>
     6e0:	0a040200 	beq	100ee8 <MV_CPU_LE+0x100ee7>
     6e4:	67765967 	ldrbvs	r5, [r6, -r7, ror #18]!
     6e8:	01040200 	mrseq	r0, R12_usr
     6ec:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     6f0:	00660304 	rsbeq	r0, r6, r4, lsl #6
     6f4:	4a040402 	bmi	101704 <MV_CPU_LE+0x101703>
     6f8:	05040200 	streq	r0, [r4, #-512]	; 0x200
     6fc:	040200f2 	streq	r0, [r2], #-242	; 0xf2
     700:	02002e06 	andeq	r2, r0, #96	; 0x60
     704:	004a0704 	subeq	r0, sl, r4, lsl #14
     708:	90080402 	andls	r0, r8, r2, lsl #8
     70c:	09040200 	stmdbeq	r4, {r9}
     710:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     714:	02006602 	andeq	r6, r0, #2097152	; 0x200000
     718:	004a0b04 	subeq	r0, sl, r4, lsl #22
     71c:	e40c0402 	str	r0, [ip], #-1026	; 0x402
     720:	0a040200 	beq	100f28 <MV_CPU_LE+0x100f27>
     724:	7803064a 	stmdavc	r3, {r1, r3, r6, r9, sl}
     728:	02001e4a 	andeq	r1, r0, #1184	; 0x4a0
     72c:	66060104 	strvs	r0, [r6], -r4, lsl #2
     730:	82110306 	andshi	r0, r1, #402653184	; 0x18000000
     734:	00679259 	rsbeq	r9, r7, r9, asr r2
     738:	06010402 	streq	r0, [r1], -r2, lsl #8
     73c:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     740:	02006603 	andeq	r6, r0, #3145728	; 0x300000
     744:	004a0404 	subeq	r0, sl, r4, lsl #8
     748:	f2050402 	vshl.s8	d0, d2, d5
     74c:	06040200 	streq	r0, [r4], -r0, lsl #4
     750:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     754:	02004a07 	andeq	r4, r0, #28672	; 0x7000
     758:	00900804 	addseq	r0, r0, r4, lsl #16
     75c:	2e090402 	cdpcs	4, 0, cr0, cr9, cr2, {0}
     760:	02040200 	andeq	r0, r4, #0
     764:	04020066 	streq	r0, [r2], #-102	; 0x66
     768:	02004a0b 	andeq	r4, r0, #45056	; 0xb000
     76c:	00e40c04 	rsceq	r0, r4, r4, lsl #24
     770:	4a0a0402 	bmi	281780 <MV_CPU_LE+0x28177f>
     774:	0a040200 	beq	100f7c <MV_CPU_LE+0x100f7b>
     778:	02005a06 	andeq	r5, r0, #24576	; 0x6000
     77c:	00670a04 	rsbeq	r0, r7, r4, lsl #20
     780:	06010402 	streq	r0, [r1], -r2, lsl #8
     784:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     788:	02006603 	andeq	r6, r0, #3145728	; 0x300000
     78c:	004a0404 	subeq	r0, sl, r4, lsl #8
     790:	f2050402 	vshl.s8	d0, d2, d5
     794:	06040200 	streq	r0, [r4], -r0, lsl #4
     798:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     79c:	02004a07 	andeq	r4, r0, #28672	; 0x7000
     7a0:	00900804 	addseq	r0, r0, r4, lsl #16
     7a4:	2e090402 	cdpcs	4, 0, cr0, cr9, cr2, {0}
     7a8:	02040200 	andeq	r0, r4, #0
     7ac:	04020066 	streq	r0, [r2], #-102	; 0x66
     7b0:	02004a0b 	andeq	r4, r0, #45056	; 0xb000
     7b4:	00e40c04 	rsceq	r0, r4, r4, lsl #24
     7b8:	4a0a0402 	bmi	2817c8 <MV_CPU_LE+0x2817c7>
     7bc:	001e4506 	andseq	r4, lr, r6, lsl #10
     7c0:	06010402 	streq	r0, [r1], -r2, lsl #8
     7c4:	0d030666 	stceq	6, cr0, [r3, #-408]	; 0xfffffe68
     7c8:	91596a82 	cmpls	r9, r2, lsl #21
     7cc:	bb591408 	bllt	16457f4 <MV_CPU_LE+0x16457f3>
     7d0:	5aae0821 	bpl	feb8285c <uiXorRegsMaskBackup+0xbeb69a80>
     7d4:	00926767 	addseq	r6, r2, r7, ror #14
     7d8:	06010402 	streq	r0, [r1], -r2, lsl #8
     7dc:	4b5b0682 	blmi	16c21ec <MV_CPU_LE+0x16c21eb>
     7e0:	081dcf08 	ldmdaeq	sp, {r3, r8, r9, sl, fp, lr, pc}
     7e4:	675a22cb 	ldrbvs	r2, [sl, -fp, asr #5]
     7e8:	1d19084b 	ldcne	8, cr0, [r9, #-300]	; 0xfffffed4
     7ec:	08251508 	stmdaeq	r5!, {r3, r8, sl, ip}
     7f0:	21085921 	tstcs	r8, r1, lsr #18
     7f4:	08132f02 	ldmdaeq	r3, {r1, r8, r9, sl, fp, sp}
     7f8:	21085921 	tstcs	r8, r1, lsr #18
     7fc:	f9084b4d 			; <UNDEFINED> instruction: 0xf9084b4d
     800:	22f5081d 	rscscs	r0, r5, #1900544	; 0x1d0000
     804:	1d974b4c 	vldrne	d4, [r7, #304]	; 0x130
     808:	be032293 	mcrlt	2, 0, r2, cr3, cr3, {4}
     80c:	30322e7f 	eorscc	r2, r2, pc, ror lr
     810:	032e0d03 	teqeq	lr, #192	; 0xc0
     814:	0c032e18 	stceq	14, cr2, [r3], {24}
     818:	200d032e 	andcs	r0, sp, lr, lsr #6
     81c:	01040200 	mrseq	r0, R12_usr
     820:	667fb803 	ldrbtvs	fp, [pc], -r3, lsl #16
     824:	02001d71 	andeq	r1, r0, #7232	; 0x1c40
     828:	66060104 	strvs	r0, [r6], -r4, lsl #2
     82c:	00d50306 	sbcseq	r0, r5, r6, lsl #6
     830:	59678474 	stmdbpl	r7!, {r2, r4, r5, r6, sl, pc}^
     834:	0200aa83 	andeq	sl, r0, #536576	; 0x83000
     838:	66060104 	strvs	r0, [r6], -r4, lsl #2
     83c:	2f777806 	svccs	0x00777806
     840:	01000d02 	tsteq	r0, r2, lsl #26
     844:	00006101 	andeq	r6, r0, r1, lsl #2
     848:	5b000200 	blpl	1050 <MV_CPU_LE+0x104f>
     84c:	02000000 	andeq	r0, r0, #0
     850:	0d0efb01 	vstreq	d15, [lr, #-4]
     854:	01010100 	mrseq	r0, (UNDEF: 17)
     858:	00000001 	andeq	r0, r0, r1
     85c:	01000001 	tsteq	r0, r1
     860:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
     864:	62000063 	andvs	r0, r0, #99	; 0x63
     868:	73746f6f 	cmnvc	r4, #444	; 0x1bc
     86c:	70617274 	rsbvc	r7, r1, r4, ror r2
     870:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
     874:	00010068 	andeq	r0, r1, r8, rrx
     878:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
     87c:	53686769 	cmnpl	r8, #27525120	; 0x1a40000
     880:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     884:	53766e45 	cmnpl	r6, #1104	; 0x450
     888:	2e636570 	mcrcs	5, 3, r6, cr3, cr0, {3}
     88c:	00000068 	andeq	r0, r0, r8, rrx
     890:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
     894:	53686769 	cmnpl	r8, #27525120	; 0x1a40000
     898:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     89c:	53766e45 	cmnpl	r6, #1104	; 0x450
     8a0:	2e636570 	mcrcs	5, 3, r6, cr3, cr0, {3}
     8a4:	00000063 	andeq	r0, r0, r3, rrx
     8a8:	00d80000 	sbcseq	r0, r8, r0
     8ac:	00020000 	andeq	r0, r2, r0
     8b0:	00000047 	andeq	r0, r0, r7, asr #32
     8b4:	0efb0102 	wmulsmreq	wr0, wr11, wr2
     8b8:	0101000d 	tsteq	r1, sp
     8bc:	00000101 	andeq	r0, r0, r1, lsl #2
     8c0:	00000100 	andeq	r0, r0, r0, lsl #2
     8c4:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
     8c8:	7300636e 	movwvc	r6, #878	; 0x36e
     8cc:	00006372 	andeq	r6, r0, r2, ror r3
     8d0:	746f6f62 	strbtvc	r6, [pc], #-3938	; 8d8 <MV_CPU_LE+0x8d7>
     8d4:	61727473 	cmnvs	r2, r3, ror r4
     8d8:	736f5f70 	cmnvc	pc, #448	; 0x1c0
     8dc:	0100682e 	tsteq	r0, lr, lsr #16
     8e0:	766d0000 	strbtvc	r0, [sp], -r0
     8e4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0x155
     8e8:	0200632e 	andeq	r6, r0, #-1207959552	; 0xb8000000
     8ec:	766d0000 	strbtvc	r0, [sp], -r0
     8f0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0x155
     8f4:	0100682e 	tsteq	r0, lr, lsr #16
     8f8:	00000000 	andeq	r0, r0, r0
     8fc:	70940205 	addsvc	r0, r4, r5, lsl #4
     900:	88034000 	stmdahi	r3, {lr}
     904:	3e4d0103 	wmacucc	wr0, wr13, wr3
     908:	03020421 	movweq	r0, #9249	; 0x2421
     90c:	3e667dcb 	cdpcc	13, 6, cr7, cr6, cr11, {6}
     910:	3da03e5a 	stccc	14, cr3, [r0, #360]!	; 0x168
     914:	58090368 	stmdapl	r9, {r3, r5, r6, r8, r9}
     918:	223d3108 	eorscs	r3, sp, #2
     91c:	233d223d 	teqcs	sp, #-805306365	; 0xd0000003
     920:	4b4b233d 	blmi	12c961c <MV_CPU_LE+0x12c961b>
     924:	4c4d674b 	mcrrmi	7, 4, r6, sp, cr11
     928:	59661403 	stmdbpl	r6!, {r0, r1, sl, ip}^
     92c:	04020059 	streq	r0, [r2], #-89	; 0x59
     930:	06200601 	strteq	r0, [r0], -r1, lsl #12
     934:	0c033e75 	stceq	14, cr3, [r3], {117}	; 0x75
     938:	59244d58 	stmdbpl	r4!, {r3, r4, r6, r8, sl, fp, lr}
     93c:	01040200 	mrseq	r0, R12_usr
     940:	4c064a06 	stcmi	10, cr4, [r6], {6}
     944:	01040200 	mrseq	r0, R12_usr
     948:	034a7903 	movteq	r7, #43267	; 0xa903
     94c:	0d034a0a 	vstreq	s8, [r3, #-40]	; 0xffffffd8
     950:	2f3f5b66 	svccs	0x003f5b66
     954:	604b3e3f 	subvs	r3, fp, pc, lsr lr
     958:	db3e3f2f 	blle	f9061c <MV_CPU_LE+0xf9061b>
     95c:	62033ecb 	andvs	r3, r3, #3248	; 0xcb0
     960:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     964:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     968:	753c2503 	ldrvc	r2, [ip, #-1283]!	; 0x503
     96c:	7413035b 	ldrvc	r0, [r3], #-859	; 0x35b
     970:	0200593e 	andeq	r5, r0, #1015808	; 0xf8000
     974:	20060104 	andcs	r0, r6, r4, lsl #2
     978:	03407506 	movteq	r7, #1286	; 0x506
     97c:	593e7414 	ldmdbpl	lr!, {r2, r4, sl, ip, sp, lr}
     980:	0006025c 	andeq	r0, r6, ip, asr r2
     984:	02800101 	addeq	r0, r0, #1073741824	; 0x40000000
     988:	00020000 	andeq	r0, r2, r0
     98c:	0000004c 	andeq	r0, r0, ip, asr #32
     990:	0efb0102 	wmulsmreq	wr0, wr11, wr2
     994:	0101000d 	tsteq	r1, sp
     998:	00000101 	andeq	r0, r0, r1, lsl #2
     99c:	00000100 	andeq	r0, r0, r0, lsl #2
     9a0:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
     9a4:	7300636e 	movwvc	r6, #878	; 0x36e
     9a8:	00006372 	andeq	r6, r0, r2, ror r3
     9ac:	6f5f766d 	svcvs	0x005f766d
     9b0:	00682e73 	rsbeq	r2, r8, r3, ror lr
     9b4:	62000001 	andvs	r0, r0, #1
     9b8:	685f6e69 	ldmdavs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
     9bc:	745f7264 	ldrbvc	r7, [pc], #-612	; 9c4 <MV_CPU_LE+0x9c3>
     9c0:	2e697377 	mcrcs	3, 3, r7, cr9, cr7, {3}
     9c4:	00020063 	andeq	r0, r2, r3, rrx
     9c8:	6e696200 	cdpvs	2, 6, cr6, cr9, cr0, {0}
     9cc:	7264685f 	rsbvc	r6, r4, #6225920	; 0x5f0000
     9d0:	7377745f 	cmnvc	r7, #1593835520	; 0x5f000000
     9d4:	00682e69 	rsbeq	r2, r8, r9, ror #28
     9d8:	00000001 	andeq	r0, r0, r1
     9dc:	04020500 	streq	r0, [r2], #-1280	; 0x500
     9e0:	03400073 	movteq	r0, #115	; 0x73
     9e4:	4d010381 	stcmi	3, cr0, [r1, #-516]	; 0xfffffdfc
     9e8:	0204213e 	andeq	r2, r4, #-2147483633	; 0x8000000f
     9ec:	667ddd03 	ldrbtvs	sp, [sp], -r3, lsl #26
     9f0:	303e5a59 	eorscc	r5, lr, r9, asr sl
     9f4:	59741b03 	ldmdbpl	r4!, {r0, r1, r8, r9, fp, ip}^
     9f8:	cb3e7541 	blgt	f9df04 <MV_CPU_LE+0xf9df03>
     9fc:	3d4e3ecb 	stclcc	14, cr3, [lr, #-812]	; 0xfffffcd4
     a00:	01040200 	mrseq	r0, R12_usr
     a04:	02002006 	andeq	r2, r0, #6
     a08:	06740204 	ldrbteq	r0, [r4], -r4, lsl #4
     a0c:	083f92da 	ldmdaeq	pc!, {r1, r3, r4, r6, r7, r9, ip, pc}	; <UNPREDICTABLE>
     a10:	00594014 	subseq	r4, r9, r4, lsl r0
     a14:	06010402 	streq	r0, [r1], -r2, lsl #8
     a18:	3f3e063c 	svccc	0x003e063c
     a1c:	9e150330 	mrcls	3, 0, r0, cr5, cr0, {1}
     a20:	4dcacb5c 	vstrmi	d28, [sl, #368]	; 0x170
     a24:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     a28:	06200601 	strteq	r0, [r0], -r1, lsl #12
     a2c:	91da1308 	bicsls	r1, sl, r8, lsl #6
     a30:	4014083f 	andsmi	r0, r4, pc, lsr r8
     a34:	2f3f3e59 	svccs	0x003f3e59
     a38:	5d901303 	ldcpl	3, cr1, [r0, #12]
     a3c:	2f3ebb75 	svccs	0x003ebb75
     a40:	5b741503 	blpl	1d05e54 <MV_CPU_LE+0x1d05e53>
     a44:	4dcbc94c 	stclmi	9, cr12, [fp, #304]	; 0x130
     a48:	5c741303 	ldclpl	3, cr1, [r4], #-12
     a4c:	034ccbca 	movteq	ip, #52170	; 0xcbca
     a50:	3e837419 	mcrcc	4, 4, r7, cr3, cr9, {0}
     a54:	4b900e03 	blmi	fe404268 <uiXorRegsMaskBackup+0xbe3eb48c>
     a58:	2108674b 	tstcs	r8, fp, asr #14
     a5c:	04020076 	streq	r0, [r2], #-118	; 0x76
     a60:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     a64:	2f2f2f4b 	svccs	0x002f2f4b
     a68:	002e7703 	eoreq	r7, lr, r3, lsl #14
     a6c:	06010402 	streq	r0, [r1], -r2, lsl #8
     a70:	003b064a 	eorseq	r0, fp, sl, asr #12
     a74:	06010402 	streq	r0, [r1], -r2, lsl #8
     a78:	1003064a 	andne	r0, r3, sl, asr #12
     a7c:	b0684d3c 	rsblt	r4, r8, ip, lsr sp
     a80:	4c764cbd 	ldclmi	12, cr4, [r6], #-756	; 0xfffffd0c
     a84:	4c934d3d 	ldcmi	13, cr4, [r3], {61}	; 0x3d
     a88:	9476bbbf 	ldrbtls	fp, [r6], #-3007	; 0xbbf
     a8c:	aff4cbc9 	svcge	0x00f4cbc9
     a90:	1303214c 	movwne	r2, #12620	; 0x314c
     a94:	03ca5974 	biceq	r5, sl, #1900544	; 0x1d0000
     a98:	bd5b8213 	ldcllt	2, cr8, [fp, #-76]	; 0xffffffb4
     a9c:	7418034d 	ldrvc	r0, [r8], #-845	; 0x34d
     aa0:	a1b04b86 	lslsge	r4, r6, #23
     aa4:	86741f03 	ldrbthi	r1, [r4], -r3, lsl #30
     aa8:	ae4b4c68 	cdpge	12, 4, cr4, cr11, cr8, {3}
     aac:	003d4d4d 	eorseq	r4, sp, sp, asr #26
     ab0:	06010402 	streq	r0, [r1], -r2, lsl #8
     ab4:	04020020 	streq	r0, [r2], #-32
     ab8:	db067402 	blle	19dac8 <MV_CPU_LE+0x19dac7>
     abc:	593f3073 	ldmdbpl	pc!, {r0, r1, r4, r5, r6, ip, sp}	; <UNPREDICTABLE>
     ac0:	01040200 	mrseq	r0, R12_usr
     ac4:	02003c06 	andeq	r3, r0, #1536	; 0x600
     ac8:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
     acc:	67403f3d 	smlaldxvs	r3, r0, sp, pc	; <UNPREDICTABLE>
     ad0:	003d4daf 	eorseq	r4, sp, pc, lsr #27
     ad4:	06010402 	streq	r0, [r1], -r2, lsl #8
     ad8:	04020020 	streq	r0, [r2], #-32
     adc:	db067402 	blle	19daec <MV_CPU_LE+0x19daeb>
     ae0:	593f3073 	ldmdbpl	pc!, {r0, r1, r4, r5, r6, ip, sp}	; <UNPREDICTABLE>
     ae4:	01040200 	mrseq	r0, R12_usr
     ae8:	02003c06 	andeq	r3, r0, #1536	; 0x600
     aec:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
     af0:	2f3f3f3d 	svccs	0x003f3f3d
     af4:	86ba1903 	ldrthi	r1, [sl], r3, lsl #18
     af8:	4dae4b68 	stcmi	11, cr4, [lr, #416]!	; 0x1a0
     afc:	02003d4d 	andeq	r3, r0, #4928	; 0x1340
     b00:	20060104 	andcs	r0, r6, r4, lsl #2
     b04:	02040200 	andeq	r0, r4, #0
     b08:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     b0c:	00593f30 	subseq	r3, r9, r0, lsr pc
     b10:	06010402 	streq	r0, [r1], -r2, lsl #8
     b14:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     b18:	3d063c02 	stccc	12, cr3, [r6, #-8]
     b1c:	032f3f42 	teqeq	pc, #264	; 0x108
     b20:	30759e1e 	rsbscc	r9, r5, lr, lsl lr
     b24:	003d3f3d 	eorseq	r3, sp, sp, lsr pc
     b28:	06010402 	streq	r0, [r1], -r2, lsl #8
     b2c:	04020020 	streq	r0, [r2], #-32
     b30:	db067402 	blle	19db40 <MV_CPU_LE+0x19db3f>
     b34:	bc403073 	wstrhlt	wr3, [r0], #-115
     b38:	3d4d4c4b 	stclcc	12, cr4, [sp, #-300]	; 0xfffffed4
     b3c:	01040200 	mrseq	r0, R12_usr
     b40:	02002006 	andeq	r2, r0, #6
     b44:	06740204 	ldrbteq	r0, [r4], -r4, lsl #4
     b48:	3f3073db 	svccc	0x003073db
     b4c:	02003e59 	andeq	r3, r0, #1424	; 0x590
     b50:	69030104 	stmdbvs	r3, {r2, r8}
     b54:	3c1c033c 	ldccc	3, cr0, [ip], {60}	; 0x3c
     b58:	ac1f032f 	ldcge	3, cr0, [pc], {47}	; 0x2f
     b5c:	3f3d3075 	svccc	0x003d3075
     b60:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     b64:	00200601 	eoreq	r0, r0, r1, lsl #12
     b68:	74020402 	strvc	r0, [r2], #-1026	; 0x402
     b6c:	3073db06 	rsbscc	sp, r3, r6, lsl #22
     b70:	4bc93e3f 	blmi	ff250474 <uiXorRegsMaskBackup+0xbf237698>
     b74:	003d4cae 	eorseq	r4, sp, lr, lsr #25
     b78:	06010402 	streq	r0, [r1], -r2, lsl #8
     b7c:	04020020 	streq	r0, [r2], #-32
     b80:	db067402 	blle	19db90 <MV_CPU_LE+0x19db8f>
     b84:	593f3073 	ldmdbpl	pc!, {r0, r1, r4, r5, r6, ip, sp}	; <UNPREDICTABLE>
     b88:	01040200 	mrseq	r0, R12_usr
     b8c:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
     b90:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     b94:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     b98:	4bf4403e 	blmi	ffd10c98 <uiXorRegsMaskBackup+0xbfcf7ebc>
     b9c:	01040200 	mrseq	r0, R12_usr
     ba0:	034a6003 	movteq	r6, #40963	; 0xa003
     ba4:	032f3c23 	teqeq	pc, #8960	; 0x2300
     ba8:	3d78ba1c 	vldmdbcc	r8!, {s23-s50}
     bac:	3d4c3d59 	stclcc	13, cr3, [ip, #-356]	; 0xfffffe9c
     bb0:	1f039240 	svcne	0x00039240
     bb4:	02008374 	andeq	r8, r0, #-805306367	; 0xd0000001
     bb8:	3c060104 	wstrwcc	wr0, [r6], #-16
     bbc:	753d3d06 	ldrvc	r3, [sp, #-3334]!	; 0xd06
     bc0:	ad4b424b 	stclge	2, cr4, [fp, #-300]	; 0xfffffed4
     bc4:	4bc93f4b 	blmi	ff2508f8 <uiXorRegsMaskBackup+0xbf237b1c>
     bc8:	404b753f 	submi	r7, fp, pc, lsr r5
     bcc:	913f4bad 	teqls	pc, sp, lsr #23
     bd0:	3f75404b 	svccc	0x0075404b
     bd4:	20032f4e 	andcs	r2, r3, lr, asr #30
     bd8:	02008374 	andeq	r8, r0, #-805306367	; 0xd0000001
     bdc:	3c060104 	wstrwcc	wr0, [r6], #-16
     be0:	753e3d06 	ldrvc	r3, [lr, #-3334]!	; 0xd06
     be4:	4bad404b 	blmi	feb50d18 <uiXorRegsMaskBackup+0xbeb37f3c>
     be8:	4bc94b41 	blmi	ff2538f4 <uiXorRegsMaskBackup+0xbf23ab18>
     bec:	3f4b9140 	svccc	0x004b9140
     bf0:	7b2f4075 	blvc	bd0dcc <MV_CPU_LE+0xbd0dcb>
     bf4:	4c3d9f4e 	ldcmi	15, cr9, [sp], #-312	; 0xfffffec8
     bf8:	6892763f 	ldmvs	r2, {r0, r1, r2, r3, r4, r5, r9, sl, ip, sp, lr}
     bfc:	040200bc 	streq	r0, [r2], #-188	; 0xbc
     c00:	06200601 	strteq	r0, [r0], -r1, lsl #12
     c04:	00060292 	muleq	r6, r2, r2
     c08:	00610101 	rsbeq	r0, r1, r1, lsl #2
     c0c:	00020000 	andeq	r0, r2, r0
     c10:	00000039 	andeq	r0, r0, r9, lsr r0
     c14:	0efb0102 	wmulsmreq	wr0, wr11, wr2
     c18:	0101000d 	tsteq	r1, sp
     c1c:	00000101 	andeq	r0, r0, r1, lsl #2
     c20:	00000100 	andeq	r0, r0, r0, lsl #2
     c24:	63727301 	cmnvs	r2, #67108864	; 0x4000000
     c28:	692f2e00 	stmdbvs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
     c2c:	0000636e 	andeq	r6, r0, lr, ror #6
     c30:	5f6e6962 	svcpl	0x006e6962
     c34:	6d617273 	stclvs	2, cr7, [r1, #-460]!	; 0xfffffe34
     c38:	2e676663 	cdpcs	6, 6, cr6, cr7, cr3, {3}
     c3c:	00010063 	andeq	r0, r1, r3, rrx
     c40:	5f766d00 	svcpl	0x00766d00
     c44:	682e736f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
     c48:	00000200 	andeq	r0, r0, r0, lsl #4
     c4c:	02050000 	andeq	r0, r5, #0
     c50:	400080d4 	ldrdmi	r8, [r0], -r4
     c54:	0100c503 	tsteq	r0, r3, lsl #10
     c58:	75939340 	ldrvc	r9, [r3, #832]	; 0x340
     c5c:	3d673d76 	stclcc	13, cr3, [r7, #-472]!	; 0xfffffe28
     c60:	4d683d67 	stclmi	13, cr3, [r8, #-412]!	; 0xfffffe64
     c64:	754d4c4c 	strbvc	r4, [sp, #-3148]	; 0xc4c
     c68:	06029177 			; <UNDEFINED> instruction: 0x06029177
     c6c:	a8010100 	stmdage	r1, {r8}
     c70:	02000003 	andeq	r0, r0, #3
     c74:	00005600 	andeq	r5, r0, r0, lsl #12
     c78:	fb010200 	blx	41482 <MV_CPU_LE+0x41481>
     c7c:	01000d0e 	tsteq	r0, lr, lsl #26
     c80:	00010101 	andeq	r0, r1, r1, lsl #2
     c84:	00010000 	andeq	r0, r1, r0
     c88:	2f2e0100 	svccs	0x002e0100
     c8c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c90:	00637273 	rsbeq	r7, r3, r3, ror r2
     c94:	5f766d00 	svcpl	0x00766d00
     c98:	682e736f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
     c9c:	00000100 	andeq	r0, r0, r0, lsl #2
     ca0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     ca4:	6470735f 	ldrbtvs	r7, [r0], #-863	; 0x35f
     ca8:	0200632e 	andeq	r6, r0, #-1207959552	; 0xb8000000
     cac:	64640000 	strbtvs	r0, [r4]
     cb0:	735f3372 	cmpvc	pc, #-939524095	; 0xc8000001
     cb4:	682e6470 	stmdavs	lr!, {r4, r5, r6, sl, sp, lr}
     cb8:	00000100 	andeq	r0, r0, r0, lsl #2
     cbc:	5f6e6962 	svcpl	0x006e6962
     cc0:	5f726468 	svcpl	0x00726468
     cc4:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     cc8:	0100682e 	tsteq	r0, lr, lsr #16
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	81ac0205 			; <UNDEFINED> instruction: 0x81ac0205
     cd4:	81034000 	mrshi	r4, (UNDEF: 3)
     cd8:	3e4d0103 	wmacucc	wr0, wr13, wr3
     cdc:	03020421 	movweq	r0, #9249	; 0x2421
     ce0:	03667de0 	cmneq	r6, #14336	; 0x3800
     ce4:	3d3e4a09 	vldmdbcc	lr!, {s8-s16}
     ce8:	4b3f3d3d 	blmi	fd01e4 <MV_CPU_LE+0xfd01e3>
     cec:	0200313d 	andeq	r3, r0, #1073741839	; 0x4000000f
     cf0:	3c060104 	wstrwcc	wr0, [r6], #-16
     cf4:	e53e3d06 	ldr	r3, [lr, #-3334]!	; 0xd06
     cf8:	7503753d 	strvc	r7, [r3, #-1341]	; 0x53d
     cfc:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     d00:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     d04:	223c0f03 	eorscs	r0, ip, #12
     d08:	58820b03 	stmpl	r2, {r0, r1, r8, r9, fp}
     d0c:	3dbc3d41 	ldccc	13, cr3, [ip, #260]!	; 0x104
     d10:	3e3d3d30 	mrccc	13, 1, r3, cr13, cr0, {1}
     d14:	405940f3 	ldrshmi	r4, [r9], #-3
     d18:	795b915a 	ldmdbvc	fp, {r1, r3, r4, r6, r8, ip, pc}^
     d1c:	868386ad 	strhi	r8, [r3], sp, lsr #13
     d20:	08e886ad 	stmiaeq	r8!, {r0, r2, r3, r5, r7, r9, sl, pc}^
     d24:	08eb8524 	stmiaeq	fp!, {r2, r5, r8, sl, pc}^
     d28:	adb04181 	wldrwge	wr4, [r0, #516]!	; 0x204
     d2c:	41492f3b 	cmpmi	r9, fp, lsr pc
     d30:	0396f594 	orrseq	pc, r6, #620756992	; 0x25000000
     d34:	94cc7411 	strbls	r7, [ip], #1041	; 0x411
     d38:	94949494 	ldrls	r9, [r4], #1172	; 0x494
     d3c:	0a039fad 	beq	e8bf8 <MV_CPU_LE+0xe8bf7>
     d40:	949f9190 	ldrls	r9, [pc], #400	; d48 <MV_CPU_LE+0xd47>
     d44:	78bb9494 	ldmvc	fp!, {r2, r4, r7, sl, ip, pc}
     d48:	04020059 	streq	r0, [r2], #-89	; 0x59
     d4c:	02004b02 	andeq	r4, r0, #2048	; 0x800
     d50:	00910204 	addseq	r0, r1, r4, lsl #4
     d54:	08020402 	stmdaeq	r2, {r1, sl}
     d58:	04020013 	streq	r0, [r2], #-19
     d5c:	001d0802 	andseq	r0, sp, r2, lsl #16
     d60:	06010402 	streq	r0, [r1], -r2, lsl #8
     d64:	5942064a 	stmdbpl	r2, {r1, r3, r6, r9, sl}^
     d68:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
     d6c:	032f5b59 	teqeq	pc, #91136	; 0x16400
     d70:	3d68ac0b 	stclcc	12, cr10, [r8, #-44]!	; 0xffffffd4
     d74:	59833ead 	stmibpl	r3, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp}
     d78:	5a67833e 	bpl	19e1a78 <MV_CPU_LE+0x19e1a77>
     d7c:	833e5983 	teqhi	lr, #2146304	; 0x20c000
     d80:	9f678367 	svcls	0x00678367
     d84:	67836783 	strvs	r6, [r3, r3, lsl #15]
     d88:	67836783 	strvs	r6, [r3, r3, lsl #15]
     d8c:	67836783 	strvs	r6, [r3, r3, lsl #15]
     d90:	67836783 	strvs	r6, [r3, r3, lsl #15]
     d94:	67836783 	strvs	r6, [r3, r3, lsl #15]
     d98:	032f6883 	teqeq	pc, #8585216	; 0x830000
     d9c:	43c8d60a 	bicmi	sp, r8, #10485760	; 0xa00000
     da0:	9e10034d 	cdpls	3, 1, cr0, cr0, cr13, {2}
     da4:	4d674e75 	stclmi	14, cr4, [r7, #-468]!	; 0xfffffe2c
     da8:	02002308 	andeq	r2, r0, #536870912	; 0x20000000
     dac:	00590204 	subseq	r0, r9, r4, lsl #4
     db0:	08020402 	stmdaeq	r2, {r1, sl}
     db4:	04020013 	streq	r0, [r2], #-19
     db8:	0200e202 	andeq	lr, r0, #536870912	; 0x20000000
     dbc:	66060104 	strvs	r0, [r6], -r4, lsl #2
     dc0:	004f6e06 	subeq	r6, pc, r6, lsl #28
     dc4:	59020402 	stmdbpl	r2, {r1, sl}
     dc8:	02040200 	andeq	r0, r4, #0
     dcc:	040200e3 	streq	r0, [r2], #-227	; 0xe3
     dd0:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     dd4:	21084b69 	tstcs	r8, r9, ror #22
     dd8:	594c4f4e 	stmdbpl	ip, {r1, r2, r3, r6, r8, r9, sl, fp, lr}^
     ddc:	04020059 	streq	r0, [r2], #-89	; 0x59
     de0:	06ac0601 	strteq	r0, [ip], r1, lsl #12
     de4:	bbbbbbbb 	bllt	feeefcd8 <uiXorRegsMaskBackup+0xbeed6efc>
     de8:	bbbbbbbb 	bllt	feeefcdc <uiXorRegsMaskBackup+0xbeed6f00>
     dec:	740367ae 	strvc	r6, [r3], #-1966	; 0x7ae
     df0:	04020066 	streq	r0, [r2], #-102	; 0x66
     df4:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     df8:	25660d03 	strbcs	r0, [r6, #-3331]!	; 0xd03
     dfc:	5021084b 	eorpl	r0, r1, fp, asr #16
     e00:	090384ad 	stmdbeq	r3, {r0, r2, r3, r5, r7, sl, pc}
     e04:	4f4bca58 	svcmi	0x004bca58
     e08:	0200e567 	andeq	lr, r0, #432013312	; 0x19c00000
     e0c:	58060104 	stmdapl	r6, {r2, r8}
     e10:	6b67d706 	blvs	19f6a30 <MV_CPU_LE+0x19f6a2f>
     e14:	6609036b 	strvs	r0, [r9], -fp, ror #6
     e18:	66090368 	strvs	r0, [r9], -r8, ror #6
     e1c:	763e08e5 	ldrtvc	r0, [lr], -r5, ror #17
     e20:	6a77684b 	bvs	1ddaf54 <MV_CPU_LE+0x1ddaf53>
     e24:	e5c94d77 	strb	r4, [r9, #3447]	; 0xd77
     e28:	c9af91a0 	stmibgt	pc!, {r5, r7, r8, ip, pc}	; <UNPREDICTABLE>
     e2c:	c9a1a0e5 	stmibgt	r1!, {r0, r2, r5, r6, r7, sp, pc}
     e30:	c9afa0e5 	stmibgt	pc!, {r0, r2, r5, r6, r7, sp, pc}	; <UNPREDICTABLE>
     e34:	c9cba0e5 	stmibgt	fp, {r0, r2, r5, r6, r7, sp, pc}^
     e38:	c9afa0e5 	stmibgt	pc!, {r0, r2, r5, r6, r7, sp, pc}	; <UNPREDICTABLE>
     e3c:	c9afa0e5 	stmibgt	pc!, {r0, r2, r5, r6, r7, sp, pc}	; <UNPREDICTABLE>
     e40:	4b92a0e5 	blmi	fe4a91dc <uiXorRegsMaskBackup+0xbe490400>
     e44:	c9697968 	stmdbgt	r9!, {r3, r5, r6, r8, fp, ip, sp, lr}^
     e48:	ae91a0e5 	wunpckilwge	wr10, wr1, wr5
     e4c:	9f674e77 	svcls	0x00674e77
     e50:	0f03a0e5 	svceq	0x0003a0e5
     e54:	594b4bac 	stmdbpl	fp, {r2, r3, r5, r7, r8, r9, fp, lr}^
     e58:	4c67d7d7 	stclmi	7, cr13, [r7], #-860	; 0xfffffca4
     e5c:	65bbbb67 	ldrvs	fp, [fp, #2919]!	; 0xb67
     e60:	65bbbb84 	ldrvs	fp, [fp, #2948]!	; 0xb84
     e64:	08730376 	ldmdaeq	r3!, {r1, r2, r4, r5, r6, r8, r9}^
     e68:	04020066 	streq	r0, [r2], #-102	; 0x66
     e6c:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     e70:	4b581303 	blmi	1605a84 <MV_CPU_LE+0x1605a83>
     e74:	d7d7594b 	ldrble	r5, [r7, fp, asr #18]
     e78:	bb674c67 	bllt	19d401c <MV_CPU_LE+0x19d401b>
     e7c:	00c87803 	sbceq	r7, r8, r3, lsl #16
     e80:	06010402 	streq	r0, [r1], -r2, lsl #8
     e84:	0c030666 	stceq	6, cr0, [r3], {102}	; 0x66
     e88:	594b774a 	stmdbpl	fp, {r1, r3, r6, r8, r9, sl, ip, sp, lr}^
     e8c:	0200e2bb 	andeq	lr, r0, #-1342177269	; 0xb000000b
     e90:	66060104 	strvs	r0, [r6], -r4, lsl #2
     e94:	4b774e06 	blmi	1dd46b4 <MV_CPU_LE+0x1dd46b3>
     e98:	6d784e78 	ldclvs	14, cr4, [r8, #-480]!	; 0xfffffe20
     e9c:	4b5aad77 	blmi	16ac480 <MV_CPU_LE+0x16ac47f>
     ea0:	83740a03 	cmnhi	r4, #12288	; 0x3000
     ea4:	4b774b77 	blmi	1dd3c88 <MV_CPU_LE+0x1dd3c87>
     ea8:	794b5978 	stmdbvc	fp, {r3, r4, r5, r6, r8, fp, ip, lr}^
     eac:	4b4b9393 	blmi	12e5d00 <MV_CPU_LE+0x12e5cff>
     eb0:	d7bbad59 	sbfxle	sl, r9, #26, #28
     eb4:	67674c67 	strbvs	r4, [r7, -r7, ror #24]!
     eb8:	77089308 	strvc	r9, [r8, -r8, lsl #6]
     ebc:	00c87103 	sbceq	r7, r8, r3, lsl #2
     ec0:	06010402 	streq	r0, [r1], -r2, lsl #8
     ec4:	15030666 	strne	r0, [r3, #-1638]	; 0x666
     ec8:	594b7758 	stmdbpl	fp, {r3, r4, r6, r8, r9, sl, ip, sp, lr}^
     ecc:	0200c6bb 	andeq	ip, r0, #196083712	; 0xbb00000
     ed0:	66060104 	strvs	r0, [r6], -r4, lsl #2
     ed4:	4b784e06 	blmi	1e146f4 <MV_CPU_LE+0x1e146f3>
     ed8:	00e2bb59 	rsceq	fp, r2, r9, asr fp
     edc:	06010402 	streq	r0, [r1], -r2, lsl #8
     ee0:	794e0666 	stmdbvc	lr, {r1, r2, r5, r6, r9, sl}^
     ee4:	aead674b 	cdpge	7, 10, cr6, cr13, cr11, {2}
     ee8:	00c6bb59 	sbceq	fp, r6, r9, asr fp
     eec:	06010402 	streq	r0, [r1], -r2, lsl #8
     ef0:	4c520666 	mrrcmi	6, 6, r0, r2, cr6
     ef4:	08bb6708 	ldmeq	fp!, {r3, r8, r9, sl, sp, lr}
     ef8:	0200c513 	andeq	ip, r0, #79691776	; 0x4c00000
     efc:	66060104 	strvs	r0, [r6], -r4, lsl #2
     f00:	4a0b0306 	bmi	2c1b20 <MV_CPU_LE+0x2c1b1f>
     f04:	675a84ad 	ldrbvs	r8, [sl, -sp, lsr #9]
     f08:	04020059 	streq	r0, [r2], #-89	; 0x59
     f0c:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     f10:	02005967 	andeq	r5, r0, #1687552	; 0x19c000
     f14:	66060104 	strvs	r0, [r6], -r4, lsl #2
     f18:	00596706 	subseq	r6, r9, r6, lsl #14
     f1c:	06010402 	streq	r0, [r1], -r2, lsl #8
     f20:	59670666 	stmdbpl	r7!, {r1, r2, r5, r6, r9, sl}^
     f24:	01040200 	mrseq	r0, R12_usr
     f28:	67066606 	strvs	r6, [r6, -r6, lsl #12]
     f2c:	04020059 	streq	r0, [r2], #-89	; 0x59
     f30:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     f34:	02005967 	andeq	r5, r0, #1687552	; 0x19c000
     f38:	58060104 	stmdapl	r6, {r2, r8}
     f3c:	00596706 	subseq	r6, r9, r6, lsl #14
     f40:	06010402 	streq	r0, [r1], -r2, lsl #8
     f44:	4c590666 	mrrcmi	6, 6, r0, r9, cr6
     f48:	67bb5985 	ldrvs	r5, [fp, r5, lsl #19]!
     f4c:	00c41308 	sbceq	r1, r4, r8, lsl #6
     f50:	06010402 	streq	r0, [r1], -r2, lsl #8
     f54:	0c030666 	stceq	6, cr0, [r3], {102}	; 0x66
     f58:	bb594c4a 	bllt	1654088 <MV_CPU_LE+0x1654087>
     f5c:	040200c6 	streq	r0, [r2], #-198	; 0xc6
     f60:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     f64:	f3e54b52 			; <UNDEFINED> instruction: 0xf3e54b52
     f68:	c9e52108 	stmibgt	r5!, {r3, r8, sp}^
     f6c:	4b4b4b78 	blmi	12d3d54 <MV_CPU_LE+0x12d3d53>
     f70:	67d7d759 			; <UNDEFINED> instruction: 0x67d7d759
     f74:	0200674c 	andeq	r6, r0, #19922944	; 0x1300000
     f78:	ba060104 	blt	181390 <MV_CPU_LE+0x18138f>
     f7c:	02040200 	andeq	r0, r4, #0
     f80:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     f84:	004b0601 	subeq	r0, fp, r1, lsl #12
     f88:	49010402 	stmdbmi	r1, {r1, sl}
     f8c:	c8770330 	ldmdagt	r7!, {r4, r5, r8, r9}^
     f90:	01040200 	mrseq	r0, R12_usr
     f94:	03066606 	movweq	r6, #26118	; 0x6606
     f98:	67784a0e 	ldrbvs	r4, [r8, -lr, lsl #20]!
     f9c:	6b596778 	blvs	165ad84 <MV_CPU_LE+0x165ad83>
     fa0:	835b757c 	cmphi	fp, #520093696	; 0x1f000000
     fa4:	00766767 	rsbseq	r6, r6, r7, ror #14
     fa8:	76010402 	strvc	r0, [r1], -r2, lsl #8
     fac:	01040200 	mrseq	r0, R12_usr
     fb0:	00594ead 	subseq	r4, r9, sp, lsr #29
     fb4:	06010402 	streq	r0, [r1], -r2, lsl #8
     fb8:	4b4e064a 	blmi	13828e8 <MV_CPU_LE+0x13828e7>
     fbc:	00921308 	addseq	r1, r2, r8, lsl #6
     fc0:	06010402 	streq	r0, [r1], -r2, lsl #8
     fc4:	684b064a 	stmdavs	fp, {r1, r3, r6, r9, sl}^
     fc8:	01040200 	mrseq	r0, R12_usr
     fcc:	04020077 	streq	r0, [r2], #-119	; 0x77
     fd0:	7003ad01 	andvc	sl, r3, r1, lsl #26
     fd4:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     fd8:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     fdc:	594a1c03 	stmdbpl	sl, {r0, r1, sl, fp, ip}^
     fe0:	75919384 	ldrvc	r9, [r1, #900]	; 0x384
     fe4:	75757592 	ldrbvc	r7, [r5, #-1426]!	; 0x592
     fe8:	67835976 			; <UNDEFINED> instruction: 0x67835976
     fec:	0c032f78 	stceq	15, cr2, [r3], {120}	; 0x78
     ff0:	020067c8 	andeq	r6, r0, #52428800	; 0x3200000
     ff4:	d6060104 	strle	r0, [r6], -r4, lsl #2
     ff8:	02040200 	andeq	r0, r4, #0
     ffc:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1000:	02002e03 	andeq	r2, r0, #48	; 0x30
    1004:	3d060304 	stccc	3, cr0, [r6, #-16]
    1008:	03820a03 	orreq	r0, r2, #12288	; 0x3000
    100c:	0322660a 	teqeq	r2, #10485760	; 0xa00000
    1010:	0a03740a 	beq	de040 <MV_CPU_LE+0xde03f>
    1014:	06022266 	streq	r2, [r2], -r6, ror #4
    1018:	4b010100 	blmi	41420 <MV_CPU_LE+0x4141f>
    101c:	02000000 	andeq	r0, r0, #0
    1020:	00002200 	andeq	r2, r0, r0, lsl #4
    1024:	fb010200 	blx	4182e <MV_CPU_LE+0x4182d>
    1028:	01000d0e 	tsteq	r0, lr, lsl #26
    102c:	00010101 	andeq	r0, r1, r1, lsl #2
    1030:	00010000 	andeq	r0, r1, r0
    1034:	72730100 	rsbsvc	r0, r3, #0
    1038:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    103c:	736c6974 	cmnvc	ip, #1900544	; 0x1d0000
    1040:	0100632e 	tsteq	r0, lr, lsr #6
    1044:	00000000 	andeq	r0, r0, r0
    1048:	9e900205 	cdpls	2, 9, cr0, cr0, cr5, {0}
    104c:	67134000 	ldrvs	r4, [r3, -r0]
    1050:	0200212f 	andeq	r2, r0, #-1073741813	; 0xc000000b
    1054:	bc810104 	wstrwlt	wr0, [r1], #16
    1058:	2f676921 	svccs	0x00676921
    105c:	0200212f 	andeq	r2, r0, #-1073741813	; 0xc000000b
    1060:	bcb90104 	wldrwlt	wr0, [r9], #16
    1064:	00060221 	andeq	r0, r6, r1, lsr #4
    1068:	02f40101 	rscseq	r0, r4, #1073741824	; 0x40000000
    106c:	00020000 	andeq	r0, r2, r0
    1070:	00000090 	muleq	r0, r0, r0
    1074:	0efb0102 	wmulsmreq	wr0, wr11, wr2
    1078:	0101000d 	tsteq	r1, sp
    107c:	00000101 	andeq	r0, r0, r1, lsl #2
    1080:	00000100 	andeq	r0, r0, r0, lsl #2
    1084:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
    1088:	7300636e 	movwvc	r6, #878	; 0x36e
    108c:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    1090:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1094:	006c616e 	rsbeq	r6, ip, lr, ror #2
    1098:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    109c:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    10a0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    10a4:	00006c61 	andeq	r6, r0, r1, ror #24
    10a8:	6f5f766d 	svcvs	0x005f766d
    10ac:	00682e73 	rsbeq	r2, r8, r3, ror lr
    10b0:	64000001 	strvs	r0, [r0], #-1
    10b4:	5f337264 	svcpl	0x00337264
    10b8:	745f7768 	ldrbvc	r7, [pc], #-1896	; 10c0 <MV_CPU_LE+0x10bf>
    10bc:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
    10c0:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    10c4:	00020063 	andeq	r0, r2, r3, rrx
    10c8:	72646400 	rsbvc	r6, r4, #0
    10cc:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
    10d0:	6172745f 	cmnvs	r2, pc, asr r4
    10d4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
    10d8:	00682e67 	rsbeq	r2, r8, r7, ror #28
    10dc:	64000003 	strvs	r0, [r0], #-3
    10e0:	5f337264 	svcpl	0x00337264
    10e4:	74746170 	ldrbtvc	r6, [r4], #-368	; 0x170
    10e8:	736e7265 	cmnvc	lr, #1342177286	; 0x50000006
    10ec:	6234365f 	eorsvs	r3, r4, #99614720	; 0x5f00000
    10f0:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    10f4:	00000300 	andeq	r0, r0, r0, lsl #6
    10f8:	6f58766d 	svcvs	0x0058766d
    10fc:	00682e72 	rsbeq	r2, r8, r2, ror lr
    1100:	00000003 	andeq	r0, r0, r3
    1104:	2c020500 	stccs	5, cr0, [r2], {0}
    1108:	0340009f 	movteq	r0, #159	; 0x9f
    110c:	4d010381 	stcmi	3, cr0, [r1, #-516]	; 0xfffffdfc
    1110:	0204213e 	andeq	r2, r4, #-2147483633	; 0x8000000f
    1114:	667de203 	ldrbtvs	lr, [sp], -r3, lsl #4
    1118:	e778592f 	ldrb	r5, [r8, -pc, lsr #18]!
    111c:	4b4c4b4c 	blmi	1313e54 <MV_CPU_LE+0x1313e53>
    1120:	7575ad68 	ldrbvc	sl, [r5, #-3432]!	; 0xd68
    1124:	67836767 	strvs	r6, [r3, r7, ror #14]
    1128:	5967836b 	stmdbpl	r7!, {r0, r1, r3, r5, r6, r8, r9, pc}^
    112c:	835a8467 	cmphi	sl, #1728053248	; 0x67000000
    1130:	bd687667 	stcllt	6, cr7, [r8, #-412]!	; 0xfffffe64
    1134:	e5afa483 	str	sl, [pc, #1155]!	; 15bf <MV_CPU_LE+0x15be>
    1138:	6867af96 	stmdavs	r7!, {r1, r2, r4, r7, r8, r9, sl, fp, sp, pc}^
    113c:	5b5b4c59 	blpl	16d42a8 <MV_CPU_LE+0x16d42a7>
    1140:	83594ead 	cmphi	r9, #2768	; 0xad0
    1144:	687c6767 	ldmdavs	ip!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1148:	674c4b59 	smlsldvs	r4, ip, r9, fp
    114c:	3e59a04c 	wsllhcc	wr10, wr9, wr12
    1150:	01040200 	mrseq	r0, R12_usr
    1154:	4b066606 	blmi	19a974 <MV_CPU_LE+0x19a973>
    1158:	684b5c9f 	stmdavs	fp, {r0, r1, r2, r3, r4, r7, sl, fp, ip, lr}^
    115c:	9f4a1103 	svcls	0x004a1103
    1160:	5c4b4059 	wstrhpl	wr4, [fp], #-89
    1164:	59405983 	stmdbpl	r0, {r0, r1, r7, r8, fp, ip, lr}^
    1168:	4d4b4b4d 	vstrmi	d20, [fp, #-308]	; 0xfffffecc
    116c:	59bb4b4c 	ldmibpl	fp!, {r2, r3, r6, r8, r9, fp, lr}
    1170:	035b4b3f 	cmpeq	fp, #64512	; 0xfc00
    1174:	599f4a0f 	ldmibpl	pc, {r0, r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
    1178:	005d4b3f 	subseq	r4, sp, pc, lsr fp
    117c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1180:	bb68064a 	bllt	1a02ab0 <MV_CPU_LE+0x1a02aaf>
    1184:	599f4059 	ldmibpl	pc, {r0, r3, r4, r6, lr}	; <UNPREDICTABLE>
    1188:	4b5a4b3f 	blmi	1693e8c <MV_CPU_LE+0x1693e8b>
    118c:	4b3f5983 	blmi	fd77a0 <MV_CPU_LE+0xfd779f>
    1190:	0402005b 	streq	r0, [r2], #-91	; 0x5b
    1194:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    1198:	3e598391 	mrccc	3, 2, r8, cr9, cr1, {4}
    119c:	5983594b 	stmibpl	r3, {r0, r1, r3, r6, r8, fp, ip, lr}
    11a0:	845c4b3e 	ldrbhi	r4, [ip], #-2878	; 0xb3e
    11a4:	3f598359 	svccc	0x00598359
    11a8:	5983594b 	stmibpl	r3, {r0, r1, r3, r6, r8, fp, ip, lr}
    11ac:	0a034b3e 	beq	d3eac <MV_CPU_LE+0xd3eab>
    11b0:	2f5a6858 	svccs	0x005a6858
    11b4:	08595959 	ldmdaeq	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    11b8:	04020014 	streq	r0, [r2], #-20
    11bc:	06200601 	strteq	r0, [r0], -r1, lsl #12
    11c0:	305c4b75 	subscc	r4, ip, r5, ror fp
    11c4:	163e022f 	ldrtne	r0, [lr], -pc, lsr #4
    11c8:	594a0903 	stmdbpl	sl, {r0, r1, r8, fp}^
    11cc:	22083e4c 	andcs	r3, r8, #1216	; 0x4c0
    11d0:	02009d91 	andeq	r9, r0, #9280	; 0x2440
    11d4:	2e060104 	wmululcs	wr0, wr6, wr4
    11d8:	02040200 	andeq	r0, r4, #0
    11dc:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    11e0:	02002e03 	andeq	r2, r0, #48	; 0x30
    11e4:	30060304 	andcc	r0, r6, r4, lsl #6
    11e8:	03040200 	movweq	r0, #16896	; 0x4200
    11ec:	04020091 	streq	r0, [r2], #-145	; 0x91
    11f0:	02009d03 	andeq	r9, r0, #192	; 0xc0
    11f4:	2e060104 	wmululcs	wr0, wr6, wr4
    11f8:	02040200 	andeq	r0, r4, #0
    11fc:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1200:	02002e03 	andeq	r2, r0, #48	; 0x30
    1204:	30060304 	andcc	r0, r6, r4, lsl #6
    1208:	03040200 	movweq	r0, #16896	; 0x4200
    120c:	0402006c 	streq	r0, [r2], #-108	; 0x6c
    1210:	02008403 	andeq	r8, r0, #50331648	; 0x3000000
    1214:	004b0304 	subeq	r0, fp, r4, lsl #6
    1218:	a0030402 	andge	r0, r3, r2, lsl #8
    121c:	03040200 	movweq	r0, #16896	; 0x4200
    1220:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1224:	02004b03 	andeq	r4, r0, #3072	; 0xc00
    1228:	00830304 	addeq	r0, r3, r4, lsl #6
    122c:	a0030402 	andge	r0, r3, r2, lsl #8
    1230:	03040200 	movweq	r0, #16896	; 0x4200
    1234:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1238:	02004b03 	andeq	r4, r0, #3072	; 0xc00
    123c:	00830304 	addeq	r0, r3, r4, lsl #6
    1240:	a0030402 	andge	r0, r3, r2, lsl #8
    1244:	03040200 	movweq	r0, #16896	; 0x4200
    1248:	774e6c67 	strbvc	r6, [lr, -r7, ror #24]
    124c:	00bc6868 	adcseq	r6, ip, r8, ror #16
    1250:	06010402 	streq	r0, [r1], -r2, lsl #8
    1254:	7a910620 	bvc	fe442adc <uiXorRegsMaskBackup+0xbe429d00>
    1258:	5a3d3e75 	bpl	f50c34 <MV_CPU_LE+0xf50c33>
    125c:	3d849f68 	stccc	15, cr9, [r4, #416]	; 0x1a0
    1260:	004b6784 	subeq	r6, fp, r4, lsl #15
    1264:	69010402 	stmdbvs	r1, {r1, sl}
    1268:	01040200 	mrseq	r0, R12_usr
    126c:	3e3d3f9f 	mrccc	15, 1, r3, cr13, cr15, {4}
    1270:	bb685a3d 	bllt	1a17b6c <MV_CPU_LE+0x1a17b6b>
    1274:	004b674c 	subeq	r6, fp, ip, asr #14
    1278:	69010402 	stmdbvs	r1, {r1, sl}
    127c:	01040200 	mrseq	r0, R12_usr
    1280:	687a3e9f 	ldmdavs	sl!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp}^
    1284:	004b68bb 	strheq	r6, [fp], #-139	; 0xffffff75
    1288:	69010402 	stmdbvs	r1, {r1, sl}
    128c:	01040200 	mrseq	r0, R12_usr
    1290:	88753e9f 	ldmdahi	r5!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp}^
    1294:	4c75774e 	ldclmi	7, cr7, [r5], #-312	; 0xfffffec8
    1298:	3ead4d68 	cdpcc	13, 10, cr4, cr13, cr8, {3}
    129c:	752f862f 	strvc	r8, [pc, #-1583]!	; c75 <MV_CPU_LE+0xc74>
    12a0:	5b2f7675 	blpl	bdec7c <MV_CPU_LE+0xbdec7b>
    12a4:	7578753f 	ldrbvc	r7, [r8, #-1343]!	; 0x53f
    12a8:	a12f5a59 	teqge	pc, r9, asr sl	; <UNPREDICTABLE>
    12ac:	0200593f 	andeq	r5, r0, #1032192	; 0xfc000
    12b0:	004b0204 	subeq	r0, fp, r4, lsl #4
    12b4:	59020402 	stmdbpl	r2, {r1, sl}
    12b8:	02040200 	andeq	r0, r4, #0
    12bc:	04020083 	streq	r0, [r2], #-131	; 0x83
    12c0:	02008302 	andeq	r8, r0, #134217728	; 0x8000000
    12c4:	004b0204 	subeq	r0, fp, r4, lsl #4
    12c8:	9f020402 	svcls	0x00020402
    12cc:	02040200 	andeq	r0, r4, #0
    12d0:	04020059 	streq	r0, [r2], #-89	; 0x59
    12d4:	58790302 	ldmdapl	r9!, {r1, r8, r9}^
    12d8:	01040200 	mrseq	r0, R12_usr
    12dc:	03064a06 	movweq	r4, #27142	; 0x6a06
    12e0:	00593c09 	subseq	r3, r9, r9, lsl #24
    12e4:	4b020402 	blmi	822f4 <MV_CPU_LE+0x822f3>
    12e8:	02040200 	andeq	r0, r4, #0
    12ec:	04020059 	streq	r0, [r2], #-89	; 0x59
    12f0:	02008302 	andeq	r8, r0, #134217728	; 0x8000000
    12f4:	00590204 	subseq	r0, r9, r4, lsl #4
    12f8:	54020402 	strpl	r0, [r2], #-1026	; 0x402
    12fc:	01040200 	mrseq	r0, R12_usr
    1300:	42064a06 	andmi	r4, r6, #24576	; 0x6000
    1304:	04020059 	streq	r0, [r2], #-89	; 0x59
    1308:	02004b02 	andeq	r4, r0, #2048	; 0x800
    130c:	00590204 	subseq	r0, r9, r4, lsl #4
    1310:	83020402 	movwhi	r0, #9218	; 0x2402
    1314:	02040200 	andeq	r0, r4, #0
    1318:	04020059 	streq	r0, [r2], #-89	; 0x59
    131c:	02005402 	andeq	r5, r0, #33554432	; 0x2000000
    1320:	4a060104 	bmi	181738 <MV_CPU_LE+0x181737>
    1324:	0e034206 	cdpeq	2, 0, cr4, cr3, cr6, {0}
    1328:	3f5b9008 	svccc	0x005b9008
    132c:	9f318475 	svcls	0x00318475
    1330:	bc9f679f 	ldclt	7, cr6, [pc], {159}	; 0x9f
    1334:	859f939f 	ldrhi	r9, [pc, #927]	; 16db <MV_CPU_LE+0x16da>
    1338:	9fa24bbc 	svcls	0x00a24bbc
    133c:	84839267 	strhi	r9, [r3], #615	; 0x267
    1340:	8483a083 	strhi	sl, [r3], #131	; 0x83
    1344:	689f689f 	ldmvs	pc, {r0, r1, r2, r3, r4, r7, fp, sp, lr}	; <UNPREDICTABLE>
    1348:	9f23699f 	svcls	0x0023699f
    134c:	67677767 	strbvs	r7, [r7, -r7, ror #14]!
    1350:	9f689f68 	svcls	0x00689f68
    1354:	75689f68 	strbvc	r9, [r8, #-3944]!	; 0xf68
    1358:	9f8592f3 	svcls	0x008592f3
    135c:	000d0267 	andeq	r0, sp, r7, ror #4
    1360:	06e30101 	strbteq	r0, [r3], r1, lsl #2
    1364:	00020000 	andeq	r0, r2, r0
    1368:	00000072 	andeq	r0, r0, r2, ror r0
    136c:	0efb0102 	wmulsmreq	wr0, wr11, wr2
    1370:	0101000d 	tsteq	r1, sp
    1374:	00000101 	andeq	r0, r0, r1, lsl #2
    1378:	00000100 	andeq	r0, r0, r0, lsl #2
    137c:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
    1380:	7300636e 	movwvc	r6, #878	; 0x36e
    1384:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    1388:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    138c:	006c616e 	rsbeq	r6, ip, lr, ror #2
    1390:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    1394:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1398:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    139c:	00006c61 	andeq	r6, r0, r1, ror #24
    13a0:	6f5f766d 	svcvs	0x005f766d
    13a4:	00682e73 	rsbeq	r2, r8, r3, ror lr
    13a8:	64000001 	strvs	r0, [r0], #-1
    13ac:	5f337264 	svcpl	0x00337264
    13b0:	2e736270 	mrccs	2, 3, r6, cr3, cr0, {3}
    13b4:	00020063 	andeq	r0, r2, r3, rrx
    13b8:	72646400 	rsbvc	r6, r4, #0
    13bc:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
    13c0:	6172745f 	cmnvs	r2, pc, asr r4
    13c4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
    13c8:	00682e67 	rsbeq	r2, r8, r7, ror #28
    13cc:	3c000003 	wstrbcc	wr0, [r0], #-3
    13d0:	6c697562 	stclvs	5, cr7, [r9], #-392	; 0xfffffe78
    13d4:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
    13d8:	0000003e 	andeq	r0, r0, lr, lsr r0
    13dc:	05000000 	streq	r0, [r0]
    13e0:	00af5402 	adceq	r5, pc, r2, lsl #8
    13e4:	03810340 	orreq	r0, r1, #1
    13e8:	213e4d01 	teqcs	lr, r1, lsl #26
    13ec:	ef030204 	svc	0x00030204
    13f0:	4074667d 	rsbsmi	r6, r4, sp, ror r6
    13f4:	0c03aeaf 	stceq	14, cr10, [r3], {175}	; 0xaf
    13f8:	ae6a674a 	cdpge	7, 6, cr6, cr10, cr10, {2}
    13fc:	5d774b77 	fldmdbxpl	r7!, {d20-d78}	;@ Deprecated
    1400:	04020059 	streq	r0, [r2], #-89	; 0x59
    1404:	02005902 	andeq	r5, r0, #32768	; 0x8000
    1408:	00c70204 	sbceq	r0, r7, r4, lsl #4
    140c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1410:	00490666 	subeq	r0, r9, r6, ror #12
    1414:	06010402 	streq	r0, [r1], -r2, lsl #8
    1418:	596e0666 	stmdbpl	lr!, {r1, r2, r5, r6, r9, sl}^
    141c:	594be65b 	stmdbpl	fp, {r0, r1, r3, r4, r6, r9, sl, sp, lr, pc}^
    1420:	5a4b594b 	bpl	12d7954 <MV_CPU_LE+0x12d7953>
    1424:	03e5ad4d 	mvneq	sl, #4928	; 0x1340
    1428:	00597409 	subseq	r7, r9, r9, lsl #8
    142c:	59020402 	stmdbpl	r2, {r1, sl}
    1430:	02040200 	andeq	r0, r4, #0
    1434:	02006508 	andeq	r6, r0, #33554432	; 0x2000000
    1438:	66060104 	strvs	r0, [r6], -r4, lsl #2
    143c:	02004906 	andeq	r4, r0, #98304	; 0x18000
    1440:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1444:	594b6b06 	stmdbpl	fp, {r1, r2, r8, r9, fp, sp, lr}^
    1448:	00580c03 	subseq	r0, r8, r3, lsl #24
    144c:	59020402 	stmdbpl	r2, {r1, sl}
    1450:	02040200 	andeq	r0, r4, #0
    1454:	02008108 	andeq	r8, r0, #2
    1458:	66060104 	strvs	r0, [r6], -r4, lsl #2
    145c:	42f35006 	rscsmi	r5, r3, #6
    1460:	003e4b08 	eorseq	r4, lr, r8, lsl #22
    1464:	06010402 	streq	r0, [r1], -r2, lsl #8
    1468:	00a00658 	adceq	r0, r0, r8, asr r6
    146c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1470:	405a064a 	subsmi	r0, sl, sl, asr #12
    1474:	0402005f 	streq	r0, [r2], #-95	; 0x5f
    1478:	00580602 	subseq	r0, r8, r2, lsl #12
    147c:	66010402 	strvs	r0, [r1], -r2, lsl #8
    1480:	4a790306 	bmi	1e420a0 <MV_CPU_LE+0x1e4209f>
    1484:	01040200 	mrseq	r0, R12_usr
    1488:	03066606 	movweq	r6, #26118	; 0x6606
    148c:	00596614 	subseq	r6, r9, r4, lsl r6
    1490:	59020402 	stmdbpl	r2, {r1, sl}
    1494:	02040200 	andeq	r0, r4, #0
    1498:	00113402 	andseq	r3, r1, r2, lsl #8
    149c:	06010402 	streq	r0, [r1], -r2, lsl #8
    14a0:	00490666 	subeq	r0, r9, r6, ror #12
    14a4:	06010402 	streq	r0, [r1], -r2, lsl #8
    14a8:	ad6d0666 	stclge	6, cr0, [sp, #-408]!	; 0xfffffe68
    14ac:	747f9f03 	ldrbtvc	r9, [pc], #-3843	; 14b4 <MV_CPU_LE+0x14b3>
    14b0:	01040200 	mrseq	r0, R12_usr
    14b4:	ab066606 	blge	19acd4 <MV_CPU_LE+0x19acd3>
    14b8:	01040200 	mrseq	r0, R12_usr
    14bc:	03066606 	movweq	r6, #26118	; 0x6606
    14c0:	595800e8 	ldmdbpl	r8, {r3, r5, r6, r7}^
    14c4:	02040200 	andeq	r0, r4, #0
    14c8:	04020059 	streq	r0, [r2], #-89	; 0x59
    14cc:	112a0202 	teqne	sl, r2, lsl #4
    14d0:	01040200 	mrseq	r0, R12_usr
    14d4:	49066606 	stmdbmi	r6, {r1, r2, r9, sl, sp, lr}
    14d8:	01040200 	mrseq	r0, R12_usr
    14dc:	6c066606 	stcvs	6, cr6, [r6], {6}
    14e0:	0402005f 	streq	r0, [r2], #-95	; 0x5f
    14e4:	00580602 	subseq	r0, r8, r2, lsl #12
    14e8:	66010402 	strvs	r0, [r1], -r2, lsl #8
    14ec:	4a790306 	bmi	1e4210c <MV_CPU_LE+0x1e4210b>
    14f0:	01040200 	mrseq	r0, R12_usr
    14f4:	03066606 	movweq	r6, #26118	; 0x6606
    14f8:	00667f85 	rsbeq	r7, r6, r5, lsl #31
    14fc:	06010402 	streq	r0, [r1], -r2, lsl #8
    1500:	90030666 	andls	r0, r3, r6, ror #12
    1504:	00595801 	subseq	r5, r9, r1, lsl #16
    1508:	59020402 	stmdbpl	r2, {r1, sl}
    150c:	02040200 	andeq	r0, r4, #0
    1510:	02007308 	andeq	r7, r0, #536870912	; 0x20000000
    1514:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1518:	02004906 	andeq	r4, r0, #98304	; 0x18000
    151c:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1520:	005f6d06 	subseq	r6, pc, r6, lsl #26
    1524:	06020402 	streq	r0, [r2], -r2, lsl #8
    1528:	04020058 	streq	r0, [r2], #-88	; 0x58
    152c:	03066601 	movweq	r6, #26113	; 0x6601
    1530:	02004a79 	andeq	r4, r0, #495616	; 0x79000
    1534:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1538:	66140306 	ldrvs	r0, [r4], -r6, lsl #6
    153c:	04020059 	streq	r0, [r2], #-89	; 0x59
    1540:	06820601 	streq	r0, [r2], r1, lsl #12
    1544:	007f4b67 	rsbseq	r4, pc, r7, ror #22
    1548:	06010402 	streq	r0, [r1], -r2, lsl #8
    154c:	786c0666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl}^
    1550:	ad766783 	ldclge	7, cr6, [r6, #-524]!	; 0xfffffdf4
    1554:	0e032f78 	mcreq	15, 0, r2, cr3, cr8, {3}
    1558:	3f3174e4 	svccc	0x003174e4
    155c:	3f142f02 	svccc	0x00142f02
    1560:	343e4c3d 	ldrtcc	r4, [lr], #-3133	; 0xc3d
    1564:	0402004d 	streq	r0, [r2], #-77	; 0x4d
    1568:	02004b02 	andeq	r4, r0, #2048	; 0x800
    156c:	00f10204 	rscseq	r0, r1, r4, lsl #4
    1570:	06010402 	streq	r0, [r1], -r2, lsl #8
    1574:	3e4f064a 	cdpcc	6, 4, cr0, cr15, cr10, {2}
    1578:	6e3ef408 	cdpvs	4, 3, cr15, cr14, cr8, {0}
    157c:	02004b3e 	andeq	r4, r0, #63488	; 0xf800
    1580:	90060104 	andls	r0, r6, r4, lsl #2
    1584:	00aa9f06 	adceq	r9, sl, r6, lsl #30
    1588:	06010402 	streq	r0, [r1], -r2, lsl #8
    158c:	0050064a 	subseq	r0, r0, sl, asr #12
    1590:	06010402 	streq	r0, [r1], -r2, lsl #8
    1594:	404c063c 	submi	r0, ip, ip, lsr r6
    1598:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    159c:	06900601 	ldreq	r0, [r0], r1, lsl #12
    15a0:	0200aa9f 	andeq	sl, r0, #651264	; 0x9f000
    15a4:	4a060104 	bmi	1819bc <MV_CPU_LE+0x1819bb>
    15a8:	4a0a0306 	bmi	2821c8 <MV_CPU_LE+0x2821c7>
    15ac:	02040200 	andeq	r0, r4, #0
    15b0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    15b4:	00730802 	rsbseq	r0, r3, r2, lsl #16
    15b8:	06010402 	streq	r0, [r1], -r2, lsl #8
    15bc:	2f4e064a 	svccs	0x004e064a
    15c0:	74ba0b03 	ldrtvc	r0, [sl], #2819	; 0xb03
    15c4:	03aeaf3f 			; <UNDEFINED> instruction: 0x03aeaf3f
    15c8:	6a674a0b 	bvs	19d3dfc <MV_CPU_LE+0x19d3dfb>
    15cc:	764b77ae 	strbvc	r7, [fp], -lr, lsr #15
    15d0:	00595d5b 	subseq	r5, r9, fp, asr sp
    15d4:	59020402 	stmdbpl	r2, {r1, sl}
    15d8:	02040200 	andeq	r0, r4, #0
    15dc:	040200c7 	streq	r0, [r2], #-199	; 0xc7
    15e0:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    15e4:	04020049 	streq	r0, [r2], #-73	; 0x49
    15e8:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    15ec:	e65b596e 	ldrb	r5, [fp], -lr, ror #18
    15f0:	594b594b 	stmdbpl	fp, {r0, r1, r3, r6, r8, fp, ip, lr}^
    15f4:	ad4d5a4b 	vstrge	s11, [sp, #-300]	; 0xfffffed4
    15f8:	740903e5 	strvc	r0, [r9], #-997	; 0x3e5
    15fc:	04020059 	streq	r0, [r2], #-89	; 0x59
    1600:	02005902 	andeq	r5, r0, #32768	; 0x8000
    1604:	65080204 	strvs	r0, [r8, #-516]	; 0x204
    1608:	01040200 	mrseq	r0, R12_usr
    160c:	49066606 	stmdbmi	r6, {r1, r2, r9, sl, sp, lr}
    1610:	01040200 	mrseq	r0, R12_usr
    1614:	6b066606 	blvs	19ae34 <MV_CPU_LE+0x19ae33>
    1618:	0b03594b 	bleq	d7b4c <MV_CPU_LE+0xd7b4b>
    161c:	02005958 	andeq	r5, r0, #1441792	; 0x160000
    1620:	00590204 	subseq	r0, r9, r4, lsl #4
    1624:	08020402 	stmdaeq	r2, {r1, sl}
    1628:	04020057 	streq	r0, [r2], #-87	; 0x57
    162c:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    1630:	04020049 	streq	r0, [r2], #-73	; 0x49
    1634:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    1638:	0402006c 	streq	r0, [r2], #-108	; 0x6c
    163c:	02005902 	andeq	r5, r0, #32768	; 0x8000
    1640:	2d080204 	stccs	2, cr0, [r8, #-16]
    1644:	01040200 	mrseq	r0, R12_usr
    1648:	6d066606 	stcvs	6, cr6, [r6, #-24]	; 0xffffffe8
    164c:	4b0841f3 	blmi	211e20 <MV_CPU_LE+0x211e1f>
    1650:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    1654:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    1658:	040200ae 	streq	r0, [r2], #-174	; 0xae
    165c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1660:	0200415a 	andeq	r4, r0, #-2147483626	; 0x80000016
    1664:	00590204 	subseq	r0, r9, r4, lsl #4
    1668:	08020402 	stmdaeq	r2, {r1, sl}
    166c:	0402002d 	streq	r0, [r2], #-45	; 0x2d
    1670:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    1674:	02005f6a 	andeq	r5, r0, #424	; 0x1a8
    1678:	58060204 	stmdapl	r6, {r2, r9}
    167c:	01040200 	mrseq	r0, R12_usr
    1680:	79030666 	stmdbvc	r3, {r1, r2, r5, r6, r9, sl}
    1684:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1688:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    168c:	59661403 	stmdbpl	r6!, {r0, r1, sl, ip}^
    1690:	02040200 	andeq	r0, r4, #0
    1694:	04020059 	streq	r0, [r2], #-89	; 0x59
    1698:	11340202 	teqne	r4, r2, lsl #4
    169c:	01040200 	mrseq	r0, R12_usr
    16a0:	49066606 	stmdbmi	r6, {r1, r2, r9, sl, sp, lr}
    16a4:	01040200 	mrseq	r0, R12_usr
    16a8:	6d066606 	stcvs	6, cr6, [r6, #-24]	; 0xffffffe8
    16ac:	7f9503ad 	svcvc	0x009503ad
    16b0:	04020074 	streq	r0, [r2], #-116	; 0x74
    16b4:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    16b8:	040200ab 	streq	r0, [r2], #-171	; 0xab
    16bc:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    16c0:	5800f203 	stmdapl	r0, {r0, r1, r9, ip, sp, lr, pc}
    16c4:	04020059 	streq	r0, [r2], #-89	; 0x59
    16c8:	02005902 	andeq	r5, r0, #32768	; 0x8000
    16cc:	2a020204 	bcs	81ee4 <MV_CPU_LE+0x81ee3>
    16d0:	04020011 	streq	r0, [r2], #-17
    16d4:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    16d8:	04020049 	streq	r0, [r2], #-73	; 0x49
    16dc:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    16e0:	02005f6c 	andeq	r5, r0, #432	; 0x1b0
    16e4:	58060204 	stmdapl	r6, {r2, r9}
    16e8:	01040200 	mrseq	r0, R12_usr
    16ec:	79030666 	stmdbvc	r3, {r1, r2, r5, r6, r9, sl}
    16f0:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    16f4:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    16f8:	667efb03 	ldrbtvs	pc, [lr], -r3, lsl #22	; <UNPREDICTABLE>
    16fc:	01040200 	mrseq	r0, R12_usr
    1700:	03066606 	movweq	r6, #26118	; 0x6606
    1704:	5958019a 	ldmdbpl	r8, {r1, r3, r4, r7, r8}^
    1708:	02040200 	andeq	r0, r4, #0
    170c:	04020059 	streq	r0, [r2], #-89	; 0x59
    1710:	00730802 	rsbseq	r0, r3, r2, lsl #16
    1714:	06010402 	streq	r0, [r1], -r2, lsl #8
    1718:	00490666 	subeq	r0, r9, r6, ror #12
    171c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1720:	5f6d0666 	svcpl	0x006d0666
    1724:	02040200 	andeq	r0, r4, #0
    1728:	02005806 	andeq	r5, r0, #393216	; 0x60000
    172c:	06660104 	strbteq	r0, [r6], -r4, lsl #2
    1730:	004a7903 	subeq	r7, sl, r3, lsl #18
    1734:	06010402 	streq	r0, [r1], -r2, lsl #8
    1738:	14030666 	strne	r0, [r3], #-1638	; 0x666
    173c:	8378cb66 	cmnhi	r8, #104448	; 0x19800
    1740:	78ad7667 	stmiavc	sp!, {r0, r1, r2, r5, r6, r9, sl, ip, sp, lr}
    1744:	e40e032f 	str	r0, [lr], #-815	; 0x32f
    1748:	403d3174 	eorsmi	r3, sp, r4, ror r1
    174c:	3e4c3d3f 	mcrcc	13, 2, r3, cr12, cr15, {1}
    1750:	04020034 	streq	r0, [r2], #-52	; 0x34
    1754:	02004b02 	andeq	r4, r0, #2048	; 0x800
    1758:	00ff0204 	rscseq	r0, pc, r4, lsl #4
    175c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1760:	3e50064a 	cdpcc	6, 5, cr0, cr0, cr10, {2}
    1764:	a0083b67 	andge	r3, r8, r7, ror #22
    1768:	0200683f 	andeq	r6, r0, #4128768	; 0x3f0000
    176c:	3c060104 	wstrwcc	wr0, [r6], #-16
    1770:	3c0d0306 	stccc	3, cr0, [sp], {6}
    1774:	f0914b4b 			; <UNDEFINED> instruction: 0xf0914b4b
    1778:	01040200 	mrseq	r0, R12_usr
    177c:	4f064a06 	svcmi	0x00064a06
    1780:	03207203 	teqeq	r0, #805306368	; 0x30000000
    1784:	3f312012 	svccc	0x00312012
    1788:	a0083b67 	andge	r3, r8, r7, ror #22
    178c:	924b6d3f 	subls	r6, fp, #4032	; 0xfc0
    1790:	02001d08 	andeq	r1, r0, #512	; 0x200
    1794:	4a060104 	bmi	181bac <MV_CPU_LE+0x181bab>
    1798:	424c5206 	submi	r5, ip, #1610612736	; 0x60000000
    179c:	4b4b403e 	blmi	12d189c <MV_CPU_LE+0x12d189b>
    17a0:	0200f091 	andeq	pc, r0, #145	; 0x91
    17a4:	4a060104 	bmi	181bbc <MV_CPU_LE+0x181bbb>
    17a8:	6f035006 	svcvs	0x00035006
    17ac:	20130320 	andscs	r0, r3, r0, lsr #6
    17b0:	ac14032f 	ldcge	3, cr0, [r4], {47}	; 0x2f
    17b4:	83083e74 	movwhi	r3, #36468	; 0x8e74
    17b8:	3d2d3d2d 	stccc	13, cr3, [sp, #-180]!	; 0xffffff4c
    17bc:	2f02442d 	svccs	0x0002442d
    17c0:	192f0213 	stmdbne	pc!, {r0, r1, r4, r9}	; <UNPREDICTABLE>
    17c4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    17c8:	02005902 	andeq	r5, r0, #32768	; 0x8000
    17cc:	00e30204 	rsceq	r0, r3, r4, lsl #4
    17d0:	06010402 	streq	r0, [r1], -r2, lsl #8
    17d4:	00490666 	subeq	r0, r9, r6, ror #12
    17d8:	06010402 	streq	r0, [r1], -r2, lsl #8
    17dc:	bf42064a 	svclt	0x0042064a
    17e0:	4b5a4b3d 	blmi	16944dc <MV_CPU_LE+0x16944db>
    17e4:	4b4d4b4d 	blmi	1354520 <MV_CPU_LE+0x135451f>
    17e8:	763d404c 	ldrtvc	r4, [sp], -ip, asr #32
    17ec:	59975a6a 	ldmibpl	r7, {r1, r3, r5, r6, r9, fp, ip, lr}
    17f0:	83083de7 	movwhi	r3, #36327	; 0x8de7
    17f4:	8308cbb9 	movwhi	ip, #35769	; 0x8bb9
    17f8:	c87a03b9 	ldmdagt	sl!, {r0, r3, r4, r5, r7, r8, r9}^
    17fc:	0402001e 	streq	r0, [r2], #-30
    1800:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    1804:	207a037f 	rsbscs	r0, sl, pc, ror r3
    1808:	01040200 	mrseq	r0, R12_usr
    180c:	03066606 	movweq	r6, #26118	; 0x6606
    1810:	574d5818 	smlaldpl	r5, sp, r8, r8
    1814:	593e6808 	ldmdbpl	lr!, {r3, fp, sp, lr}
    1818:	0200e359 	andeq	lr, r0, #1677721601	; 0x64000001
    181c:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1820:	02004906 	andeq	r4, r0, #98304	; 0x18000
    1824:	66060104 	strvs	r0, [r6], -r4, lsl #2
    1828:	660f0306 	strvs	r0, [pc], -r6, lsl #6
    182c:	02040200 	andeq	r0, r4, #0
    1830:	04020059 	streq	r0, [r2], #-89	; 0x59
    1834:	008f0802 	addeq	r0, pc, r2, lsl #16
    1838:	06010402 	streq	r0, [r1], -r2, lsl #8
    183c:	6b030666 	blvs	c31dc <MV_CPU_LE+0xc31db>
    1840:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1844:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1848:	4b3c1a03 	blmi	f0805c <MV_CPU_LE+0xf0805b>
    184c:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    1850:	02005a02 	andeq	r5, r0, #8192	; 0x2000
    1854:	00af0204 	adceq	r0, pc, r4, lsl #4
    1858:	8b020402 	blhi	82868 <MV_CPU_LE+0x82867>
    185c:	01040200 	mrseq	r0, R12_usr
    1860:	03066606 	movweq	r6, #26118	; 0x6606
    1864:	785f4a09 	ldmdavc	pc, {r0, r3, r9, fp, lr}^	; <UNPREDICTABLE>
    1868:	01040200 	mrseq	r0, R12_usr
    186c:	02003c06 	andeq	r3, r0, #1536	; 0x600
    1870:	00740204 	rsbseq	r0, r4, r4, lsl #4
    1874:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    1878:	03040200 	movweq	r0, #16896	; 0x4200
    187c:	02002f06 	andeq	r2, r0, #24
    1880:	0b030304 	bleq	c2498 <MV_CPU_LE+0xc2497>
    1884:	00af5a4a 	adceq	r5, pc, sl, asr #20
    1888:	06010402 	streq	r0, [r1], -r2, lsl #8
    188c:	0d03069e 	stceq	6, cr0, [r3, #-632]	; 0xfffffd88
    1890:	03f7594a 	mvnseq	r5, #1212416	; 0x128000
    1894:	0200c87a 	andeq	ip, r0, #7995392	; 0x7a0000
    1898:	66060104 	strvs	r0, [r6], -r4, lsl #2
    189c:	4a090306 	bmi	2424bc <MV_CPU_LE+0x2424bb>
    18a0:	d66a034c 	strbtle	r0, [sl], -ip, asr #6
    18a4:	00207903 	eoreq	r7, r0, r3, lsl #18
    18a8:	06010402 	streq	r0, [r1], -r2, lsl #8
    18ac:	28030666 	stmdacs	r3, {r1, r2, r5, r6, r9, sl}
    18b0:	59445a66 	stmdbpl	r4, {r1, r2, r5, r6, r9, fp, ip, lr}^
    18b4:	ada1aebc 	stcge	14, cr10, [r1, #752]!	; 0x2f0
    18b8:	cbd93ebe 	blgt	ff6513b8 <uiXorRegsMaskBackup+0xbf6385dc>
    18bc:	0859ca50 	ldmdaeq	r9, {r4, r6, r9, fp, lr, pc}^
    18c0:	ca910814 	bgt	fe443918 <uiXorRegsMaskBackup+0xbe42ab3c>
    18c4:	b975083d 	ldmdblt	r5!, {r0, r2, r3, r4, r5, fp}^
    18c8:	b97508cb 	ldmdblt	r5!, {r0, r1, r3, r6, r7, fp}^
    18cc:	00ba7603 	adcseq	r7, sl, r3, lsl #12
    18d0:	06010402 	streq	r0, [r1], -r2, lsl #8
    18d4:	63030666 	movwvs	r0, #13926	; 0x3666
    18d8:	04020058 	streq	r0, [r2], #-88	; 0x58
    18dc:	06660601 	strbteq	r0, [r6], -r1, lsl #12
    18e0:	03742f03 	cmneq	r4, #12
    18e4:	03207f8b 	teqeq	r0, #556	; 0x22c
    18e8:	032e00c0 	teqeq	lr, #192	; 0xc0
    18ec:	032f2037 	teqeq	pc, #55	; 0x37
    18f0:	583c080c 	ldmdapl	ip!, {r2, r3, fp}
    18f4:	004b3f36 	subeq	r3, fp, r6, lsr pc
    18f8:	06010402 	streq	r0, [r1], -r2, lsl #8
    18fc:	4c4b0666 	mcrrmi	6, 6, r0, fp, cr6
    1900:	4b3d3d31 	blmi	f50dcc <MV_CPU_LE+0xf50dcb>
    1904:	99bba0bb 	ldmibls	fp!, {r0, r1, r3, r4, r5, r7, sp, pc}
    1908:	01040200 	mrseq	r0, R12_usr
    190c:	03064a06 	movweq	r4, #27142	; 0x6a06
    1910:	09033c09 	stmdbeq	r3, {r0, r3, sl, fp, ip, sp}
    1914:	0a03a04a 	beq	e9a44 <MV_CPU_LE+0xe9a43>
    1918:	e6083d4a 	str	r3, [r8], -sl, asr #26
    191c:	033dd708 	teqeq	sp, #2097152	; 0x200000
    1920:	00ac0871 	adceq	r0, ip, r1, ror r8
    1924:	06010402 	streq	r0, [r1], -r2, lsl #8
    1928:	1603064a 	strne	r0, [r3], -sl, asr #12
    192c:	08c93d3c 	stmiaeq	r9, {r2, r3, r4, r5, r8, sl, fp, ip, sp}^
    1930:	c849034c 	stmdagt	r9, {r2, r3, r6, r8, r9}^
    1934:	01040200 	mrseq	r0, R12_usr
    1938:	03064a06 	movweq	r4, #27142	; 0x6a06
    193c:	032f583a 	teqeq	pc, #3801088	; 0x3a0000
    1940:	4a90080c 	bmi	fe403978 <uiXorRegsMaskBackup+0xbe3eab9c>
    1944:	152f0232 	strne	r0, [pc, #-562]!	; 171a <MV_CPU_LE+0x1719>
    1948:	03142f02 	tsteq	r4, #8
    194c:	3f3d3c0b 	svccc	0x003d3c0b
    1950:	02040200 	andeq	r0, r4, #0
    1954:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1958:	02009d02 	andeq	r9, r0, #128	; 0x80
    195c:	4a060104 	bmi	181d74 <MV_CPU_LE+0x181d73>
    1960:	4d4b4f06 	stclmi	15, cr4, [fp, #-24]	; 0xffffffe8
    1964:	3d4b3da0 	stclcc	13, cr3, [fp, #-640]	; 0xfffffd80
    1968:	3f4c3d4b 	svccc	0x004c3d4b
    196c:	09039f9f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, pc}
    1970:	04020066 	streq	r0, [r2], #-102	; 0x66
    1974:	02004b02 	andeq	r4, r0, #2048	; 0x800
    1978:	00d50204 	sbcseq	r0, r5, r4, lsl #4
    197c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1980:	3d4d064a 	stclcc	6, cr0, [sp, #-296]	; 0xfffffed8
    1984:	cd2e0c03 	stcgt	12, cr0, [lr, #-12]!
    1988:	3c500391 	mrrccc	3, 9, r0, r0, cr1	; <UNPREDICTABLE>
    198c:	01040200 	mrseq	r0, R12_usr
    1990:	73064a06 	movwvc	r4, #27142	; 0x6a06
    1994:	01040200 	mrseq	r0, R12_usr
    1998:	03064a06 	movweq	r4, #27142	; 0x6a06
    199c:	304a01a2 	subcc	r0, sl, r2, lsr #3
    19a0:	74ba0e03 	ldrtvc	r0, [sl], #3587	; 0xe03
    19a4:	2f023f31 	svccs	0x00023f31
    19a8:	4c3d3f14 	ldcmi	15, cr3, [sp], #-80	; 0xffffffb0
    19ac:	2e10033e 	mrccs	3, 0, r0, cr0, cr14, {1}
    19b0:	02040200 	andeq	r0, r4, #0
    19b4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    19b8:	02006502 	andeq	r6, r0, #8388608	; 0x800000
    19bc:	4a060104 	bmi	181dd4 <MV_CPU_LE+0x181dd3>
    19c0:	3e4e4e06 	cdpcc	14, 4, cr4, cr14, cr6, {0}
    19c4:	3e523ebc 	mrccc	14, 2, r3, cr2, cr12, {5}
    19c8:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    19cc:	06900601 	ldreq	r0, [r0], r1, lsl #12
    19d0:	0200aa9f 	andeq	sl, r0, #651264	; 0x9f000
    19d4:	4a060104 	bmi	181dec <MV_CPU_LE+0x181deb>
    19d8:	02005006 	andeq	r5, r0, #6
    19dc:	3c060104 	wstrwcc	wr0, [r6], #-16
    19e0:	4b403f06 	blmi	1011600 <MV_CPU_LE+0x10115ff>
    19e4:	01040200 	mrseq	r0, R12_usr
    19e8:	9f069006 	svcls	0x00069006
    19ec:	040200aa 	streq	r0, [r2], #-170	; 0xaa
    19f0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    19f4:	004a0a03 	subeq	r0, sl, r3, lsl #20
    19f8:	4b020402 	blmi	82a08 <MV_CPU_LE+0x82a07>
    19fc:	02040200 	andeq	r0, r4, #0
    1a00:	040200d5 	streq	r0, [r2], #-213	; 0xd5
    1a04:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1a08:	69be2f4f 	ldmibvs	lr!, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp}
    1a0c:	4c844bbb 	fstmiaxmi	r4, {d4-d96}	;@ Deprecated
    1a10:	02008668 	andeq	r8, r0, #109051904	; 0x6800000
    1a14:	00680104 	rsbeq	r0, r8, r4, lsl #2
    1a18:	a0010402 	andge	r0, r1, r2, lsl #8
    1a1c:	4a7a4c3e 	bmi	1e94b1c <MV_CPU_LE+0x1e94b1b>
    1a20:	3da04b33 	stccc	11, cr4, [r0, #204]!	; 0xcc
    1a24:	00489f4b 	subeq	r9, r8, fp, asr #30
    1a28:	06010402 	streq	r0, [r1], -r2, lsl #8
    1a2c:	6750064a 	ldrbvs	r0, [r0, -sl, asr #12]
    1a30:	673fbc08 	ldrvs	fp, [pc, -r8, lsl #24]!
    1a34:	6d03d808 	stcvs	8, cr13, [r3, #-32]	; 0xffffffe0
    1a38:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1a3c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1a40:	2f3c1803 	svccs	0x003c1803
    1a44:	01000c02 	tsteq	r0, r2, lsl #24
    1a48:	00028201 	andeq	r8, r2, r1, lsl #4
    1a4c:	6e000200 	cdpvs	2, 0, cr0, cr0, cr0, {0}
    1a50:	02000000 	andeq	r0, r0, #0
    1a54:	0d0efb01 	vstreq	d15, [lr, #-4]
    1a58:	01010100 	mrseq	r0, (UNDEF: 17)
    1a5c:	00000001 	andeq	r0, r0, r1
    1a60:	01000001 	tsteq	r0, r1
    1a64:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    1a68:	72730063 	rsbsvc	r0, r3, #99	; 0x63
    1a6c:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1a70:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1a74:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    1a78:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1a7c:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    1a80:	616e7265 	cmnvs	lr, r5, ror #4
    1a84:	6d00006c 	wstrbvs	wr0, [r0, #-108]
    1a88:	736f5f76 	cmnvc	pc, #472	; 0x1d8
    1a8c:	0100682e 	tsteq	r0, lr, lsr #16
    1a90:	64640000 	strbtvs	r0, [r4]
    1a94:	725f3372 	subsvc	r3, pc, #-939524095	; 0xc8000001
    1a98:	5f646165 	svcpl	0x00646165
    1a9c:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0x56c
    1aa0:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    1aa4:	0200632e 	andeq	r6, r0, #-1207959552	; 0xb8000000
    1aa8:	64640000 	strbtvs	r0, [r4]
    1aac:	685f3372 	ldmdavs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    1ab0:	72745f77 	rsbsvc	r5, r4, #476	; 0x1dc
    1ab4:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
    1ab8:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    1abc:	00000300 	andeq	r0, r0, r0, lsl #6
    1ac0:	02050000 	andeq	r0, r5, #0
    1ac4:	4000d2d0 	ldrdmi	sp, [r0], -r0
    1ac8:	01038103 	tsteq	r3, r3, lsl #2
    1acc:	04213e4d 	strteq	r3, [r1], #-3661	; 0xe4d
    1ad0:	7de40302 	stclvc	3, cr0, [r4, #8]!
    1ad4:	4d3e5f66 	ldcmi	15, cr5, [lr, #-408]!	; 0xfffffe68
    1ad8:	009f6876 	addseq	r6, pc, r6, ror r8	; <UNPREDICTABLE>
    1adc:	6a010402 	bvs	42aec <MV_CPU_LE+0x42aeb>
    1ae0:	01040200 	mrseq	r0, R12_usr
    1ae4:	59be3f9f 	ldmibpl	lr!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp}
    1ae8:	4bae4b5b 	blmi	feb9485c <uiXorRegsMaskBackup+0xbeb7ba80>
    1aec:	01040200 	mrseq	r0, R12_usr
    1af0:	4b065806 	blmi	197b10 <MV_CPU_LE+0x197b0f>
    1af4:	4b67753d 	blmi	19deff0 <MV_CPU_LE+0x19defef>
    1af8:	4b675908 	blmi	19d7f20 <MV_CPU_LE+0x19d7f1f>
    1afc:	59084b67 	stmdbpl	r8, {r0, r1, r2, r5, r6, r8, r9, fp, lr}
    1b00:	03756708 	cmneq	r5, #2097152	; 0x200000
    1b04:	00740872 	rsbseq	r0, r4, r2, ror r8
    1b08:	06010402 	streq	r0, [r1], -r2, lsl #8
    1b0c:	0063064a 	rsbeq	r0, r3, sl, asr #12
    1b10:	06010402 	streq	r0, [r1], -r2, lsl #8
    1b14:	2503064a 	strcs	r0, [r3, #-1610]	; 0x64a
    1b18:	40c0bb4a 	sbcmi	fp, r0, sl, asr #22
    1b1c:	740d0331 	strvc	r0, [sp], #-817	; 0x331
    1b20:	694c9f6d 	stmdbvs	ip, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, pc}^
    1b24:	4d4e6a75 	vstrmi	s13, [lr, #-468]	; 0xfffffe2c
    1b28:	a6689f9f 	uqadd8ge	r9, r8, pc	; <UNPREDICTABLE>
    1b2c:	69adbb75 	stmibvs	sp!, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    1b30:	d83dbb75 	ldmdale	sp!, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}
    1b34:	03ad6ac9 			; <UNDEFINED> instruction: 0x03ad6ac9
    1b38:	02003c60 	andeq	r3, r0, #24576	; 0x6000
    1b3c:	4a060104 	bmi	181f54 <MV_CPU_LE+0x181f53>
    1b40:	662c0306 	strtvs	r0, [ip], -r6, lsl #6
    1b44:	02040200 	andeq	r0, r4, #0
    1b48:	02004a06 	andeq	r4, r0, #24576	; 0x6000
    1b4c:	064a0104 	strbeq	r0, [sl], -r4, lsl #2
    1b50:	4b820e03 	blmi	fe085364 <uiXorRegsMaskBackup+0xbe06c588>
    1b54:	01040200 	mrseq	r0, R12_usr
    1b58:	02005806 	andeq	r5, r0, #393216	; 0x60000
    1b5c:	002e0204 	eoreq	r0, lr, r4, lsl #4
    1b60:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    1b64:	03040200 	movweq	r0, #16896	; 0x4200
    1b68:	02002206 	andeq	r2, r0, #1610612736	; 0x60000000
    1b6c:	59080304 	stmdbpl	r8, {r2, r8, r9}
    1b70:	03040200 	movweq	r0, #16896	; 0x4200
    1b74:	58080903 	stmdapl	r8, {r0, r1, r8, fp}
    1b78:	03040200 	movweq	r0, #16896	; 0x4200
    1b7c:	00907303 	addseq	r7, r0, r3, lsl #6
    1b80:	06010402 	streq	r0, [r1], -r2, lsl #8
    1b84:	4203064a 	andmi	r0, r3, #77594624	; 0x4a00000
    1b88:	04020082 	streq	r0, [r2], #-130	; 0x82
    1b8c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1b90:	6600d003 	strvs	sp, [r0], -r3
    1b94:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    1b98:	02006901 	andeq	r6, r0, #16384	; 0x4000
    1b9c:	3f9f0104 	svccc	0x009f0104
    1ba0:	a078699f 			; <UNDEFINED> instruction: 0xa078699f
    1ba4:	032f6a4c 	teqeq	pc, #311296	; 0x4c000
    1ba8:	4174740f 	cmnmi	r4, pc, lsl #8
    1bac:	4b3d3d41 	blmi	f510b8 <MV_CPU_LE+0xf510b7>
    1bb0:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
    1bb4:	02003e3d 	andeq	r3, r0, #976	; 0x3d0
    1bb8:	004b0204 	subeq	r0, fp, r4, lsl #4
    1bbc:	08020402 	stmdaeq	r2, {r1, sl}
    1bc0:	0402009d 	streq	r0, [r2], #-157	; 0x9d
    1bc4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1bc8:	0d0321bf 	wstrweq	wr2, [r3, #-764]	; 0xfffffd04
    1bcc:	009fa13c 	addseq	sl, pc, ip, lsr r1	; <UNPREDICTABLE>
    1bd0:	69010402 	stmdbvs	r1, {r1, sl}
    1bd4:	01040200 	mrseq	r0, R12_usr
    1bd8:	3d4b3f9f 	stclcc	15, cr3, [fp, #-636]	; 0xfffffd84
    1bdc:	4d3fd808 	ldcmi	8, cr13, [pc, #-32]!	; 1bc4 <MV_CPU_LE+0x1bc3>
    1be0:	02001408 	andeq	r1, r0, #134217728	; 0x8000000
    1be4:	ba060104 	blt	181ffc <MV_CPU_LE+0x181ffb>
    1be8:	af084c06 	svcge	0x00084c06
    1bec:	2f02ae08 	svccs	0x0002ae08
    1bf0:	089f0814 	ldmeq	pc, {r2, r4, fp}	; <UNPREDICTABLE>
    1bf4:	0891089f 	ldmeq	r1, {r0, r1, r2, r3, r4, r7, fp}
    1bf8:	4e9f0891 	mrcmi	8, 4, r0, cr15, cr1, {4}
    1bfc:	63034e3e 	movwvs	r4, #15934	; 0x3e3e
    1c00:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1c04:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1c08:	bbc82603 	bllt	ff20b41c <uiXorRegsMaskBackup+0xbf1f2640>
    1c0c:	4b3d3d42 	blmi	f5111c <MV_CPU_LE+0xf5111b>
    1c10:	0200414f 	andeq	r4, r0, #-1073741805	; 0xc0000013
    1c14:	4a060104 	bmi	18202c <MV_CPU_LE+0x18202b>
    1c18:	003d4b06 	eorseq	r4, sp, r6, lsl #22
    1c1c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1c20:	4c67063c 	stclmi	6, cr0, [r7], #-240	; 0xffffff10
    1c24:	594b4b40 	stmdbpl	fp, {r6, r8, r9, fp, lr}^
    1c28:	01040200 	mrseq	r0, R12_usr
    1c2c:	02003c06 	andeq	r3, r0, #1536	; 0x600
    1c30:	063c0204 	ldrteq	r0, [ip], -r4, lsl #4
    1c34:	3d4d4b4b 	vstrcc	d20, [sp, #-300]	; 0xfffffed4
    1c38:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	; 0xffffff0c
    1c3c:	434e4b4c 	movtmi	r4, #60236	; 0xeb4c
    1c40:	5b3d3d4d 	blpl	f5117c <MV_CPU_LE+0xf5117b>
    1c44:	415a3d3f 	cmpmi	sl, pc, lsr sp
    1c48:	01040200 	mrseq	r0, R12_usr
    1c4c:	3d063c06 	stccc	12, cr3, [r6, #-24]	; 0xffffffe8
    1c50:	753f3e4b 	ldrvc	r3, [pc, #-3659]!	; e0d <MV_CPU_LE+0xe0c>
    1c54:	3d6a91bb 	wstrdcc	wr9, [sl, #-748]!	; 0xfffffd14
    1c58:	4b4c0875 	blmi	1303e34 <MV_CPU_LE+0x1303e33>
    1c5c:	4b224b22 	blmi	8948ec <MV_CPU_LE+0x8948eb>
    1c60:	5a224b22 	bpl	8948f0 <MV_CPU_LE+0x8948ef>
    1c64:	754d9175 	strbvc	r9, [sp, #-373]	; 0x175
    1c68:	4b67adbb 	blmi	19ed35c <MV_CPU_LE+0x19ed35b>
    1c6c:	9f084b6a 	svcls	0x00084b6a
    1c70:	02009c08 	andeq	r9, r0, #2048	; 0x800
    1c74:	4a060104 	bmi	18208c <MV_CPU_LE+0x18208b>
    1c78:	01040200 	mrseq	r0, R12_usr
    1c7c:	7ec10306 	cdpvc	3, 12, cr0, cr1, cr6, {0}
    1c80:	01c603ba 	strheq	r0, [r6, #58]	; 0x3a
    1c84:	084b3e4a 	stmdaeq	fp, {r1, r3, r6, r9, sl, fp, ip, sp}^
    1c88:	00560875 	subseq	r0, r6, r5, ror r8
    1c8c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1c90:	3d5f064a 	ldclcc	6, cr0, [pc, #-296]	; 1b70 <MV_CPU_LE+0x1b6f>
    1c94:	4b4c0875 	blmi	1303e70 <MV_CPU_LE+0x1303e6f>
    1c98:	4b224b22 	blmi	894928 <MV_CPU_LE+0x894927>
    1c9c:	5a224b22 	bpl	89492c <MV_CPU_LE+0x89492b>
    1ca0:	754d9175 	strbvc	r9, [sp, #-373]	; 0x175
    1ca4:	6868adbb 	stmdavs	r8!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, sp, pc}^
    1ca8:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1cac:	02004b02 	andeq	r4, r0, #2048	; 0x800
    1cb0:	00750204 	rsbseq	r0, r5, r4, lsl #4
    1cb4:	08020402 	stmdaeq	r2, {r1, sl}
    1cb8:	04020072 	streq	r0, [r2], #-114	; 0x72
    1cbc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1cc0:	04020057 	streq	r0, [r2], #-87	; 0x57
    1cc4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1cc8:	0c022f5f 	stceq	15, cr2, [r2], {95}	; 0x5f
    1ccc:	54010100 	strpl	r0, [r1], #-256	; 0x100
    1cd0:	02000002 	andeq	r0, r0, #2
    1cd4:	00007100 	andeq	r7, r0, r0, lsl #2
    1cd8:	fb010200 	blx	424e2 <MV_CPU_LE+0x424e1>
    1cdc:	01000d0e 	tsteq	r0, lr, lsl #26
    1ce0:	00010101 	andeq	r0, r1, r1, lsl #2
    1ce4:	00010000 	andeq	r0, r1, r0
    1ce8:	2f2e0100 	svccs	0x002e0100
    1cec:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1cf0:	2d637273 	stclcs	2, cr7, [r3, #-460]!	; 0xfffffe34
    1cf4:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1cf8:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1cfc:	692f2e00 	stmdbvs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    1d00:	692d636e 	pushvs	{r1, r2, r3, r5, r6, r8, r9, sp, lr}
    1d04:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1d08:	006c616e 	rsbeq	r6, ip, lr, ror #2
    1d0c:	5f766d00 	svcpl	0x00766d00
    1d10:	682e736f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
    1d14:	00000100 	andeq	r0, r0, r0, lsl #2
    1d18:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1d1c:	7264735f 	rsbvc	r7, r4, #2080374785	; 0x7c000001
    1d20:	632e6d61 	teqvs	lr, #6208	; 0x1840
    1d24:	00000200 	andeq	r0, r0, r0, lsl #4
    1d28:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1d2c:	5f77685f 	svcpl	0x0077685f
    1d30:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
    1d34:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    1d38:	0300682e 	movweq	r6, #2094	; 0x82e
    1d3c:	766d0000 	strbtvc	r0, [sp], -r0
    1d40:	2e726f58 	mrccs	15, 3, r6, cr2, cr8, {2}
    1d44:	00030068 	andeq	r0, r3, r8, rrx
    1d48:	05000000 	streq	r0, [r0]
    1d4c:	00e10802 	rsceq	r0, r1, r2, lsl #16
    1d50:	03810340 	orreq	r0, r1, #1
    1d54:	213e4d01 	teqcs	lr, r1, lsl #26
    1d58:	d9030204 	stmdble	r3, {r2, r9}
    1d5c:	3e4b667d 	mcrcc	6, 2, r6, cr11, cr13, {3}
    1d60:	02004c21 	andeq	r4, r0, #8448	; 0x2100
    1d64:	08470104 	stmdaeq	r7, {r2, r8}^
    1d68:	4c213d34 	stcmi	13, cr3, [r1], #-208	; 0xffffff30
    1d6c:	01040200 	mrseq	r0, R12_usr
    1d70:	75037a47 	strvc	r7, [r3, #-2631]	; 0xa47
    1d74:	03351208 	teqeq	r5, #-2147483648	; 0x80000000
    1d78:	1403200b 	strne	r2, [r3], #-11
    1d7c:	4c4b7766 	mcrrmi	7, 6, r7, fp, cr6
    1d80:	77683d3f 			; <UNDEFINED> instruction: 0x77683d3f
    1d84:	02003d4b 	andeq	r3, r0, #4800	; 0x12c0
    1d88:	3c060104 	wstrwcc	wr0, [r6], #-16
    1d8c:	40210806 	eormi	r0, r1, r6, lsl #16
    1d90:	01040200 	mrseq	r0, R12_usr
    1d94:	4b06c806 	blmi	1b3db4 <MV_CPU_LE+0x1b3db3>
    1d98:	4bc9bb4b 	blmi	ff270acc <uiXorRegsMaskBackup+0xbf257cf0>
    1d9c:	02003808 	andeq	r3, r0, #524288	; 0x80000
    1da0:	4a060104 	bmi	1821b8 <MV_CPU_LE+0x1821b7>
    1da4:	001c4606 	andseq	r4, ip, r6, lsl #12
    1da8:	06010402 	streq	r0, [r1], -r2, lsl #8
    1dac:	1d03064a 	stcne	6, cr0, [r3, #-296]	; 0xfffffed8
    1db0:	1403304a 	strne	r3, [r3], #-74	; 0x4a
    1db4:	4b3e76d6 	blmi	f9f914 <MV_CPU_LE+0xf9f913>
    1db8:	93833e4c 	orrls	r3, r3, #1216	; 0x4c0
    1dbc:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1dc0:	06c80601 	strbeq	r0, [r8], r1, lsl #12
    1dc4:	c9bb4b3d 	ldmibgt	fp!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
    1dc8:	0200fc4b 	andeq	pc, r0, #19200	; 0x4b00
    1dcc:	4a060104 	bmi	1821e4 <MV_CPU_LE+0x1821e3>
    1dd0:	02003a06 	andeq	r3, r0, #24576	; 0x6000
    1dd4:	4a060104 	bmi	1821ec <MV_CPU_LE+0x1821eb>
    1dd8:	3c0d0306 	stccc	3, cr0, [sp], {6}
    1ddc:	68677675 	stmdavs	r7!, {r0, r2, r4, r5, r6, r9, sl, ip, sp, lr}^
    1de0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1de4:	06c80601 	strbeq	r0, [r8], r1, lsl #12
    1de8:	c9bb4b4b 	ldmibgt	fp!, {r0, r1, r3, r6, r8, r9, fp, lr}
    1dec:	613d084b 	teqvs	sp, fp, asr #16
    1df0:	01040200 	mrseq	r0, R12_usr
    1df4:	3a064a06 	bcc	194614 <MV_CPU_LE+0x194613>
    1df8:	01040200 	mrseq	r0, R12_usr
    1dfc:	03064a06 	movweq	r4, #27142	; 0x6a06
    1e00:	032f3c0d 	teqeq	pc, #3328	; 0xd00
    1e04:	74580814 	ldrbvc	r0, [r8], #-2068	; 0x814
    1e08:	1a2a022f 	bne	a826cc <MV_CPU_LE+0xa826cb>
    1e0c:	4c4b683e 	mcrrmi	8, 3, r6, fp, cr14
    1e10:	85bd3d3f 	ldrhi	r3, [sp, #3391]!	; 0xd3f
    1e14:	4b15084b 	blmi	543f48 <MV_CPU_LE+0x543f47>
    1e18:	b04cf4bb 	strhlt	pc, [ip], #-75	; 0xffffffb5	; <UNPREDICTABLE>
    1e1c:	00d74b68 	sbcseq	r4, r7, r8, ror #22
    1e20:	ad010402 	stcge	4, cr0, [r1, #-8]
    1e24:	01040200 	mrseq	r0, R12_usr
    1e28:	2308428f 	movwcs	r4, #33423	; 0x828f
    1e2c:	ba7603e7 	blt	1d82dd0 <MV_CPU_LE+0x1d82dcf>
    1e30:	0402001c 	streq	r0, [r2], #-28
    1e34:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1e38:	003c7403 	eorseq	r7, ip, r3, lsl #8
    1e3c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e40:	0046064a 	subeq	r0, r6, sl, asr #12
    1e44:	06010402 	streq	r0, [r1], -r2, lsl #8
    1e48:	2603064a 	strcs	r0, [r3], -sl, asr #12
    1e4c:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1e50:	003c0601 	eorseq	r0, ip, r1, lsl #12
    1e54:	3c020402 	stccc	4, cr0, [r2], {2}
    1e58:	03040200 	movweq	r0, #16896	; 0x4200
    1e5c:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1e60:	4b230603 	blmi	8c3674 <MV_CPU_LE+0x8c3673>
    1e64:	0200f34b 	andeq	pc, r0, #738197505	; 0x2c000001
    1e68:	ac060104 	wstrwge	wr0, [r6], #-16
    1e6c:	9fadbe06 	svcls	0x00adbe06
    1e70:	02001dd1 	andeq	r1, r0, #13376	; 0x3440
    1e74:	4a060104 	bmi	18228c <MV_CPU_LE+0x18228b>
    1e78:	02004906 	andeq	r4, r0, #98304	; 0x18000
    1e7c:	4a060104 	bmi	182294 <MV_CPU_LE+0x182293>
    1e80:	3c0d0306 	stccc	3, cr0, [sp], {6}
    1e84:	0815032f 	ldmdaeq	r5, {r0, r1, r2, r3, r5, r8, r9}
    1e88:	4b3078ba 	blmi	c20178 <MV_CPU_LE+0xc20177>
    1e8c:	003d3f4c 	eorseq	r3, sp, ip, asr #30
    1e90:	4b020402 	blmi	82ea0 <MV_CPU_LE+0x82e9f>
    1e94:	02040200 	andeq	r0, r4, #0
    1e98:	04020083 	streq	r0, [r2], #-131	; 0x83
    1e9c:	02004802 	andeq	r4, r0, #131072	; 0x20000
    1ea0:	4a060104 	bmi	1822b8 <MV_CPU_LE+0x1822b7>
    1ea4:	00305006 	eorseq	r5, r0, r6
    1ea8:	4b020402 	blmi	82eb8 <MV_CPU_LE+0x82eb7>
    1eac:	02040200 	andeq	r0, r4, #0
    1eb0:	04020075 	streq	r0, [r2], #-117	; 0x75
    1eb4:	02004802 	andeq	r4, r0, #131072	; 0x20000
    1eb8:	4a060104 	bmi	1822d0 <MV_CPU_LE+0x1822cf>
    1ebc:	004c5006 	subeq	r5, ip, r6
    1ec0:	06010402 	streq	r0, [r1], -r2, lsl #8
    1ec4:	4b4b06c8 	blmi	12c39ec <MV_CPU_LE+0x12c39eb>
    1ec8:	084bc9bb 	stmdaeq	fp, {r0, r1, r3, r4, r5, r7, r8, fp, lr, pc}^
    1ecc:	04020038 	streq	r0, [r2], #-56	; 0x38
    1ed0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1ed4:	04020039 	streq	r0, [r2], #-57	; 0x39
    1ed8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1edc:	2f4a1703 	svccs	0x004a1703
    1ee0:	6ac80c03 	bvs	ff204ef4 <uiXorRegsMaskBackup+0xbf1ec118>
    1ee4:	02004d3e 	andeq	r4, r0, #3968	; 0xf80
    1ee8:	20060104 	andcs	r0, r6, r4, lsl #2
    1eec:	593f6906 	ldmdbpl	pc!, {r1, r2, r8, fp, sp, lr}	; <UNPREDICTABLE>
    1ef0:	4c599f4b 	mrrcmi	15, 4, r9, r9, cr11	; <UNPREDICTABLE>
    1ef4:	593d9f4b 	ldmdbpl	sp!, {r0, r1, r3, r6, r8, r9, sl, fp, ip, pc}
    1ef8:	3d4b5b3d 	vstrcc	d21, [fp, #-244]	; 0xffffff0c
    1efc:	3e4b4b4b 	vmlscc.f64	d20, d11, d11
    1f00:	4c409f5b 	mcrrmi	15, 5, r9, r0, cr11
    1f04:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1f08:	02004b02 	andeq	r4, r0, #2048	; 0x800
    1f0c:	00650204 	rsbeq	r0, r5, r4, lsl #4
    1f10:	06010402 	streq	r0, [r1], -r2, lsl #8
    1f14:	2f4d064a 	svccs	0x004d064a
    1f18:	4ec80a03 	vdivmi.f32	s1, s16, s6
    1f1c:	773d3ea2 	ldrvc	r3, [sp, -r2, lsr #29]!
    1f20:	0602683d 			; <UNDEFINED> instruction: 0x0602683d
    1f24:	92010100 	andls	r0, r1, #0
    1f28:	02000003 	andeq	r0, r0, #3
    1f2c:	00006f00 	andeq	r6, r0, r0, lsl #30
    1f30:	fb010200 	blx	4273a <MV_CPU_LE+0x42739>
    1f34:	01000d0e 	tsteq	r0, lr, lsl #26
    1f38:	00010101 	andeq	r0, r1, r1, lsl #2
    1f3c:	00010000 	andeq	r0, r1, r0
    1f40:	2f2e0100 	svccs	0x002e0100
    1f44:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1f48:	2d637273 	stclcs	2, cr7, [r3, #-460]!	; 0xfffffe34
    1f4c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1f50:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1f54:	692f2e00 	stmdbvs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
    1f58:	692d636e 	pushvs	{r1, r2, r3, r5, r6, r8, r9, sp, lr}
    1f5c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1f60:	006c616e 	rsbeq	r6, ip, lr, ror #2
    1f64:	5f766d00 	svcpl	0x00766d00
    1f68:	682e736f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
    1f6c:	00000100 	andeq	r0, r0, r0, lsl #2
    1f70:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1f74:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    1f78:	6c5f6574 	mrrcvs	5, 7, r6, pc, cr4	; <UNPREDICTABLE>
    1f7c:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    1f80:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    1f84:	00020063 	andeq	r0, r2, r3, rrx
    1f88:	72646400 	rsbvc	r6, r4, #0
    1f8c:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
    1f90:	6172745f 	cmnvs	r2, pc, asr r4
    1f94:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
    1f98:	00682e67 	rsbeq	r2, r8, r7, ror #28
    1f9c:	00000003 	andeq	r0, r0, r3
    1fa0:	60020500 	andvs	r0, r2, r0, lsl #10
    1fa4:	034000eb 	movteq	r0, #235	; 0xeb
    1fa8:	4d010381 	stcmi	3, cr0, [r1, #-516]	; 0xfffffdfc
    1fac:	0204213e 	andeq	r2, r4, #-2147483633	; 0x8000000f
    1fb0:	667de703 	ldrbtvs	lr, [sp], -r3, lsl #14
    1fb4:	3c0e035a 	stccc	3, cr0, [lr], {90}	; 0x5a
    1fb8:	68764c3e 	ldmdavs	r6!, {r1, r2, r3, r4, r5, sl, fp, lr}^
    1fbc:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    1fc0:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    1fc4:	3e9f0104 	wmadduxcc	wr0, wr15, wr4
    1fc8:	ad4b6876 	stclge	8, cr6, [fp, #-472]	; 0xfffffe28
    1fcc:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1fd0:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    1fd4:	67753d4b 	ldrbvs	r3, [r5, -fp, asr #26]!
    1fd8:	0859084b 	ldmdaeq	r9, {r0, r1, r3, r6, fp}^
    1fdc:	75670859 	strbvc	r0, [r7, #-2137]!	; 0x859
    1fe0:	74087603 	strvc	r7, [r8], #-1539	; 0x603
    1fe4:	01040200 	mrseq	r0, R12_usr
    1fe8:	64064a06 	strvs	r4, [r6], #-2566	; 0xa06
    1fec:	01040200 	mrseq	r0, R12_usr
    1ff0:	03064a06 	movweq	r4, #27142	; 0x6a06
    1ff4:	303f4a2c 	eorscc	r4, pc, ip, lsr #20
    1ff8:	4a740c03 	bmi	1d0500c <MV_CPU_LE+0x1d0500b>
    1ffc:	3d69a042 	wstrhcc	wr10, [r9, #-66]!
    2000:	ad4b3d68 	stclge	13, cr3, [fp, #-416]	; 0xfffffe60
    2004:	a14c4c3d 	cmpge	ip, sp, lsr ip
    2008:	68699f9f 	stmdavs	r9!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, pc}^
    200c:	3ed8083e 	mrccc	8, 6, r0, cr8, cr14, {1}
    2010:	083ed808 	ldmdaeq	lr!, {r3, fp, ip, lr, pc}
    2014:	c9083ee5 	stmdbgt	r8, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp}
    2018:	02004b3f 	andeq	r4, r0, #64512	; 0xfc00
    201c:	3c060104 	wstrwcc	wr0, [r6], #-16
    2020:	02040200 	andeq	r0, r4, #0
    2024:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    2028:	02002e03 	andeq	r2, r0, #48	; 0x30
    202c:	22060304 	andcs	r0, r6, #268435456	; 0x10000000
    2030:	91083e91 			; <UNDEFINED> instruction: 0x91083e91
    2034:	5f085908 	svcpl	0x00085908
    2038:	3e3e3d08 	cdpcc	13, 3, cr3, cr14, cr8, {0}
    203c:	6b036708 	blvs	dbc64 <MV_CPU_LE+0xdbc63>
    2040:	00012c02 	andeq	r2, r1, r2, lsl #24
    2044:	06010402 	streq	r0, [r1], -r2, lsl #8
    2048:	1903064a 	stmdbne	r3, {r1, r3, r6, r9, sl}
    204c:	49039f58 	stmdbmi	r3, {r3, r4, r6, r8, r9, sl, fp, ip, pc}
    2050:	04020066 	streq	r0, [r2], #-102	; 0x66
    2054:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2058:	04020080 	streq	r0, [r2], #-128	; 0x80
    205c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2060:	004a3d03 	subeq	r3, sl, r3, lsl #26
    2064:	4b020402 	blmi	83074 <MV_CPU_LE+0x83073>
    2068:	02040200 	andeq	r0, r4, #0
    206c:	02007308 	andeq	r7, r0, #536870912	; 0x20000000
    2070:	4a060104 	bmi	182488 <MV_CPU_LE+0x182487>
    2074:	e64b5b06 	strb	r5, [fp], -r6, lsl #22
    2078:	b6033e5a 			; <UNDEFINED> instruction: 0xb6033e5a
    207c:	02004a7f 	andeq	r4, r0, #520192	; 0x7f000
    2080:	4a060104 	bmi	182498 <MV_CPU_LE+0x182497>
    2084:	00ce0306 	sbceq	r0, lr, r6, lsl #6
    2088:	4b5b594a 	blmi	16d85b8 <MV_CPU_LE+0x16d85b7>
    208c:	02004b9f 	andeq	r4, r0, #162816	; 0x27c00
    2090:	58060104 	stmdapl	r6, {r2, r8}
    2094:	753d4b06 	ldrvc	r4, [sp, #-2822]!	; 0xb06
    2098:	674b6767 	strbvs	r6, [fp, -r7, ror #14]
    209c:	004a7803 	subeq	r7, sl, r3, lsl #16
    20a0:	06010402 	streq	r0, [r1], -r2, lsl #8
    20a4:	0056064a 	subseq	r0, r6, sl, asr #12
    20a8:	06010402 	streq	r0, [r1], -r2, lsl #8
    20ac:	1103064a 	tstne	r3, sl, asr #12
    20b0:	684b753c 	stmdavs	fp, {r2, r3, r4, r5, r8, sl, ip, sp, lr}^
    20b4:	032f6a9f 	teqeq	pc, #651264	; 0x9f000
    20b8:	415af20c 	cmpmi	sl, ip, lsl #4
    20bc:	3c0b034c 	stccc	3, cr0, [fp], {76}	; 0x4c
    20c0:	68764c3e 	ldmdavs	r6!, {r1, r2, r3, r4, r5, sl, fp, lr}^
    20c4:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    20c8:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    20cc:	3e9f0104 	wmadduxcc	wr0, wr15, wr4
    20d0:	ad4b6876 	stclge	8, cr6, [fp, #-472]	; 0xfffffe28
    20d4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    20d8:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    20dc:	67753d4b 	ldrbvs	r3, [r5, -fp, asr #26]!
    20e0:	0859084b 	ldmdaeq	r9, {r0, r1, r3, r6, fp}^
    20e4:	75670859 	strbvc	r0, [r7, #-2137]!	; 0x859
    20e8:	74087603 	strvc	r7, [r8], #-1539	; 0x603
    20ec:	01040200 	mrseq	r0, R12_usr
    20f0:	64064a06 	strvs	r4, [r6], #-2566	; 0xa06
    20f4:	01040200 	mrseq	r0, R12_usr
    20f8:	03064a06 	movweq	r4, #27142	; 0x6a06
    20fc:	4b3f4a29 	blmi	fd49a8 <MV_CPU_LE+0xfd49a7>
    2100:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    2104:	02004b02 	andeq	r4, r0, #2048	; 0x800
    2108:	00ab0204 	adceq	r0, fp, r4, lsl #4
    210c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2110:	0056064a 	subseq	r0, r6, sl, asr #12
    2114:	06010402 	streq	r0, [r1], -r2, lsl #8
    2118:	7744064a 	strbvc	r0, [r4, -sl, asr #12]
    211c:	820d0330 	andhi	r0, sp, #-1073741824	; 0xc0000000
    2120:	423d3166 	eorsmi	r3, sp, #-2147483623	; 0x80000019
    2124:	863d5975 			; <UNDEFINED> instruction: 0x863d5975
    2128:	c99f9f4b 	ldmibgt	pc, {r0, r1, r3, r6, r8, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
    212c:	68d8684c 	ldmvs	r8, {r2, r3, r6, fp, sp, lr}^
    2130:	004a7403 	subeq	r7, sl, r3, lsl #8
    2134:	06010402 	streq	r0, [r1], -r2, lsl #8
    2138:	1303064a 	movwne	r0, #13898	; 0x364a
    213c:	a06aa03c 	rsbge	sl, sl, ip, lsr r0
    2140:	4bb14b69 	blmi	fec54eec <uiXorRegsMaskBackup+0xbec3c110>
    2144:	040200d8 	streq	r0, [r2], #-216	; 0xd8
    2148:	02006901 	andeq	r6, r0, #16384	; 0x4000
    214c:	039f0104 	orrseq	r0, pc, #1
    2150:	02003c79 	andeq	r3, r0, #30976	; 0x7900
    2154:	4a060104 	bmi	18256c <MV_CPU_LE+0x18256b>
    2158:	3c0c0306 	stccc	3, cr0, [ip], {6}
    215c:	4cca4ba0 	vstmiami	sl, {d20-<overflow reg d35>}
    2160:	4d68d868 	stclmi	8, cr13, [r8, #-416]!	; 0xfffffe60
    2164:	6e9f40f4 	mrcvs	0, 4, r4, cr15, cr4, {7}
    2168:	d8684c9f 	stmdale	r8!, {r0, r1, r2, r3, r4, r7, sl, fp, lr}^
    216c:	4a460368 	bmi	1182f14 <MV_CPU_LE+0x1182f13>
    2170:	01040200 	mrseq	r0, R12_usr
    2174:	03064a06 	movweq	r4, #27142	; 0x6a06
    2178:	754a00c0 	strbvc	r0, [sl, #-192]	; 0xc0
    217c:	4b756a4b 	blmi	1d5cab0 <MV_CPU_LE+0x1d5caaf>
    2180:	9fa04b69 	svcls	0x00a04b69
    2184:	d868ca4b 	stmdale	r8!, {r0, r1, r3, r6, r9, fp, lr, pc}^
    2188:	4a730368 	bmi	1cc2f30 <MV_CPU_LE+0x1cc2f2f>
    218c:	01040200 	mrseq	r0, R12_usr
    2190:	03064a06 	movweq	r4, #27142	; 0x6a06
    2194:	9f3d3c12 	svcls	0x003d3c12
    2198:	0f032f6a 	svceq	0x00032f6a
    219c:	4f3d76ac 	svcmi	0x003d76ac
    21a0:	4c6ba091 	wstrhmi	wr10, [fp], #-145
    21a4:	c1694bbb 	strhgt	r4, [r9, #-187]!	; 0xffffff45
    21a8:	00bbca3d 	adcseq	ip, fp, sp, lsr sl
    21ac:	6a010402 	bvs	431bc <MV_CPU_LE+0x431bb>
    21b0:	01040200 	mrseq	r0, R12_usr
    21b4:	4bdb3f9f 	blmi	ff6d2038 <uiXorRegsMaskBackup+0xbf6b925c>
    21b8:	01040200 	mrseq	r0, R12_usr
    21bc:	02005806 	andeq	r5, r0, #393216	; 0x60000
    21c0:	002e0204 	eoreq	r0, lr, r4, lsl #4
    21c4:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    21c8:	03040200 	movweq	r0, #16896	; 0x4200
    21cc:	08912106 	ldmeq	r1, {r1, r2, r8, sp}
    21d0:	04020063 	streq	r0, [r2], #-99	; 0x63
    21d4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    21d8:	3d4a0a03 	vstrcc	s1, [sl, #-12]
    21dc:	4c4b404c 	wstrhmi	wr4, [fp], #-76
    21e0:	0a034ca0 	beq	d5468 <MV_CPU_LE+0xd5467>
    21e4:	bbca3d4a 	bllt	ff291714 <uiXorRegsMaskBackup+0xbf278938>
    21e8:	01040200 	mrseq	r0, R12_usr
    21ec:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    21f0:	753f9f01 	ldrvc	r9, [pc, #-3841]!	; 12f7 <MV_CPU_LE+0x12f6>
    21f4:	02004b87 	andeq	r4, r0, #138240	; 0x21c00
    21f8:	58060104 	stmdapl	r6, {r2, r8}
    21fc:	02040200 	andeq	r0, r4, #0
    2200:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    2204:	02002e03 	andeq	r2, r0, #48	; 0x30
    2208:	21060304 	tstcs	r6, r4, lsl #6
    220c:	01040200 	mrseq	r0, R12_usr
    2210:	02007508 	andeq	r7, r0, #33554432	; 0x2000000
    2214:	49080104 	stmdbmi	r8, {r2, r8}
    2218:	0859084c 	ldmdaeq	r9, {r2, r3, r6, fp}^
    221c:	04020059 	streq	r0, [r2], #-89	; 0x59
    2220:	06900601 	ldreq	r0, [r0], r1, lsl #12
    2224:	2c027608 	stccs	6, cr7, [r2], {8}
    2228:	9d670813 	stclls	8, cr0, [r7, #-76]!	; 0xffffffb4
    222c:	08740323 	ldmdaeq	r4!, {r0, r1, r5, r8, r9}^
    2230:	04020066 	streq	r0, [r2], #-102	; 0x66
    2234:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2238:	3d581003 	wldrhcc	wr1, [r8, #-3]
    223c:	003c5303 	eorseq	r5, ip, r3, lsl #6
    2240:	06010402 	streq	r0, [r1], -r2, lsl #8
    2244:	3103064a 	tstcc	r3, sl, asr #12
    2248:	02003d4a 	andeq	r3, r0, #4736	; 0x1280
    224c:	004b0204 	subeq	r0, fp, r4, lsl #4
    2250:	08020402 	stmdaeq	r2, {r1, sl}
    2254:	04020073 	streq	r0, [r2], #-115	; 0x73
    2258:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    225c:	3d2f674e 	stccc	7, cr6, [pc, #-312]!	; 212c <MV_CPU_LE+0x212b>
    2260:	003c4103 	eorseq	r4, ip, r3, lsl #2
    2264:	06010402 	streq	r0, [r1], -r2, lsl #8
    2268:	0049064a 	subeq	r0, r9, sl, asr #12
    226c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2270:	c803064a 	stmdagt	r3, {r1, r3, r6, r9, sl}
    2274:	02005800 	andeq	r5, r0, #0
    2278:	4a060204 	bmi	182a90 <MV_CPU_LE+0x182a8f>
    227c:	01040200 	mrseq	r0, R12_usr
    2280:	1103064a 	tstne	r3, sl, asr #12
    2284:	02004b4a 	andeq	r4, r0, #75776	; 0x12800
    2288:	58060104 	stmdapl	r6, {r2, r8}
    228c:	02040200 	andeq	r0, r4, #0
    2290:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    2294:	02002e03 	andeq	r2, r0, #48	; 0x30
    2298:	21060304 	tstcs	r6, r4, lsl #6
    229c:	03040200 	movweq	r0, #16896	; 0x4200
    22a0:	02005908 	andeq	r5, r0, #131072	; 0x20000
    22a4:	59080304 	stmdbpl	r8, {r2, r8, r9}
    22a8:	03040200 	movweq	r0, #16896	; 0x4200
    22ac:	0402008c 	streq	r0, [r2], #-140	; 0x8c
    22b0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    22b4:	2f689152 	svccs	0x00689152
    22b8:	01000702 	tsteq	r0, r2, lsl #14
    22bc:	00020401 	andeq	r0, r2, r1, lsl #8
    22c0:	6c000200 	stcvs	2, cr0, [r0], {0}
    22c4:	02000000 	andeq	r0, r0, #0
    22c8:	0d0efb01 	vstreq	d15, [lr, #-4]
    22cc:	01010100 	mrseq	r0, (UNDEF: 17)
    22d0:	00000001 	andeq	r0, r0, r1
    22d4:	01000001 	tsteq	r0, r1
    22d8:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    22dc:	72730063 	rsbsvc	r0, r3, #99	; 0x63
    22e0:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    22e4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    22e8:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    22ec:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    22f0:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    22f4:	616e7265 	cmnvs	lr, r5, ror #4
    22f8:	6d00006c 	wstrbvs	wr0, [r0, #-108]
    22fc:	736f5f76 	cmnvc	pc, #472	; 0x1d8
    2300:	0100682e 	tsteq	r0, lr, lsr #16
    2304:	766d0000 	strbtvc	r0, [sp], -r0
    2308:	2e726f58 	mrccs	15, 3, r6, cr2, cr8, {2}
    230c:	00020063 	andeq	r0, r2, r3, rrx
    2310:	72646400 	rsbvc	r6, r4, #0
    2314:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
    2318:	6172745f 	cmnvs	r2, pc, asr r4
    231c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
    2320:	00682e67 	rsbeq	r2, r8, r7, ror #28
    2324:	6d000003 	wstrbvs	wr0, [r0, #-3]
    2328:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    232c:	0300682e 	movweq	r6, #2094	; 0x82e
    2330:	00000000 	andeq	r0, r0, r0
    2334:	fed40205 	cdp2	2, 13, cr0, cr4, cr5, {0}
    2338:	81034000 	mrshi	r4, (UNDEF: 3)
    233c:	3e4d0103 	wmacucc	wr0, wr13, wr3
    2340:	03020421 	movweq	r0, #9249	; 0x2421
    2344:	4d667dc7 	stclmi	13, cr7, [r6, #-796]!	; 0xfffffce4
    2348:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    234c:	02004b02 	andeq	r4, r0, #2048	; 0x800
    2350:	1f080204 	svcne	0x00080204
    2354:	01040200 	mrseq	r0, R12_usr
    2358:	3e064a06 	vmlacc.f32	s8, s12, s12
    235c:	02040200 	andeq	r0, r4, #0
    2360:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    2364:	001f0802 	andseq	r0, pc, r2, lsl #16
    2368:	06010402 	streq	r0, [r1], -r2, lsl #8
    236c:	3d3f064a 	ldccc	6, cr0, [pc, #-296]!	; 224c <MV_CPU_LE+0x224b>
    2370:	02040200 	andeq	r0, r4, #0
    2374:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    2378:	02008302 	andeq	r8, r0, #134217728	; 0x8000000
    237c:	00b80204 	adcseq	r0, r8, r4, lsl #4
    2380:	06010402 	streq	r0, [r1], -r2, lsl #8
    2384:	6979064a 	ldmdbvs	r9!, {r1, r3, r6, r9, sl}^
    2388:	3df4bc59 	ldclcc	12, cr11, [r4, #356]!	; 0x164
    238c:	083da04b 	ldmdaeq	sp!, {r0, r1, r3, r6, sp, pc}
    2390:	4b224b14 	blmi	894fe8 <MV_CPU_LE+0x894fe7>
    2394:	4b224b22 	blmi	895024 <MV_CPU_LE+0x895023>
    2398:	03e5af23 	mvneq	sl, #140	; 0x8c
    239c:	02004a69 	andeq	r4, r0, #430080	; 0x69000
    23a0:	4a060104 	bmi	1827b8 <MV_CPU_LE+0x1827b7>
    23a4:	3c1b0306 	ldccc	3, cr0, [fp], {6}
    23a8:	833fcb4d 	teqhi	pc, #78848	; 0x13400
    23ac:	02040200 	andeq	r0, r4, #0
    23b0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    23b4:	0200f102 	andeq	pc, r0, #-2147483648	; 0x80000000
    23b8:	4a060104 	bmi	1827d0 <MV_CPU_LE+0x1827cf>
    23bc:	02003e06 	andeq	r3, r0, #96	; 0x60
    23c0:	004b0204 	subeq	r0, fp, r4, lsl #4
    23c4:	f1020402 			; <UNDEFINED> instruction: 0xf1020402
    23c8:	01040200 	mrseq	r0, R12_usr
    23cc:	3f064a06 	svccc	0x00064a06
    23d0:	ba120375 	blt	4831ac <MV_CPU_LE+0x4831ab>
    23d4:	0402004d 	streq	r0, [r2], #-77	; 0x4d
    23d8:	02004b02 	andeq	r4, r0, #2048	; 0x800
    23dc:	00590204 	subseq	r0, r9, r4, lsl #4
    23e0:	56020402 	strpl	r0, [r2], -r2, lsl #8
    23e4:	01040200 	mrseq	r0, R12_usr
    23e8:	03064a06 	movweq	r4, #27142	; 0x6a06
    23ec:	13034a0d 	movwne	r4, #14861	; 0x3a0d
    23f0:	22085c66 	andcs	r5, r8, #26112	; 0x6600
    23f4:	2fc94b4b 	svccs	0x00c94b4b
    23f8:	5d821203 	stcpl	2, cr1, [r2, #12]
    23fc:	3e3e3e3e 	mrccc	14, 1, r3, cr14, cr14, {1}
    2400:	02003e68 	andeq	r3, r0, #1664	; 0x680
    2404:	004b0104 	subeq	r0, fp, r4, lsl #2
    2408:	2d010402 	stccs	4, cr0, [r1, #-8]
    240c:	3e4e3e32 	mcrcc	14, 2, r3, cr14, cr2, {1}
    2410:	4be5404c 	blmi	ff952548 <uiXorRegsMaskBackup+0xbf93976c>
    2414:	ca4bcc4b 	bgt	12f5548 <MV_CPU_LE+0x12f5547>
    2418:	754b75be 	strbvc	r7, [fp, #-1470]	; 0x5be
    241c:	3dd9da6a 	vldrcc	s27, [r9, #424]	; 0x1a8
    2420:	2fa00869 	svccs	0x00a00869
    2424:	5a821303 	bpl	fe087038 <uiXorRegsMaskBackup+0xbe06e25c>
    2428:	82130375 	andshi	r0, r3, #-738197503	; 0xd4000001
    242c:	683e3e78 	ldmdavs	lr!, {r3, r4, r5, r6, r9, sl, fp, ip, sp}
    2430:	0a033f3e 	beq	d2130 <MV_CPU_LE+0xd212f>
    2434:	4b4be53c 	blmi	12fb92c <MV_CPU_LE+0x12fb92b>
    2438:	6acccccc 	bvs	ff335770 <uiXorRegsMaskBackup+0xbf31c994>
    243c:	2fa00869 	svccs	0x00a00869
    2440:	78742303 	ldmdavc	r4!, {r0, r1, r8, r9, sp}^
    2444:	3e683e3e 	mcrcc	14, 3, r3, cr8, cr14, {1}
    2448:	4ce5403e 	wstrhmi	wr4, [r5], #62
    244c:	5b435b76 	blpl	10d922c <MV_CPU_LE+0x10d922b>
    2450:	5b234b3f 	blpl	8d5154 <MV_CPU_LE+0x8d5153>
    2454:	03234b3f 	teqeq	r3, #64512	; 0xfc00
    2458:	1b033c69 	blne	d1604 <MV_CPU_LE+0xd1603>
    245c:	08cbcb20 	stmiaeq	fp, {r5, r8, r9, fp, lr, pc}^
    2460:	18032fa0 	stmdane	r3, {r5, r7, r8, r9, sl, fp, sp}
    2464:	403e4e74 	eorsmi	r4, lr, r4, ror lr
    2468:	3e764de5 	cdpcc	13, 7, cr4, cr6, cr5, {7}
    246c:	032f3e3e 	teqeq	pc, #992	; 0x3e0
    2470:	3e6a7419 	mcrcc	4, 3, r7, cr10, cr9, {0}
    2474:	02005b40 	andeq	r5, r0, #65536	; 0x10000
    2478:	3c060104 	wstrwcc	wr0, [r6], #-16
    247c:	9f083d06 	svcls	0x00083d06
    2480:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    2484:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    2488:	3f9f083d 	svccc	0x009f083d
    248c:	01040200 	mrseq	r0, R12_usr
    2490:	3d063c06 	stccc	12, cr3, [r6, #-24]	; 0xffffffe8
    2494:	003f9f08 	eorseq	r9, pc, r8, lsl #30
    2498:	06010402 	streq	r0, [r1], -r2, lsl #8
    249c:	083d063c 	ldmdaeq	sp!, {r2, r3, r4, r5, r9, sl}
    24a0:	0200409f 	andeq	r4, r0, #159	; 0x9f
    24a4:	3c060104 	wstrwcc	wr0, [r6], #-16
    24a8:	2f413d06 	svccs	0x00413d06
    24ac:	86821f03 	strhi	r1, [r2], r3, lsl #30
    24b0:	403e3e3f 	eorsmi	r3, lr, pc, lsr lr
    24b4:	1424023d 	strtne	r0, [r4], #-573	; 0x23d
    24b8:	e5152502 	ldr	r2, [r5, #-1282]	; 0x502
    24bc:	2fc9c9f3 	svccs	0x00c9c9f3
    24c0:	01000702 	tsteq	r0, r2, lsl #14
    24c4:	00023401 	andeq	r3, r2, r1, lsl #8
    24c8:	64000200 	strvs	r0, [r0], #-512	; 0x200
    24cc:	02000000 	andeq	r0, r0, #0
    24d0:	0d0efb01 	vstreq	d15, [lr, #-4]
    24d4:	01010100 	mrseq	r0, (UNDEF: 17)
    24d8:	00000001 	andeq	r0, r0, r1
    24dc:	01000001 	tsteq	r0, r1
    24e0:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    24e4:	72730063 	rsbsvc	r0, r3, #99	; 0x63
    24e8:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    24ec:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    24f0:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    24f4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    24f8:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    24fc:	616e7265 	cmnvs	lr, r5, ror #4
    2500:	6d00006c 	wstrbvs	wr0, [r0, #-108]
    2504:	736f5f76 	cmnvc	pc, #472	; 0x1d8
    2508:	0100682e 	tsteq	r0, lr, lsr #16
    250c:	64640000 	strbtvs	r0, [r4]
    2510:	645f3372 	ldrbvs	r3, [pc], #-882	; 2518 <MV_CPU_LE+0x2517>
    2514:	632e7366 	teqvs	lr, #-1744830463	; 0x98000001
    2518:	00000200 	andeq	r0, r0, r0, lsl #4
    251c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    2520:	5f77685f 	svcpl	0x0077685f
    2524:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
    2528:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    252c:	0300682e 	movweq	r6, #2094	; 0x82e
    2530:	00000000 	andeq	r0, r0, r0
    2534:	09800205 	stmibeq	r0, {r0, r2, r9}
    2538:	81034001 	tsthi	r3, r1
    253c:	3e4d0103 	wmacucc	wr0, wr13, wr3
    2540:	03020421 	movweq	r0, #9249	; 0x2421
    2544:	58667de3 	stmdapl	r6!, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr}^
    2548:	f43d4d31 			; <UNDEFINED> instruction: 0xf43d4d31
    254c:	0c0321e6 	wstrweq	wr2, [r3], #-920	; 0xfffffc68
    2550:	69405cd6 	stmdbvs	r0, {r1, r2, r4, r6, r7, sl, fp, ip, lr}^
    2554:	75694b75 	strbvc	r4, [r9, #-2933]!	; 0xb75
    2558:	4b75694b 	blmi	1d5ca8c <MV_CPU_LE+0x1d5ca8b>
    255c:	4c425a69 	mcrrmi	10, 6, r5, r2, cr9
    2560:	01040200 	mrseq	r0, R12_usr
    2564:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    2568:	753f9f01 	ldrvc	r9, [pc, #-3841]!	; 166f <MV_CPU_LE+0x166e>
    256c:	9f4b6a4b 	svcls	0x004b6a4b
    2570:	00a84bc9 	adceq	r4, r8, r9, asr #23
    2574:	06010402 	streq	r0, [r1], -r2, lsl #8
    2578:	0903064a 	stmdbeq	r3, {r1, r3, r6, r9, sl}
    257c:	004b753c 	subeq	r7, fp, ip, lsr r5
    2580:	6a010402 	bvs	43590 <MV_CPU_LE+0x4358f>
    2584:	01040200 	mrseq	r0, R12_usr
    2588:	683e409f 	ldmdavs	lr!, {r0, r1, r2, r3, r4, r7, lr}
    258c:	67a0683d 			; <UNDEFINED> instruction: 0x67a0683d
    2590:	4c68596c 	stclmi	9, cr5, [r8], #-432	; 0xfffffe50
    2594:	0200685c 	andeq	r6, r0, #6029312	; 0x5c0000
    2598:	004e0104 	subeq	r0, lr, r4, lsl #2
    259c:	9f010402 	svcls	0x00010402
    25a0:	4f683d3e 	svcmi	0x00683d3e
    25a4:	9f6a4b75 	svcls	0x006a4b75
    25a8:	694b7569 	stmdbvs	fp, {r0, r3, r5, r6, r8, sl, ip, sp, lr}^
    25ac:	4b4b4b75 	blmi	12d5388 <MV_CPU_LE+0x12d5387>
    25b0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    25b4:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    25b8:	5bbb0104 	blpl	feec29d0 <uiXorRegsMaskBackup+0xbeea9bf4>
    25bc:	69a069a0 	stmibvs	r0!, {r5, r7, r8, fp, sp, lr}
    25c0:	40581303 	subsmi	r1, r8, r3, lsl #6
    25c4:	02004c4c 	andeq	r4, r0, #19456	; 0x4c00
    25c8:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    25cc:	9f010402 	svcls	0x00010402
    25d0:	02009f40 	andeq	r9, r0, #256	; 0x100
    25d4:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    25d8:	9f010402 	svcls	0x00010402
    25dc:	9f4b3d40 	svcls	0x004b3d40
    25e0:	040200b8 	streq	r0, [r2], #-184	; 0xb8
    25e4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    25e8:	04020040 	streq	r0, [r2], #-64	; 0x40
    25ec:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    25f0:	3f9f0104 	svccc	0x009f0104
    25f4:	75694b75 	strbvc	r4, [r9, #-2933]!	; 0xb75
    25f8:	a04b684b 	subge	r6, fp, fp, asr #16
    25fc:	83833df3 	orrhi	r3, r3, #15552	; 0x3cc0
    2600:	034bf4ae 	movteq	pc, #46254	; 0xb4ae	; <UNPREDICTABLE>
    2604:	0200ac74 	andeq	sl, r0, #29696	; 0x7400
    2608:	4a060104 	bmi	182a20 <MV_CPU_LE+0x182a1f>
    260c:	3c120306 	ldccc	3, cr0, [r2], {6}
    2610:	2e01d503 	cdpcs	5, 0, cr13, cr1, cr3, {0}
    2614:	66740b03 	ldrbtvs	r0, [r4], -r3, lsl #22
    2618:	755b4040 	ldrbvc	r4, [fp, #-64]	; 0x40
    261c:	4b75694b 	blmi	1d5cb50 <MV_CPU_LE+0x1d5cb4f>
    2620:	694b7569 	stmdbvs	fp, {r0, r3, r5, r6, r8, sl, ip, sp, lr}^
    2624:	02004b75 	andeq	r4, r0, #119808	; 0x1d400
    2628:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    262c:	9f010402 	svcls	0x00010402
    2630:	3d683e40 	stclcc	14, cr3, [r8, #-256]!	; 0xffffff00
    2634:	6b689f68 	blvs	1a2a3dc <MV_CPU_LE+0x1a2a3db>
    2638:	5d4c6859 	stclpl	8, cr6, [ip, #-356]	; 0xfffffe9c
    263c:	04020068 	streq	r0, [r2], #-104	; 0x68
    2640:	02004e01 	andeq	r4, r0, #16
    2644:	3e9f0104 	wmadduxcc	wr0, wr15, wr4
    2648:	4b756b3e 	blmi	1d5d348 <MV_CPU_LE+0x1d5d347>
    264c:	a0af3e69 	adcge	r3, pc, r9, ror #28
    2650:	9f4b7569 	svcls	0x004b7569
    2654:	4b4b7569 	blmi	12dfc00 <MV_CPU_LE+0x12dfbff>
    2658:	8375683d 	cmnhi	r5, #3997696	; 0x3d0000
    265c:	6923aa3f 	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r9, fp, sp, pc}
    2660:	4bc99f4b 	blmi	ff26a394 <uiXorRegsMaskBackup+0xbf2515b8>
    2664:	0200a7c9 	andeq	sl, r0, #52690944	; 0x3240000
    2668:	4a060104 	bmi	182a80 <MV_CPU_LE+0x182a7f>
    266c:	3c0a0306 	stccc	3, cr0, [sl], {6}
    2670:	00a069a0 	adceq	r6, r0, r0, lsr #19
    2674:	6a010402 	bvs	43684 <MV_CPU_LE+0x43683>
    2678:	01040200 	mrseq	r0, R12_usr
    267c:	a03f5bbb 	ldrhtge	r5, [pc], -fp
    2680:	a06a699f 	mlsge	sl, pc, r9, r6	; <UNPREDICTABLE>
    2684:	0369a069 	cmneq	r9, #105	; 0x69
    2688:	3f3d5813 	svccc	0x003d5813
    268c:	01040200 	mrseq	r0, R12_usr
    2690:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
    2694:	04020059 	streq	r0, [r2], #-89	; 0x59
    2698:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    269c:	77035b3e 	smladxvc	r3, lr, fp, r5
    26a0:	200c0358 	andcs	r0, ip, r8, asr r3
    26a4:	02004c4c 	andeq	r4, r0, #19456	; 0x4c00
    26a8:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    26ac:	9f010402 	svcls	0x00010402
    26b0:	02009f40 	andeq	r9, r0, #256	; 0x100
    26b4:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    26b8:	9f010402 	svcls	0x00010402
    26bc:	9f4b3d40 	svcls	0x004b3d40
    26c0:	040200b8 	streq	r0, [r2], #-184	; 0xb8
    26c4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    26c8:	04020040 	streq	r0, [r2], #-64	; 0x40
    26cc:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    26d0:	3f9f0104 	svccc	0x009f0104
    26d4:	75694b75 	strbvc	r4, [r9, #-2933]!	; 0xb75
    26d8:	a04b684b 	subge	r6, fp, fp, asr #16
    26dc:	75683df3 	strbvc	r3, [r8, #-3571]!	; 0xdf3
    26e0:	f4ae8383 	vld4.8	{d8[4],d9[4],d10[4],d11[4]}, [lr], r3
    26e4:	03238e3f 	teqeq	r3, #1008	; 0x3f0
    26e8:	0200ac6e 	andeq	sl, r0, #28160	; 0x6e00
    26ec:	4a060104 	bmi	182b04 <MV_CPU_LE+0x182b03>
    26f0:	3c180306 	ldccc	3, cr0, [r8], {6}
    26f4:	2e029103 	wmululcs	wr9, wr2, wr3
    26f8:	01000c02 	tsteq	r0, r2, lsl #24
    26fc:	00039b01 	andeq	r9, r3, r1, lsl #22
    2700:	64000200 	strvs	r0, [r0], #-512	; 0x200
    2704:	02000000 	andeq	r0, r0, #0
    2708:	0d0efb01 	vstreq	d15, [lr, #-4]
    270c:	01010100 	mrseq	r0, (UNDEF: 17)
    2710:	00000001 	andeq	r0, r0, r1
    2714:	01000001 	tsteq	r0, r1
    2718:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    271c:	72730063 	rsbsvc	r0, r3, #99	; 0x63
    2720:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    2724:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2728:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    272c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2730:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    2734:	616e7265 	cmnvs	lr, r5, ror #4
    2738:	6d00006c 	wstrbvs	wr0, [r0, #-108]
    273c:	736f5f76 	cmnvc	pc, #472	; 0x1d8
    2740:	0100682e 	tsteq	r0, lr, lsr #16
    2744:	64640000 	strbtvs	r0, [r4]
    2748:	645f3372 	ldrbvs	r3, [pc], #-882	; 2750 <MV_CPU_LE+0x274f>
    274c:	632e7371 	teqvs	lr, #-1006632959	; 0xc4000001
    2750:	00000200 	andeq	r0, r0, r0, lsl #4
    2754:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    2758:	5f77685f 	svcpl	0x0077685f
    275c:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
    2760:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    2764:	0300682e 	movweq	r6, #2094	; 0x82e
    2768:	00000000 	andeq	r0, r0, r0
    276c:	15c40205 	strbne	r0, [r4, #517]	; 0x205
    2770:	81034001 	tsthi	r3, r1
    2774:	3e4d0103 	wmacucc	wr0, wr13, wr3
    2778:	03020421 	movweq	r0, #9249	; 0x2421
    277c:	50667dff 	strdpl	r7, [r6], #-223	; 0xffffff21	; <UNPREDICTABLE>
    2780:	683d69a0 	ldmdavs	sp!, {r5, r7, r8, fp, sp, lr}
    2784:	4da24b3f 	stcmi	11, cr4, [r2, #252]!	; 0xfc
    2788:	09039f9f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, pc}
    278c:	9f409f66 	svcls	0x00409f66
    2790:	003c6c03 	eorseq	r6, ip, r3, lsl #24
    2794:	06010402 	streq	r0, [r1], -r2, lsl #8
    2798:	006f064a 	rsbeq	r0, pc, sl, asr #12
    279c:	06010402 	streq	r0, [r1], -r2, lsl #8
    27a0:	1f03064a 	svcne	0x0003064a
    27a4:	756a9f3c 	strbvc	r9, [sl, #-3900]!	; 0xf3c
    27a8:	689f684b 	ldmvs	pc, {r0, r1, r3, r6, fp, sp, lr}	; <UNPREDICTABLE>
    27ac:	740c032f 	strvc	r0, [ip], #-815	; 0x32f
    27b0:	3d69a050 	wstrhcc	wr10, [r9, #-80]!
    27b4:	4da14b69 	stcmi	11, cr4, [r1, #420]!	; 0x1a4
    27b8:	09039f9f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, pc}
    27bc:	9f409f66 	svcls	0x00409f66
    27c0:	003c6c03 	eorseq	r6, ip, r3, lsl #24
    27c4:	06010402 	streq	r0, [r1], -r2, lsl #8
    27c8:	0070064a 	rsbseq	r0, r0, sl, asr #12
    27cc:	06010402 	streq	r0, [r1], -r2, lsl #8
    27d0:	1e03064a 	cdpne	6, 0, cr0, cr3, cr10, {2}
    27d4:	756a9f3c 	strbvc	r9, [sl, #-3900]!	; 0xf3c
    27d8:	689f684b 	ldmvs	pc, {r0, r1, r3, r6, fp, sp, lr}	; <UNPREDICTABLE>
    27dc:	820e032f 	andhi	r0, lr, #-1140850688	; 0xbc000000
    27e0:	10034174 	andne	r4, r3, r4, ror r1
    27e4:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    27e8:	003c0601 	eorseq	r0, ip, r1, lsl #12
    27ec:	3c020402 	stccc	4, cr0, [r2], {2}
    27f0:	03040200 	movweq	r0, #16896	; 0x4200
    27f4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    27f8:	00210603 	eoreq	r0, r1, r3, lsl #12
    27fc:	06010402 	streq	r0, [r1], -r2, lsl #8
    2800:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    2804:	02003c02 	andeq	r3, r0, #512	; 0x200
    2808:	002e0304 	eoreq	r0, lr, r4, lsl #6
    280c:	06030402 	streq	r0, [r3], -r2, lsl #8
    2810:	04020021 	streq	r0, [r2], #-33	; 0x21
    2814:	003c0601 	eorseq	r0, ip, r1, lsl #12
    2818:	3c020402 	stccc	4, cr0, [r2], {2}
    281c:	03040200 	movweq	r0, #16896	; 0x4200
    2820:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    2824:	3d220603 	stccc	6, cr0, [r2, #-12]!
    2828:	4b4b4b4b 	blmi	12d555c <MV_CPU_LE+0x12d555b>
    282c:	419f3e4c 	orrsmi	r3, pc, ip, asr #28
    2830:	02040200 	andeq	r0, r4, #0
    2834:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    2838:	02008302 	andeq	r8, r0, #134217728	; 0x8000000
    283c:	00800204 	addeq	r0, r0, r4, lsl #4
    2840:	06010402 	streq	r0, [r1], -r2, lsl #8
    2844:	3d50064a 	ldclcc	6, cr0, [r0, #-296]	; 0xfffffed8
    2848:	00489f4b 	subeq	r9, r8, fp, asr #30
    284c:	06010402 	streq	r0, [r1], -r2, lsl #8
    2850:	4b4e064a 	blmi	1384180 <MV_CPU_LE+0x138417f>
    2854:	01040200 	mrseq	r0, R12_usr
    2858:	02003c06 	andeq	r3, r0, #1536	; 0x600
    285c:	003c0204 	eorseq	r0, ip, r4, lsl #4
    2860:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    2864:	03040200 	movweq	r0, #16896	; 0x4200
    2868:	02003f06 	andeq	r3, r0, #24
    286c:	004b0204 	subeq	r0, fp, r4, lsl #4
    2870:	81020402 	tsthi	r2, r2, lsl #8
    2874:	01040200 	mrseq	r0, R12_usr
    2878:	4e064a06 	vmlami.f32	s8, s12, s12
    287c:	004a0903 	subeq	r0, sl, r3, lsl #18
    2880:	4b020402 	blmi	83890 <MV_CPU_LE+0x8388f>
    2884:	02040200 	andeq	r0, r4, #0
    2888:	04020073 	streq	r0, [r2], #-115	; 0x73
    288c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2890:	4d30314f 	wldrwmi	wr3, [r0, #-316]!	; 0xfffffec4
    2894:	0200914b 	andeq	r9, r0, #-1073741806	; 0xc0000012
    2898:	3c060104 	wstrwcc	wr0, [r6], #-16
    289c:	02040200 	andeq	r0, r4, #0
    28a0:	0200f208 	andeq	pc, r0, #-2147483648	; 0x80000000
    28a4:	00200304 	eoreq	r0, r0, r4, lsl #6
    28a8:	06030402 	streq	r0, [r3], -r2, lsl #8
    28ac:	0200d321 	andeq	sp, r0, #-2080374784	; 0x84000000
    28b0:	4a060104 	bmi	182cc8 <MV_CPU_LE+0x182cc7>
    28b4:	67405106 	strbvs	r5, [r0, -r6, lsl #2]
    28b8:	3e93083b 	mrccc	8, 4, r0, cr3, cr11, {1}
    28bc:	a0964b41 	addsge	r4, r6, r1, asr #22
    28c0:	3d820c03 	stccc	12, cr0, [r2, #12]
    28c4:	4bad3e3f 	blmi	feb521c8 <uiXorRegsMaskBackup+0xbeb393ec>
    28c8:	67ad4f67 	strvs	r4, [sp, r7, ror #30]!
    28cc:	d73e414b 	ldrle	r4, [lr, -fp, asr #2]!
    28d0:	6a673e3e 	bvs	19d21d0 <MV_CPU_LE+0x19d21cf>
    28d4:	87af753e 			; <UNDEFINED> instruction: 0x87af753e
    28d8:	77740d03 	ldrbvc	r0, [r4, -r3, lsl #26]!
    28dc:	9177913e 	cmnls	r7, lr, lsr r1
    28e0:	747faa03 	ldrbtvc	sl, [pc], #-2563	; 28e8 <MV_CPU_LE+0x28e7>
    28e4:	0402001d 	streq	r0, [r2], #-29
    28e8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    28ec:	5800df03 	stmdapl	r0, {r0, r1, r8, r9, sl, fp, ip, lr, pc}
    28f0:	035a3d43 	cmpeq	sl, #4288	; 0x10c0
    28f4:	004a7eff 	strdeq	r7, [sl], #-239	; 0xffffff11
    28f8:	06010402 	streq	r0, [r1], -r2, lsl #8
    28fc:	fa03064a 	blx	c422c <MV_CPU_LE+0xc422b>
    2900:	0a035800 	beq	d8908 <MV_CPU_LE+0xd8907>
    2904:	914b4120 	cmpls	fp, r0, lsr #2
    2908:	7403777b 	strvc	r7, [r3], #-1915	; 0x77b
    290c:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    2910:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2914:	4a7ee403 	bmi	1fbb928 <MV_CPU_LE+0x1fbb927>
    2918:	01040200 	mrseq	r0, R12_usr
    291c:	03064a06 	movweq	r4, #27142	; 0x6a06
    2920:	2f4a01b9 	svccs	0x004a01b9
    2924:	25020f03 	strcs	r0, [r2, #-3843]	; 0xf03
    2928:	5e5a7801 	cdppl	8, 5, cr7, cr10, cr1, {0}
    292c:	513f5059 	teqpl	pc, r9, asr r0	; <UNPREDICTABLE>
    2930:	740e032f 	strvc	r0, [lr], #-815	; 0x32f
    2934:	a0403d76 	subge	r3, r0, r6, ror sp
    2938:	0200404b 	andeq	r4, r0, #75	; 0x4b
    293c:	00c90104 	sbceq	r0, r9, r4, lsl #2
    2940:	57010402 	strpl	r0, [r1, -r2, lsl #8]
    2944:	02008630 	andeq	r8, r0, #50331648	; 0x3000000
    2948:	00c90104 	sbceq	r0, r9, r4, lsl #2
    294c:	57010402 	strpl	r0, [r1, -r2, lsl #8]
    2950:	82720331 	rsbshi	r0, r2, #-1006632960	; 0xc4000000
    2954:	01040200 	mrseq	r0, R12_usr
    2958:	03064a06 	movweq	r4, #27142	; 0x6a06
    295c:	ad3e4a13 	vldmdbge	lr!, {s8-s26}
    2960:	40ad3e40 	adcmi	r3, sp, r0, asr #28
    2964:	080f0375 	stmdaeq	pc, {r0, r2, r4, r5, r6, r8, r9}	; <UNPREDICTABLE>
    2968:	0f03742e 	svceq	0x0003742e
    296c:	0200a12e 	andeq	sl, r0, #-2147483637	; 0x8000000b
    2970:	004b0204 	subeq	r0, fp, r4, lsl #4
    2974:	9d020402 	stcls	4, cr0, [r2, #-8]
    2978:	01040200 	mrseq	r0, R12_usr
    297c:	50064a06 	andpl	r4, r6, r6, lsl #20
    2980:	bc3e2f4b 	ldclt	15, cr2, [lr], #-300	; 0xfffffed4
    2984:	00d2924c 	sbcseq	r9, r2, ip, asr #4
    2988:	06010402 	streq	r0, [r1], -r2, lsl #8
    298c:	3f52064a 	svccc	0x0052064a
    2990:	be083b3f 	vmovlt.16	d8[0], r3
    2994:	833c0e03 	teqhi	ip, #48	; 0x30
    2998:	4b3d6a4b 	blmi	f5d2cc <MV_CPU_LE+0xf5d2cb>
    299c:	91adb194 			; <UNDEFINED> instruction: 0x91adb194
    29a0:	00907403 	addseq	r7, r0, r3, lsl #8
    29a4:	06010402 	streq	r0, [r1], -r2, lsl #8
    29a8:	1903064a 	stmdbne	r3, {r1, r3, r6, r9, sl}
    29ac:	924b4b4a 	subls	r4, fp, #75776	; 0x12800
    29b0:	0357b1a1 	cmpeq	r7, #1073741864	; 0x40000028
    29b4:	0200ba76 	andeq	fp, r0, #483328	; 0x76000
    29b8:	4a060104 	bmi	182dd0 <MV_CPU_LE+0x182dcf>
    29bc:	4a0f0306 	bmi	3c35dc <MV_CPU_LE+0x3c35db>
    29c0:	4a7fab03 	bmi	1fed5d4 <MV_CPU_LE+0x1fed5d3>
    29c4:	01040200 	mrseq	r0, R12_usr
    29c8:	03064a06 	movweq	r4, #27142	; 0x6a06
    29cc:	2f4a00d7 	svccs	0x004a00d7
    29d0:	4a080f03 	bmi	2065e4 <MV_CPU_LE+0x2065e3>
    29d4:	2e0f0374 	mcrcs	3, 0, r0, cr15, cr4, {3}
    29d8:	040200a1 	streq	r0, [r2], #-161	; 0xa1
    29dc:	02004b02 	andeq	r4, r0, #2048	; 0x800
    29e0:	009d0204 	addseq	r0, sp, r4, lsl #4
    29e4:	06010402 	streq	r0, [r1], -r2, lsl #8
    29e8:	854d064a 	strbhi	r0, [sp, #-1610]	; 0x64a
    29ec:	4c3e2f4b 	ldcmi	15, cr2, [lr], #-300	; 0xfffffed4
    29f0:	0200a892 	andeq	sl, r0, #9568256	; 0x920000
    29f4:	4a060104 	bmi	182e0c <MV_CPU_LE+0x182e0b>
    29f8:	3e3f5206 	cdpcc	2, 3, cr5, cr15, cr6, {0}
    29fc:	0e03e708 	cdpeq	7, 0, cr14, cr3, cr8, {0}
    2a00:	694b833c 	stmdbvs	fp, {r2, r3, r4, r5, r8, r9, pc}^
    2a04:	33944b3d 	orrscc	r4, r4, #62464	; 0xf400
    2a08:	740391ad 	strvc	r9, [r3], #-429	; 0x1ad
    2a0c:	04020090 	streq	r0, [r2], #-144	; 0x90
    2a10:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2a14:	4b4a1903 	blmi	1288e28 <MV_CPU_LE+0x1288e27>
    2a18:	b03f924b 	eorslt	r9, pc, fp, asr #4
    2a1c:	009e7603 	addseq	r7, lr, r3, lsl #12
    2a20:	06010402 	streq	r0, [r1], -r2, lsl #8
    2a24:	0e03064a 	cdpeq	6, 0, cr0, cr3, cr10, {2}
    2a28:	7fb0034a 	svcvc	0x00b0034a
    2a2c:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    2a30:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    2a34:	4a00d203 	bmi	37248 <MV_CPU_LE+0x37247>
    2a38:	c80d032f 	stmdagt	sp, {r0, r1, r2, r3, r5, r8, r9}
    2a3c:	9e090379 	mcrls	3, 0, r0, cr9, cr9, {3}
    2a40:	0319084b 	tsteq	r9, #4915200	; 0x4b0000
    2a44:	3f3dac0d 	svccc	0x003dac0d
    2a48:	083d423d 	ldmdaeq	sp!, {r0, r2, r3, r4, r5, r9, lr}
    2a4c:	9e5d03f4 	mrcls	3, 2, r0, cr13, cr4, {7}
    2a50:	01040200 	mrseq	r0, R12_usr
    2a54:	03064a06 	movweq	r4, #27142	; 0x6a06
    2a58:	b22f4a34 	eorlt	r4, pc, #212992	; 0x34000
    2a5c:	ae4b334a 	cdpge	3, 4, cr3, cr11, cr10, {2}
    2a60:	489f4b3d 	ldmmi	pc, {r0, r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    2a64:	01040200 	mrseq	r0, R12_usr
    2a68:	50064a06 	andpl	r4, r6, r6, lsl #20
    2a6c:	3b674b67 	blcc	19d5810 <MV_CPU_LE+0x19d580f>
    2a70:	0039ae08 	eorseq	sl, r9, r8, lsl #28
    2a74:	06010402 	streq	r0, [r1], -r2, lsl #8
    2a78:	6743064a 	strbvs	r0, [r3, -sl, asr #12]
    2a7c:	083b674b 	ldmdaeq	fp!, {r0, r1, r3, r6, r8, r9, sl, sp, lr}
    2a80:	020039ae 	andeq	r3, r0, #2850816	; 0x2b8000
    2a84:	4a060104 	bmi	182e9c <MV_CPU_LE+0x182e9b>
    2a88:	3c6d0306 	stclcc	3, cr0, [sp], #-24	; 0xffffffe8
    2a8c:	01040200 	mrseq	r0, R12_usr
    2a90:	03064a06 	movweq	r4, #27142	; 0x6a06
    2a94:	022f4a1b 	eoreq	r4, pc, #110592	; 0x1b000
    2a98:	0101000e 	tsteq	r1, lr

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
       4:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
       8:	69746174 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, sp, lr}^
       c:	56434d63 	strbpl	r4, [r3], -r3, ror #26
      10:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
      14:	5f564d00 	svcpl	0x00564d00
      18:	4c4f4f42 	mcrrmi	15, 4, r4, pc, cr2
      1c:	72646400 	rsbvc	r6, r4, #0
      20:	63705f33 	cmnvs	r0, #204	; 0xcc
      24:	365f6361 	ldrbcc	r6, [pc], -r1, ror #6
      28:	4d003030 	wstrbmi	wr3, [r0, #-48]
      2c:	38555f56 	ldmdacc	r5, {r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^
      30:	72646400 	rsbvc	r6, r4, #0
      34:	62645f33 	rsbvs	r5, r4, #204	; 0xcc
      38:	3030385f 	eorscc	r3, r0, pc, asr r8
      3c:	72646400 	rsbvc	r6, r4, #0
      40:	62645f33 	rsbvs	r5, r4, #204	; 0xcc
      44:	3333355f 	teqcc	r3, #398458880	; 0x17c00000
      48:	72646400 	rsbvc	r6, r4, #0
      4c:	6c615633 	stclvs	6, cr5, [r1], #-204	; 0xffffff34
      50:	4c436469 	mcrrmi	4, 6, r6, r3, cr9
      54:	4c436f74 	mcrrmi	15, 7, r6, r3, cr4
      58:	51446200 	mrspl	r6, (UNDEF: 100)
      5c:	4b4c4353 	blmi	1310db0 <MV_CPU_LE+0x1310daf>
      60:	67696c41 	strbvs	r6, [r9, -r1, asr #24]!
      64:	0064656e 	rsbeq	r6, r4, lr, ror #10
      68:	555f564d 	ldrbpl	r5, [pc, #-1613]	; fffffa23 <uiXorRegsMaskBackup+0xbffe6c47>
      6c:	63003233 	movwvs	r3, #563	; 0x233
      70:	49706968 	ldmdbmi	r0!, {r3, r5, r6, r8, fp, sp, lr}^
      74:	69750064 	ldmdbvs	r5!, {r2, r5, r6}^
      78:	72004c43 	andvc	r4, r0, #17152	; 0x4300
      7c:	754e7665 	strbvc	r7, [lr, #-1637]	; 0x665
      80:	7063006d 	rsbvc	r0, r3, sp, rrx
      84:	65724675 	ldrbvs	r4, [r2, #-1653]!	; 0x675
      88:	69750071 	ldmdbvs	r5!, {r0, r4, r5, r6}^
      8c:	75726353 	ldrbvc	r6, [r2, #-851]!	; 0x353
      90:	7a695362 	bvc	1a54e20 <MV_CPU_LE+0x1a54e1f>
      94:	6f6d0065 	svcvs	0x006d0065
      98:	68546572 	ldmdavs	r4, {r1, r4, r5, r6, r8, sl, sp, lr}^
      9c:	35326e65 	ldrcc	r6, [r2, #-3685]!	; 0xe65
      a0:	64640036 	strbtvs	r0, [r4], #-54	; 0x36
      a4:	415f3372 	cmpmi	pc, r2, ror r3	; <UNPREDICTABLE>
      a8:	4d415f30 	stclmi	15, cr5, [r1, #-192]	; 0xffffff40
      ac:	36365f43 	ldrtcc	r5, [r6], -r3, asr #30
      b0:	65720037 	ldrbvs	r0, [r2, #-55]!	; 0x37
      b4:	64644167 	strbtvs	r4, [r4], #-359	; 0x167
      b8:	564d0072 			; <UNDEFINED> instruction: 0x564d0072
      bc:	4d454d5f 	stclmi	13, cr4, [r5, #-380]	; 0xfffffe84
      c0:	4c5f4f49 	mrrcmi	15, 4, r4, pc, cr9	; <UNPREDICTABLE>
      c4:	5f323345 	svcpl	0x00323345
      c8:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
      cc:	43697500 	cmnmi	r9, #0
      d0:	64640073 	strbtvs	r0, [r4], #-115	; 0x73
      d4:	5a5f3372 	bpl	17ccea4 <MV_CPU_LE+0x17ccea3>
      d8:	62645f31 	rsbvs	r5, r4, #196	; 0xc4
      dc:	3030365f 	eorscc	r3, r0, pc, asr r6
      e0:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
      e4:	5f474946 	svcpl	0x00474946
      e8:	5f535542 	svcpl	0x00535542
      ec:	54444957 	strbpl	r4, [r4], #-2391	; 0x957
      f0:	65720048 	ldrbvs	r0, [r2, #-72]!	; 0x48
      f4:	75007367 	strvc	r7, [r0, #-871]	; 0x367
      f8:	43734369 	cmnmi	r3, #-1543503871	; 0xa4000001
      fc:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     100:	6d5f5f00 	ldclvs	15, cr5, [pc]	; 108 <MV_CPU_LE+0x107>
     104:	61724476 	cmnvs	r2, r6, ror r4
     108:	49634d6d 	stmdbmi	r3!, {r0, r2, r3, r5, r6, r8, sl, fp, lr}^
     10c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     110:	7443766d 	strbvc	r7, [r3], #-1645	; 0x66d
     114:	65526c72 	ldrbvs	r6, [r2, #-3186]	; 0xc72
     118:	74654776 	strbtvc	r4, [r5], #-1910	; 0x776
     11c:	72646400 	rsbvc	r6, r4, #0
     120:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     124:	754e5343 	strbvc	r5, [lr, #-835]	; 0x343
     128:	6f72466d 	svcvs	0x0072466d
     12c:	6765526d 	strbvs	r5, [r5, -sp, ror #4]!
     130:	44637500 	strbtmi	r7, [r3], #-1280	; 0x500
     134:	00617461 	rsbeq	r7, r1, r1, ror #8
     138:	736c6176 	cmnvc	ip, #-2147483619	; 0x8000001d
     13c:	6f6c6600 	svcvs	0x006c6600
     140:	73007461 	movwvc	r7, #1121	; 0x461
     144:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     148:	44757043 	ldrbtmi	r7, [r5], #-67	; 0x43
     14c:	61527264 	cmpvs	r2, r4, ror #4
     150:	736f6974 	cmnvc	pc, #1900544	; 0x1d0000
     154:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     158:	6f6c2067 	svcvs	0x006c2067
     15c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
     160:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     164:	2064656e 	rsbcs	r6, r4, lr, ror #10
     168:	00746e69 	rsbseq	r6, r4, r9, ror #28
     16c:	46626166 	strbtmi	r6, [r2], -r6, ror #2
     170:	00716572 	rsbseq	r6, r1, r2, ror r5
     174:	545f564d 	ldrbpl	r5, [pc], #-1613	; 17c <MV_CPU_LE+0x17b>
     178:	5f495357 	svcpl	0x00495357
     17c:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
     180:	5059545f 	subspl	r5, r9, pc, asr r4
     184:	6d5f0045 	wldrhvs	wr0, [pc, #-69]
     188:	6e6f4376 	mcrvs	3, 3, r4, cr15, cr6, {3}
     18c:	54676966 	strbtpl	r6, [r7], #-2406	; 0x966
     190:	00657079 	rsbeq	r7, r5, r9, ror r0
     194:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     198:	5f62645f 	svcpl	0x0062645f
     19c:	00303036 	eorseq	r3, r0, r6, lsr r0
     1a0:	64446975 	strbvs	r6, [r4], #-2421	; 0x975
     1a4:	64695772 	strbtvs	r5, [r9], #-1906	; 0x772
     1a8:	64006874 	strvs	r6, [r0], #-2164	; 0x874
     1ac:	5f337264 	svcpl	0x00337264
     1b0:	725f6264 	subsvc	r6, pc, #1073741830	; 0x40000006
     1b4:	5f327665 	svcpl	0x00327665
     1b8:	00373636 	eorseq	r3, r7, r6, lsr r6
     1bc:	54766d5f 	ldrbtpl	r6, [r6], #-3423	; 0xd5f
     1c0:	53697377 	cmnpl	r9, #-603979775	; 0xdc000001
     1c4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
     1c8:	636f7300 	cmnvs	pc, #0
     1cc:	006d754e 	rsbeq	r7, sp, lr, asr #10
     1d0:	505f315a 	subspl	r3, pc, sl, asr r1	; <UNPREDICTABLE>
     1d4:	00434143 	subeq	r4, r3, r3, asr #2
     1d8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     1dc:	6f744c43 	svcvs	0x00744c43
     1e0:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
     1e4:	004c4364 	subeq	r4, ip, r4, ror #6
     1e8:	65546975 	ldrbvs	r6, [r4, #-2421]	; 0x975
     1ec:	6f43706d 	svcvs	0x0043706d
     1f0:	00746e75 	rsbseq	r6, r4, r5, ror lr
     1f4:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     1f8:	74736552 	ldrbtvc	r6, [r3], #-1362	; 0x552
     1fc:	4165726f 	cmnmi	r5, pc, ror #4
     200:	6553646e 	ldrbvs	r6, [r3, #-1134]	; 0x46e
     204:	6e694674 	mcrvs	6, 3, r4, cr9, cr4, {3}
     208:	69576c61 	ldmdbvs	r7, {r0, r5, r6, sl, fp, sp, lr}^
     20c:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
     210:	4f430073 	svcmi	0x00430073
     214:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
     218:	4343455f 	movtmi	r4, #13663	; 0x355f
     21c:	53697500 	cmnpl	r9, #0
     220:	62757263 	rsbsvs	r7, r5, #805306374	; 0x30000006
     224:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
     228:	6d5f5f00 	ldclvs	15, cr5, [pc]	; 230 <MV_CPU_LE+0x22f>
     22c:	61724476 	cmnvs	r2, r6, ror r4
     230:	646f4d6d 	strbtvs	r4, [pc], #-3437	; 238 <MV_CPU_LE+0x237>
     234:	6f007365 	svcvs	0x00007365
     238:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
     23c:	64640074 	strbtvs	r0, [r4], #-116	; 0x74
     240:	695f3372 	ldmdbvs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     244:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     248:	64640063 	strbtvs	r0, [r4], #-99	; 0x63
     24c:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
     250:	72704574 	rsbsvc	r4, r0, #486539264	; 0x1d000000
     254:	61466d6f 	cmpvs	r6, pc, ror #26
     258:	63697262 	cmnvs	r9, #536870918	; 0x20000006
     25c:	46697500 	strbtmi	r7, [r9], -r0, lsl #10
     260:	704f6261 	subvc	r6, pc, r1, ror #4
     264:	6c730074 	wldrhvs	wr0, [r3], #-116
     268:	00657661 	rsbeq	r7, r5, r1, ror #12
     26c:	75615f73 	strbvc	r5, [r1, #-3955]!	; 0xf73
     270:	76694469 	strbtvc	r4, [r9], -r9, ror #8
     274:	69746152 	ldmdbvs	r4!, {r1, r4, r6, r8, sp, lr}^
     278:	6f74326f 	svcvs	0x0074326f
     27c:	564d0031 			; <UNDEFINED> instruction: 0x564d0031
     280:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
     284:	5f474946 	svcpl	0x00474946
     288:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
     28c:	5f564d00 	svcpl	0x00564d00
     290:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
     294:	4152545f 	cmpmi	r2, pc, asr r4
     298:	4e494e49 	cdpmi	14, 4, cr4, cr9, cr9, {2}
     29c:	4e495f47 	cdpmi	15, 4, cr5, cr9, cr7, {2}
     2a0:	64005449 	strvs	r5, [r0], #-1097	; 0x449
     2a4:	5f337264 	svcpl	0x00337264
     2a8:	365f6264 	ldrbcc	r6, [pc], -r4, ror #4
     2ac:	4d5f3736 	ldclmi	7, cr3, [pc, #-216]	; 1dc <MV_CPU_LE+0x1db>
     2b0:	6f682f00 	svcvs	0x00682f00
     2b4:	742f656d 	strtvc	r6, [pc], #-1389	; 2bc <MV_CPU_LE+0x2bb>
     2b8:	69667761 	stmdbvs	r6!, {r0, r5, r6, r8, r9, sl, ip, sp, lr}^
     2bc:	6f772f6b 	svcvs	0x00772f6b
     2c0:	552f6b72 	strpl	r6, [pc, #-2930]!	; fffff756 <uiXorRegsMaskBackup+0xbffe697a>
     2c4:	746f6f42 	strbtvc	r6, [pc], #-3906	; 2cc <MV_CPU_LE+0x2cb>
     2c8:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
     2cc:	752f7773 	strvc	r7, [pc, #-1907]!	; fffffb61 <uiXorRegsMaskBackup+0xbffe6d85>
     2d0:	6f6f622d 	svcvs	0x006f622d
     2d4:	6f742f74 	svcvs	0x00742f74
     2d8:	2f736c6f 	svccs	0x00736c6f
     2dc:	5f6e6962 	svcpl	0x006e6962
     2e0:	5f726468 	svcpl	0x00726468
     2e4:	616d7261 	cmnvs	sp, r1, ror #4
     2e8:	785f6164 	ldmdavc	pc, {r2, r5, r6, r8, sp, lr}^	; <UNPREDICTABLE>
     2ec:	64640070 	strbtvs	r0, [r4], #-112	; 0x70
     2f0:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
     2f4:	4f435674 	svcmi	0x00435674
     2f8:	71657246 	cmnvc	r5, r6, asr #4
     2fc:	616c7300 	cmnvs	ip, r0, lsl #6
     300:	64416576 	strbvs	r6, [r1], #-1398	; 0x576
     304:	75007264 	strvc	r7, [r0, #-612]	; 0x264
     308:	6c615669 	stclvs	6, cr5, [r1], #-420	; 0xfffffe5c
     30c:	4c436469 	mcrrmi	4, 6, r6, r3, cr9
     310:	44444100 	strbmi	r4, [r4], #-256	; 0x100
     314:	5f303152 	svcpl	0x00303152
     318:	00544942 	subseq	r4, r4, r2, asr #18
     31c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     320:	5f62645f 	svcpl	0x0062645f
     324:	00303034 	eorseq	r3, r0, r4, lsr r0
     328:	65546975 	ldrbvs	r6, [r4, #-2421]	; 0x975
     32c:	6c00706d 	wstrbvs	wr7, [r0], #-109
     330:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     334:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     338:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     33c:	43697500 	cmnmi	r9, #0
     340:	72467570 	subvc	r7, r6, #469762048	; 0x1c000000
     344:	75007165 	strvc	r7, [r0, #-357]	; 0x165
     348:	4f435669 	svcmi	0x00435669
     34c:	71657246 	cmnvc	r5, r6, asr #4
     350:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
     354:	5f474946 	svcpl	0x00474946
     358:	544c554d 	strbpl	r5, [ip], #-1357	; 0x54d
     35c:	53435f49 	movtpl	r5, #16201	; 0x3f49
     360:	646f6d00 	strbtvs	r6, [pc], #-3328	; 368 <MV_CPU_LE+0x367>
     364:	616e5f65 	cmnvs	lr, r5, ror #30
     368:	6400656d 	strvs	r6, [r0], #-1389	; 0x56d
     36c:	49337264 	ldmdbmi	r3!, {r2, r5, r6, r9, ip, sp, lr}
     370:	0074696e 	rsbseq	r6, r4, lr, ror #18
     374:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     378:	5f315a5f 	svcpl	0x00315a5f
     37c:	335f6264 	cmpcc	pc, #1073741830	; 0x40000006
     380:	64003030 	strvs	r3, [r0], #-48	; 0x30
     384:	5f337264 	svcpl	0x00337264
     388:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
     38c:	305f3736 	subscc	r3, pc, r6, lsr r7	; <UNPREDICTABLE>
     390:	72646400 	rsbvc	r6, r4, #0
     394:	64725f33 	ldrbtvs	r5, [r2], #-3891	; 0xf33
     398:	3736365f 			; <UNDEFINED> instruction: 0x3736365f
     39c:	6400315f 	strvs	r3, [r0], #-351	; 0x15f
     3a0:	5f337264 	svcpl	0x00337264
     3a4:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
     3a8:	325f3736 	subscc	r3, pc, #14155776	; 0xd80000
     3ac:	5f315a00 	svcpl	0x00315a00
     3b0:	535f4452 	cmppl	pc, #1375731712	; 0x52000000
     3b4:	0044454c 	subeq	r4, r4, ip, asr #10
     3b8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     3bc:	65766153 	ldrbvs	r6, [r6, #-339]!	; 0x153
     3c0:	53646e41 	cmnpl	r4, #1040	; 0x410
     3c4:	72547465 	subsvc	r7, r4, #1694498816	; 0x65000000
     3c8:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
     3cc:	6957676e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     3d0:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
     3d4:	69750073 	ldmdbvs	r5!, {r0, r1, r4, r5, r6}^
     3d8:	00636345 	rsbeq	r6, r3, r5, asr #6
     3dc:	6b73616d 	blvs	1cd8998 <MV_CPU_LE+0x1cd8997>
     3e0:	616d0031 	cmnvs	sp, r1, lsr r0
     3e4:	00326b73 	eorseq	r6, r2, r3, ror fp
     3e8:	766d5f5f 	uqsaxvc	r5, sp, pc	; <UNPREDICTABLE>
     3ec:	6d617244 	stclvs	2, cr7, [r1, #-272]!	; 0xfffffef0
     3f0:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
     3f4:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
     3f8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     3fc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
     400:	31746573 	cmncc	r4, r3, ror r5
     404:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
     408:	32746573 	rsbscc	r6, r4, #482344960	; 0x1cc00000
     40c:	72646400 	rsbvc	r6, r4, #0
     410:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     414:	6e455343 	cdpvs	3, 4, cr5, cr5, cr3, {2}
     418:	6f724661 	svcvs	0x00724661
     41c:	6765526d 	strbvs	r5, [r5, -sp, ror #4]!
     420:	72646400 	rsbvc	r6, r4, #0
     424:	62645f33 	rsbvs	r5, r4, #204	; 0xcc
     428:	7665725f 			; <UNDEFINED> instruction: 0x7665725f
     42c:	30385f32 	eorscc	r5, r8, r2, lsr pc
     430:	64640030 	strbtvs	r0, [r4], #-48	; 0x30
     434:	645f3372 	ldrbvs	r3, [pc], #-882	; 43c <MV_CPU_LE+0x43b>
     438:	36365f62 	ldrtcc	r5, [r6], -r2, ror #30
     43c:	64640037 	strbtvs	r0, [r4], #-55	; 0x37
     440:	725f3372 	subsvc	r3, pc, #-939524095	; 0xc8000001
     444:	36365f64 	ldrtcc	r5, [r6], -r4, ror #30
     448:	00335f37 	eorseq	r5, r3, r7, lsr pc
     44c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     450:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     454:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0x74
     458:	64615f67 	strbtvs	r5, [r1], #-3943	; 0xf67
     45c:	61007264 	tstvs	r0, r4, ror #4
     460:	6e695775 	mcrvs	7, 3, r5, cr9, cr5, {3}
     464:	6b636142 	blvs	18d8974 <MV_CPU_LE+0x18d8973>
     468:	41007075 	tstmi	r0, r5, ror r0
     46c:	37524444 	ldrbcc	r4, [r2, -r4, asr #8]
     470:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
     474:	72646400 	rsbvc	r6, r4, #0
     478:	646f6d5f 	strbtvs	r6, [pc], #-3423	; 480 <MV_CPU_LE+0x47f>
     47c:	64007365 	strvs	r7, [r0], #-869	; 0x365
     480:	47337264 	ldrmi	r7, [r3, -r4, ror #4]!
     484:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
     488:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
     48c:	4d726444 	ldclmi	4, cr6, [r2, #-272]!	; 0xfffffef0
     490:	0065646f 	rsbeq	r6, r5, pc, ror #8
     494:	61546975 	cmpvs	r4, r5, ror r9
     498:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
     49c:	71657246 	cmnvc	r5, r6, asr #4
     4a0:	6c617600 	stclvs	6, cr7, [r1]
     4a4:	664f6469 	strbvs	r6, [pc], -r9, ror #8
     4a8:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
     4ac:	5f564d00 	svcpl	0x00564d00
     4b0:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
     4b4:	5f434d5f 	svcpl	0x00434d5f
     4b8:	54494e49 	strbpl	r4, [r9], #-3657	; 0xe49
     4bc:	48697500 	stmdami	r9!, {r8, sl, ip, sp, lr}^
     4c0:	546b6c43 	strbtpl	r6, [fp], #-3139	; 0xc43
     4c4:	50656d69 	rsbpl	r6, r5, r9, ror #26
     4c8:	77740073 			; <UNDEFINED> instruction: 0x77740073
     4cc:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
     4d0:	64007264 	strvs	r7, [r0], #-612	; 0x264
     4d4:	5f337264 	svcpl	0x00337264
     4d8:	645f3041 	ldrbvs	r3, [pc], #-65	; 4e0 <MV_CPU_LE+0x4df>
     4dc:	30345f62 	eorscc	r5, r4, r2, ror #30
     4e0:	6d5f0030 	wldrhvs	wr0, [pc, #-48]
     4e4:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     4e8:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     4ec:	64610072 	strbtvs	r0, [r1], #-114	; 0x72
     4f0:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
     4f4:	564d0073 			; <UNDEFINED> instruction: 0x564d0073
     4f8:	4152445f 	cmpmi	r2, pc, asr r4
     4fc:	4f4d5f4d 	svcmi	0x004d5f4d
     500:	00534544 	subseq	r4, r3, r4, asr #10
     504:	20554e47 	subscs	r4, r5, r7, asr #28
     508:	2e342043 	wrorbcs	wr2, wr4, wr3
     50c:	00322e36 	eorseq	r2, r2, r6, lsr lr
     510:	70696863 	rsbvc	r6, r9, r3, ror #16
     514:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     518:	76655264 	strbtvc	r5, [r5], -r4, ror #4
     51c:	615f7300 	cmpvs	pc, r0, lsl #6
     520:	69446975 	stmdbvs	r4, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
     524:	74615276 	strbtvc	r5, [r1], #-630	; 0x276
     528:	74316f69 	ldrtvc	r6, [r1], #-3945	; 0xf69
     52c:	7400316f 	strvc	r3, [r0], #-367	; 0x16f
     530:	00657079 	rsbeq	r7, r5, r9, ror r0
     534:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     538:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     53c:	61686320 	cmnvs	r8, r0, lsr #6
     540:	75610072 	strbvc	r0, [r1, #-114]!	; 0x72
     544:	54444f69 	strbpl	r4, [r4], #-3945	; 0xf69
     548:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     54c:	73006369 	movwvc	r6, #873	; 0x369
     550:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     554:	46757043 	ldrbtmi	r7, [r5], -r3, asr #32
     558:	6c436261 	mcrrvs	2, 6, r6, r3, cr1
     55c:	486f546b 	stmdami	pc!, {r0, r1, r3, r5, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     560:	006b6c43 	rsbeq	r6, fp, r3, asr #24
     564:	4f697561 	svcmi	0x00697561
     568:	6f435444 	svcvs	0x00435444
     56c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     570:	72646400 	rsbvc	r6, r4, #0
     574:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     578:	46757043 	ldrbtmi	r7, [r5], -r3, asr #32
     57c:	00716572 	rsbseq	r6, r1, r2, ror r5
     580:	61466975 	hvcvs	26261	; 0x6695
     584:	30410062 	subcc	r0, r1, r2, rrx
     588:	434d415f 	movtmi	r4, #53599	; 0xd15f
     58c:	4c506200 	mrrcmi	2, 0, r6, r0, cr0
     590:	5041574c 	subpl	r5, r1, ip, asr #14
     594:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     598:	73777400 	cmnvc	r7, #0
     59c:	616c5369 	cmnvs	ip, r9, ror #6
     5a0:	75006576 	strvc	r6, [r0, #-1398]	; 0x576
     5a4:	67655269 	strbvs	r5, [r5, -r9, ror #4]!
     5a8:	5f564d00 	svcpl	0x00564d00
     5ac:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
     5b0:	414c535f 	cmpmi	ip, pc, asr r3
     5b4:	73004556 	movwvc	r4, #1366	; 0x556
     5b8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
     5bc:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
     5c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     5c4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
     5c8:	75610074 	strbvc	r0, [r1, #-116]!	; 0x74
     5cc:	54444f69 	strbpl	r4, [r4], #-3945	; 0xf69
     5d0:	616e7944 	cmnvs	lr, r4, asr #18
     5d4:	0063696d 	rsbeq	r6, r3, sp, ror #18
     5d8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     5dc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     5e0:	704f6261 	subvc	r6, pc, r1, ror #4
     5e4:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0x74
     5e8:	61765f67 	cmnvs	r6, r7, ror #30
     5ec:	0065756c 	rsbeq	r7, r5, ip, ror #10
     5f0:	62756f64 	rsbsvs	r6, r5, #400	; 0x190
     5f4:	4d00656c 	stcmi	5, cr6, [r0, #-432]	; 0xfffffe50
     5f8:	31555f56 	cmpcc	r5, r6, asr pc
     5fc:	64640036 	strbtvs	r0, [r4], #-54	; 0x36
     600:	68433372 	stmdavs	r3, {r1, r4, r5, r6, r8, r9, ip, sp}^
     604:	436b6365 	cmnmi	fp, #-1811939327	; 0x94000001
     608:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     60c:	564d0067 	strbpl	r0, [sp], -r7, rrx
     610:	434f535f 	movtmi	r5, #62303	; 0xf35f
     614:	414f425f 	cmpmi	pc, pc, asr r2	; <UNPREDICTABLE>
     618:	525f4452 	subspl	r4, pc, #1375731712	; 0x52000000
     61c:	64005645 	strvs	r5, [r0], #-1605	; 0x645
     620:	5f337264 	svcpl	0x00337264
     624:	645f3041 	ldrbvs	r3, [pc], #-65	; 62c <MV_CPU_LE+0x62b>
     628:	36365f62 	ldrtcc	r5, [r6], -r2, ror #30
     62c:	6f630037 	svcvs	0x00630037
     630:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     634:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     638:	5f564d00 	svcpl	0x00564d00
     63c:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
     640:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
     644:	69750052 	ldmdbvs	r5!, {r1, r4, r6}^
     648:	6e457343 	cdpvs	3, 4, cr7, cr5, cr3, {2}
     64c:	766d0061 	strbtvc	r0, [sp], -r1, rrx
     650:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     654:	47644964 	strbmi	r4, [r4, -r4, ror #18]!
     658:	4d007465 	stcmi	4, cr7, [r0, #-404]	; 0xfffffe6c
     65c:	54535f56 	ldrbpl	r5, [r3], #-3926	; 0xf56
     660:	53555441 	cmppl	r5, #1090519040	; 0x41000000
     664:	42766d00 	rsbsmi	r6, r6, #0
     668:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
     66c:	75646f4d 	strbvc	r6, [r4, #-3917]!	; 0xf4d
     670:	5373656c 	cmnpl	r3, #452984832	; 0x1b000000
     674:	006e6163 	rsbeq	r6, lr, r3, ror #2
     678:	71657266 	cmnvc	r5, r6, ror #4
     67c:	42766d00 	rsbsmi	r6, r6, #0
     680:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
     684:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
     688:	66437365 	strbvs	r7, [r3], -r5, ror #6
     68c:	74654767 	strbtvc	r4, [r5], #-1895	; 0x767
     690:	43766d00 	cmnmi	r6, #0
     694:	536c7274 	cmnpl	ip, #1073741831	; 0x40000007
     698:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
     69c:	78614d73 	stmdavc	r1!, {r0, r1, r4, r5, r6, r8, sl, fp, lr}^
     6a0:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
     6a4:	74654773 	strbtvc	r4, [r5], #-1907	; 0x773
     6a8:	5f564d00 	svcpl	0x00564d00
     6ac:	5f584550 	svcpl	0x00584550
     6b0:	5f444e45 	svcpl	0x00444e45
     6b4:	4e494f50 	mcrmi	15, 2, r4, cr9, cr0, {2}
     6b8:	766d0054 			; <UNDEFINED> instruction: 0x766d0054
     6bc:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     6c0:	75704364 	ldrbvc	r4, [r0, #-868]!	; 0x364
     6c4:	71657246 	cmnvc	r5, r6, asr #4
     6c8:	00746547 	rsbseq	r6, r4, r7, asr #10
     6cc:	505f564d 	subspl	r5, pc, sp, asr #12
     6d0:	525f5845 	subspl	r5, pc, #4521984	; 0x450000
     6d4:	5f544f4f 	svcpl	0x00544f4f
     6d8:	504d4f43 	subpl	r4, sp, r3, asr #30
     6dc:	0058454c 	subseq	r4, r8, ip, asr #10
     6e0:	425f564d 	subsmi	r5, pc, #80740352	; 0x4d00000
     6e4:	535f4e49 	cmppl	pc, #1168	; 0x490
     6e8:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
     6ec:	4e555f53 	mrcmi	15, 2, r5, cr5, cr3, {2}
     6f0:	495f5449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     6f4:	0058444e 	subseq	r4, r8, lr, asr #8
     6f8:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
     6fc:	61567365 	cmpvs	r6, r5, ror #6
     700:	4865756c 	stmdami	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
     704:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
     708:	72006465 	andvc	r6, r0, #1694498816	; 0x65000000
     70c:	67694878 			; <UNDEFINED> instruction: 0x67694878
     710:	706d4968 	rsbvc	r4, sp, r8, ror #18
     714:	6e616465 	cdpvs	4, 6, cr6, cr1, cr5, {3}
     718:	6f4d6563 	svcvs	0x004d6563
     71c:	70006564 	andvc	r6, r0, r4, ror #10
     720:	6f4d7865 	svcvs	0x004d7865
     724:	564d0064 	strbpl	r0, [sp], -r4, rrx
     728:	5245535f 	subpl	r5, r5, #2080374785	; 0x7c000001
     72c:	5f534544 	svcpl	0x00534544
     730:	4e414843 	cdpmi	8, 4, cr4, cr1, cr3, {2}
     734:	4d5f4547 	ldclmi	5, cr4, [pc, #-284]	; 620 <MV_CPU_LE+0x61f>
     738:	5948505f 	stmdbpl	r8, {r0, r1, r2, r3, r4, r6, ip, lr}^
     73c:	72657300 	rsbvc	r7, r5, #0
     740:	54736564 	ldrbtpl	r6, [r3], #-1380	; 0x564
     744:	00657079 	rsbeq	r7, r5, r9, ror r0
     748:	4e766564 	cdpmi	5, 7, cr6, cr6, cr4, {3}
     74c:	4d006d75 	stcmi	13, cr6, [r0, #-468]	; 0xfffffe2c
     750:	49425f56 	stmdbmi	r2, {r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     754:	45535f4e 	ldrbmi	r5, [r3, #-3918]	; 0xf4e
     758:	53454452 	movtpl	r4, #21586	; 0x5452
     75c:	4746435f 	smlsldmi	r4, r6, pc, r3	; <UNPREDICTABLE>
     760:	646f6d00 	strbtvs	r6, [pc], #-3328	; 768 <MV_CPU_LE+0x767>
     764:	43656c75 	cmnmi	r5, #29952	; 0x7500
     768:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
     76c:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
     770:	78657000 	stmdavc	r5!, {ip, sp, lr}^
     774:	65700030 	ldrbvs	r0, [r0, #-48]!	; 0x30
     778:	70003178 	andvc	r3, r0, r8, ror r1
     77c:	79547865 	ldmdbvc	r4, {r0, r2, r5, r6, fp, ip, sp, lr}^
     780:	73006570 	movwvc	r6, #1392	; 0x570
     784:	734d7261 	movtvc	r7, #53857	; 0xd261
     788:	564d0062 	strbpl	r0, [sp], -r2, rrx
     78c:	6d00385f 	stcvs	8, cr3, [r0, #-380]	; 0xfffffe84
     790:	65537861 	ldrbvs	r7, [r3, #-2145]	; 0x861
     794:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     798:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
     79c:	766d0073 			; <UNDEFINED> instruction: 0x766d0073
     7a0:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
     7a4:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     7a8:	766e4564 	strbtvc	r4, [lr], -r4, ror #10
     7ac:	2e62694c 	cdpcs	9, 6, cr6, cr2, cr12, {2}
     7b0:	6f620063 	svcvs	0x00620063
     7b4:	49647261 	stmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     7b8:	65730064 	ldrbvs	r0, [r3, #-100]!	; 0x64
     7bc:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     7c0:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
     7c4:	35315f38 	ldrcc	r5, [r1, #-3896]!	; 0xf38
     7c8:	72655300 	rsbvc	r5, r5, #0
     7cc:	49736564 	ldmdbmi	r3!, {r2, r5, r6, r8, sl, sp, lr}^
     7d0:	546f666e 	strbtpl	r6, [pc], #-1646	; 7d8 <MV_CPU_LE+0x7d7>
     7d4:	73006c62 	movwvc	r6, #3170	; 0xc62
     7d8:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
     7dc:	67664373 			; <UNDEFINED> instruction: 0x67664373
     7e0:	72657300 	rsbvc	r7, r5, #0
     7e4:	52736564 	rsbspl	r6, r3, #419430400	; 0x19000000
     7e8:	6f4c6765 	svcvs	0x004c6765
     7ec:	65705377 	ldrbvs	r5, [r0, #-887]!	; 0x377
     7f0:	53006465 	movwpl	r6, #1125	; 0x465
     7f4:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
     7f8:	4e555f53 	mrcmi	15, 2, r5, cr5, cr3, {2}
     7fc:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
     800:	004d5445 	subeq	r5, sp, r5, asr #8
     804:	53737562 	cmnpl	r3, #411041792	; 0x18800000
     808:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     80c:	72657300 	rsbvc	r7, r5, #0
     810:	4c736564 	ldclmi	5, cr6, [r3], #-400	; 0xfffffe70
     814:	30656e69 	rsbcc	r6, r5, r9, ror #28
     818:	6d00375f 	stcvs	7, cr3, [r0, #-380]	; 0xfffffe84
     81c:	616f4276 	smcvs	62502	; 0xf426
     820:	77546472 			; <UNDEFINED> instruction: 0x77546472
     824:	61536973 	cmpvs	r3, r3, ror r9
     828:	65475274 	strbvs	r5, [r7, #-628]	; 0x274
     82c:	564d0074 			; <UNDEFINED> instruction: 0x564d0074
     830:	5845505f 	stmdapl	r5, {r0, r1, r2, r3, r4, r6, ip, lr}^
     834:	494e555f 	stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, sl, ip, lr}^
     838:	46435f54 			; <UNDEFINED> instruction: 0x46435f54
     83c:	564d0047 	strbpl	r0, [sp], -r7, asr #32
     840:	5845505f 	stmdapl	r5, {r0, r1, r2, r3, r4, r6, ip, lr}^
     844:	5059545f 	subspl	r5, r9, pc, asr r4
     848:	45500045 	ldrbmi	r0, [r0, #-69]	; 0x45
     84c:	55425f58 	strbpl	r5, [r2, #-3928]	; 0xf58
     850:	4f4d5f53 	svcmi	0x004d5f53
     854:	585f4544 	ldmdapl	pc, {r2, r6, r8, sl, lr}^	; <UNPREDICTABLE>
     858:	45500031 	ldrbmi	r0, [r0, #-49]	; 0x31
     85c:	55425f58 	strbpl	r5, [r2, #-3928]	; 0xf58
     860:	4f4d5f53 	svcmi	0x004d5f53
     864:	585f4544 	ldmdapl	pc, {r2, r6, r8, sl, lr}^	; <UNPREDICTABLE>
     868:	766d0034 			; <UNDEFINED> instruction: 0x766d0034
     86c:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     870:	50734964 	rsbspl	r4, r3, r4, ror #18
     874:	6f4d7865 	svcvs	0x004d7865
     878:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0x564
     87c:	6e6e6f43 	cdpvs	15, 6, cr6, cr14, cr3, {2}
     880:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
     884:	45500064 	ldrbmi	r0, [r0, #-100]	; 0x64
     888:	55425f58 	strbpl	r5, [r2, #-3928]	; 0xf58
     88c:	49445f53 	stmdbmi	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
     890:	4c424153 	wstrdmi	wr4, [r2], #-332	; 0xfffffeb4
     894:	50004445 	andpl	r4, r0, r5, asr #8
     898:	425f5845 	subsmi	r5, pc, #4521984	; 0x450000
     89c:	4d5f5355 	ldclmi	3, cr5, [pc, #-340]	; 750 <MV_CPU_LE+0x74f>
     8a0:	5f45444f 	svcpl	0x0045444f
     8a4:	5f003858 	svcpl	0x00003858
     8a8:	6550766d 	ldrbvs	r7, [r0, #-1645]	; 0x66d
     8ac:	70795478 	rsbsvc	r5, r9, r8, ror r4
     8b0:	65700065 	ldrbvs	r0, [r0, #-101]!	; 0x65
     8b4:	6e694c78 	mcrvs	12, 3, r4, cr9, cr8, {3}
     8b8:	6d754e65 	ldclvs	14, cr4, [r5, #-404]!	; 0xfffffe6c
     8bc:	65537000 	ldrbvs	r7, [r3]
     8c0:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     8c4:	6f666e49 	svcvs	0x00666e49
     8c8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     8cc:	72006449 	andvc	r6, r0, #1224736768	; 0x49000000
     8d0:	61566765 	cmpvs	r6, r5, ror #14
     8d4:	766d006c 	strbtvc	r0, [sp], -ip, rrx
     8d8:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     8dc:	656c5364 	strbvs	r5, [ip, #-868]!	; 0x364
     8e0:	75704364 	ldrbvc	r4, [r0, #-868]!	; 0x364
     8e4:	476d754e 	strbmi	r7, [sp, -lr, asr #10]!
     8e8:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
     8ec:	72744376 	rsbsvc	r4, r4, #-671088639	; 0xd8000001
     8f0:	646f4d6c 	strbtvs	r4, [pc], #-3436	; 8f8 <MV_CPU_LE+0x8f7>
     8f4:	65476c65 	strbvs	r6, [r7, #-3173]	; 0xc65
     8f8:	65670074 	strbvs	r0, [r7, #-116]!	; 0x74
     8fc:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xf74
     900:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     904:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
     908:	00676643 	rsbeq	r6, r7, r3, asr #12
     90c:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
     910:	64007375 	strvs	r7, [r0], #-885	; 0x375
     914:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     918:	65725f65 	ldrbvs	r5, [r2, #-3941]!	; 0xf65
     91c:	65730076 	ldrbvs	r0, [r3, #-118]!	; 0x76
     920:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     924:	5f676643 	svcpl	0x00676643
     928:	006c6176 	rsbeq	r6, ip, r6, ror r1
     92c:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
     930:	61567365 	cmpvs	r6, r5, ror #6
     934:	4c65756c 	stclmi	5, cr7, [r5], #-432	; 0xfffffe50
     938:	7053776f 	subsvc	r7, r3, pc, ror #14
     93c:	00646565 	rsbeq	r6, r4, r5, ror #10
     940:	696d6773 	stmdbvs	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr}^
     944:	726f5069 	rsbvc	r5, pc, #105	; 0x69
     948:	766d0074 			; <UNDEFINED> instruction: 0x766d0074
     94c:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
     950:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
     954:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     958:	72655364 	rsbvc	r5, r5, #-1879048191	; 0x90000001
     95c:	50736564 	rsbspl	r6, r3, r4, ror #10
     960:	6f437968 	svcvs	0x00437968
     964:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     968:	74617300 	strbtvc	r7, [r1], #-768	; 0x300
     96c:	00313172 	eorseq	r3, r1, r2, ror r1
     970:	44524553 	ldrbmi	r4, [r2], #-1363	; 0x553
     974:	555f5345 	ldrbpl	r5, [pc, #-837]	; 637 <MV_CPU_LE+0x636>
     978:	5f54494e 	svcpl	0x0054494e
     97c:	4d475351 	stclmi	3, cr5, [r7, #-324]	; 0xfffffebc
     980:	74004949 	strvc	r4, [r0], #-2377	; 0x949
     984:	0032706d 	eorseq	r7, r2, sp, rrx
     988:	32676572 	rsbcc	r6, r7, #478150656	; 0x1c800000
     98c:	646f6d00 	strbtvs	r6, [pc], #-3328	; 994 <MV_CPU_LE+0x993>
     990:	53006c65 	movwpl	r6, #3173	; 0xc65
     994:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
     998:	4e555f53 	mrcmi	15, 2, r5, cr5, cr3, {2}
     99c:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
     9a0:	00415441 	subeq	r5, r1, r1, asr #8
     9a4:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
     9a8:	65527365 	ldrbvs	r7, [r2, #-869]	; 0x365
     9ac:	53694867 	cmnpl	r9, #6750208	; 0x670000
     9b0:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     9b4:	67657200 	strbvs	r7, [r5, -r0, lsl #4]!
     9b8:	006d754e 	rsbeq	r7, sp, lr, asr #10
     9bc:	44524553 	ldrbmi	r4, [r2], #-1363	; 0x553
     9c0:	555f5345 	ldrbpl	r5, [pc, #-837]	; 683 <MV_CPU_LE+0x682>
     9c4:	5f54494e 	svcpl	0x0054494e
     9c8:	494d4753 	stmdbmi	sp, {r0, r1, r4, r6, r8, r9, sl, lr}^
     9cc:	53003149 	movwpl	r3, #329	; 0x149
     9d0:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
     9d4:	4e555f53 	mrcmi	15, 2, r5, cr5, cr3, {2}
     9d8:	505f5449 	subspl	r5, pc, r9, asr #8
     9dc:	70005845 	andvc	r5, r0, r5, asr #16
     9e0:	6f4d7865 	svcvs	0x004d7865
     9e4:	69006564 	stmdbvs	r0, {r2, r5, r6, r8, sl, sp, lr}
     9e8:	69645f6e 	stmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
     9ec:	74636572 	strbtvc	r6, [r3], #-1394	; 0x572
     9f0:	74617300 	strbtvc	r7, [r1], #-768	; 0x300
     9f4:	726f5061 	rsbvc	r5, pc, #97	; 0x61
     9f8:	766d0074 			; <UNDEFINED> instruction: 0x766d0074
     9fc:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     a00:	6c635464 	stclvs	4, cr5, [r3], #-400	; 0xfffffe70
     a04:	7465476b 	strbtvc	r4, [r5], #-1899	; 0x76b
     a08:	52455300 	subpl	r5, r5, #0
     a0c:	5f534544 	svcpl	0x00534544
     a10:	54494e55 	strbpl	r4, [r9], #-3669	; 0xe55
     a14:	434e555f 	movtmi	r5, #58719	; 0xe55f
     a18:	454e4e4f 	strbmi	r4, [lr, #-3663]	; 0xe4f
     a1c:	44455443 	strbmi	r5, [r5], #-1091	; 0x443
     a20:	6f625f00 	svcvs	0x00625f00
     a24:	53647261 	cmnpl	r4, #268435462	; 0x10000006
     a28:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
     a2c:	61684373 	smcvs	33843	; 0x8433
     a30:	4d65676e 	stclmi	7, cr6, [r5, #-440]!	; 0xfffffe48
     a34:	00796870 	rsbseq	r6, r9, r0, ror r8
     a38:	74697753 	strbtvc	r7, [r9], #-1875	; 0x753
     a3c:	6f4d6863 	svcvs	0x004d6863
     a40:	656c7564 	strbvs	r7, [ip, #-1380]!	; 0x564
     a44:	52455300 	subpl	r5, r5, #0
     a48:	5f534544 	svcpl	0x00534544
     a4c:	54494e55 	strbpl	r4, [r9], #-3669	; 0xe55
     a50:	4d47535f 	stclmi	3, cr5, [r7, #-380]	; 0xfffffe84
     a54:	00304949 	eorseq	r4, r0, r9, asr #18
     a58:	44524553 	ldrbmi	r4, [r2], #-1363	; 0x553
     a5c:	555f5345 	ldrbpl	r5, [pc, #-837]	; 71f <MV_CPU_LE+0x71e>
     a60:	5f54494e 	svcpl	0x0054494e
     a64:	494d4753 	stmdbmi	sp, {r0, r1, r4, r6, r8, r9, sl, lr}^
     a68:	53003249 	movwpl	r3, #585	; 0x249
     a6c:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
     a70:	4e555f53 	mrcmi	15, 2, r5, cr5, cr3, {2}
     a74:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
     a78:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
     a7c:	625f0033 	subsvs	r0, pc, #51	; 0x33
     a80:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
     a84:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
     a88:	6f437365 	svcvs	0x00437365
     a8c:	5300666e 	movwpl	r6, #1646	; 0x66e
     a90:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
     a94:	414c5f53 	cmpmi	ip, r3, asr pc
     a98:	555f5453 	ldrbpl	r5, [pc, #-1107]	; 64d <MV_CPU_LE+0x64c>
     a9c:	0054494e 	subseq	r4, r4, lr, asr #18
     aa0:	4d786550 	ldclmi	5, cr6, [r8, #-320]!	; 0xfffffec0
     aa4:	6c75646f 	ldclvs	4, cr6, [r5], #-444	; 0xfffffe44
     aa8:	65700065 	ldrbvs	r0, [r0, #-101]!	; 0x65
     aac:	696e5578 	stmdbvs	lr!, {r3, r4, r5, r6, r8, sl, ip, lr}^
     ab0:	65730074 	ldrbvs	r0, [r3, #-116]!	; 0x74
     ab4:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     ab8:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
     abc:	006d754e 	rsbeq	r7, sp, lr, asr #10
     ac0:	65735370 	ldrbvs	r5, [r3, #-880]!	; 0x370
     ac4:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     ac8:	7968704d 	stmdbvc	r8!, {r0, r2, r3, r6, ip, sp, lr}^
     acc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     ad0:	6d006567 	stcvs	5, cr6, [r0, #-412]	; 0xfffffe64
     ad4:	72744376 	rsbsvc	r4, r4, #-671088639	; 0xd8000001
     ad8:	7865506c 	stmdavc	r5!, {r2, r3, r5, r6, ip, lr}^
     adc:	5578614d 	ldrbpl	r6, [r8, #-333]!	; 0x14d
     ae0:	4774696e 	ldrbmi	r6, [r4, -lr, ror #18]!
     ae4:	72007465 	andvc	r7, r0, #1694498816	; 0x65000000
     ae8:	34383764 	ldrtcc	r3, [r8], #-1892	; 0x764
     aec:	616e3036 	cmnvs	lr, r6, lsr r0
     af0:	666e4973 			; <UNDEFINED> instruction: 0x666e4973
     af4:	616f426f 	cmnvs	pc, pc, ror #4
     af8:	65536472 	ldrbvs	r6, [r3, #-1138]	; 0x472
     afc:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     b00:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b04:	61566769 	cmpvs	r6, r9, ror #14
     b08:	0065756c 	rsbeq	r7, r5, ip, ror #10
     b0c:	38376472 	ldmdacc	r7!, {r1, r4, r5, r6, sl, sp, lr}
     b10:	49303634 	ldmdbmi	r0!, {r2, r4, r5, r9, sl, ip, sp}
     b14:	426f666e 	rsbmi	r6, pc, #115343360	; 0x6e00000
     b18:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
     b1c:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
     b20:	6f437365 	svcvs	0x00437365
     b24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b28:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     b2c:	62640065 	rsbvs	r0, r4, #101	; 0x65
     b30:	36583837 			; <UNDEFINED> instruction: 0x36583837
     b34:	61637030 	cmnvs	r3, r0, lsr r0
     b38:	666e4963 	strbtvs	r4, [lr], -r3, ror #18
     b3c:	616f426f 	cmnvs	pc, pc, ror #4
     b40:	65536472 	ldrbvs	r6, [r3, #-1138]	; 0x472
     b44:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b4c:	61566769 	cmpvs	r6, r9, ror #14
     b50:	0065756c 	rsbeq	r7, r5, ip, ror #10
     b54:	38376472 	ldmdacc	r7!, {r1, r4, r5, r6, sl, sp, lr}
     b58:	53303634 	teqpl	r0, #54525952	; 0x3400000
     b5c:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
     b60:	76655272 			; <UNDEFINED> instruction: 0x76655272
     b64:	666e4932 			; <UNDEFINED> instruction: 0x666e4932
     b68:	616f426f 	cmnvs	pc, pc, ror #4
     b6c:	65536472 	ldrbvs	r6, [r3, #-1138]	; 0x472
     b70:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     b74:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     b78:	61566769 	cmpvs	r6, r9, ror #14
     b7c:	0065756c 	rsbeq	r7, r5, ip, ror #10
     b80:	38376472 	ldmdacc	r7!, {r1, r4, r5, r6, sl, sp, lr}
     b84:	41303634 	teqmi	r0, r4, lsr r6
     b88:	475f5058 			; <UNDEFINED> instruction: 0x475f5058
     b8c:	6e495f50 	mcrvs	15, 2, r5, cr9, cr0, {2}
     b90:	6f426f66 	svcvs	0x00426f66
     b94:	53647261 	cmnpl	r4, #268435462	; 0x10000006
     b98:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
     b9c:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     ba0:	56676966 	strbtpl	r6, [r7], -r6, ror #18
     ba4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
     ba8:	38626400 	stmdacc	r2!, {sl, sp, lr}^
     bac:	38376638 	ldmdacc	r7!, {r3, r4, r5, r9, sl, sp, lr}
     bb0:	72305858 	eorsvc	r5, r0, #5767168	; 0x580000
     bb4:	49327665 	ldmdbmi	r2!, {r0, r2, r5, r6, r9, sl, ip, sp, lr}
     bb8:	426f666e 	rsbmi	r6, pc, #115343360	; 0x6e00000
     bbc:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
     bc0:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
     bc4:	6f437365 	svcvs	0x00437365
     bc8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     bcc:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     bd0:	62640065 	rsbvs	r0, r4, #101	; 0x65
     bd4:	36583837 			; <UNDEFINED> instruction: 0x36583837
     bd8:	636d6130 	cmnvs	sp, #12
     bdc:	6f666e49 	svcvs	0x00666e49
     be0:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     be4:	72655364 	rsbvc	r5, r5, #-1879048191	; 0x90000001
     be8:	43736564 	cmnmi	r3, #419430400	; 0x19000000
     bec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     bf0:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
     bf4:	6d006575 	stcvs	5, cr6, [r0, #-468]	; 0xfffffe2c
     bf8:	67694876 			; <UNDEFINED> instruction: 0x67694876
     bfc:	65705368 	ldrbvs	r5, [r0, #-872]!	; 0x368
     c00:	6e456465 	cdpvs	4, 4, cr6, cr5, cr5, {3}
     c04:	65705376 	ldrbvs	r5, [r0, #-886]!	; 0x376
     c08:	00632e63 	rsbeq	r2, r3, r3, ror #28
     c0c:	61677066 	cmnvs	r7, r6, rrx
     c10:	37663838 			; <UNDEFINED> instruction: 0x37663838
     c14:	30585838 	subscc	r5, r8, r8, lsr r8
     c18:	6f666e49 	svcvs	0x00666e49
     c1c:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     c20:	72655364 	rsbvc	r5, r5, #-1879048191	; 0x90000001
     c24:	43736564 	cmnmi	r3, #419430400	; 0x19000000
     c28:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c2c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
     c30:	72006575 	andvc	r6, r0, #490733568	; 0x1d400000
     c34:	34383764 	ldrtcc	r3, [r8], #-1892	; 0x764
     c38:	75633036 	strbvc	r3, [r3, #-54]!	; 0x36
     c3c:	6d6f7473 	stclvs	4, cr7, [pc, #-460]!	; a78 <MV_CPU_LE+0xa77>
     c40:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
     c44:	6f426f66 	svcvs	0x00426f66
     c48:	53647261 	cmnpl	r4, #268435462	; 0x10000006
     c4c:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
     c50:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
     c54:	56676966 	strbtpl	r6, [r7], -r6, ror #18
     c58:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
     c5c:	38626400 	stmdacc	r2!, {sl, sp, lr}^
     c60:	38376638 	ldmdacc	r7!, {r3, r4, r5, r9, sl, sp, lr}
     c64:	42305858 	eorsmi	r5, r0, #5767168	; 0x580000
     c68:	6472616f 	ldrbtvs	r6, [r2], #-367	; 0x16f
     c6c:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
     c70:	68437365 	stmdavs	r3, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^
     c74:	65676e61 	strbvs	r6, [r7, #-3681]!	; 0xe61
     c78:	7968704d 	stmdbvc	r8!, {r0, r2, r3, r6, ip, sp, lr}^
     c7c:	37626400 	strbcc	r6, [r2, -r0, lsl #8]!
     c80:	30365838 	eorscc	r5, r6, r8, lsr r8
     c84:	63616370 	cmnvs	r1, #-1073741823	; 0xc0000001
     c88:	32766572 	rsbscc	r6, r6, #478150656	; 0x1c800000
     c8c:	6f666e49 	svcvs	0x00666e49
     c90:	72616f42 	rsbvc	r6, r1, #264	; 0x108
     c94:	72655364 	rsbvc	r5, r5, #-1879048191	; 0x90000001
     c98:	43736564 	cmnmi	r3, #419430400	; 0x19000000
     c9c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ca0:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
     ca4:	64006575 	strvs	r6, [r0], #-1397	; 0x575
     ca8:	66383862 	ldrtvs	r3, [r8], -r2, ror #16
     cac:	58583837 	ldmdapl	r8, {r0, r1, r2, r4, r5, fp, ip, sp}^
     cb0:	666e4930 			; <UNDEFINED> instruction: 0x666e4930
     cb4:	616f426f 	cmnvs	pc, pc, ror #4
     cb8:	65536472 	ldrbvs	r6, [r3, #-1138]	; 0x472
     cbc:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
     cc0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     cc4:	61566769 	cmpvs	r6, r9, ror #14
     cc8:	0065756c 	rsbeq	r7, r5, ip, ror #10
     ccc:	31646170 	smccc	17936	; 0x4610
     cd0:	64617000 	strbtvs	r7, [r1]
     cd4:	61700032 	cmnvs	r0, r2, lsr r0
     cd8:	70003564 	andvc	r3, r0, r4, ror #10
     cdc:	00366461 	eorseq	r6, r6, r1, ror #8
     ce0:	37646170 			; <UNDEFINED> instruction: 0x37646170
     ce4:	64617000 	strbtvs	r7, [r1]
     ce8:	75700038 	ldrbvc	r0, [r0, #-56]!	; 0x38
     cec:	74616474 	strbtvc	r6, [r1], #-1140	; 0x474
     cf0:	6d740061 	wldrhvs	wr0, [r4, #-97]!
     cf4:	6c435470 	mcrrvs	4, 7, r5, r3, cr0
     cf8:	7461526b 	strbtvc	r5, [r1], #-619	; 0x26b
     cfc:	766d0065 	strbtvc	r0, [sp], -r5, rrx
     d00:	74726155 	ldrbtvc	r6, [r2], #-341	; 0x155
     d04:	63747354 	cmnvs	r4, #1342177281	; 0x50000001
     d08:	64617000 	strbtvs	r7, [r1]
     d0c:	61700033 	cmnvs	r0, r3, lsr r0
     d10:	6d003464 	stcvs	4, cr3, [r0, #-400]	; 0xfffffe70
     d14:	765f646f 	ldrbvc	r6, [pc], -pc, ror #8
     d18:	6d006c61 	stcvs	12, cr6, [r0, #-388]	; 0xfffffe7c
     d1c:	72615576 	rsbvc	r5, r1, #494927872	; 0x1d800000
     d20:	726f5074 	rsbvc	r5, pc, #116	; 0x74
     d24:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0x74
     d28:	72747374 	rsbsvc	r7, r4, #-805306367	; 0xd0000001
     d2c:	00676e69 	rsbeq	r6, r7, r9, ror #28
     d30:	2f637273 	svccs	0x00637273
     d34:	6155766d 	cmpvs	r5, sp, ror #12
     d38:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
     d3c:	61557000 	cmpvs	r5, r0
     d40:	6f507472 	svcvs	0x00507472
     d44:	6d007472 	stcvs	4, cr7, [r0, #-456]	; 0xfffffe38
     d48:	72615576 	rsbvc	r5, r1, #494927872	; 0x1d800000
     d4c:	74755074 	ldrbtvc	r5, [r5], #-116	; 0x74
     d50:	6c660063 	wstrhvs	wr0, [r6], #-99
     d54:	4d006761 	stcmi	7, cr6, [r0, #-388]	; 0xfffffe7c
     d58:	41555f56 	cmpmi	r5, r6, asr pc
     d5c:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
     d60:	0054524f 	subseq	r5, r4, pc, asr #4
     d64:	6155766d 	cmpvs	r5, sp, ror #12
     d68:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     d6c:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
     d70:	44647561 	strbtmi	r7, [r4], #-1377	; 0x561
     d74:	73697669 	cmnvc	r9, #110100480	; 0x6900000
     d78:	6d00726f 	stcvs	2, cr7, [r0, #-444]	; 0xfffffe44
     d7c:	72615576 	rsbvc	r5, r1, #494927872	; 0x1d800000
     d80:	74654774 	strbtvc	r4, [r5], #-1908	; 0x774
     d84:	656c0063 	strbvs	r0, [ip, #-99]!	; 0x63
     d88:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     d8c:	63656400 	cmnvs	r5, #0
     d90:	6d756e5f 	ldclvs	14, cr6, [r5, #-380]!	; 0xfffffe84
     d94:	54766d00 	ldrbtpl	r6, [r6], #-3328	; 0xd00
     d98:	44697377 	strbtmi	r7, [r9], #-887	; 0x377
     d9c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     da0:	73777400 	cmnvc	r7, #0
     da4:	74614469 	strbtvc	r4, [r1], #-1129	; 0x469
     da8:	61725461 	cmnvs	r2, r1, ror #8
     dac:	696d736e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
     db0:	77740074 			; <UNDEFINED> instruction: 0x77740074
     db4:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
     db8:	42377264 	eorsmi	r7, r7, #1073741830	; 0x40000006
     dbc:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
     dc0:	53700074 	cmnpl	r0, #116	; 0x74
     dc4:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     dc8:	54700067 	ldrbtpl	r0, [r0], #-103	; 0x67
     dcc:	53697377 	cmnpl	r9, #-603979775	; 0xdc000001
     dd0:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
     dd4:	6f6c6200 	svcvs	0x006c6200
     dd8:	69536b63 	ldmdbvs	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     ddc:	6452657a 	ldrbvs	r6, [r2], #-1402	; 0x57a
     de0:	6d657400 	stclvs	4, cr7, [r5]
     de4:	666f0070 			; <UNDEFINED> instruction: 0x666f0070
     de8:	6f6c4266 	svcvs	0x006c4266
     dec:	74006b63 	strvc	r6, [r0], #-2915	; 0xb63
     df0:	54697377 	strbtpl	r7, [r9], #-887	; 0x377
     df4:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
     df8:	66664f74 	uqsub16vs	r4, r6, r4
     dfc:	74655373 	strbtvc	r5, [r5], #-883	; 0x373
     e00:	73777400 	cmnvc	r7, #0
     e04:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     e08:	42303172 	eorsmi	r3, r0, #-2147483620	; 0x8000001c
     e0c:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
     e10:	6c620074 	wstrhvs	wr0, [r2], #-116
     e14:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
     e18:	57657a69 	strbpl	r7, [r5, -r9, ror #20]!
     e1c:	6c620072 	wstrhvs	wr0, [r2], #-114
     e20:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
     e24:	00657a69 	rsbeq	r7, r5, r9, ror #20
     e28:	75746361 	ldrbvc	r6, [r4, #-865]!	; 0x361
     e2c:	72466c61 	subvc	r6, r6, #24832	; 0x6100
     e30:	75007165 	strvc	r7, [r0, #-357]	; 0x165
     e34:	6c654469 	stclvs	4, cr4, [r5], #-420	; 0xfffffe5c
     e38:	61007961 	tstvs	r0, r1, ror #18
     e3c:	61757463 	cmnvs	r5, r3, ror #8
     e40:	74004e6c 	strvc	r4, [r0], #-3692	; 0xe6c
     e44:	53697377 	cmnpl	r9, #-603979775	; 0xdc000001
     e48:	65477374 	strbvs	r7, [r7, #-884]	; 0x374
     e4c:	54700074 	ldrbtpl	r0, [r0], #-116	; 0x74
     e50:	41697377 	smcmi	38711	; 0x9737
     e54:	00726464 	rsbseq	r6, r2, r4, ror #8
     e58:	6e616863 	cdpvs	8, 6, cr6, cr1, cr3, {3}
     e5c:	006d754e 	rsbeq	r7, sp, lr, asr #10
     e60:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     e64:	74536973 	ldrbvc	r6, [r3], #-2419	; 0x973
     e68:	42747261 	rsbsmi	r7, r4, #268435462	; 0x10000006
     e6c:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
     e70:	766d0074 			; <UNDEFINED> instruction: 0x766d0074
     e74:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     e78:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     e7c:	666f0065 	strbtvs	r0, [pc], -r5, rrx
     e80:	7a695366 	bvc	1a55c20 <MV_CPU_LE+0x1a55c1f>
     e84:	766d0065 	strbtvc	r0, [sp], -r5, rrx
     e88:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     e8c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     e90:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
     e94:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     e98:	00646d43 	rsbeq	r6, r4, r3, asr #26
     e9c:	79436975 	stmdbvc	r3, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
     ea0:	73656c63 	cmnvc	r5, #25344	; 0x6300
     ea4:	54697500 	strbtpl	r7, [r9], #-1280	; 0x500
     ea8:	006b6c63 	rsbeq	r6, fp, r3, ror #24
     eac:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     eb0:	74536973 	ldrbvc	r6, [r3], #-2419	; 0x973
     eb4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     eb8:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
     ebc:	6e656700 	cdpvs	7, 6, cr6, cr5, cr0, {0}
     ec0:	6c617265 	stclvs	2, cr7, [r1], #-404	; 0xfffffe6c
     ec4:	6c6c6143 	wstrdvs	wr6, [ip], #-268	; 0xfffffef4
     ec8:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
     ecc:	6400656c 	strvs	r6, [r0], #-1388	; 0x56c
     ed0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     ed4:	64644165 	strbtvs	r4, [r4], #-357	; 0x165
     ed8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     edc:	73777400 	cmnvc	r7, #0
     ee0:	74614469 	strbtvc	r4, [r1], #-1129	; 0x469
     ee4:	63655261 	cmnvs	r5, #268435462	; 0x10000006
     ee8:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
     eec:	54766d00 	ldrbtpl	r6, [r6], #-3328	; 0xd00
     ef0:	52697377 	rsbpl	r7, r9, #-603979775	; 0xdc000001
     ef4:	00646165 	rsbeq	r6, r4, r5, ror #2
     ef8:	2f637273 	svccs	0x00637273
     efc:	5f6e6962 	svcpl	0x006e6962
     f00:	5f726468 	svcpl	0x00726468
     f04:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     f08:	6d00632e 	stcvs	3, cr6, [r0, #-184]	; 0xffffff48
     f0c:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     f10:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     f14:	74655372 	strbtvc	r5, [r5], #-882	; 0x372
     f18:	72616d00 	rsbvc	r6, r1, #0
     f1c:	006e6967 	rsbeq	r6, lr, r7, ror #18
     f20:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     f24:	46746e49 	ldrbtmi	r6, [r4], -r9, asr #28
     f28:	6c43676c 	mcrrvs	7, 6, r6, r3, cr12
     f2c:	42700072 	rsbsmi	r0, r0, #114	; 0x72
     f30:	6b636f6c 	blvs	18dcce8 <MV_CPU_LE+0x18dcce7>
     f34:	776f7000 	strbvc	r7, [pc, -r0]!
     f38:	74007265 	strvc	r7, [r0], #-613	; 0x265
     f3c:	4d697377 	stclmi	3, cr7, [r9, #-476]!	; 0xfffffe24
     f40:	496e6961 	stmdbmi	lr!, {r0, r5, r6, r8, fp, sp, lr}^
     f44:	6547746e 	strbvs	r7, [r7, #-1134]	; 0x46e
     f48:	73690074 	cmnvc	r9, #116	; 0x74
     f4c:	46746e49 	ldrbtmi	r6, [r4], -r9, asr #28
     f50:	0067616c 	rsbeq	r6, r7, ip, ror #2
     f54:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     f58:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     f5c:	4374756f 	cmnmi	r4, #465567744	; 0x1bc00000
     f60:	4d006b68 	vstrmi	d6, [r0, #-416]	; 0xfffffe60
     f64:	57545f56 			; <UNDEFINED> instruction: 0x57545f56
     f68:	575f4953 			; <UNDEFINED> instruction: 0x575f4953
     f6c:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
     f70:	65726600 	ldrbvs	r6, [r2, #-1536]!	; 0x600
     f74:	6e617571 	mcrvs	5, 3, r7, cr1, cr1, {3}
     f78:	6d007963 	stcvs	9, cr7, [r0, #-396]	; 0xfffffe74
     f7c:	614d6e69 	cmpvs	sp, r9, ror #28
     f80:	6e696772 	mcrvs	7, 3, r6, cr9, cr2, {3}
     f84:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
     f88:	4d6c6175 	wstrdmi	wr6, [ip, #-468]!	; 0xfffffe2c
     f8c:	73777400 	cmnvc	r7, #0
     f90:	6b634169 	blvs	18d153c <MV_CPU_LE+0x18d153b>
     f94:	53746942 	cmnpl	r4, #1081344	; 0x108000
     f98:	74007465 	strvc	r7, [r0], #-1125	; 0x465
     f9c:	52697377 	rsbpl	r7, r9, #-603979775	; 0xdc000001
     fa0:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
     fa4:	5f564d00 	svcpl	0x00564d00
     fa8:	4d005a48 	vstrmi	s10, [r0, #-288]	; 0xfffffee0
     fac:	57545f56 			; <UNDEFINED> instruction: 0x57545f56
     fb0:	525f4953 	subspl	r4, pc, #1359872	; 0x14c000
     fb4:	00444145 	subeq	r4, r4, r5, asr #2
     fb8:	545f564d 	ldrbpl	r5, [pc], #-1613	; fc0 <MV_CPU_LE+0xfbf>
     fbc:	5f495357 	svcpl	0x00495357
     fc0:	00444d43 	subeq	r4, r4, r3, asr #26
     fc4:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     fc8:	00646e61 	rsbeq	r6, r4, r1, ror #28
     fcc:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0x974
     fd0:	0074756f 	rsbseq	r7, r4, pc, ror #10
     fd4:	2f637273 	svccs	0x00637273
     fd8:	5f6e6962 	svcpl	0x006e6962
     fdc:	6d617273 	stclvs	2, cr7, [r1, #-460]!	; 0xfffffe34
     fe0:	2e676663 	cdpcs	6, 6, cr6, cr7, cr3, {3}
     fe4:	72730063 	rsbsvc	r0, r3, #99	; 0x63
     fe8:	6f436d61 	svcvs	0x00436d61
     fec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     ff0:	70757300 	rsbsvc	r7, r5, r0, lsl #6
     ff4:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
     ff8:	73614364 	cmnvc	r1, #-1879048191	; 0x90000001
     ffc:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
    1000:	6569636e 	strbvs	r6, [r9, #-878]!	; 0x36e
    1004:	65720073 	ldrbvs	r0, [r2, #-115]!	; 0x73
    1008:	73657266 	cmnvc	r5, #1610612742	; 0x60000006
    100c:	746e4968 	strbtvc	r4, [lr], #-2408	; 0x968
    1010:	61767265 	cmnvs	r6, r5, ror #4
    1014:	6975006c 	ldmdbvs	r5!, {r2, r3, r5, r6}^
    1018:	45636345 	strbmi	r6, [r3, #-837]!	; 0x345
    101c:	7300616e 	movwvc	r6, #366	; 0x16e
    1020:	642f6372 	strtvs	r6, [pc], #-882	; 1028 <MV_CPU_LE+0x1027>
    1024:	5f337264 	svcpl	0x00337264
    1028:	2e647073 	mcrcs	0, 3, r7, cr4, cr3, {3}
    102c:	696d0063 	stmdbvs	sp!, {r0, r1, r5, r6}^
    1030:	756f466e 	strbvc	r4, [pc, #-1646]!	; 9ca <MV_CPU_LE+0x9c9>
    1034:	74634172 	strbtvc	r4, [r3], #-370	; 0x172
    1038:	57657669 	strbpl	r7, [r5, -r9, ror #12]!
    103c:	65446e69 	strbvs	r6, [r4, #-3689]	; 0xe69
    1040:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1044:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1048:	53647053 	cmnpl	r4, #83	; 0x53
    104c:	6e496d75 	mcrvs	13, 2, r6, cr9, cr5, {3}
    1050:	6d007469 	stcvs	4, cr7, [r0, #-420]	; 0xfffffe5c
    1054:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
    1058:	70795479 	rsbsvc	r5, r9, r9, ror r4
    105c:	696d0065 	stmdbvs	sp!, {r0, r2, r5, r6}^
    1060:	6972576e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, r8, r9, sl, ip, lr}^
    1064:	65526574 	ldrbvs	r6, [r2, #-1396]	; 0x574
    1068:	65766f63 	ldrbvs	r6, [r6, #-3939]!	; 0xf63
    106c:	69547972 	ldmdbvs	r4, {r1, r4, r5, r6, r8, fp, ip, sp, lr}^
    1070:	6d00656d 	stcvs	5, cr6, [r0, #-436]	; 0xfffffe4c
    1074:	79436e69 	stmdbvc	r3, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1078:	54656c63 	strbtpl	r6, [r5], #-3171	; 0xc63
    107c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    1080:	4f6d756e 	svcmi	0x006d756e
    1084:	646f4d66 	strbtvs	r4, [pc], #-3430	; 108c <MV_CPU_LE+0x108b>
    1088:	52656c75 	rsbpl	r6, r5, #29952	; 0x7500
    108c:	736b6e61 	cmnvc	fp, #1552	; 0x610
    1090:	64707300 	ldrbtvs	r7, [r0], #-768	; 0x300
    1094:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1098:	52647073 	rsbpl	r7, r4, #115	; 0x73
    109c:	61447761 	cmpvs	r4, r1, ror #14
    10a0:	6d006174 	wstrwvs	wr6, [r0, #-464]	; 0xfffffe30
    10a4:	63416e69 	movtvs	r6, #7785	; 0x1e69
    10a8:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    10ac:	72506f54 	subsvc	r6, r0, #336	; 0x150
    10b0:	61686365 	cmnvs	r8, r5, ror #6
    10b4:	00656772 	rsbeq	r6, r5, r2, ror r7
    10b8:	69446975 	stmdbvs	r4, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    10bc:	754e6d6d 	strbvc	r6, [lr, #-3437]	; 0xd6d
    10c0:	6975006d 	ldmdbvs	r5!, {r0, r2, r3, r5, r6}^
    10c4:	754e7343 	strbvc	r7, [lr, #-835]	; 0x343
    10c8:	6461006d 	strbtvs	r0, [r1], #-109	; 0x6d
    10cc:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    10d0:	72694d73 	rsbvc	r4, r9, #7360	; 0x1cc0
    10d4:	69726f72 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    10d8:	7500676e 	strvc	r6, [r0, #-1902]	; 0x76e
    10dc:	6d694469 	stclvs	4, cr4, [r9, #-420]!	; 0xfffffe5c
    10e0:	7275436d 	rsbsvc	r4, r5, #-1275068415	; 0xb4000001
    10e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    10e8:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
    10ec:	54736152 	ldrbtpl	r6, [r3], #-338	; 0x152
    10f0:	7361436f 	cmnvc	r1, #-1140850687	; 0xbc000001
    10f4:	616c6544 	cmnvs	ip, r4, asr #10
    10f8:	75610079 	strbvc	r0, [r1, #-121]!	; 0x79
    10fc:	6d694469 	stclvs	4, cr4, [r9, #-420]!	; 0xfffffe5c
    1100:	6464416d 	strbtvs	r4, [r4], #-365	; 0x16d
    1104:	564d0072 			; <UNDEFINED> instruction: 0x564d0072
    1108:	4d49445f 	stclmi	4, cr4, [r9, #-380]	; 0xfffffe84
    110c:	4e495f4d 	cdpmi	15, 4, cr5, cr9, cr13, {2}
    1110:	64004f46 	strvs	r4, [r0], #-3910	; 0xf46
    1114:	496d6d69 	stmdbmi	sp!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}^
    1118:	006f666e 	rsbeq	r6, pc, lr, ror #12
    111c:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    1120:	61566369 	cmpvs	r6, r9, ror #6
    1124:	756e006c 	strbvc	r0, [lr, #-108]!	; 0x6c
    1128:	43664f6d 	cmnmi	r6, #436	; 0x1b4
    112c:	64416c6f 	strbvs	r6, [r1], #-3183	; 0xc6f
    1130:	75007264 	strvc	r7, [r0, #-612]	; 0x264
    1134:	52444469 	subpl	r4, r4, #1761607680	; 0x69000000
    1138:	546b6c43 	strbtpl	r6, [fp], #-3139	; 0xc43
    113c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    1140:	61746164 	cmnvs	r4, r4, ror #2
    1144:	74646957 	strbtvc	r6, [r4], #-2391	; 0x957
    1148:	69640068 	stmdbvs	r4!, {r3, r5, r6}^
    114c:	61526d6d 	cmpvs	r2, sp, ror #26
    1150:	61436b6e 	cmpvs	r3, lr, ror #22
    1154:	69636170 	stmdbvs	r3!, {r4, r5, r6, r8, sp, lr}^
    1158:	70007974 	andvc	r7, r0, r4, ror r9
    115c:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
    1160:	496d7553 	stmdbmi	sp!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
    1164:	006f666e 	rsbeq	r6, pc, lr, ror #12
    1168:	4f6d756e 	svcmi	0x006d756e
    116c:	6e614266 	cdpvs	2, 6, cr4, cr1, cr6, {3}
    1170:	6e4f736b 	cdpvs	3, 4, cr7, cr15, cr11, {3}
    1174:	68636145 	stmdavs	r3!, {r0, r2, r6, r8, sp, lr}^
    1178:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    117c:	4d006563 	stcmi	5, cr6, [r0, #-396]	; 0xfffffe74
    1180:	545f4d45 	ldrbpl	r4, [pc], #-3397	; 1188 <MV_CPU_LE+0x1187>
    1184:	5f455059 	svcpl	0x00455059
    1188:	31524444 	cmpcc	r2, r4, asr #8
    118c:	4d454d00 	stclmi	13, cr4, [r5]
    1190:	5059545f 	subspl	r5, r9, pc, asr r4
    1194:	44445f45 	strbmi	r5, [r4], #-3909	; 0xf45
    1198:	4d003252 	stcmi	2, cr3, [r0, #-328]	; 0xfffffeb8
    119c:	545f4d45 	ldrbpl	r4, [pc], #-3397	; 11a4 <MV_CPU_LE+0x11a3>
    11a0:	5f455059 	svcpl	0x00455059
    11a4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
    11a8:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
    11ac:	41776f52 	cmnmi	r7, r2, asr pc
    11b0:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    11b4:	526f5465 	rsbpl	r5, pc, #1694498816	; 0x65000000
    11b8:	6341776f 	movtvs	r7, #5999	; 0x176f
    11bc:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    11c0:	52697500 	rsbpl	r7, r9, #0
    11c4:	69750043 	ldmdbvs	r5!, {r0, r1, r6}^
    11c8:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    11cc:	00726564 	rsbseq	r6, r2, r4, ror #10
    11d0:	6f727265 	svcvs	0x00727265
    11d4:	65684372 	strbvs	r4, [r8, #-882]!	; 0x372
    11d8:	79546b63 	ldmdbvc	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    11dc:	75006570 	strvc	r6, [r0, #-1392]	; 0x570
    11e0:	61745369 	cmnvs	r4, r9, ror #6
    11e4:	56636974 			; <UNDEFINED> instruction: 0x56636974
    11e8:	75006c61 	strvc	r6, [r0, #-3169]	; 0xc61
    11ec:	4c574369 	mrrcmi	3, 6, r4, r7, cr9
    11f0:	5f564d00 	svcpl	0x00564d00
    11f4:	4f4d454d 	svcmi	0x004d454d
    11f8:	545f5952 	ldrbpl	r5, [pc], #-2386	; 1200 <MV_CPU_LE+0x11ff>
    11fc:	00455059 	subeq	r5, r5, r9, asr r0
    1200:	61726473 	cmnvs	r2, r3, ror r4
    1204:	6469576d 	strbtvs	r5, [r9], #-1901	; 0x76d
    1208:	70006874 	andvc	r6, r0, r4, ror r8
    120c:	64446955 	strbvs	r6, [r4], #-2389	; 0x955
    1210:	64695772 	strbtvs	r5, [r9], #-1906	; 0x772
    1214:	64006874 	strvs	r6, [r0], #-2164	; 0x874
    1218:	67337264 	ldrvs	r7, [r3, -r4, ror #4]!
    121c:	69447465 	stmdbvs	r4, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1220:	754e6d6d 	strbvc	r6, [lr, #-3437]	; 0xd6d
    1224:	6d5f006d 	wldrhvs	wr0, [pc, #-109]
    1228:	6d694476 	stclvs	4, cr4, [r9, #-472]!	; 0xfffffe28
    122c:	666e496d 	strbtvs	r4, [lr], -sp, ror #18
    1230:	6464006f 	strbtvs	r0, [r4], #-111	; 0x6f
    1234:	69443372 	stmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
    1238:	6e754676 	mrcvs	6, 3, r4, cr5, cr6, {3}
    123c:	69750063 	ldmdbvs	r5!, {r0, r1, r5, r6}^
    1240:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1244:	454d0065 	strbmi	r0, [sp, #-101]	; 0x65
    1248:	59545f4d 	ldmdbpl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    124c:	535f4550 	cmppl	pc, #335544320	; 0x14000000
    1250:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
    1254:	72646400 	rsbvc	r6, r4, #0
    1258:	6e754433 	mrcvs	4, 3, r4, cr5, cr3, {1}
    125c:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
    1260:	00707574 	rsbseq	r7, r0, r4, ror r5
    1264:	6d6d6964 	stclvs	9, cr6, [sp, #-400]!	; 0xfffffe70
    1268:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    126c:	6d696400 	stclvs	4, cr6, [r9]
    1270:	7474416d 	ldrbtvc	r4, [r4], #-365	; 0x16d
    1274:	75626972 	strbvc	r6, [r2, #-2418]!	; 0x972
    1278:	00736574 	rsbseq	r6, r3, r4, ror r5
    127c:	4d766d5f 	ldclmi	13, cr6, [r6, #-380]!	; 0xfffffe84
    1280:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
    1284:	70795479 	rsbsvc	r5, r9, r9, ror r4
    1288:	64640065 	strbtvs	r0, [r4], #-101	; 0x65
    128c:	70533372 	subsvc	r3, r3, r2, ror r3
    1290:	696e4964 	stmdbvs	lr!, {r2, r5, r6, r8, fp, lr}^
    1294:	69640074 	stmdbvs	r4!, {r2, r4, r5, r6}^
    1298:	79546d6d 	ldmdbvc	r4, {r0, r2, r3, r5, r6, r8, sl, fp, sp, lr}^
    129c:	6e496570 	mcrvs	5, 2, r6, cr9, cr0, {3}
    12a0:	6d006f66 	stcvs	15, cr6, [r0, #-408]	; 0xfffffe68
    12a4:	72576e69 	subsvc	r6, r7, #1680	; 0x690
    12a8:	54657469 	strbtpl	r7, [r5], #-1129	; 0x469
    12ac:	6165526f 	cmnvs	r5, pc, ror #4
    12b0:	646d4364 	strbtvs	r4, [sp], #-868	; 0x364
    12b4:	616c6544 	cmnvs	ip, r4, asr #10
    12b8:	69750079 	ldmdbvs	r5!, {r0, r3, r4, r5, r6}^
    12bc:	00627553 	rsbeq	r7, r2, r3, asr r5
    12c0:	4f6d756e 	svcmi	0x006d756e
    12c4:	776f5266 	strbvc	r5, [pc, -r6, ror #4]!
    12c8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    12cc:	69447000 	stmdbvs	r4, {ip, sp, lr}^
    12d0:	6e496d6d 	cdpvs	13, 4, cr6, cr9, cr13, {3}
    12d4:	75006f66 	strvc	r6, [r0, #-3942]	; 0xf66
    12d8:	6d694469 	stclvs	4, cr4, [r9, #-420]!	; 0xfffffe5c
    12dc:	756f436d 	strbvc	r4, [pc, #-877]!	; f77 <MV_CPU_LE+0xf76>
    12e0:	6d00746e 	stcvs	4, cr7, [r0, #-440]	; 0xfffffe48
    12e4:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
    12e8:	6f546461 	svcvs	0x00546461
    12ec:	63657250 	cmnvs	r5, #5
    12f0:	646d4368 	strbtvs	r4, [sp], #-872	; 0x368
    12f4:	616c6544 	cmnvs	ip, r4, asr #10
    12f8:	69750079 	ldmdbvs	r5!, {r0, r3, r4, r5, r6}^
    12fc:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
    1300:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
    1304:	72666552 	rsbvc	r6, r6, #343932928	; 0x14800000
    1308:	52687365 	rsbpl	r7, r8, #-1811939327	; 0x94000001
    130c:	766f6365 	strbtvc	r6, [pc], -r5, ror #6
    1310:	00797265 	rsbseq	r7, r9, r5, ror #4
    1314:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1318:	4d746547 	ldclmi	5, cr6, [r4, #-284]!	; 0xfffffee4
    131c:	61566e69 	cmpvs	r6, r9, ror #28
    1320:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1324:	6d6d6964 	stclvs	9, cr6, [sp, #-400]!	; 0xfffffe70
    1328:	496d7553 	stmdbmi	sp!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
    132c:	006f666e 	rsbeq	r6, pc, lr, ror #12
    1330:	70536975 	subsvc	r6, r3, r5, ror r9
    1334:	6c615664 	stclvs	6, cr5, [r1], #-400	; 0xfffffe70
    1338:	6d756e00 	ldclvs	14, cr6, [r5]
    133c:	4f726562 	svcmi	0x00726562
    1340:	76654466 	strbtvc	r4, [r5], -r6, ror #8
    1344:	73656369 	cmnvc	r5, #-1543503871	; 0xa4000001
    1348:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
    134c:	50776f52 	rsbspl	r6, r7, r2, asr pc
    1350:	68636572 	stmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1354:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
    1358:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    135c:	67657200 	strbvs	r7, [r5, -r0, lsl #4]!
    1360:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
    1364:	73004352 	movwvc	r4, #850	; 0x352
    1368:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
    136c:	61706143 	cmnvs	r0, r3, asr #2
    1370:	79746963 	ldmdbvc	r4!, {r0, r1, r5, r6, r8, fp, sp, lr}^
    1374:	72646400 	rsbvc	r6, r4, #0
    1378:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
    137c:	5678614d 	ldrbtpl	r6, [r8], -sp, asr #2
    1380:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    1384:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
    1388:	4c736143 	wldrdmi	wr6, [r3], #-268	; 0xfffffef4
    138c:	69547461 	ldmdbvs	r4, {r0, r5, r6, sl, ip, sp, lr}^
    1390:	7500656d 	strvc	r6, [r0, #-1389]	; 0x56d
    1394:	6d695469 	stclvs	4, cr5, [r9, #-420]!	; 0xfffffe5c
    1398:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    139c:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    13a0:	6b6c4348 	blvs	1b120c8 <MV_CPU_LE+0x1b120c7>
    13a4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    13a8:	63727300 	cmnvs	r2, #0
    13ac:	6974752f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r8, sl, ip, sp, lr}^
    13b0:	632e736c 	teqvs	lr, #-1342177279	; 0xb0000001
    13b4:	73656400 	cmnvc	r5, #0
    13b8:	656d0074 	strbvs	r0, [sp, #-116]!	; 0x74
    13bc:	7465736d 	strbtvc	r7, [r5], #-877	; 0x36d
    13c0:	6d656d00 	stclvs	13, cr6, [r5]
    13c4:	00797063 	rsbseq	r7, r9, r3, rrx
    13c8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    13cc:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
    13d0:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    13d4:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
    13d8:	694d6c52 	stmdbvs	sp, {r1, r4, r6, sl, fp, sp, lr}^
    13dc:	6168506e 	cmnvs	r8, lr, rrx
    13e0:	67006573 	smlsdxvs	r0, r3, r5, r6
    13e4:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
    13e8:	61504c52 	cmpvs	r0, r2, asr ip
    13ec:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
    13f0:	5862006e 	stmdapl	r2!, {r1, r2, r3, r5, r6}^
    13f4:	7942726f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    13f8:	73736170 	cmnvc	r3, #28
    13fc:	54697500 	strbtpl	r7, [r9], #-1280	; 0x500
    1400:	52324452 	eorspl	r4, r2, #1375731712	; 0x52000000
    1404:	5f670044 	svcpl	0x00670044
    1408:	57697561 	strbpl	r7, [r9, -r1, ror #10]!
    140c:	7461504c 	strbtvc	r5, [r1], #-76	; 0x4c
    1410:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1414:	4e697500 	cdpmi	5, 6, cr7, cr9, cr0, {0}
    1418:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
    141c:	64005343 	strvs	r5, [r0], #-835	; 0x343
    1420:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    1424:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    1428:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    142c:	69750072 	ldmdbvs	r5!, {r1, r4, r5, r6}^
    1430:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1434:	615f6700 	cmpvs	pc, r0, lsl #14
    1438:	4c576975 	mrrcmi	9, 7, r6, r7, cr5
    143c:	50766e49 	rsbspl	r6, r6, r9, asr #28
    1440:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    1444:	70006e72 	andvc	r6, r0, r2, ror lr
    1448:	6d617244 	stclvs	2, cr7, [r1, #-272]!	; 0xfffffef0
    144c:	6f666e49 	svcvs	0x00666e49
    1450:	63727300 	cmnvs	r2, #0
    1454:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    1458:	616e7265 	cmnvs	lr, r5, ror #4
    145c:	64642f6c 	strbtvs	r2, [r4], #-3948	; 0xf6c
    1460:	685f3372 	ldmdavs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    1464:	72745f77 	rsbsvc	r5, r4, #476	; 0x1dc
    1468:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
    146c:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
    1470:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
    1474:	6d617244 	stclvs	2, cr7, [r1, #-272]!	; 0xfffffef0
    1478:	6f666e49 	svcvs	0x00666e49
    147c:	5f564d00 	svcpl	0x00564d00
    1480:	454c4449 	strbmi	r4, [ip, #-1097]	; 0x449
    1484:	65526200 	ldrbvs	r6, [r2, #-512]	; 0x200
    1488:	6d694467 	stclvs	4, cr4, [r9, #-412]!	; 0xfffffe64
    148c:	696b536d 	stmdbvs	fp!, {r0, r2, r3, r5, r6, r8, r9, ip, lr}^
    1490:	004c5770 	subeq	r5, ip, r0, ror r7
    1494:	6d655462 	stclvs	4, cr5, [r5, #-392]!	; 0xfffffe78
    1498:	74615270 	strbtvc	r5, [r1], #-624	; 0x270
    149c:	75006f69 	strvc	r6, [r0, #-3945]	; 0xf69
    14a0:	61685069 	cmnvs	r8, r9, rrx
    14a4:	4d006573 	stcmi	5, cr6, [r0, #-460]	; 0xfffffe34
    14a8:	32335f56 	eorscc	r5, r3, #344	; 0x158
    14ac:	754d6200 	strbvc	r6, [sp, #-512]	; 0x200
    14b0:	4369746c 	cmnmi	r9, #1811939328	; 0x6c000000
    14b4:	53524d73 	cmppl	r2, #7360	; 0x1cc0
    14b8:	70707553 	rsbsvc	r7, r0, r3, asr r5
    14bc:	0074726f 	rsbseq	r7, r4, pc, ror #4
    14c0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    14c4:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xf4c
    14c8:	61505748 	cmpvs	r0, r8, asr #14
    14cc:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
    14d0:	7500736e 	strvc	r7, [r0, #-878]	; 0x36e
    14d4:	4d543269 	ldclmi	2, cr3, [r4, #-420]	; 0xfffffe5c
    14d8:	0065646f 	rsbeq	r6, r5, pc, ror #8
    14dc:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
    14e0:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
    14e4:	71657246 	cmnvc	r5, r6, asr #4
    14e8:	72646400 	rsbvc	r6, r4, #0
    14ec:	61655233 	cmnvs	r5, r3, lsr r2
    14f0:	70755064 	rsbsvc	r5, r5, r4, rrx
    14f4:	00676552 	rsbeq	r6, r7, r2, asr r5
    14f8:	64526975 	ldrbvs	r6, [r2], #-2421	; 0x975
    14fc:	44796452 	ldrbtmi	r6, [r9], #-1106	; 0x452
    1500:	6600796c 	strvs	r7, [r0], -ip, ror #18
    1504:	4c507869 	mrrcmi	8, 6, r7, r0, cr9
    1508:	6c61564c 	stclvs	6, cr5, [r1], #-304	; 0xfffffed0
    150c:	75006575 	strvc	r6, [r0, #-1397]	; 0x575
    1510:	72694669 	rsbvc	r4, r9, #110100480	; 0x6900000
    1514:	6f4c7473 	svcvs	0x004c7473
    1518:	6c46706f 	wstrhvs	wr7, [r6], #-111
    151c:	67006761 	strvs	r6, [r0, -r1, ror #14]
    1520:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
    1524:	50736250 	rsbspl	r6, r3, r0, asr r2
    1528:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    152c:	62006e72 	andvs	r6, r0, #1824	; 0x720
    1530:	316f7432 	cmncc	pc, r2, lsr r4	; <UNPREDICTABLE>
    1534:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1538:	7264006f 	rsbvc	r0, r4, #111	; 0x6f
    153c:	6e496d61 	cdpvs	13, 4, cr6, cr9, cr1, {3}
    1540:	75006f66 	strvc	r6, [r0, #-3942]	; 0xf66
    1544:	53645269 	cmnpl	r4, #-1879048186	; 0x90000006
    1548:	446c706d 	strbtmi	r7, [ip], #-109	; 0x6d
    154c:	6100796c 	tstvs	r0, ip, ror #18
    1550:	6c576975 	mrrcvs	9, 7, r6, r7, cr5
    1554:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1558:	64007365 	strvs	r7, [r0], #-869	; 0x365
    155c:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    1560:	65507465 	ldrbvs	r7, [r0, #-1125]	; 0x465
    1564:	726f6672 	rsbvc	r6, pc, #119537664	; 0x7200000
    1568:	636e616d 	cmnvs	lr, #1073741851	; 0x4000001b
    156c:	72615065 	rsbvc	r5, r1, #101	; 0x65
    1570:	00736d61 	rsbseq	r6, r3, r1, ror #26
    1574:	505f564d 	subspl	r5, pc, sp, asr #12
    1578:	45535541 	ldrbmi	r5, [r3, #-1345]	; 0x541
    157c:	69750044 	ldmdbvs	r5!, {r2, r6}^
    1580:	694d6c57 	stmdbvs	sp, {r0, r1, r2, r4, r6, sl, fp, sp, lr}^
    1584:	6168506e 	cmnvs	r8, lr, rrx
    1588:	75006573 	strvc	r6, [r0, #-1395]	; 0x573
    158c:	4d6c5269 	stclmi	2, cr5, [ip, #-420]!	; 0xfffffe5c
    1590:	68507861 	ldmdavs	r0, {r0, r5, r6, fp, ip, sp, lr}^
    1594:	00657361 	rsbeq	r7, r5, r1, ror #6
    1598:	53766d5f 	cmnpl	r6, #6080	; 0x17c0
    159c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    15a0:	4c526200 	mrrcmi	2, 0, r6, r2, cr0
    15a4:	42303034 	eorsmi	r3, r0, #52	; 0x34
    15a8:	75006775 	strvc	r6, [r0, #-1909]	; 0x775
    15ac:	6d754e69 	ldclvs	14, cr4, [r5, #-420]!	; 0xfffffe5c
    15b0:	7453664f 	ldrbvc	r6, [r3], #-1615	; 0x64f
    15b4:	70755064 	rsbsvc	r5, r5, r4, rrx
    15b8:	5f730073 	svcpl	0x00730073
    15bc:	46697561 	strbtmi	r7, [r9], -r1, ror #10
    15c0:	69726261 	ldmdbvs	r2!, {r0, r5, r6, r9, sp, lr}^
    15c4:	74615263 	strbtvc	r5, [r1], #-611	; 0x263
    15c8:	4d006f69 	stcmi	15, cr6, [r0, #-420]	; 0xfffffe5c
    15cc:	4e555f56 	mrcmi	15, 2, r5, cr5, cr6, {2}
    15d0:	49464544 	stmdbmi	r6, {r2, r6, r8, sl, lr}^
    15d4:	5f44454e 	svcpl	0x0044454e
    15d8:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    15dc:	69750045 	ldmdbvs	r5!, {r0, r2, r6}^
    15e0:	32445254 	subcc	r5, r4, #1073741829	; 0x40000005
    15e4:	575f5257 			; <UNDEFINED> instruction: 0x575f5257
    15e8:	44523252 	ldrbmi	r3, [r2], #-594	; 0x252
    15ec:	72646400 	rsbvc	r6, r4, #0
    15f0:	69725033 	ldmdbvs	r2!, {r0, r1, r4, r5, ip, lr}^
    15f4:	6556746e 	ldrbvs	r7, [r6, #-1134]	; 0x46e
    15f8:	6f697372 	svcvs	0x00697372
    15fc:	564d006e 	strbpl	r0, [sp], -lr, rrx
    1600:	5443415f 	strbpl	r4, [r3], #-351	; 0x15f
    1604:	00455649 	subeq	r5, r5, r9, asr #12
    1608:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    160c:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1610:	70755065 	rsbsvc	r5, r5, r5, rrx
    1614:	00676552 	rsbeq	r6, r7, r2, asr r5
    1618:	6c576975 	mrrcvs	9, 7, r6, r7, cr5
    161c:	5078614d 	rsbspl	r6, r8, sp, asr #2
    1620:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
    1624:	69756100 	ldmdbvs	r5!, {r8, sp, lr}^
    1628:	61566c52 	cmpvs	r6, r2, asr ip
    162c:	7365756c 	cmnvc	r5, #452984832	; 0x1b000000
    1630:	615f6700 	cmpvs	pc, r0, lsl #14
    1634:	694b6975 	stmdbvs	fp, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1638:	72656c6c 	rsbvc	r6, r5, #27648	; 0x6c00
    163c:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1640:	006e7265 	rsbeq	r7, lr, r5, ror #4
    1644:	75615f67 	strbvc	r5, [r1, #-3943]!	; 0xf67
    1648:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    164c:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    1650:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1654:	006e7265 	rsbeq	r7, lr, r5, ror #4
    1658:	61426975 	hvcvs	9877	; 0x2695
    165c:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1660:	00676552 	rsbeq	r6, r7, r2, asr r5
    1664:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 15b0 <MV_CPU_LE+0x15af>
    1668:	616e2f65 	cmnvs	lr, r5, ror #30
    166c:	2f766164 	svccs	0x00766164
    1670:	7672614d 	ldrbtvc	r6, [r2], -sp, asr #2
    1674:	2f6c6c65 	svccs	0x006c6c65
    1678:	616d7241 	cmnvs	sp, r1, asr #4
    167c:	50586164 	subspl	r6, r8, r4, ror #2
    1680:	6f42552f 	svcvs	0x0042552f
    1684:	642f746f 	strtvs	r7, [pc], #-1135	; 168c <MV_CPU_LE+0x168b>
    1688:	5f706d73 	svcpl	0x00706d73
    168c:	2f746967 	svccs	0x00746967
    1690:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 14c8 <MV_CPU_LE+0x14c7>
    1694:	69622f73 	stmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp}^
    1698:	64685f6e 	strbtvs	r5, [r8], #-3950	; 0xf6e
    169c:	72615f72 	rsbvc	r5, r1, #456	; 0x1c8
    16a0:	6164616d 	cmnvs	r4, sp, ror #2
    16a4:	0070785f 	rsbseq	r7, r0, pc, asr r8
    16a8:	67726174 			; <UNDEFINED> instruction: 0x67726174
    16ac:	61467465 	cmpvs	r6, r5, ror #8
    16b0:	63697262 	cmnvs	r9, #536870918	; 0x20000006
    16b4:	4e697500 	cdpmi	5, 6, cr7, cr9, cr0, {0}
    16b8:	664f6d75 			; <UNDEFINED> instruction: 0x664f6d75
    16bc:	61746f54 	cmnvs	r4, r4, asr pc
    16c0:	7075506c 	rsbsvc	r5, r5, ip, rrx
    16c4:	5f730073 	svcpl	0x00730073
    16c8:	50697561 	rsbpl	r7, r9, r1, ror #10
    16cc:	71447362 	cmpvc	r4, r2, ror #6
    16d0:	7070614d 	rsbsvc	r6, r0, sp, asr #2
    16d4:	00676e69 	rsbeq	r6, r7, r9, ror #28
    16d8:	67655262 	strbvs	r5, [r5, -r2, ror #4]!
    16dc:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
    16e0:	54697500 	strbtpl	r7, [r9], #-1280	; 0x500
    16e4:	57325257 			; <UNDEFINED> instruction: 0x57325257
    16e8:	64640052 	strbtvs	r0, [r4], #-82	; 0x52
    16ec:	72503372 	subsvc	r3, r0, #-939524095	; 0xc8000001
    16f0:	50746e69 	rsbspl	r6, r4, r9, ror #28
    16f4:	61567968 	cmpvs	r6, r8, ror #18
    16f8:	7365756c 	cmnvc	r5, #452984832	; 0x1b000000
    16fc:	5f564d00 	svcpl	0x00564d00
    1700:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
    1704:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    1708:	6464004f 	strbtvs	r0, [r4], #-79	; 0x4f
    170c:	77483372 	smlsldxvc	r3, r8, r2, r3
    1710:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
    1714:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    1718:	6d657400 	stclvs	4, cr7, [r5]
    171c:	74003170 	strvc	r3, [r0], #-368	; 0x170
    1720:	32706d65 	rsbscc	r6, r0, #6464	; 0x1940
    1724:	77656e00 	strbvc	r6, [r5, -r0, lsl #28]!
    1728:	72626146 	rsbvc	r6, r2, #-2147483631	; 0x80000011
    172c:	75006369 	strvc	r6, [r0, #-873]	; 0x369
    1730:	72615469 	rsbvc	r5, r1, #1761607680	; 0x69000000
    1734:	46746567 	ldrbtmi	r6, [r4], -r7, ror #10
    1738:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    173c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1740:	65447500 	strbvs	r7, [r4, #-1280]	; 0x500
    1744:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1748:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    174c:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1750:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
    1754:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    1758:	52774867 	rsbspl	r4, r7, #6750208	; 0x670000
    175c:	49446765 	stmdbmi	r4, {r0, r2, r5, r6, r8, r9, sl, sp, lr}^
    1760:	62004d4d 	andvs	r4, r0, #4928	; 0x1340
    1764:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
    1768:	646f4d67 	strbtvs	r4, [pc], #-3431	; 1770 <MV_CPU_LE+0x176f>
    176c:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    1770:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
    1774:	44736250 	ldrbtmi	r6, [r3], #-592	; 0x250
    1778:	00666669 	rsbeq	r6, r6, r9, ror #12
    177c:	614d6975 	hvcvs	54933	; 0xd695
    1780:	70755078 	rsbsvc	r5, r5, r8, ror r0
    1784:	55697500 	strbpl	r7, [r9, #-1280]!	; 0x500
    1788:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    178c:	7075506b 	rsbsvc	r5, r5, fp, rrx
    1790:	72646400 	rsbvc	r6, r4, #0
    1794:	616f4c33 	cmnvs	pc, r3, lsr ip	; <UNPREDICTABLE>
    1798:	73625064 	cmnvc	r2, #100	; 0x64
    179c:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    17a0:	736e7265 	cmnvc	lr, #1342177286	; 0x50000006
    17a4:	72646400 	rsbvc	r6, r4, #0
    17a8:	73625033 	cmnvc	r2, #51	; 0x33
    17ac:	61007852 	tstvs	r0, r2, asr r8
    17b0:	6b536975 	blvs	14dbd8c <MV_CPU_LE+0x14dbd8b>
    17b4:	75537765 	ldrbvc	r7, [r3, #-1893]	; 0x765
    17b8:	7272416d 	rsbsvc	r4, r2, #1073741851	; 0x4000001b
    17bc:	64007961 	strvs	r7, [r0], #-2401	; 0x961
    17c0:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
    17c4:	536d4478 	cmnpl	sp, #2013265920	; 0x78000000
    17c8:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
    17cc:	00737144 	rsbseq	r7, r3, r4, asr #2
    17d0:	73436975 	movtvc	r6, #14709	; 0x3975
    17d4:	706d6554 	rsbvc	r6, sp, r4, asr r5
    17d8:	44697500 	strbtmi	r7, [r9], #-1280	; 0x500
    17dc:	65445351 	strbvs	r5, [r4, #-849]	; 0x351
    17e0:	0079616c 	rsbseq	r6, r9, ip, ror #2
    17e4:	75615f73 	strbvc	r5, [r1, #-3955]!	; 0xf73
    17e8:	656b5369 	strbvs	r5, [fp, #-873]!	; 0x369
    17ec:	72724177 	rsbsvc	r4, r2, #-1073741795	; 0xc000001d
    17f0:	61007961 	tstvs	r0, r1, ror #18
    17f4:	64536975 	ldrbvs	r6, [r3], #-2421	; 0x975
    17f8:	416d6172 	smcmi	54802	; 0xd612
    17fc:	00726464 	rsbseq	r6, r2, r4, ror #8
    1800:	74536975 	ldrbvc	r6, [r3], #-2421	; 0x975
    1804:	50747261 	rsbspl	r7, r4, r1, ror #4
    1808:	75007362 	strvc	r7, [r0, #-866]	; 0x362
    180c:	6c644169 	wstrdvs	wr4, [r4], #-420	; 0xfffffe5c
    1810:	6c61566c 	stclvs	6, cr5, [r1], #-432	; 0xfffffe50
    1814:	4c697500 	stclmi	5, cr7, [r9]
    1818:	50747361 	rsbspl	r7, r4, r1, ror #6
    181c:	64007362 	strvs	r7, [r0], #-866	; 0x362
    1820:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    1824:	62507465 	subsvs	r7, r0, #1694498816	; 0x65000000
    1828:	73655273 	cmnvc	r5, #805306375	; 0x30000007
    182c:	73746c75 	cmnvc	r4, #29952	; 0x7500
    1830:	50697500 	rsbpl	r7, r9, r0, lsl #10
    1834:	50737968 	rsbspl	r7, r3, r8, ror #18
    1838:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    183c:	73625069 	cmnvc	r2, #105	; 0x69
    1840:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1844:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1848:	50697561 	rsbpl	r7, r9, r1, ror #10
    184c:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    1850:	53736e72 	cmnpl	r3, #1824	; 0x720
    1854:	4177656b 	cmnmi	r7, fp, ror #10
    1858:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    185c:	6c617600 	stclvs	6, cr7, [r1]
    1860:	75506469 	ldrbvc	r6, [r0, #-1129]	; 0x469
    1864:	70007370 	andvc	r7, r0, r0, ror r3
    1868:	61745362 	cmnvs	r4, r2, ror #6
    186c:	764f7472 			; <UNDEFINED> instruction: 0x764f7472
    1870:	61007265 	tstvs	r0, r5, ror #4
    1874:	6d436975 	stclvs	9, cr6, [r3, #-468]	; 0xfffffe2c
    1878:	6c6e5570 	stclvs	5, cr5, [lr], #-448	; 0xfffffe40
    187c:	506b636f 	rsbpl	r6, fp, pc, ror #6
    1880:	71447075 	hvcvc	18181	; 0x4705
    1884:	61727241 	cmnvs	r2, r1, asr #4
    1888:	69750079 	ldmdbvs	r5!, {r0, r3, r4, r5, r6}^
    188c:	4c77654e 	ldclmi	5, cr6, [r7], #-312	; 0xfffffec8
    1890:	506b636f 	rsbpl	r6, fp, pc, ror #6
    1894:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    1898:	73625069 	cmnvc	r2, #105	; 0x69
    189c:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    18a0:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    18a4:	73007864 	movwvc	r7, #2148	; 0x864
    18a8:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
    18ac:	4c736250 	ldclmi	2, cr6, [r3], #-320	; 0xfffffec0
    18b0:	656b636f 	strbvs	r6, [fp, #-879]!	; 0x36f
    18b4:	00714464 	rsbseq	r4, r1, r4, ror #8
    18b8:	71446975 	hvcvc	18069	; 0x4695
    18bc:	796c4473 	stmdbvc	ip!, {r0, r1, r4, r5, r6, sl, lr}^
    18c0:	00746553 	rsbseq	r6, r4, r3, asr r5
    18c4:	55697561 	strbpl	r7, [r9, #-1377]!	; 0x561
    18c8:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    18cc:	7075506b 	rsbsvc	r5, r5, fp, rrx
    18d0:	72417144 	subvc	r7, r1, #17
    18d4:	00796172 	rsbseq	r6, r9, r2, ror r1
    18d8:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
    18dc:	75007370 	strvc	r7, [r0, #-880]	; 0x370
    18e0:	73625069 	cmnvc	r2, #105	; 0x69
    18e4:	5678614d 	ldrbtpl	r6, [r8], -sp, asr #2
    18e8:	64006c61 	strvs	r6, [r0], #-3169	; 0xc61
    18ec:	50337264 	eorspl	r7, r3, r4, ror #4
    18f0:	65507362 	ldrbvs	r7, [r0, #-866]	; 0x362
    18f4:	74694272 	strbtvc	r4, [r9], #-626	; 0x272
    18f8:	69466200 	stmdbvs	r6, {r9, sp, lr}^
    18fc:	46747372 			; <UNDEFINED> instruction: 0x46747372
    1900:	006c6961 	rsbeq	r6, ip, r1, ror #18
    1904:	75436975 	strbvc	r6, [r3, #-2421]	; 0x975
    1908:	78614d72 	stmdavc	r1!, {r1, r4, r5, r6, r8, sl, fp, lr}^
    190c:	00707550 	rsbseq	r7, r0, r0, asr r5
    1910:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1914:	68537852 	ldmdavs	r3, {r1, r4, r6, fp, ip, sp, lr}^
    1918:	44746669 	ldrbtmi	r6, [r4], #-1641	; 0x669
    191c:	6f547371 	svcvs	0x00547371
    1920:	73726946 	cmnvc	r2, #1146880	; 0x118000
    1924:	69614674 	stmdbvs	r1!, {r2, r4, r5, r6, r9, sl, lr}^
    1928:	6975006c 	ldmdbvs	r5!, {r2, r3, r5, r6}^
    192c:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1930:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1934:	64007864 	strvs	r7, [r0], #-2148	; 0x864
    1938:	50337264 	eorspl	r7, r3, r4, ror #4
    193c:	78547362 	ldmdavc	r4, {r1, r5, r6, r8, r9, ip, sp, lr}^
    1940:	50697500 	rsbpl	r7, r9, r0, lsl #10
    1944:	694d7362 	stmdbvs	sp, {r1, r5, r6, r8, r9, ip, sp, lr}^
    1948:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
    194c:	53697500 	cmnpl	r9, #0
    1950:	75506d75 	ldrbvc	r6, [r0, #-3445]	; 0xd75
    1954:	69614670 	stmdbvs	r1!, {r4, r5, r6, r9, sl, lr}^
    1958:	7561006c 	strbvc	r0, [r1, #-108]!	; 0x6c
    195c:	72694669 	rsbvc	r4, r9, #110100480	; 0x6900000
    1960:	61467473 	hvcvs	26435	; 0x6743
    1964:	64006c69 	strvs	r6, [r0], #-3177	; 0xc69
    1968:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    196c:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
    1970:	6f436d44 	svcvs	0x00436d44
    1974:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1978:	72730065 	rsbsvc	r0, r3, #101	; 0x65
    197c:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1980:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1984:	642f6c61 	strtvs	r6, [pc], #-3169	; 198c <MV_CPU_LE+0x198b>
    1988:	5f337264 	svcpl	0x00337264
    198c:	2e736270 	mrccs	2, 3, r6, cr3, cr0, {3}
    1990:	6d640063 	wstrhvs	wr0, [r4, #-99]!
    1994:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1998:	71446975 	hvcvc	18069	; 0x4695
    199c:	73654473 	cmnvc	r5, #1929379840	; 0x73000000
    19a0:	5677656b 	ldrbtpl	r6, [r7], -fp, ror #10
    19a4:	75006c61 	strvc	r6, [r0, #-3169]	; 0xc61
    19a8:	64745369 	ldrbtvs	r5, [r4], #-873	; 0x369
    19ac:	73707550 	cmnvc	r0, #335544320	; 0x14000000
    19b0:	50697500 	rsbpl	r7, r9, r0, lsl #10
    19b4:	50737361 	rsbspl	r7, r3, r1, ror #6
    19b8:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    19bc:	73625069 	cmnvc	r2, #105	; 0x69
    19c0:	72746552 	rsbsvc	r6, r4, #343932928	; 0x14800000
    19c4:	64640079 	strbtvs	r0, [r4], #-121	; 0x79
    19c8:	62503372 	subsvs	r3, r0, #-939524095	; 0xc8000001
    19cc:	44785473 	ldrbtmi	r5, [r8], #-1139	; 0x473
    19d0:	6769536d 	strbvs	r5, [r9, -sp, ror #6]!
    19d4:	736c616e 	cmnvc	ip, #-2147483621	; 0x8000001b
    19d8:	50697500 	rsbpl	r7, r9, r0, lsl #10
    19dc:	65527362 	ldrbvs	r7, [r2, #-866]	; 0x362
    19e0:	6d695470 	stclvs	4, cr5, [r9, #-448]!	; 0xfffffe40
    19e4:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    19e8:	43736250 	cmnmi	r3, #5
    19ec:	52706d6f 	rsbspl	r6, r0, #7104	; 0x1bc0
    19f0:	79727465 	ldmdbvc	r2!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    19f4:	72646400 	rsbvc	r6, r4, #0
    19f8:	53785433 	cmnpl	r8, #855638016	; 0x33000000
    19fc:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
    1a00:	64417144 	strbvs	r7, [r1], #-324	; 0x144
    1a04:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    1a08:	65427065 	strbvs	r7, [r2, #-101]	; 0x65
    1a0c:	65726f66 	ldrbvs	r6, [r2, #-3942]!	; 0xf66
    1a10:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
    1a14:	50697500 	rsbpl	r7, r9, r0, lsl #10
    1a18:	6f4c7075 	svcvs	0x004c7075
    1a1c:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    1a20:	73496200 	movtvc	r6, #37376	; 0x9200
    1a24:	75007854 	strvc	r7, [r0, #-2132]	; 0x854
    1a28:	00714469 	rsbseq	r4, r1, r9, ror #8
    1a2c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1a30:	57736250 			; <UNDEFINED> instruction: 0x57736250
    1a34:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1a38:	44707550 	ldrbtmi	r7, [r0], #-1360	; 0x550
    1a3c:	65525351 	ldrbvs	r5, [r2, #-849]	; 0x351
    1a40:	5f730067 	svcpl	0x00730067
    1a44:	50697561 	rsbpl	r7, r9, r1, ror #10
    1a48:	6f4c7362 	svcvs	0x004c7362
    1a4c:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    1a50:	70006d44 	andvc	r6, r0, r4, asr #26
    1a54:	75436975 	strbvc	r6, [r3, #-2421]	; 0x975
    1a58:	75507272 	ldrbvc	r7, [r0, #-626]	; 0x272
    1a5c:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
    1a60:	4478614d 	ldrbtmi	r6, [r8], #-333	; 0x14d
    1a64:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1a68:	6c416200 	mcrrvs	2, 0, r6, r1, cr0
    1a6c:	636f4c6c 	cmnvs	pc, #27648	; 0x6c00
    1a70:	0064656b 	rsbeq	r6, r4, fp, ror #10
    1a74:	756f4362 	strbvc	r4, [pc, #-866]!	; 171a <MV_CPU_LE+0x1719>
    1a78:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1a7c:	72506e49 	subsvc	r6, r0, #1168	; 0x490
    1a80:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    1a84:	72730073 	rsbsvc	r0, r3, #115	; 0x73
    1a88:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1a8c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1a90:	642f6c61 	strtvs	r6, [pc], #-3169	; 1a98 <MV_CPU_LE+0x1a97>
    1a94:	5f337264 	svcpl	0x00337264
    1a98:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
    1a9c:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
    1aa0:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    1aa4:	00632e67 	rsbeq	r2, r3, r7, ror #28
    1aa8:	64526975 	ldrbvs	r6, [r2], #-2421	; 0x975
    1aac:	706d6153 	rsbvc	r6, sp, r3, asr r1
    1ab0:	6544656c 	strbvs	r6, [r4, #-1388]	; 0x56c
    1ab4:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1ab8:	614d6975 	hvcvs	54933	; 0xd695
    1abc:	70755078 	rsbsvc	r5, r5, r8, ror r0
    1ac0:	006d754e 	rsbeq	r7, sp, lr, asr #10
    1ac4:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1ac8:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1acc:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    1ad0:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    1ad4:	676e6953 			; <UNDEFINED> instruction: 0x676e6953
    1ad8:	7343656c 	movtvc	r6, #13676	; 0x356c
    1adc:	6f4d6c52 	svcvs	0x004d6c52
    1ae0:	64006564 	strvs	r6, [r0], #-1380	; 0x564
    1ae4:	52337264 	eorspl	r7, r3, #1073741830	; 0x40000006
    1ae8:	4c646165 	wstrdmi	wr6, [r4], #-404	; 0xfffffe6c
    1aec:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    1af0:	48676e69 	stmdami	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1af4:	64640077 	strbtvs	r0, [r4], #-119	; 0x77
    1af8:	65523372 	ldrbvs	r3, [r2, #-882]	; 0x372
    1afc:	654c6461 	strbvs	r6, [ip, #-1121]	; 0x461
    1b00:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1b04:	7753676e 	ldrbvc	r6, [r3, -lr, ror #14]
    1b08:	52697500 	rsbpl	r7, r9, #0
    1b0c:	61657065 	cmnvs	r5, r5, rrx
    1b10:	78614d74 	stmdavc	r1!, {r2, r4, r5, r6, r8, sl, fp, lr}^
    1b14:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1b18:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
    1b1c:	61726453 	cmnvs	r2, r3, asr r4
    1b20:	66664f6d 	strbtvs	r4, [r6], -sp, ror #30
    1b24:	00746573 	rsbseq	r6, r4, r3, ror r5
    1b28:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
    1b2c:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    1b30:	69466200 	stmdbvs	r6, {r9, sp, lr}^
    1b34:	4f747372 	svcmi	0x00747372
    1b38:	74657463 	strbtvc	r7, [r5], #-1123	; 0x463
    1b3c:	6b636f4c 	blvs	18dd874 <MV_CPU_LE+0x18dd873>
    1b40:	75006465 	strvc	r6, [r0, #-1125]	; 0x465
    1b44:	636f4c69 	cmnvs	pc, #26880	; 0x6900
    1b48:	5064656b 	rsbpl	r6, r4, fp, ror #10
    1b4c:	00737075 	rsbseq	r7, r3, r5, ror r0
    1b50:	6e694662 	cdpvs	6, 6, cr4, cr9, cr2, {3}
    1b54:	65446c61 	strbvs	r6, [r4, #-3169]	; 0xc61
    1b58:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1b5c:	6f4c6975 	svcvs	0x004c6975
    1b60:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    1b64:	006d7553 	rsbeq	r7, sp, r3, asr r5
    1b68:	68506975 	ldmdavs	r0, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1b6c:	4d657361 	stclmi	3, cr7, [r5, #-388]!	; 0xfffffe7c
    1b70:	75006e69 	strvc	r6, [r0, #-3689]	; 0xe69
    1b74:	6e694669 	cdpvs	6, 6, cr4, cr9, cr9, {3}
    1b78:	75536c61 	ldrbvc	r6, [r3, #-3169]	; 0xc61
    1b7c:	6975006d 	ldmdbvs	r5!, {r0, r2, r3, r5, r6}^
    1b80:	006d7553 	rsbeq	r7, sp, r3, asr r5
    1b84:	64416975 	strbvs	r6, [r1], #-2421	; 0x975
    1b88:	75610064 	strbvc	r0, [r1, #-100]!	; 0x64
    1b8c:	72645369 	rsbvc	r5, r4, #-1543503871	; 0xa4000001
    1b90:	61446d61 	cmpvs	r4, r1, ror #26
    1b94:	62006174 	andvs	r6, r0, #29
    1b98:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1b9c:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    1ba0:	4c736250 	ldclmi	2, cr6, [r3], #-320	; 0xfffffec0
    1ba4:	566b636f 	strbtpl	r6, [fp], -pc, ror #6
    1ba8:	70006c61 	andvc	r6, r0, r1, ror #24
    1bac:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    1bb0:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1bb4:	4d00726f 	stcmi	2, cr7, [r0, #-444]	; 0xfffffe44
    1bb8:	4c555f56 	mrrcmi	15, 5, r5, r5, cr6	; <UNPREDICTABLE>
    1bbc:	00474e4f 	subeq	r4, r7, pc, asr #28
    1bc0:	41637273 	smcmi	14115	; 0x3723
    1bc4:	00306464 	eorseq	r6, r0, r4, ror #8
    1bc8:	41637273 	smcmi	14115	; 0x3723
    1bcc:	00316464 	eorseq	r6, r1, r4, ror #8
    1bd0:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0x56e
    1bd4:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    1bd8:	00727450 	rsbseq	r7, r2, r0, asr r4
    1bdc:	65705362 	ldrbvs	r5, [r0, #-866]!	; 0x362
    1be0:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    1be4:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1be8:	00657261 	rsbeq	r7, r5, r1, ror #4
    1bec:	33637263 	cmncc	r3, #805306374	; 0x30000006
    1bf0:	73655232 	cmnvc	r5, #536870915	; 0x20000003
    1bf4:	00746c75 	rsbseq	r6, r4, r5, ror ip
    1bf8:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0x564
    1bfc:	00646441 	rsbeq	r6, r4, r1, asr #8
    1c00:	2d637273 	stclcs	2, cr7, [r3, #-460]!	; 0xfffffe34
    1c04:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1c08:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1c0c:	7264642f 	rsbvc	r6, r4, #788529152	; 0x2f000000
    1c10:	64735f33 	ldrbtvs	r5, [r3], #-3891	; 0xf33
    1c14:	2e6d6172 	mcrcs	1, 3, r6, cr13, cr2, {3}
    1c18:	69560063 	ldmdbvs	r6, {r0, r1, r5, r6}^
    1c1c:	64007472 	strvs	r7, [r0], #-1138	; 0x472
    1c20:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    1c24:	536d6172 	cmnpl	sp, #-2147483620	; 0x8000001c
    1c28:	426d6172 	rsbmi	r6, sp, #-2147483620	; 0x8000001c
    1c2c:	74737275 	ldrbtvc	r7, [r3], #-629	; 0x275
    1c30:	69756100 	ldmdbvs	r5!, {r8, sp, lr}^
    1c34:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1c38:	006e7265 	rsbeq	r7, lr, r5, ror #4
    1c3c:	445f564d 	ldrbmi	r5, [pc], #-1613	; 1c44 <MV_CPU_LE+0x1c43>
    1c40:	6100414d 	tstvs	r0, sp, asr #2
    1c44:	614d6975 	hvcvs	54933	; 0xd695
    1c48:	61506b73 	cmpvs	r0, r3, ror fp
    1c4c:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
    1c50:	7561006e 	strbvc	r0, [r1, #-110]!	; 0x6e
    1c54:	73625069 	cmnvc	r2, #105	; 0x69
    1c58:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1c5c:	70755065 	rsbsvc	r5, r5, r5, rrx
    1c60:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
    1c64:	44637243 	strbtmi	r7, [r3], #-579	; 0x243
    1c68:	6544616d 	strbvs	r6, [r4, #-365]	; 0x16d
    1c6c:	62006373 	andvs	r6, r0, #-872415231	; 0xcc000001
    1c70:	6b73614d 	blvs	1cda1ac <MV_CPU_LE+0x1cda1ab>
    1c74:	726f7800 	rsbvc	r7, pc, #0
    1c78:	6168635f 	cmnvs	r8, pc, asr r3
    1c7c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1c80:	7500745f 	strvc	r7, [r0, #-1119]	; 0x45f
    1c84:	74615069 	strbtvc	r5, [r1], #-105	; 0x69
    1c88:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1c8c:	006e654c 	rsbeq	r6, lr, ip, asr #10
    1c90:	435f564d 	cmpmi	pc, #80740352	; 0x4d00000
    1c94:	445f4352 	ldrbmi	r4, [pc], #-850	; 1c9c <MV_CPU_LE+0x1c9b>
    1c98:	445f414d 	ldrbmi	r4, [pc], #-333	; 1ca0 <MV_CPU_LE+0x1c9f>
    1c9c:	00435345 	subeq	r5, r3, r5, asr #6
    1ca0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1ca4:	61726453 	cmnvs	r2, r3, asr r4
    1ca8:	7269446d 	rsbvc	r4, r9, #1828716544	; 0x6d000000
    1cac:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    1cb0:	61706d6f 	cmnvs	r0, pc, ror #26
    1cb4:	64006572 	strvs	r6, [r0], #-1394	; 0x572
    1cb8:	50637365 	rsbpl	r7, r3, r5, ror #6
    1cbc:	64417968 	strbvs	r7, [r1], #-2408	; 0x968
    1cc0:	64007264 	strvs	r7, [r0], #-612	; 0x264
    1cc4:	46337264 	ldrtmi	r7, [r3], -r4, ror #4
    1cc8:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    1ccc:	694c314c 	stmdbvs	ip, {r2, r3, r6, r8, ip, sp}^
    1cd0:	6200656e 	andvs	r6, r0, #461373440	; 0x1b800000
    1cd4:	42726550 	rsbsmi	r6, r2, #335544320	; 0x14000000
    1cd8:	61447469 	cmpvs	r4, r9, ror #8
    1cdc:	75006174 	strvc	r6, [r0, #-372]	; 0x174
    1ce0:	6d655469 	stclvs	4, cr5, [r5, #-420]!	; 0xfffffe5c
    1ce4:	70755070 	rsbsvc	r5, r5, r0, ror r0
    1ce8:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
    1cec:	54726f58 	ldrbtpl	r6, [r2], #-3928	; 0xf58
    1cf0:	00657079 	rsbeq	r7, r5, r9, ror r0
    1cf4:	61566975 	cmpvs	r6, r5, ror r9
    1cf8:	75003172 	strvc	r3, [r0, #-370]	; 0x172
    1cfc:	72615669 	rsbvc	r5, r1, #110100480	; 0x6900000
    1d00:	69750032 	ldmdbvs	r5!, {r1, r4, r5}^
    1d04:	47707550 			; <UNDEFINED> instruction: 0x47707550
    1d08:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1d0c:	79620073 	stmdbvc	r2!, {r0, r1, r4, r5, r6}^
    1d10:	6e436574 	mcrvs	5, 2, r6, cr3, cr4, {3}
    1d14:	564d0074 			; <UNDEFINED> instruction: 0x564d0074
    1d18:	4352435f 	cmpmi	r2, #2080374785	; 0x7c000001
    1d1c:	62003233 	andvs	r3, r0, #805306371	; 0x30000003
    1d20:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    1d24:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1d28:	61686300 	cmnvs	r8, r0, lsl #6
    1d2c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1d30:	55697500 	strbpl	r7, [r9, #-1280]!	; 0x500
    1d34:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    1d38:	70755065 	rsbsvc	r5, r5, r5, rrx
    1d3c:	72646400 	rsbvc	r6, r4, #0
    1d40:	72645333 	rsbvc	r5, r4, #-872415232	; 0xcc000000
    1d44:	6f436d61 	svcvs	0x00436d61
    1d48:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    1d4c:	68630065 	stmdavs	r3!, {r0, r2, r5, r6}^
    1d50:	70006e61 	andvc	r6, r0, r1, ror #28
    1d54:	654e6975 	strbvs	r6, [lr, #-2421]	; 0x975
    1d58:	636f4c77 	cmnvs	pc, #30464	; 0x7700
    1d5c:	5064656b 	rsbpl	r6, r4, fp, ror #10
    1d60:	64007075 	strvs	r7, [r0], #-117	; 0x75
    1d64:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    1d68:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
    1d6c:	43736250 	cmnmi	r3, #5
    1d70:	61706d6f 	cmnvs	r0, pc, ror #26
    1d74:	73006572 	movwvc	r6, #1394	; 0x572
    1d78:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
    1d7c:	4c736250 	ldclmi	2, cr6, [r3], #-320	; 0xfffffec0
    1d80:	656b636f 	strbvs	r6, [fp, #-879]!	; 0x36f
    1d84:	6c615664 	stclvs	6, cr5, [r1], #-400	; 0xfffffe70
    1d88:	74006575 	strvc	r6, [r0], #-1397	; 0x575
    1d8c:	50747365 	rsbspl	r7, r4, r5, ror #6
    1d90:	00737075 	rsbseq	r7, r3, r5, ror r0
    1d94:	79426975 	stmdbvc	r2, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1d98:	75006574 	strvc	r6, [r0, #-1396]	; 0x574
    1d9c:	6e694c69 	cdpvs	12, 6, cr4, cr9, cr9, {3}
    1da0:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    1da4:	41707550 	cmnmi	r0, r0, asr r5
    1da8:	00726464 	rsbseq	r6, r2, r4, ror #8
    1dac:	63736564 	cmnvs	r3, #419430400	; 0x19000000
    1db0:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
    1db4:	00646e61 	rsbeq	r6, r4, r1, ror #28
    1db8:	5f726f78 	svcpl	0x00726f78
    1dbc:	74696177 	strbtvc	r6, [r9], #-375	; 0x177
    1dc0:	655f6e6f 	ldrbvs	r6, [pc, #-3695]	; f59 <MV_CPU_LE+0xf58>
    1dc4:	4d00676e 	stcmi	7, cr6, [r0, #-440]	; 0xfffffe48
    1dc8:	4f585f56 	svcmi	0x00585f56
    1dcc:	65720052 	ldrbvs	r0, [r2, #-82]!	; 0x52
    1dd0:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
    1dd4:	72646400 	rsbvc	r6, r4, #0
    1dd8:	69725733 	ldmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, ip, lr}^
    1ddc:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
    1de0:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1de4:	7753676e 	ldrbvc	r6, [r3, -lr, ror #14]
    1de8:	72646400 	rsbvc	r6, r4, #0
    1dec:	69725733 	ldmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, ip, lr}^
    1df0:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
    1df4:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1df8:	7748676e 	strbvc	r6, [r8, -lr, ror #14]
    1dfc:	72646400 	rsbvc	r6, r4, #0
    1e00:	69725733 	ldmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, ip, lr}^
    1e04:	69486574 	stmdbvs	r8, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1e08:	71657246 	cmnvc	r5, r6, asr #4
    1e0c:	00707553 	rsbseq	r7, r0, r3, asr r5
    1e10:	52697561 	rsbpl	r7, r9, #406847488	; 0x18400000
    1e14:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    1e18:	70007374 	andvc	r7, r0, r4, ror r3
    1e1c:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
    1e20:	0078614d 	rsbseq	r6, r8, sp, asr #2
    1e24:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1e28:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1e2c:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
    1e30:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    1e34:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
    1e38:	43656c67 	cmnmi	r5, #26368	; 0x6700
    1e3c:	72730073 	rsbsvc	r0, r3, #115	; 0x73
    1e40:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1e44:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1e48:	642f6c61 	strtvs	r6, [pc], #-3169	; 1e50 <MV_CPU_LE+0x1e4f>
    1e4c:	5f337264 	svcpl	0x00337264
    1e50:	74697277 	strbtvc	r7, [r9], #-631	; 0x277
    1e54:	656c5f65 	strbvs	r5, [ip, #-3941]!	; 0xf65
    1e58:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1e5c:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
    1e60:	43697500 	cmnmi	r9, #0
    1e64:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1e68:	70446200 	subvc	r6, r4, r0, lsl #4
    1e6c:	6c466564 	mcrrvs	5, 6, r6, r6, cr4
    1e70:	74006761 	strvc	r6, [r0], #-1889	; 0x761
    1e74:	436b6c43 	cmnmi	fp, #17152	; 0x4300
    1e78:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
    1e7c:	43740073 	cmnmi	r4, #115	; 0x73
    1e80:	69546b6c 	ldmdbvs	r4, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
    1e84:	00736b63 	rsbseq	r6, r3, r3, ror #22
    1e88:	535f564d 	cmppl	pc, #80740352	; 0x4d00000
    1e8c:	54524154 	ldrbpl	r4, [r2], #-340	; 0x154
    1e90:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
    1e94:	45726f58 	ldrbmi	r6, [r2, #-3928]!	; 0xf58
    1e98:	75006363 	strvc	r6, [r0, #-867]	; 0x363
    1e9c:	73614269 	cmnvc	r1, #-1879048186	; 0x90000006
    1ea0:	65730065 	ldrbvs	r0, [r3, #-101]!	; 0x65
    1ea4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1ea8:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    1eac:	646c6f00 	strbtvs	r6, [ip], #-3840	; 0xf00
    1eb0:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1eb4:	74730065 	ldrbtvc	r0, [r3], #-101	; 0x65
    1eb8:	50747261 	rsbspl	r7, r4, r1, ror #4
    1ebc:	69007274 	stmdbvs	r0, {r2, r4, r5, r6, r9, ip, sp, lr}
    1ec0:	5674696e 	ldrbtpl	r6, [r4], -lr, ror #18
    1ec4:	6f4c6c61 	svcvs	0x004c6c61
    1ec8:	69770077 	ldmdbvs	r7!, {r0, r1, r2, r4, r5, r6}^
    1ecc:	6d754e6e 	ldclvs	14, cr4, [r5, #-440]!	; 0xfffffe48
    1ed0:	61747300 	cmnvs	r4, r0, lsl #6
    1ed4:	75006574 	strvc	r6, [r0, #-1396]	; 0x574
    1ed8:	726f5869 	rsbvc	r5, pc, #6881280	; 0x690000
    1edc:	73676552 	cmnvc	r7, #343932928	; 0x14800000
    1ee0:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
    1ee4:	6b636142 	blvs	18da3f4 <MV_CPU_LE+0x18da3f3>
    1ee8:	69007075 	stmdbvs	r0, {r0, r2, r4, r5, r6, ip, sp, lr}
    1eec:	5674696e 	ldrbtpl	r6, [r4], -lr, ror #18
    1ef0:	69486c61 	stmdbvs	r8, {r0, r5, r6, sl, fp, sp, lr}^
    1ef4:	65006867 	strvs	r6, [r0, #-2151]	; 0x867
    1ef8:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
    1efc:	766d0065 	strbtvc	r0, [sp], -r5, rrx
    1f00:	43726f58 	cmnmi	r2, #352	; 0x160
    1f04:	536c7274 	cmnpl	ip, #1073741831	; 0x40000007
    1f08:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
    1f0c:	73795376 	cmnvc	r9, #-671088639	; 0xd8000001
    1f10:	49726f58 	ldmdbmi	r2!, {r3, r4, r6, r8, r9, sl, fp, sp, lr}^
    1f14:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1f18:	535f564d 	cmppl	pc, #80740352	; 0x4d00000
    1f1c:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
    1f20:	58697500 	stmdapl	r9!, {r8, sl, ip, sp, lr}^
    1f24:	6552726f 	ldrbvs	r7, [r2, #-623]	; 0x26f
    1f28:	614d7367 	cmpvs	sp, r7, ror #6
    1f2c:	61426b73 	hvcvs	9907	; 0x26b3
    1f30:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1f34:	5f564d00 	svcpl	0x00564d00
    1f38:	54534552 	ldrbpl	r4, [r3], #-1362	; 0x552
    1f3c:	00545241 	subseq	r5, r4, r1, asr #4
    1f40:	585f564d 	ldmdapl	pc, {r0, r2, r3, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    1f44:	4f5f524f 	svcmi	0x005f524f
    1f48:	52524556 	subspl	r4, r2, #360710144	; 0x15800000
    1f4c:	5f454449 	svcpl	0x00454449
    1f50:	47524154 			; <UNDEFINED> instruction: 0x47524154
    1f54:	74005445 	strvc	r5, [r0], #-1093	; 0x445
    1f58:	006b6c43 	rsbeq	r6, fp, r3, asr #24
    1f5c:	54726f78 	ldrbtpl	r6, [r2], #-3960	; 0xf78
    1f60:	00657079 	rsbeq	r7, r5, r9, ror r0
    1f64:	6f58766d 	svcvs	0x0058766d
    1f68:	61725472 	cmnvs	r2, r2, ror r4
    1f6c:	6566736e 	strbvs	r7, [r6, #-878]!	; 0x36e
    1f70:	61740072 	cmnvs	r4, r2, ror r0
    1f74:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
    1f78:	524f5800 	subpl	r5, pc, #0
    1f7c:	58454e5f 	stmdapl	r5, {r0, r1, r2, r3, r4, r6, r9, sl, fp, lr}^
    1f80:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    1f84:	6d004353 	stcvs	3, cr4, [r0, #-332]	; 0xfffffeb4
    1f88:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    1f8c:	43636345 	cmnmi	r3, #335544321	; 0x14000001
    1f90:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
    1f94:	58697500 	stmdapl	r9!, {r8, sl, ip, sp, lr}^
    1f98:	6552726f 	ldrbvs	r7, [r2, #-623]	; 0x26f
    1f9c:	61427367 	cmpvs	r2, r7, ror #6
    1fa0:	61426573 	hvcvs	9811	; 0x2653
    1fa4:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1fa8:	524f5800 	subpl	r5, pc, #0
    1fac:	5453445f 	ldrbpl	r4, [r3], #-1119	; 0x45f
    1fb0:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    1fb4:	564d0052 			; <UNDEFINED> instruction: 0x564d0052
    1fb8:	4f54535f 	svcmi	0x0054535f
    1fbc:	6f780050 	svcvs	0x00780050
    1fc0:	61684372 	smcvs	33842	; 0x8432
    1fc4:	74506e69 	ldrbvc	r6, [r0], #-3689	; 0xe69
    1fc8:	58700072 	ldmdapl	r0!, {r1, r4, r5, r6}^
    1fcc:	6345726f 	movtvs	r7, #21103	; 0x526f
    1fd0:	6e6f4363 	cdpvs	3, 6, cr4, cr15, cr3, {3}
    1fd4:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fd8:	43726f78 	cmnmi	r2, #480	; 0x1e0
    1fdc:	4e6e6168 	wmaxshmi	wr6, wr14, wr8
    1fe0:	78006d75 	stmdavc	r0, {r0, r2, r4, r5, r6, r8, sl, fp, sp, lr}
    1fe4:	7443726f 	strbvc	r7, [r3], #-623	; 0x26f
    1fe8:	6d006c72 	stcvs	12, cr6, [r0, #-456]	; 0xfffffe38
    1fec:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    1ff0:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
    1ff4:	65646972 	strbvs	r6, [r4, #-2418]!	; 0x972
    1ff8:	00746553 	rsbseq	r6, r4, r3, asr r5
    1ffc:	43766d5f 	cmnmi	r6, #6080	; 0x17c0
    2000:	616d6d6f 	cmnvs	sp, pc, ror #26
    2004:	6d00646e 	stcvs	4, cr6, [r0, #-440]	; 0xfffffe48
    2008:	73795376 	cmnvc	r9, #-671088639	; 0xd8000001
    200c:	46726f58 	uhsaxmi	r6, r2, r8
    2010:	73696e69 	cmnvc	r9, #1680	; 0x690
    2014:	564d0068 	strbpl	r0, [sp], -r8, rrx
    2018:	5541505f 	strbpl	r5, [r1, #-95]	; 0x5f
    201c:	53004553 	movwpl	r4, #1363	; 0x553
    2020:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    2024:	30524444 	subscc	r4, r2, r4, asr #8
    2028:	43525300 	cmpmi	r2, #0
    202c:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    2030:	53003152 	movwpl	r3, #338	; 0x152
    2034:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    2038:	32524444 	subscc	r4, r2, #1140850688	; 0x44000000
    203c:	43525300 	cmpmi	r2, #0
    2040:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    2044:	53003352 	movwpl	r3, #850	; 0x352
    2048:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    204c:	34524444 	ldrbcc	r4, [r2], #-1092	; 0x444
    2050:	43525300 	cmpmi	r2, #0
    2054:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    2058:	53003552 	movwpl	r3, #1362	; 0x552
    205c:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    2060:	36524444 	ldrbcc	r4, [r2], -r4, asr #8
    2064:	43525300 	cmpmi	r2, #0
    2068:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    206c:	70003752 	andvc	r3, r0, r2, asr r7
    2070:	6f697265 	svcvs	0x00697265
    2074:	45636964 	strbmi	r6, [r3, #-2404]!	; 0x964
    2078:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
    207c:	72730065 	rsbsvc	r0, r3, #101	; 0x65
    2080:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    2084:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2088:	6d2f6c61 	stcvs	12, cr6, [pc, #-388]!	; 1f0c <MV_CPU_LE+0x1f0b>
    208c:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    2090:	4d00632e 	stcmi	3, cr6, [r0, #-184]	; 0xffffff48
    2094:	4f435f56 	svcmi	0x00435f56
    2098:	4e414d4d 	cdpmi	13, 4, cr4, cr1, cr13, {2}
    209c:	766d0044 	strbtvc	r0, [sp], -r4, asr #32
    20a0:	45726f58 	ldrbmi	r6, [r2, #-3928]!	; 0xf58
    20a4:	75436363 	strbvc	r6, [r3, #-867]	; 0x363
    20a8:	69547272 	ldmdbvs	r4, {r1, r4, r5, r6, r9, ip, sp, lr}^
    20ac:	4772656d 	ldrbmi	r6, [r2, -sp, ror #10]!
    20b0:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
    20b4:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    20b8:	496d654d 	stmdbmi	sp!, {r0, r2, r3, r6, r8, sl, sp, lr}^
    20bc:	0074696e 	rsbseq	r6, r4, lr, ror #18
    20c0:	6f58766d 	svcvs	0x0058766d
    20c4:	6c614872 	stclvs	8, cr4, [r1], #-456	; 0xfffffe38
    20c8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    20cc:	5f564d00 	svcpl	0x00564d00
    20d0:	5f524f58 	svcpl	0x00524f58
    20d4:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
    20d8:	73656400 	cmnvc	r5, #0
    20dc:	72745074 	rsbsvc	r5, r4, #116	; 0x74
    20e0:	58766d00 	ldmdapl	r6!, {r8, sl, fp, sp, lr}^
    20e4:	7453726f 	ldrbvc	r7, [r3], #-623	; 0x26f
    20e8:	47657461 	strbmi	r7, [r5, -r1, ror #8]!
    20ec:	4d007465 	stcmi	4, cr7, [r0, #-404]	; 0xfffffe6c
    20f0:	4f585f56 	svcmi	0x00585f56
    20f4:	43455f52 	movtmi	r5, #24402	; 0x5f52
    20f8:	766d0043 	strbtvc	r0, [sp], -r3, asr #32
    20fc:	43726f58 	cmnmi	r2, #352	; 0x160
    2100:	616d6d6f 	cmnvs	sp, pc, ror #26
    2104:	6553646e 	ldrbvs	r6, [r3, #-1134]	; 0x46e
    2108:	6d5f0074 	wldrhvs	wr0, [pc, #-116]
    210c:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    2110:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
    2114:	65646972 	strbvs	r6, [r4, #-2418]!	; 0x972
    2118:	67726154 			; <UNDEFINED> instruction: 0x67726154
    211c:	64007465 	strvs	r7, [r0], #-1125	; 0x465
    2120:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    2124:	6f4c7366 	svcvs	0x004c7366
    2128:	69483277 	stmdbvs	r8, {r0, r1, r2, r4, r5, r6, r9, ip, sp}^
    212c:	73006867 	movwvc	r6, #2151	; 0x867
    2130:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    2134:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2138:	2f6c616e 	svccs	0x006c616e
    213c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    2140:	7366645f 	cmnvc	r6, #1593835520	; 0x5f000000
    2144:	6400632e 	strvs	r6, [r0], #-814	; 0x32e
    2148:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    214c:	69487366 	stmdbvs	r8, {r1, r2, r5, r6, r8, r9, ip, sp, lr}^
    2150:	4c326867 	ldcmi	8, cr6, [r2], #-412	; 0xfffffe64
    2154:	7500776f 	strvc	r7, [r0, #-1903]	; 0x76f
    2158:	65724669 	ldrbvs	r4, [r2, #-1641]!	; 0x669
    215c:	72615071 	rsbvc	r5, r1, #113	; 0x71
    2160:	72646400 	rsbvc	r6, r4, #0
    2164:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
    2168:	71657246 	cmnvc	r5, r6, asr #4
    216c:	61726150 	cmnvs	r2, r0, asr r1
    2170:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
    2174:	5f730072 	svcpl	0x00730072
    2178:	65436961 	strbvs	r6, [r3, #-2401]	; 0x961
    217c:	6172746e 	cmnvs	r2, lr, ror #8
    2180:	617a696c 	cmnvs	sl, ip, ror #18
    2184:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2188:	4c776f4c 	ldclmi	15, cr6, [r7], #-304	; 0xfffffed0
    218c:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    2190:	72646400 	rsbvc	r6, r4, #0
    2194:	6e694633 	mcrvs	6, 3, r4, cr9, cr3, {1}
    2198:	6c644164 	wstrdvs	wr4, [r4], #-400	; 0xfffffe70
    219c:	6d694c6c 	stclvs	12, cr4, [r9, #-432]!	; 0xfffffe50
    21a0:	00737469 	rsbseq	r7, r3, r9, ror #8
    21a4:	41707570 	cmnmi	r0, r0, ror r5
    21a8:	4c6c6c44 	stclmi	12, cr6, [ip], #-272	; 0xfffffef0
    21ac:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    21b0:	61745373 	cmnvs	r4, r3, ror r3
    21b4:	465f6574 			; <UNDEFINED> instruction: 0x465f6574
    21b8:	004c4941 	subeq	r4, ip, r1, asr #18
    21bc:	70536975 	subsvc	r6, r3, r5, ror r9
    21c0:	61696365 	cmnvs	r9, r5, ror #6
    21c4:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
    21c8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    21cc:	00707550 	rsbseq	r7, r0, r0, asr r5
    21d0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    21d4:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
    21d8:	61437265 	cmpvs	r3, r5, ror #4
    21dc:	7000636c 	andvc	r6, r0, ip, ror #6
    21e0:	44417075 	strbmi	r7, [r1], #-117	; 0x75
    21e4:	694c6c6c 	stmdbvs	ip, {r2, r3, r5, r6, sl, fp, sp, lr}^
    21e8:	7374696d 	cmnvc	r4, #1785856	; 0x1b4000
    21ec:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    21f0:	41465f65 	cmpmi	r6, r5, ror #30
    21f4:	415f4c49 	cmpmi	pc, r9, asr #24
    21f8:	52455446 	subpl	r5, r5, #1174405120	; 0x46000000
    21fc:	5341505f 	movtpl	r5, #4191	; 0x105f
    2200:	69750053 	ldmdbvs	r5!, {r0, r1, r4, r6}^
    2204:	4d707550 	ldclmi	5, cr7, [r0, #-320]!	; 0xfffffec0
    2208:	006b7361 	rsbeq	r7, fp, r1, ror #6
    220c:	70536975 	subsvc	r6, r3, r5, ror r9
    2210:	61696365 	cmnvs	r9, r5, ror #6
    2214:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
    2218:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    221c:	70755049 	rsbsvc	r5, r5, r9, asr #32
    2220:	72646400 	rsbvc	r6, r4, #0
    2224:	65705333 	ldrbvs	r5, [r0, #-819]!	; 0x333
    2228:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    222c:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    2230:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    2234:	72616553 	rsbvc	r6, r1, #348127232	; 0x14c00000
    2238:	70006863 	andvc	r6, r0, r3, ror #16
    223c:	7a695362 	bvc	1a56fcc <MV_CPU_LE+0x1a56fcb>
    2240:	6c615665 	stclvs	6, cr5, [r1], #-404	; 0xfffffe6c
    2244:	64006469 	strvs	r6, [r0], #-1129	; 0x469
    2248:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    224c:	65437371 	strbvs	r7, [r3, #-881]	; 0x371
    2250:	6172746e 	cmnvs	r2, lr, ror #8
    2254:	617a696c 	cmnvs	sl, ip, ror #18
    2258:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    225c:	75007852 	strvc	r7, [r0, #-2130]	; 0x852
    2260:	72754369 	rsbsvc	r4, r5, #-1543503871	; 0xa4000001
    2264:	6c644172 	wstrdvs	wr4, [r4], #-456	; 0xfffffe38
    2268:	6464006c 	strbtvs	r0, [r4], #-108	; 0x6c
    226c:	68433372 	stmdavs	r3, {r1, r4, r5, r6, r8, r9, ip, sp}^
    2270:	576b6365 	strbpl	r6, [fp, -r5, ror #6]!
    2274:	6f646e69 	svcvs	0x00646e69
    2278:	6d694c77 	stclvs	12, cr4, [r9, #-476]!	; 0xfffffe24
    227c:	00737469 	rsbseq	r7, r3, r9, ror #8
    2280:	61506975 	cmpvs	r0, r5, ror r9
    2284:	75507373 	ldrbvc	r7, [r0, #-883]	; 0x373
    2288:	69007370 	stmdbvs	r0, {r4, r5, r6, r8, r9, ip, sp, lr}
    228c:	6c646441 	stclvs	4, cr6, [r4], #-260	; 0xfffffefc
    2290:	006c6156 	rsbeq	r6, ip, r6, asr r1
    2294:	64416975 	strbvs	r6, [r1], #-2421	; 0x975
    2298:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    229c:	56747261 	ldrbtpl	r7, [r4], -r1, ror #4
    22a0:	73006c61 	movwvc	r6, #3169	; 0xc61
    22a4:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    22a8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    22ac:	2f6c616e 	svccs	0x006c616e
    22b0:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    22b4:	7371645f 	cmnvc	r1, #1593835520	; 0x5f000000
    22b8:	6400632e 	strvs	r6, [r0], #-814	; 0x32e
    22bc:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    22c0:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
    22c4:	61506c61 	cmpvs	r0, r1, ror #24
    22c8:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
    22cc:	5349496e 	movtpl	r4, #39278	; 0x996e
    22d0:	63726165 	cmnvs	r2, #1073741849	; 0x40000019
    22d4:	5f730068 	svcpl	0x00730068
    22d8:	65436961 	strbvs	r6, [r3, #-2401]	; 0x961
    22dc:	6172746e 	cmnvs	r2, lr, ror #8
    22e0:	617a696c 	cmnvs	sl, ip, ror #18
    22e4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    22e8:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
    22ec:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    22f0:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
    22f4:	6c6c6441 	stclvs	4, cr6, [ip], #-260	; 0xfffffefc
    22f8:	56646e45 	strbtpl	r6, [r4], -r5, asr #28
    22fc:	75006c61 	strvc	r6, [r0, #-3169]	; 0xc61
    2300:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    2304:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    2308:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    230c:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    2310:	70755049 	rsbsvc	r5, r5, r9, asr #32
    2314:	41697500 	cmnmi	r9, r0, lsl #10
    2318:	496c6c64 	stmdbmi	ip!, {r2, r5, r6, sl, fp, sp, lr}^
    231c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    2320:	41697500 	cmnmi	r9, r0, lsl #10
    2324:	416c6c64 	cmnmi	ip, r4, ror #24
    2328:	00726464 	rsbseq	r6, r2, r4, ror #8
    232c:	69566975 	ldmdbvs	r6, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    2330:	6d697463 	stclvs	4, cr7, [r9, #-396]!	; 0xfffffe74
    2334:	64007144 	strvs	r7, [r0], #-324	; 0x144
    2338:	4c337264 	ldcmi	2, cr7, [r3], #-400	; 0xfffffe70
    233c:	4464616f 	strbtmi	r6, [r4], #-367	; 0x16f
    2340:	61505351 	cmpvs	r0, r1, asr r3
    2344:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
    2348:	6400736e 	strvs	r7, [r0], #-878	; 0x36e
    234c:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    2350:	71447465 	cmpvc	r4, r5, ror #8
    2354:	6e654373 	mcrvs	3, 3, r4, cr5, cr3, {3}
    2358:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
    235c:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
    2360:	526e6f69 	rsbpl	r6, lr, #420	; 0x1a4
    2364:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    2368:	75007374 	strvc	r7, [r0, #-884]	; 0x374
    236c:	67694869 	strbvs	r4, [r9, -r9, ror #16]!
    2370:	6d694c68 	stclvs	12, cr4, [r9, #-416]!	; 0xfffffe60
    2374:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    2378:	776f4c69 	strbvc	r4, [pc, -r9, ror #24]!
    237c:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    2380:	65610074 	strbvs	r0, [r1, #-116]!	; 0x74
    2384:	41707550 	cmnmi	r0, r0, asr r5
    2388:	4c6c6c44 	stclmi	12, cr6, [ip], #-272	; 0xfffffef0
    238c:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    2390:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2394:	75700065 	ldrbvc	r0, [r0, #-101]!	; 0x65
    2398:	6c444170 	wstrdvs	wr4, [r4], #-448	; 0xfffffe40
    239c:	6d694c6c 	stclvs	12, cr4, [r9, #-432]!	; 0xfffffe50
    23a0:	53737469 	cmnpl	r3, #1761607680	; 0x69000000
    23a4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    23a8:	5341505f 	movtpl	r5, #4191	; 0x105f
    23ac:	69750053 	ldmdbvs	r5!, {r0, r1, r4, r6}^
    23b0:	5577654e 	ldrbpl	r6, [r7, #-1358]!	; 0x54e
    23b4:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    23b8:	7075506b 	rsbsvc	r5, r5, fp, rrx
    23bc:	70757000 	rsbsvc	r7, r5, r0
    23c0:	6c6c4441 	stclvs	4, cr4, [ip], #-260	; 0xfffffefc
    23c4:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    23c8:	74537374 	ldrbvc	r7, [r3], #-884	; 0x374
    23cc:	00657461 	rsbeq	r7, r5, r1, ror #8
    23d0:	6f436975 	svcvs	0x00436975
    23d4:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    23d8:	6c615665 	stclvs	6, cr5, [r1], #-404	; 0xfffffe6c
    23dc:	75006575 	strvc	r6, [r0, #-1397]	; 0x575
    23e0:	6c615669 	stclvs	6, cr5, [r1], #-420	; 0xfffffe5c
    23e4:	75506469 	ldrbvc	r6, [r0, #-1129]	; 0x469
    23e8:	64007370 	strvs	r7, [r0], #-880	; 0x370
    23ec:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    23f0:	65437371 	strbvs	r7, [r3, #-881]	; 0x371
    23f4:	6172746e 	cmnvs	r2, lr, ror #8
    23f8:	617a696c 	cmnvs	sl, ip, ror #18
    23fc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2400:	61007854 	tstvs	r0, r4, asr r8
    2404:	70536975 	subsvc	r6, r3, r5, ror r9
    2408:	61696365 	cmnvs	r9, r5, ror #6
    240c:	7365526c 	cmnvc	r5, #-1073741818	; 0xc0000006
    2410:	00746c75 	rsbseq	r6, r4, r5, ror ip
    2414:	6e695762 	cdpvs	7, 6, cr5, cr9, cr2, {3}
    2418:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
    241c:	55620064 	strbpl	r0, [r2, #-100]!	; 0x64
    2420:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2424:	6e695765 	cdpvs	7, 6, cr5, cr9, cr5, {3}
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	wstrbvc	wr0, [r2], #-1
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000018 	andeq	r0, r0, r8, lsl r0
      14:	00000000 	andeq	r0, r0, r0
      18:	400040b0 	strhmi	r4, [r0], -r0
      1c:	0000001c 	andeq	r0, r0, ip, lsl r0
      20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
      24:	180e4101 	stmdane	lr, {r0, r8, lr}
      28:	00070d41 	andeq	r0, r7, r1, asr #26
      2c:	0000001c 	andeq	r0, r0, ip, lsl r0
      30:	00000000 	andeq	r0, r0, r0
      34:	400040cc 	andmi	r4, r0, ip, asr #1
      38:	00000404 	andeq	r0, r0, r4, lsl #8
      3c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      40:	41028701 	tstmi	r2, r1, lsl #14
      44:	4101900e 	tstmi	r1, lr
      48:	0180070c 	orreq	r0, r0, ip, lsl #14
      4c:	0000001c 	andeq	r0, r0, ip, lsl r0
      50:	00000000 	andeq	r0, r0, r0
      54:	400044d0 	ldrdmi	r4, [r0], -r0
      58:	00000052 	andeq	r0, r0, r2, asr r0
      5c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      60:	41028701 	tstmi	r2, r1, lsl #14
      64:	0d41100e 	wstrheq	wr1, [r1, #-14]
      68:	00000007 	andeq	r0, r0, r7
      6c:	0000001c 	andeq	r0, r0, ip, lsl r0
      70:	00000000 	andeq	r0, r0, r0
      74:	40004524 	andmi	r4, r0, r4, lsr #10
      78:	00000052 	andeq	r0, r0, r2, asr r0
      7c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      80:	41028701 	tstmi	r2, r1, lsl #14
      84:	0d41100e 	wstrheq	wr1, [r1, #-14]
      88:	00000007 	andeq	r0, r0, r7
      8c:	0000001c 	andeq	r0, r0, ip, lsl r0
      90:	00000000 	andeq	r0, r0, r0
      94:	40004578 	andmi	r4, r0, r8, ror r5
      98:	00000060 	andeq	r0, r0, r0, rrx
      9c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      a0:	41028701 	tstmi	r2, r1, lsl #14
      a4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
      a8:	00000007 	andeq	r0, r0, r7
      ac:	0000001c 	andeq	r0, r0, ip, lsl r0
      b0:	00000000 	andeq	r0, r0, r0
      b4:	400045d8 	ldrdmi	r4, [r0], -r8
      b8:	00000052 	andeq	r0, r0, r2, asr r0
      bc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      c0:	41028701 	tstmi	r2, r1, lsl #14
      c4:	0d41200e 	wstrheq	wr2, [r1, #-14]
      c8:	00000007 	andeq	r0, r0, r7
      cc:	0000001c 	andeq	r0, r0, ip, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	4000462c 	andmi	r4, r0, ip, lsr #12
      d8:	00000090 	muleq	r0, r0, r0
      dc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
      e0:	41028701 	tstmi	r2, r1, lsl #14
      e4:	0d41100e 	wstrheq	wr1, [r1, #-14]
      e8:	00000007 	andeq	r0, r0, r7
      ec:	0000001c 	andeq	r0, r0, ip, lsl r0
      f0:	00000000 	andeq	r0, r0, r0
      f4:	400046bc 			; <UNDEFINED> instruction: 0x400046bc
      f8:	000000ac 	andeq	r0, r0, ip, lsr #1
      fc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     100:	41028701 	tstmi	r2, r1, lsl #14
     104:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     108:	00000007 	andeq	r0, r0, r7
     10c:	0000001c 	andeq	r0, r0, ip, lsl r0
     110:	00000000 	andeq	r0, r0, r0
     114:	40004768 	andmi	r4, r0, r8, ror #14
     118:	00000062 	andeq	r0, r0, r2, rrx
     11c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     120:	41028701 	tstmi	r2, r1, lsl #14
     124:	0d41200e 	wstrheq	wr2, [r1, #-14]
     128:	00000007 	andeq	r0, r0, r7
     12c:	00000018 	andeq	r0, r0, r8, lsl r0
     130:	00000000 	andeq	r0, r0, r0
     134:	400047cc 	andmi	r4, r0, ip, asr #15
     138:	00000090 	muleq	r0, r0, r0
     13c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     140:	100e4101 	andne	r4, lr, r1, lsl #2
     144:	00070d41 	andeq	r0, r7, r1, asr #26
     148:	00000018 	andeq	r0, r0, r8, lsl r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	4000485c 	andmi	r4, r0, ip, asr r8
     154:	000000a0 	andeq	r0, r0, r0, lsr #1
     158:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     15c:	100e4101 	andne	r4, lr, r1, lsl #2
     160:	00070d41 	andeq	r0, r7, r1, asr #26
     164:	0000001c 	andeq	r0, r0, ip, lsl r0
     168:	00000000 	andeq	r0, r0, r0
     16c:	400048fc 	strdmi	r4, [r0], -ip
     170:	00000054 	andeq	r0, r0, r4, asr r0
     174:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     178:	41028701 	tstmi	r2, r1, lsl #14
     17c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     180:	00000007 	andeq	r0, r0, r7
     184:	00000018 	andeq	r0, r0, r8, lsl r0
     188:	00000000 	andeq	r0, r0, r0
     18c:	40004950 	andmi	r4, r0, r0, asr r9
     190:	00000020 	andeq	r0, r0, r0, lsr #32
     194:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     198:	41028701 	tstmi	r2, r1, lsl #14
     19c:	0000070d 	andeq	r0, r0, sp, lsl #14
     1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	40004970 	andmi	r4, r0, r0, ror r9
     1ac:	00000026 	andeq	r0, r0, r6, lsr #32
     1b0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     1b4:	41028701 	tstmi	r2, r1, lsl #14
     1b8:	0d41100e 	wstrheq	wr1, [r1, #-14]
     1bc:	00000007 	andeq	r0, r0, r7
     1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	40004998 	mulmi	r0, r8, r9
     1cc:	0000014a 	andeq	r0, r0, sl, asr #2
     1d0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     1d4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     1d8:	300e4103 	andcc	r4, lr, r3, lsl #2
     1dc:	00070d41 	andeq	r0, r7, r1, asr #26
     1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	40004ae4 	andmi	r4, r0, r4, ror #21
     1ec:	0000009e 	muleq	r0, lr, r0
     1f0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     1f4:	41028701 	tstmi	r2, r1, lsl #14
     1f8:	0d41200e 	wstrheq	wr2, [r1, #-14]
     1fc:	00000007 	andeq	r0, r0, r7
     200:	0000000c 	andeq	r0, r0, ip
     204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     208:	7c020001 	wstrbvc	wr0, [r2], #-1
     20c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     210:	00000018 	andeq	r0, r0, r8, lsl r0
     214:	00000200 	andeq	r0, r0, r0, lsl #4
     218:	40004b84 	andmi	r4, r0, r4, lsl #23
     21c:	0000001c 	andeq	r0, r0, ip, lsl r0
     220:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     224:	180e4101 	stmdane	lr, {r0, r8, lr}
     228:	00070d41 	andeq	r0, r7, r1, asr #26
     22c:	00000014 	andeq	r0, r0, r4, lsl r0
     230:	00000200 	andeq	r0, r0, r0, lsl #4
     234:	40004ba0 	andmi	r4, r0, r0, lsr #23
     238:	00000010 	andeq	r0, r0, r0, lsl r0
     23c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     240:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     244:	00000018 	andeq	r0, r0, r8, lsl r0
     248:	00000200 	andeq	r0, r0, r0, lsl #4
     24c:	40004bb0 			; <UNDEFINED> instruction: 0x40004bb0
     250:	00000036 	andeq	r0, r0, r6, lsr r0
     254:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     258:	41028701 	tstmi	r2, r1, lsl #14
     25c:	0000070d 	andeq	r0, r0, sp, lsl #14
     260:	0000001c 	andeq	r0, r0, ip, lsl r0
     264:	00000200 	andeq	r0, r0, r0, lsl #4
     268:	40004be8 	andmi	r4, r0, r8, ror #23
     26c:	0000008c 	andeq	r0, r0, ip, lsl #1
     270:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     274:	41028701 	tstmi	r2, r1, lsl #14
     278:	0c41380e 	mcrreq	8, 0, r3, r1, cr14
     27c:	00003007 	andeq	r3, r0, r7
     280:	0000001c 	andeq	r0, r0, ip, lsl r0
     284:	00000200 	andeq	r0, r0, r0, lsl #4
     288:	40004c74 	andmi	r4, r0, r4, ror ip
     28c:	000000f8 	strdeq	r0, [r0], -r8
     290:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     294:	41028701 	tstmi	r2, r1, lsl #14
     298:	0c41380e 	mcrreq	8, 0, r3, r1, cr14
     29c:	00003007 	andeq	r3, r0, r7
     2a0:	00000014 	andeq	r0, r0, r4, lsl r0
     2a4:	00000200 	andeq	r0, r0, r0, lsl #4
     2a8:	40004d6c 	andmi	r4, r0, ip, ror #26
     2ac:	00000018 	andeq	r0, r0, r8, lsl r0
     2b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     2b4:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     2b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2bc:	00000200 	andeq	r0, r0, r0, lsl #4
     2c0:	40004d84 	andmi	r4, r0, r4, lsl #27
     2c4:	00000074 	andeq	r0, r0, r4, ror r0
     2c8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     2cc:	41028701 	tstmi	r2, r1, lsl #14
     2d0:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     2d4:	00000007 	andeq	r0, r0, r7
     2d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2dc:	00000200 	andeq	r0, r0, r0, lsl #4
     2e0:	40004df8 	strdmi	r4, [r0], -r8
     2e4:	0000002c 	andeq	r0, r0, ip, lsr #32
     2e8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     2ec:	41028701 	tstmi	r2, r1, lsl #14
     2f0:	0d41100e 	wstrheq	wr1, [r1, #-14]
     2f4:	00000007 	andeq	r0, r0, r7
     2f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     2fc:	00000200 	andeq	r0, r0, r0, lsl #4
     300:	40004e24 	andmi	r4, r0, r4, lsr #28
     304:	000001c4 	andeq	r0, r0, r4, asr #3
     308:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     30c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     310:	300e4103 	andcc	r4, lr, r3, lsl #2
     314:	00070d41 	andeq	r0, r7, r1, asr #26
     318:	00000018 	andeq	r0, r0, r8, lsl r0
     31c:	00000200 	andeq	r0, r0, r0, lsl #4
     320:	40004fe8 	andmi	r4, r0, r8, ror #31
     324:	0000006e 	andeq	r0, r0, lr, rrx
     328:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     32c:	41028701 	tstmi	r2, r1, lsl #14
     330:	0000070d 	andeq	r0, r0, sp, lsl #14
     334:	00000018 	andeq	r0, r0, r8, lsl r0
     338:	00000200 	andeq	r0, r0, r0, lsl #4
     33c:	40005058 	andmi	r5, r0, r8, asr r0
     340:	0000006e 	andeq	r0, r0, lr, rrx
     344:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     348:	41028701 	tstmi	r2, r1, lsl #14
     34c:	0000070d 	andeq	r0, r0, sp, lsl #14
     350:	0000001c 	andeq	r0, r0, ip, lsl r0
     354:	00000200 	andeq	r0, r0, r0, lsl #4
     358:	400050c8 	andmi	r5, r0, r8, asr #1
     35c:	0000004c 	andeq	r0, r0, ip, asr #32
     360:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     364:	41028701 	tstmi	r2, r1, lsl #14
     368:	0d41100e 	wstrheq	wr1, [r1, #-14]
     36c:	00000007 	andeq	r0, r0, r7
     370:	00000018 	andeq	r0, r0, r8, lsl r0
     374:	00000200 	andeq	r0, r0, r0, lsl #4
     378:	40005114 	andmi	r5, r0, r4, lsl r1
     37c:	00000046 	andeq	r0, r0, r6, asr #32
     380:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     384:	100e4101 	andne	r4, lr, r1, lsl #2
     388:	00070d41 	andeq	r0, r7, r1, asr #26
     38c:	00000020 	andeq	r0, r0, r0, lsr #32
     390:	00000200 	andeq	r0, r0, r0, lsl #4
     394:	4000515c 	andmi	r5, r0, ip, asr r1
     398:	00001f38 	andeq	r1, r0, r8, lsr pc
     39c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     3a0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     3a4:	e00e4203 	and	r4, lr, r3, lsl #4
     3a8:	070c410b 	streq	r4, [ip, -fp, lsl #2]
     3ac:	00000bd8 	ldrdeq	r0, [r0], -r8
     3b0:	0000000c 	andeq	r0, r0, ip
     3b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     3b8:	7c020001 	wstrbvc	wr0, [r2], #-1
     3bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     3c0:	00000018 	andeq	r0, r0, r8, lsl r0
     3c4:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     3c8:	40007094 	mulmi	r0, r4, r0
     3cc:	0000001c 	andeq	r0, r0, ip, lsl r0
     3d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     3d4:	180e4101 	stmdane	lr, {r0, r8, lr}
     3d8:	00070d41 	andeq	r0, r7, r1, asr #26
     3dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     3e0:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     3e4:	400070b0 	strhmi	r7, [r0], -r0
     3e8:	000000cc 	andeq	r0, r0, ip, asr #1
     3ec:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     3f0:	41028701 	tstmi	r2, r1, lsl #14
     3f4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     3f8:	00000007 	andeq	r0, r0, r7
     3fc:	00000018 	andeq	r0, r0, r8, lsl r0
     400:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     404:	4000717c 	andmi	r7, r0, ip, ror r1
     408:	00000034 	andeq	r0, r0, r4, lsr r0
     40c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     410:	180e4101 	stmdane	lr, {r0, r8, lr}
     414:	00070d41 	andeq	r0, r7, r1, asr #26
     418:	0000001c 	andeq	r0, r0, ip, lsl r0
     41c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     420:	400071b0 			; <UNDEFINED> instruction: 0x400071b0
     424:	00000040 	andeq	r0, r0, r0, asr #32
     428:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     42c:	41028701 	tstmi	r2, r1, lsl #14
     430:	0d41100e 	wstrheq	wr1, [r1, #-14]
     434:	00000007 	andeq	r0, r0, r7
     438:	0000001c 	andeq	r0, r0, ip, lsl r0
     43c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     440:	400071f0 	strdmi	r7, [r0], -r0
     444:	000000b6 	strheq	r0, [r0], -r6
     448:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     44c:	41028701 	tstmi	r2, r1, lsl #14
     450:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     454:	00000007 	andeq	r0, r0, r7
     458:	00000018 	andeq	r0, r0, r8, lsl r0
     45c:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     460:	400072a8 	andmi	r7, r0, r8, lsr #5
     464:	00000032 	andeq	r0, r0, r2, lsr r0
     468:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     46c:	100e4101 	andne	r4, lr, r1, lsl #2
     470:	00070d41 	andeq	r0, r7, r1, asr #26
     474:	00000018 	andeq	r0, r0, r8, lsl r0
     478:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     47c:	400072dc 	ldrdmi	r7, [r0], -ip
     480:	00000026 	andeq	r0, r0, r6, lsr #32
     484:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     488:	100e4101 	andne	r4, lr, r1, lsl #2
     48c:	00070d41 	andeq	r0, r7, r1, asr #26
     490:	0000000c 	andeq	r0, r0, ip
     494:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     498:	7c020001 	wstrbvc	wr0, [r2], #-1
     49c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4a0:	00000018 	andeq	r0, r0, r8, lsl r0
     4a4:	00000490 	muleq	r0, r0, r4
     4a8:	40007304 	andmi	r7, r0, r4, lsl #6
     4ac:	0000001c 	andeq	r0, r0, ip, lsl r0
     4b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4b4:	180e4101 	stmdane	lr, {r0, r8, lr}
     4b8:	00070d41 	andeq	r0, r7, r1, asr #26
     4bc:	00000018 	andeq	r0, r0, r8, lsl r0
     4c0:	00000490 	muleq	r0, r0, r4
     4c4:	40007320 	andmi	r7, r0, r0, lsr #6
     4c8:	0000002a 	andeq	r0, r0, sl, lsr #32
     4cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4d0:	100e4101 	andne	r4, lr, r1, lsl #2
     4d4:	00070d41 	andeq	r0, r7, r1, asr #26
     4d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     4dc:	00000490 	muleq	r0, r0, r4
     4e0:	4000734c 	andmi	r7, r0, ip, asr #6
     4e4:	0000010c 	andeq	r0, r0, ip, lsl #2
     4e8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     4ec:	41028701 	tstmi	r2, r1, lsl #14
     4f0:	0d41200e 	wstrheq	wr2, [r1, #-14]
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     4fc:	00000490 	muleq	r0, r0, r4
     500:	40007458 	andmi	r7, r0, r8, asr r4
     504:	000000f8 	strdeq	r0, [r0], -r8
     508:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     50c:	41028701 	tstmi	r2, r1, lsl #14
     510:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     514:	00000007 	andeq	r0, r0, r7
     518:	0000001c 	andeq	r0, r0, ip, lsl r0
     51c:	00000490 	muleq	r0, r0, r4
     520:	40007550 	andmi	r7, r0, r0, asr r5
     524:	00000048 	andeq	r0, r0, r8, asr #32
     528:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     52c:	41028701 	tstmi	r2, r1, lsl #14
     530:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     534:	00000007 	andeq	r0, r0, r7
     538:	0000001c 	andeq	r0, r0, ip, lsl r0
     53c:	00000490 	muleq	r0, r0, r4
     540:	40007598 	mulmi	r0, r8, r5
     544:	0000005a 	andeq	r0, r0, sl, asr r0
     548:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     54c:	41028701 	tstmi	r2, r1, lsl #14
     550:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     554:	00000007 	andeq	r0, r0, r7
     558:	0000001c 	andeq	r0, r0, ip, lsl r0
     55c:	00000490 	muleq	r0, r0, r4
     560:	400075f4 	strdmi	r7, [r0], -r4
     564:	00000052 	andeq	r0, r0, r2, asr r0
     568:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     56c:	41028701 	tstmi	r2, r1, lsl #14
     570:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     574:	00000007 	andeq	r0, r0, r7
     578:	0000001c 	andeq	r0, r0, ip, lsl r0
     57c:	00000490 	muleq	r0, r0, r4
     580:	40007648 	andmi	r7, r0, r8, asr #12
     584:	0000020c 	andeq	r0, r0, ip, lsl #4
     588:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     58c:	41028701 	tstmi	r2, r1, lsl #14
     590:	0d41400e 	wstrheq	wr4, [r1, #-14]
     594:	00000007 	andeq	r0, r0, r7
     598:	0000001c 	andeq	r0, r0, ip, lsl r0
     59c:	00000490 	muleq	r0, r0, r4
     5a0:	40007854 	andmi	r7, r0, r4, asr r8
     5a4:	00000032 	andeq	r0, r0, r2, lsr r0
     5a8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     5ac:	41028701 	tstmi	r2, r1, lsl #14
     5b0:	0d41100e 	wstrheq	wr1, [r1, #-14]
     5b4:	00000007 	andeq	r0, r0, r7
     5b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     5bc:	00000490 	muleq	r0, r0, r4
     5c0:	40007888 	andmi	r7, r0, r8, lsl #17
     5c4:	00000036 	andeq	r0, r0, r6, lsr r0
     5c8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     5cc:	41028701 	tstmi	r2, r1, lsl #14
     5d0:	0d41100e 	wstrheq	wr1, [r1, #-14]
     5d4:	00000007 	andeq	r0, r0, r7
     5d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     5dc:	00000490 	muleq	r0, r0, r4
     5e0:	400078c0 	andmi	r7, r0, r0, asr #17
     5e4:	00000050 	andeq	r0, r0, r0, asr r0
     5e8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     5ec:	41028701 	tstmi	r2, r1, lsl #14
     5f0:	0d41100e 	wstrheq	wr1, [r1, #-14]
     5f4:	00000007 	andeq	r0, r0, r7
     5f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     5fc:	00000490 	muleq	r0, r0, r4
     600:	40007910 	andmi	r7, r0, r0, lsl r9
     604:	0000017c 	andeq	r0, r0, ip, ror r1
     608:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     60c:	41028701 	tstmi	r2, r1, lsl #14
     610:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     614:	00000007 	andeq	r0, r0, r7
     618:	0000001c 	andeq	r0, r0, ip, lsl r0
     61c:	00000490 	muleq	r0, r0, r4
     620:	40007a8c 	andmi	r7, r0, ip, lsl #21
     624:	000000d4 	ldrdeq	r0, [r0], -r4
     628:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     62c:	41028701 	tstmi	r2, r1, lsl #14
     630:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     634:	00000007 	andeq	r0, r0, r7
     638:	0000001c 	andeq	r0, r0, ip, lsl r0
     63c:	00000490 	muleq	r0, r0, r4
     640:	40007b60 	andmi	r7, r0, r0, ror #22
     644:	00000118 	andeq	r0, r0, r8, lsl r1
     648:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     64c:	41028701 	tstmi	r2, r1, lsl #14
     650:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     654:	00000007 	andeq	r0, r0, r7
     658:	0000001c 	andeq	r0, r0, ip, lsl r0
     65c:	00000490 	muleq	r0, r0, r4
     660:	40007c78 	andmi	r7, r0, r8, ror ip
     664:	00000178 	andeq	r0, r0, r8, ror r1
     668:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     66c:	41028701 	tstmi	r2, r1, lsl #14
     670:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     674:	00000007 	andeq	r0, r0, r7
     678:	0000001c 	andeq	r0, r0, ip, lsl r0
     67c:	00000490 	muleq	r0, r0, r4
     680:	40007df0 	strdmi	r7, [r0], -r0
     684:	00000058 	andeq	r0, r0, r8, asr r0
     688:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     68c:	41028701 	tstmi	r2, r1, lsl #14
     690:	0d41200e 	wstrheq	wr2, [r1, #-14]
     694:	00000007 	andeq	r0, r0, r7
     698:	0000001c 	andeq	r0, r0, ip, lsl r0
     69c:	00000490 	muleq	r0, r0, r4
     6a0:	40007e48 	andmi	r7, r0, r8, asr #28
     6a4:	00000120 	andeq	r0, r0, r0, lsr #2
     6a8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     6ac:	41028701 	tstmi	r2, r1, lsl #14
     6b0:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     6b4:	00000007 	andeq	r0, r0, r7
     6b8:	0000001c 	andeq	r0, r0, ip, lsl r0
     6bc:	00000490 	muleq	r0, r0, r4
     6c0:	40007f68 	andmi	r7, r0, r8, ror #30
     6c4:	000000d8 	ldrdeq	r0, [r0], -r8
     6c8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     6cc:	41028701 	tstmi	r2, r1, lsl #14
     6d0:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     6d4:	00000007 	andeq	r0, r0, r7
     6d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     6dc:	00000490 	muleq	r0, r0, r4
     6e0:	40008040 	andmi	r8, r0, r0, asr #32
     6e4:	00000094 	muleq	r0, r4, r0
     6e8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     6ec:	41028701 	tstmi	r2, r1, lsl #14
     6f0:	0d41200e 	wstrheq	wr2, [r1, #-14]
     6f4:	00000007 	andeq	r0, r0, r7
     6f8:	0000000c 	andeq	r0, r0, ip
     6fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     700:	7c020001 	wstrbvc	wr0, [r2], #-1
     704:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     708:	0000001c 	andeq	r0, r0, ip, lsl r0
     70c:	000006f8 	strdeq	r0, [r0], -r8
     710:	400080d4 	ldrdmi	r8, [r0], -r4
     714:	000000d6 	ldrdeq	r0, [r0], -r6
     718:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     71c:	41028701 	tstmi	r2, r1, lsl #14
     720:	0d41100e 	wstrheq	wr1, [r1, #-14]
     724:	00000007 	andeq	r0, r0, r7
     728:	0000000c 	andeq	r0, r0, ip
     72c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     730:	7c020001 	wstrbvc	wr0, [r2], #-1
     734:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     738:	00000018 	andeq	r0, r0, r8, lsl r0
     73c:	00000728 	andeq	r0, r0, r8, lsr #14
     740:	400081ac 	andmi	r8, r0, ip, lsr #3
     744:	0000001c 	andeq	r0, r0, ip, lsl r0
     748:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     74c:	180e4101 	stmdane	lr, {r0, r8, lr}
     750:	00070d41 	andeq	r0, r7, r1, asr #26
     754:	0000001c 	andeq	r0, r0, ip, lsl r0
     758:	00000728 	andeq	r0, r0, r8, lsr #14
     75c:	400081c8 	andmi	r8, r0, r8, asr #3
     760:	000000a2 	andeq	r0, r0, r2, lsr #1
     764:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     768:	41028701 	tstmi	r2, r1, lsl #14
     76c:	0d41300e 	wstrheq	wr3, [r1, #-14]
     770:	00000007 	andeq	r0, r0, r7
     774:	00000020 	andeq	r0, r0, r0, lsr #32
     778:	00000728 	andeq	r0, r0, r8, lsr #14
     77c:	4000826c 	andmi	r8, r0, ip, ror #4
     780:	00000468 	andeq	r0, r0, r8, ror #8
     784:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     788:	85028701 	strhi	r8, [r2, #-1793]	; 0x701
     78c:	41048403 	tstmi	r4, r3, lsl #8
     790:	0d41380e 	stcleq	8, cr3, [r1, #-56]	; 0xffffffc8
     794:	00000007 	andeq	r0, r0, r7
     798:	0000001c 	andeq	r0, r0, ip, lsl r0
     79c:	00000728 	andeq	r0, r0, r8, lsr #14
     7a0:	400086d4 	ldrdmi	r8, [r0], -r4
     7a4:	00000234 	andeq	r0, r0, r4, lsr r2
     7a8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     7ac:	41028701 	tstmi	r2, r1, lsl #14
     7b0:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     7b4:	00000007 	andeq	r0, r0, r7
     7b8:	00000020 	andeq	r0, r0, r0, lsr #32
     7bc:	00000728 	andeq	r0, r0, r8, lsr #14
     7c0:	40008908 	andmi	r8, r0, r8, lsl #18
     7c4:	00001508 	andeq	r1, r0, r8, lsl #10
     7c8:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     7cc:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     7d0:	f00e4203 			; <UNDEFINED> instruction: 0xf00e4203
     7d4:	070c4106 	streq	r4, [ip, -r6, lsl #2]
     7d8:	000006e8 	andeq	r0, r0, r8, ror #13
     7dc:	0000001c 	andeq	r0, r0, ip, lsl r0
     7e0:	00000728 	andeq	r0, r0, r8, lsr #14
     7e4:	40009e10 	andmi	r9, r0, r0, lsl lr
     7e8:	00000046 	andeq	r0, r0, r6, asr #32
     7ec:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     7f0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     7f4:	200e4103 	andcs	r4, lr, r3, lsl #2
     7f8:	00070d41 	andeq	r0, r7, r1, asr #26
     7fc:	00000018 	andeq	r0, r0, r8, lsl r0
     800:	00000728 	andeq	r0, r0, r8, lsr #14
     804:	40009e58 	andmi	r9, r0, r8, asr lr
     808:	0000001a 	andeq	r0, r0, sl, lsl r0
     80c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     810:	180e4101 	stmdane	lr, {r0, r8, lr}
     814:	00070d41 	andeq	r0, r7, r1, asr #26
     818:	00000018 	andeq	r0, r0, r8, lsl r0
     81c:	00000728 	andeq	r0, r0, r8, lsr #14
     820:	40009e74 	andmi	r9, r0, r4, ror lr
     824:	0000001a 	andeq	r0, r0, sl, lsl r0
     828:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     82c:	180e4101 	stmdane	lr, {r0, r8, lr}
     830:	00070d41 	andeq	r0, r7, r1, asr #26
     834:	0000000c 	andeq	r0, r0, ip
     838:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     83c:	7c020001 	wstrbvc	wr0, [r2], #-1
     840:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     844:	00000018 	andeq	r0, r0, r8, lsl r0
     848:	00000834 	andeq	r0, r0, r4, lsr r8
     84c:	40009e90 	mulmi	r0, r0, lr
     850:	00000048 	andeq	r0, r0, r8, asr #32
     854:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     858:	200e4101 	andcs	r4, lr, r1, lsl #2
     85c:	00070d41 	andeq	r0, r7, r1, asr #26
     860:	00000018 	andeq	r0, r0, r8, lsl r0
     864:	00000834 	andeq	r0, r0, r4, lsr r8
     868:	40009ed8 	ldrdmi	r9, [r0], -r8
     86c:	00000054 	andeq	r0, r0, r4, asr r0
     870:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     874:	200e4101 	andcs	r4, lr, r1, lsl #2
     878:	00070d41 	andeq	r0, r7, r1, asr #26
     87c:	0000000c 	andeq	r0, r0, ip
     880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     884:	7c020001 	wstrbvc	wr0, [r2], #-1
     888:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     88c:	00000018 	andeq	r0, r0, r8, lsl r0
     890:	0000087c 	andeq	r0, r0, ip, ror r8
     894:	40009f2c 	andmi	r9, r0, ip, lsr #30
     898:	0000001c 	andeq	r0, r0, ip, lsl r0
     89c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     8a0:	180e4101 	stmdane	lr, {r0, r8, lr}
     8a4:	00070d41 	andeq	r0, r7, r1, asr #26
     8a8:	00000018 	andeq	r0, r0, r8, lsl r0
     8ac:	0000087c 	andeq	r0, r0, ip, ror r8
     8b0:	40009f48 	andmi	r9, r0, r8, asr #30
     8b4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8b8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     8bc:	41028701 	tstmi	r2, r1, lsl #14
     8c0:	0000070d 	andeq	r0, r0, sp, lsl #14
     8c4:	00000020 	andeq	r0, r0, r0, lsr #32
     8c8:	0000087c 	andeq	r0, r0, ip, ror r8
     8cc:	40009f64 	andmi	r9, r0, r4, ror #30
     8d0:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8d4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     8d8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     8dc:	e80e4203 	stmda	lr, {r0, r1, r9, lr}
     8e0:	070c4110 	smladeq	ip, r0, r1, r4
     8e4:	000010e0 	andeq	r1, r0, r0, ror #1
     8e8:	0000001c 	andeq	r0, r0, ip, lsl r0
     8ec:	0000087c 	andeq	r0, r0, ip, ror r8
     8f0:	4000a634 	andmi	sl, r0, r4, lsr r6
     8f4:	0000016c 	andeq	r0, r0, ip, ror #2
     8f8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     8fc:	41028701 	tstmi	r2, r1, lsl #14
     900:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     904:	00000007 	andeq	r0, r0, r7
     908:	0000001c 	andeq	r0, r0, ip, lsl r0
     90c:	0000087c 	andeq	r0, r0, ip, ror r8
     910:	4000a7a0 	andmi	sl, r0, r0, lsr #15
     914:	00000066 	andeq	r0, r0, r6, rrx
     918:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     91c:	41028701 	tstmi	r2, r1, lsl #14
     920:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     924:	00000007 	andeq	r0, r0, r7
     928:	0000001c 	andeq	r0, r0, ip, lsl r0
     92c:	0000087c 	andeq	r0, r0, ip, ror r8
     930:	4000a808 	andmi	sl, r0, r8, lsl #16
     934:	00000132 	andeq	r0, r0, r2, lsr r1
     938:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     93c:	41028701 	tstmi	r2, r1, lsl #14
     940:	0d41200e 	wstrheq	wr2, [r1, #-14]
     944:	00000007 	andeq	r0, r0, r7
     948:	0000001c 	andeq	r0, r0, ip, lsl r0
     94c:	0000087c 	andeq	r0, r0, ip, ror r8
     950:	4000a93c 	andmi	sl, r0, ip, lsr r9
     954:	0000007a 	andeq	r0, r0, sl, ror r0
     958:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     95c:	41028701 	tstmi	r2, r1, lsl #14
     960:	0d41200e 	wstrheq	wr2, [r1, #-14]
     964:	00000007 	andeq	r0, r0, r7
     968:	0000001c 	andeq	r0, r0, ip, lsl r0
     96c:	0000087c 	andeq	r0, r0, ip, ror r8
     970:	4000a9b8 			; <UNDEFINED> instruction: 0x4000a9b8
     974:	0000006e 	andeq	r0, r0, lr, rrx
     978:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     97c:	41028701 	tstmi	r2, r1, lsl #14
     980:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     984:	00000007 	andeq	r0, r0, r7
     988:	00000014 	andeq	r0, r0, r4, lsl r0
     98c:	0000087c 	andeq	r0, r0, ip, ror r8
     990:	4000aa28 	andmi	sl, r0, r8, lsr #20
     994:	0000003a 	andeq	r0, r0, sl, lsr r0
     998:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     99c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     9a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9a4:	0000087c 	andeq	r0, r0, ip, ror r8
     9a8:	4000aa64 	andmi	sl, r0, r4, ror #20
     9ac:	0000005c 	andeq	r0, r0, ip, asr r0
     9b0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     9b4:	41028701 	tstmi	r2, r1, lsl #14
     9b8:	0d41100e 	wstrheq	wr1, [r1, #-14]
     9bc:	00000007 	andeq	r0, r0, r7
     9c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9c4:	0000087c 	andeq	r0, r0, ip, ror r8
     9c8:	4000aac0 	andmi	sl, r0, r0, asr #21
     9cc:	00000150 	andeq	r0, r0, r0, asr r1
     9d0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     9d4:	41028701 	tstmi	r2, r1, lsl #14
     9d8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     9dc:	00000007 	andeq	r0, r0, r7
     9e0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9e4:	0000087c 	andeq	r0, r0, ip, ror r8
     9e8:	4000ac10 	andmi	sl, r0, r0, lsl ip
     9ec:	00000344 	andeq	r0, r0, r4, asr #6
     9f0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     9f4:	41028701 	tstmi	r2, r1, lsl #14
     9f8:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
     9fc:	00000007 	andeq	r0, r0, r7
     a00:	0000000c 	andeq	r0, r0, ip
     a04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a08:	7c020001 	wstrbvc	wr0, [r2], #-1
     a0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a10:	00000018 	andeq	r0, r0, r8, lsl r0
     a14:	00000a00 	andeq	r0, r0, r0, lsl #20
     a18:	4000af54 	andmi	sl, r0, r4, asr pc
     a1c:	0000001c 	andeq	r0, r0, ip, lsl r0
     a20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a24:	180e4101 	stmdane	lr, {r0, r8, lr}
     a28:	00070d41 	andeq	r0, r7, r1, asr #26
     a2c:	00000020 	andeq	r0, r0, r0, lsr #32
     a30:	00000a00 	andeq	r0, r0, r0, lsl #20
     a34:	4000af70 	andmi	sl, r0, r0, ror pc
     a38:	000006c8 	andeq	r0, r0, r8, asr #13
     a3c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     a40:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     a44:	980e4203 	stmdals	lr, {r0, r1, r9, lr}
     a48:	070c4105 	streq	r4, [ip, -r5, lsl #2]
     a4c:	00000590 	muleq	r0, r0, r5
     a50:	0000001c 	andeq	r0, r0, ip, lsl r0
     a54:	00000a00 	andeq	r0, r0, r0, lsl #20
     a58:	4000b638 	andmi	fp, r0, r8, lsr r6
     a5c:	00000254 	andeq	r0, r0, r4, asr r2
     a60:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     a64:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     a68:	780e4103 	stmdavc	lr, {r0, r1, r8, lr}
     a6c:	60070c41 	andvs	r0, r7, r1, asr #24
     a70:	00000020 	andeq	r0, r0, r0, lsr #32
     a74:	00000a00 	andeq	r0, r0, r0, lsl #20
     a78:	4000b88c 	andmi	fp, r0, ip, lsl #17
     a7c:	00000744 	andeq	r0, r0, r4, asr #14
     a80:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     a84:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     a88:	980e4203 	stmdals	lr, {r0, r1, r9, lr}
     a8c:	070c4105 	streq	r4, [ip, -r5, lsl #2]
     a90:	00000590 	muleq	r0, r0, r5
     a94:	0000001c 	andeq	r0, r0, ip, lsl r0
     a98:	00000a00 	andeq	r0, r0, r0, lsl #20
     a9c:	4000bfd0 	ldrdmi	fp, [r0], -r0
     aa0:	00000274 	andeq	r0, r0, r4, ror r2
     aa4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     aa8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     aac:	580e4103 	stmdapl	lr, {r0, r1, r8, lr}
     ab0:	40070c41 	andmi	r0, r7, r1, asr #24
     ab4:	00000020 	andeq	r0, r0, r0, lsr #32
     ab8:	00000a00 	andeq	r0, r0, r0, lsl #20
     abc:	4000c244 	andmi	ip, r0, r4, asr #4
     ac0:	00000834 	andeq	r0, r0, r4, lsr r8
     ac4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     ac8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     acc:	b80e4103 	stmdalt	lr, {r0, r1, r8, lr}
     ad0:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     ad4:	000001a8 	andeq	r0, r0, r8, lsr #3
     ad8:	0000001c 	andeq	r0, r0, ip, lsl r0
     adc:	00000a00 	andeq	r0, r0, r0, lsl #20
     ae0:	4000ca78 	andmi	ip, r0, r8, ror sl
     ae4:	00000258 	andeq	r0, r0, r8, asr r2
     ae8:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     aec:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     af0:	600e4103 	andvs	r4, lr, r3, lsl #2
     af4:	58070c41 	stmdapl	r7, {r0, r6, sl, fp}
     af8:	00000020 	andeq	r0, r0, r0, lsr #32
     afc:	00000a00 	andeq	r0, r0, r0, lsl #20
     b00:	4000ccd0 	ldrdmi	ip, [r0], -r0
     b04:	00000240 	andeq	r0, r0, r0, asr #4
     b08:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     b0c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     b10:	980e4103 	stmdals	lr, {r0, r1, r8, lr}
     b14:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     b18:	00000190 	muleq	r0, r0, r1
     b1c:	0000001c 	andeq	r0, r0, ip, lsl r0
     b20:	00000a00 	andeq	r0, r0, r0, lsl #20
     b24:	4000cf10 	andmi	ip, r0, r0, lsl pc
     b28:	000001fc 	strdeq	r0, [r0], -ip
     b2c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     b30:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     b34:	600e4103 	andvs	r4, lr, r3, lsl #2
     b38:	00070d41 	andeq	r0, r7, r1, asr #26
     b3c:	0000001c 	andeq	r0, r0, ip, lsl r0
     b40:	00000a00 	andeq	r0, r0, r0, lsl #20
     b44:	4000d10c 	andmi	sp, r0, ip, lsl #2
     b48:	0000009a 	muleq	r0, sl, r0
     b4c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     b50:	41028701 	tstmi	r2, r1, lsl #14
     b54:	0d41200e 	wstrheq	wr2, [r1, #-14]
     b58:	00000007 	andeq	r0, r0, r7
     b5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     b60:	00000a00 	andeq	r0, r0, r0, lsl #20
     b64:	4000d1a8 	andmi	sp, r0, r8, lsr #3
     b68:	00000128 	andeq	r0, r0, r8, lsr #2
     b6c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     b70:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     b74:	400e4103 	andmi	r4, lr, r3, lsl #2
     b78:	28070c41 	stmdacs	r7, {r0, r6, sl, fp}
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b84:	7c020001 	wstrbvc	wr0, [r2], #-1
     b88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b8c:	00000018 	andeq	r0, r0, r8, lsl r0
     b90:	00000b7c 	andeq	r0, r0, ip, ror fp
     b94:	4000d2d0 	ldrdmi	sp, [r0], -r0
     b98:	0000001c 	andeq	r0, r0, ip, lsl r0
     b9c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ba0:	180e4101 	stmdane	lr, {r0, r8, lr}
     ba4:	00070d41 	andeq	r0, r7, r1, asr #26
     ba8:	0000001c 	andeq	r0, r0, ip, lsl r0
     bac:	00000b7c 	andeq	r0, r0, ip, ror fp
     bb0:	4000d2ec 	andmi	sp, r0, ip, ror #5
     bb4:	00000250 	andeq	r0, r0, r0, asr r2
     bb8:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     bbc:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     bc0:	300e4103 	andcc	r4, lr, r3, lsl #2
     bc4:	00070d41 	andeq	r0, r7, r1, asr #26
     bc8:	0000001c 	andeq	r0, r0, ip, lsl r0
     bcc:	00000b7c 	andeq	r0, r0, ip, ror fp
     bd0:	4000d53c 	andmi	sp, r0, ip, lsr r5
     bd4:	00000300 	andeq	r0, r0, r0, lsl #6
     bd8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     bdc:	41028701 	tstmi	r2, r1, lsl #14
     be0:	0c41400e 	tmcrreq	wr14, r4, r1
     be4:	00003807 	andeq	r3, r0, r7, lsl #16
     be8:	00000024 	andeq	r0, r0, r4, lsr #32
     bec:	00000b7c 	andeq	r0, r0, ip, ror fp
     bf0:	4000d83c 	andmi	sp, r0, ip, lsr r8
     bf4:	000008cc 	andeq	r0, r0, ip, asr #17
     bf8:	8e140e41 	cdphi	14, 1, cr0, cr4, cr1, {2}
     bfc:	86028701 	strhi	r8, [r2], -r1, lsl #14
     c00:	84048503 	strhi	r8, [r4], #-1283	; 0x503
     c04:	880e4105 	stmdahi	lr, {r0, r2, r8, lr}
     c08:	070c4101 	streq	r4, [ip, -r1, lsl #2]
     c0c:	00000070 	andeq	r0, r0, r0, ror r0
     c10:	0000000c 	andeq	r0, r0, ip
     c14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c18:	7c020001 	wstrbvc	wr0, [r2], #-1
     c1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c20:	00000018 	andeq	r0, r0, r8, lsl r0
     c24:	00000c10 	andeq	r0, r0, r0, lsl ip
     c28:	4000e108 	andmi	lr, r0, r8, lsl #2
     c2c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c30:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c34:	180e4101 	stmdane	lr, {r0, r8, lr}
     c38:	00070d41 	andeq	r0, r7, r1, asr #26
     c3c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c40:	00000c10 	andeq	r0, r0, r0, lsl ip
     c44:	4000e124 	andmi	lr, r0, r4, lsr #2
     c48:	000000a0 	andeq	r0, r0, r0, lsr #1
     c4c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     c50:	41028701 	tstmi	r2, r1, lsl #14
     c54:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     c58:	00000007 	andeq	r0, r0, r7
     c5c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c60:	00000c10 	andeq	r0, r0, r0, lsl ip
     c64:	4000e1c4 	andmi	lr, r0, r4, asr #3
     c68:	00000150 	andeq	r0, r0, r0, asr r1
     c6c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     c70:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     c74:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     c78:	00070d41 	andeq	r0, r7, r1, asr #26
     c7c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c80:	00000c10 	andeq	r0, r0, r0, lsl ip
     c84:	4000e314 	andmi	lr, r0, r4, lsl r3
     c88:	00000214 	andeq	r0, r0, r4, lsl r2
     c8c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     c90:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     c94:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     c98:	00070d41 	andeq	r0, r7, r1, asr #26
     c9c:	0000001c 	andeq	r0, r0, ip, lsl r0
     ca0:	00000c10 	andeq	r0, r0, r0, lsl ip
     ca4:	4000e528 	andmi	lr, r0, r8, lsr #10
     ca8:	00000340 	andeq	r0, r0, r0, asr #6
     cac:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     cb0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     cb4:	780e4103 	stmdavc	lr, {r0, r1, r8, lr}
     cb8:	70070c41 	andvc	r0, r7, r1, asr #24
     cbc:	0000001c 	andeq	r0, r0, ip, lsl r0
     cc0:	00000c10 	andeq	r0, r0, r0, lsl ip
     cc4:	4000e868 	andmi	lr, r0, r8, ror #16
     cc8:	00000160 	andeq	r0, r0, r0, ror #2
     ccc:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     cd0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     cd4:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     cd8:	00070d41 	andeq	r0, r7, r1, asr #26
     cdc:	0000001c 	andeq	r0, r0, ip, lsl r0
     ce0:	00000c10 	andeq	r0, r0, r0, lsl ip
     ce4:	4000e9c8 	andmi	lr, r0, r8, asr #19
     ce8:	00000144 	andeq	r0, r0, r4, asr #2
     cec:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     cf0:	41028701 	tstmi	r2, r1, lsl #14
     cf4:	0d41300e 	wstrheq	wr3, [r1, #-14]
     cf8:	00000007 	andeq	r0, r0, r7
     cfc:	0000001c 	andeq	r0, r0, ip, lsl r0
     d00:	00000c10 	andeq	r0, r0, r0, lsl ip
     d04:	4000eb0c 	andmi	lr, r0, ip, lsl #22
     d08:	00000054 	andeq	r0, r0, r4, asr r0
     d0c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     d10:	41028701 	tstmi	r2, r1, lsl #14
     d14:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     d18:	00000007 	andeq	r0, r0, r7
     d1c:	0000000c 	andeq	r0, r0, ip
     d20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d24:	7c020001 	wstrbvc	wr0, [r2], #-1
     d28:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d2c:	00000018 	andeq	r0, r0, r8, lsl r0
     d30:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d34:	4000eb60 	andmi	lr, r0, r0, ror #22
     d38:	0000001c 	andeq	r0, r0, ip, lsl r0
     d3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d40:	180e4101 	stmdane	lr, {r0, r8, lr}
     d44:	00070d41 	andeq	r0, r7, r1, asr #26
     d48:	0000001c 	andeq	r0, r0, ip, lsl r0
     d4c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d50:	4000eb7c 	andmi	lr, r0, ip, ror fp
     d54:	000001ec 	andeq	r0, r0, ip, ror #3
     d58:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     d5c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     d60:	300e4103 	andcc	r4, lr, r3, lsl #2
     d64:	00070d41 	andeq	r0, r7, r1, asr #26
     d68:	00000020 	andeq	r0, r0, r0, lsr #32
     d6c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d70:	4000ed68 	andmi	lr, r0, r8, ror #26
     d74:	00000564 	andeq	r0, r0, r4, ror #10
     d78:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     d7c:	85028701 	strhi	r8, [r2, #-1793]	; 0x701
     d80:	41048403 	tstmi	r4, r3, lsl #8
     d84:	0c41680e 	mcrreq	8, 0, r6, r1, cr14
     d88:	00005007 	andeq	r5, r0, r7
     d8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     d90:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d94:	4000f2cc 	andmi	pc, r0, ip, asr #5
     d98:	00000262 	andeq	r0, r0, r2, ror #4
     d9c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     da0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     da4:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
     da8:	30070c41 	andcc	r0, r7, r1, asr #24
     dac:	0000001c 	andeq	r0, r0, ip, lsl r0
     db0:	00000d1c 	andeq	r0, r0, ip, lsl sp
     db4:	4000f530 	andmi	pc, r0, r0, lsr r5	; <UNPREDICTABLE>
     db8:	000003e4 	andeq	r0, r0, r4, ror #7
     dbc:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     dc0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     dc4:	500e4103 	andpl	r4, lr, r3, lsl #2
     dc8:	48070c41 	stmdami	r7, {r0, r6, sl, fp}
     dcc:	0000001c 	andeq	r0, r0, ip, lsl r0
     dd0:	00000d1c 	andeq	r0, r0, ip, lsl sp
     dd4:	4000f914 	andmi	pc, r0, r4, lsl r9	; <UNPREDICTABLE>
     dd8:	000005be 			; <UNDEFINED> instruction: 0x000005be
     ddc:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     de0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     de4:	480e4103 	stmdami	lr, {r0, r1, r8, lr}
     de8:	40070c41 	andmi	r0, r7, r1, asr #24
     dec:	0000000c 	andeq	r0, r0, ip
     df0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     df4:	7c020001 	wstrbvc	wr0, [r2], #-1
     df8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dfc:	00000018 	andeq	r0, r0, r8, lsl r0
     e00:	00000dec 	andeq	r0, r0, ip, ror #27
     e04:	4000fed4 	ldrdmi	pc, [r0], -r4
     e08:	0000001c 	andeq	r0, r0, ip, lsl r0
     e0c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e10:	180e4101 	stmdane	lr, {r0, r8, lr}
     e14:	00070d41 	andeq	r0, r7, r1, asr #26
     e18:	0000001c 	andeq	r0, r0, ip, lsl r0
     e1c:	00000dec 	andeq	r0, r0, ip, ror #27
     e20:	4000fef0 	strdmi	pc, [r0], -r0
     e24:	00000208 	andeq	r0, r0, r8, lsl #4
     e28:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     e2c:	41028701 	tstmi	r2, r1, lsl #14
     e30:	0d41200e 	wstrheq	wr2, [r1, #-14]
     e34:	00000007 	andeq	r0, r0, r7
     e38:	00000018 	andeq	r0, r0, r8, lsl r0
     e3c:	00000dec 	andeq	r0, r0, ip, ror #27
     e40:	400100f8 	strdmi	r0, [r1], -r8
     e44:	000000a8 	andeq	r0, r0, r8, lsr #1
     e48:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e4c:	100e4101 	andne	r4, lr, r1, lsl #2
     e50:	00070d41 	andeq	r0, r7, r1, asr #26
     e54:	0000001c 	andeq	r0, r0, ip, lsl r0
     e58:	00000dec 	andeq	r0, r0, ip, ror #27
     e5c:	400101a0 	andmi	r0, r1, r0, lsr #3
     e60:	00000040 	andeq	r0, r0, r0, asr #32
     e64:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     e68:	41028701 	tstmi	r2, r1, lsl #14
     e6c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     e70:	00000007 	andeq	r0, r0, r7
     e74:	0000001c 	andeq	r0, r0, ip, lsl r0
     e78:	00000dec 	andeq	r0, r0, ip, ror #27
     e7c:	400101e0 	andmi	r0, r1, r0, ror #3
     e80:	0000006a 	andeq	r0, r0, sl, rrx
     e84:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     e88:	41028701 	tstmi	r2, r1, lsl #14
     e8c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     e90:	00000007 	andeq	r0, r0, r7
     e94:	0000001c 	andeq	r0, r0, ip, lsl r0
     e98:	00000dec 	andeq	r0, r0, ip, ror #27
     e9c:	4001024c 	andmi	r0, r1, ip, asr #4
     ea0:	000001aa 	andeq	r0, r0, sl, lsr #3
     ea4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     ea8:	41028701 	tstmi	r2, r1, lsl #14
     eac:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     eb0:	00000007 	andeq	r0, r0, r7
     eb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     eb8:	00000dec 	andeq	r0, r0, ip, ror #27
     ebc:	400103f8 	strdmi	r0, [r1], -r8
     ec0:	00000026 	andeq	r0, r0, r6, lsr #32
     ec4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     ec8:	41028701 	tstmi	r2, r1, lsl #14
     ecc:	0d41100e 	wstrheq	wr1, [r1, #-14]
     ed0:	00000007 	andeq	r0, r0, r7
     ed4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ed8:	00000dec 	andeq	r0, r0, ip, ror #27
     edc:	40010420 	andmi	r0, r1, r0, lsr #8
     ee0:	00000114 	andeq	r0, r0, r4, lsl r1
     ee4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     ee8:	41028701 	tstmi	r2, r1, lsl #14
     eec:	0d41200e 	wstrheq	wr2, [r1, #-14]
     ef0:	00000007 	andeq	r0, r0, r7
     ef4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ef8:	00000dec 	andeq	r0, r0, ip, ror #27
     efc:	40010534 	andmi	r0, r1, r4, lsr r5
     f00:	00000134 	andeq	r0, r0, r4, lsr r1
     f04:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     f08:	41028701 	tstmi	r2, r1, lsl #14
     f0c:	0d41200e 	wstrheq	wr2, [r1, #-14]
     f10:	00000007 	andeq	r0, r0, r7
     f14:	0000001c 	andeq	r0, r0, ip, lsl r0
     f18:	00000dec 	andeq	r0, r0, ip, ror #27
     f1c:	40010668 	andmi	r0, r1, r8, ror #12
     f20:	0000006c 	andeq	r0, r0, ip, rrx
     f24:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     f28:	41028701 	tstmi	r2, r1, lsl #14
     f2c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     f30:	00000007 	andeq	r0, r0, r7
     f34:	0000001c 	andeq	r0, r0, ip, lsl r0
     f38:	00000dec 	andeq	r0, r0, ip, ror #27
     f3c:	400106d4 	ldrdmi	r0, [r1], -r4
     f40:	00000166 	andeq	r0, r0, r6, ror #2
     f44:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     f48:	41028701 	tstmi	r2, r1, lsl #14
     f4c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     f50:	00000007 	andeq	r0, r0, r7
     f54:	0000001c 	andeq	r0, r0, ip, lsl r0
     f58:	00000dec 	andeq	r0, r0, ip, ror #27
     f5c:	4001083c 	andmi	r0, r1, ip, lsr r8
     f60:	00000144 	andeq	r0, r0, r4, asr #2
     f64:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     f68:	41028701 	tstmi	r2, r1, lsl #14
     f6c:	0d41200e 	wstrheq	wr2, [r1, #-14]
     f70:	00000007 	andeq	r0, r0, r7
     f74:	0000000c 	andeq	r0, r0, ip
     f78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f7c:	7c020001 	wstrbvc	wr0, [r2], #-1
     f80:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f84:	00000018 	andeq	r0, r0, r8, lsl r0
     f88:	00000f74 	andeq	r0, r0, r4, ror pc
     f8c:	40010980 	andmi	r0, r1, r0, lsl #19
     f90:	0000001c 	andeq	r0, r0, ip, lsl r0
     f94:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f98:	180e4101 	stmdane	lr, {r0, r8, lr}
     f9c:	00070d41 	andeq	r0, r7, r1, asr #26
     fa0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fa4:	00000f74 	andeq	r0, r0, r4, ror pc
     fa8:	4001099c 	mulmi	r1, ip, r9
     fac:	00000078 	andeq	r0, r0, r8, ror r0
     fb0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     fb4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     fb8:	200e4103 	andcs	r4, lr, r3, lsl #2
     fbc:	00070d41 	andeq	r0, r7, r1, asr #26
     fc0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fc4:	00000f74 	andeq	r0, r0, r4, ror pc
     fc8:	40010a14 	andmi	r0, r1, r4, lsl sl
     fcc:	00000548 	andeq	r0, r0, r8, asr #10
     fd0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
     fd4:	41028701 	tstmi	r2, r1, lsl #14
     fd8:	0d41200e 	wstrheq	wr2, [r1, #-14]
     fdc:	00000007 	andeq	r0, r0, r7
     fe0:	0000001c 	andeq	r0, r0, ip, lsl r0
     fe4:	00000f74 	andeq	r0, r0, r4, ror pc
     fe8:	40010f5c 	andmi	r0, r1, ip, asr pc
     fec:	00000668 	andeq	r0, r0, r8, ror #12
     ff0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
     ff4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
     ff8:	300e4103 	andcc	r4, lr, r3, lsl #2
     ffc:	00070d41 	andeq	r0, r7, r1, asr #26
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1008:	7c020001 	wstrbvc	wr0, [r2], #-1
    100c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1010:	00000018 	andeq	r0, r0, r8, lsl r0
    1014:	00001000 	andeq	r1, r0, r0
    1018:	400115c4 	andmi	r1, r1, r4, asr #11
    101c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1020:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1024:	180e4101 	stmdane	lr, {r0, r8, lr}
    1028:	00070d41 	andeq	r0, r7, r1, asr #26
    102c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1030:	00001000 	andeq	r1, r0, r0
    1034:	400115e0 	andmi	r1, r1, r0, ror #11
    1038:	00000164 	andeq	r0, r0, r4, ror #2
    103c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
    1040:	41028701 	tstmi	r2, r1, lsl #14
    1044:	0d41200e 	wstrheq	wr2, [r1, #-14]
    1048:	00000007 	andeq	r0, r0, r7
    104c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1050:	00001000 	andeq	r1, r0, r0
    1054:	40011744 	andmi	r1, r1, r4, asr #14
    1058:	0000015e 	andeq	r0, r0, lr, asr r1
    105c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
    1060:	41028701 	tstmi	r2, r1, lsl #14
    1064:	0d41200e 	wstrheq	wr2, [r1, #-14]
    1068:	00000007 	andeq	r0, r0, r7
    106c:	00000020 	andeq	r0, r0, r0, lsr #32
    1070:	00001000 	andeq	r1, r0, r0
    1074:	400118a4 	andmi	r1, r1, r4, lsr #17
    1078:	00000508 	andeq	r0, r0, r8, lsl #10
    107c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
    1080:	84028701 	strhi	r8, [r2], #-1793	; 0x701
    1084:	980e4103 	stmdals	lr, {r0, r1, r8, lr}
    1088:	070c4101 	streq	r4, [ip, -r1, lsl #2]
    108c:	00000180 	andeq	r0, r0, r0, lsl #3
    1090:	00000018 	andeq	r0, r0, r8, lsl r0
    1094:	00001000 	andeq	r1, r0, r0
    1098:	40011dac 	andmi	r1, r1, ip, lsr #27
    109c:	00000052 	andeq	r0, r0, r2, asr r0
    10a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    10a4:	180e4101 	stmdane	lr, {r0, r8, lr}
    10a8:	00070d41 	andeq	r0, r7, r1, asr #26
    10ac:	0000001c 	andeq	r0, r0, ip, lsl r0
    10b0:	00001000 	andeq	r1, r0, r0
    10b4:	40011e00 	andmi	r1, r1, r0, lsl #28
    10b8:	00000134 	andeq	r0, r0, r4, lsr r1
    10bc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
    10c0:	41028701 	tstmi	r2, r1, lsl #14
    10c4:	0c41300e 	tmcrreq	wr14, r3, r1
    10c8:	00002807 	andeq	r2, r0, r7, lsl #16
    10cc:	00000020 	andeq	r0, r0, r0, lsr #32
    10d0:	00001000 	andeq	r1, r0, r0
    10d4:	40011f34 	andmi	r1, r1, r4, lsr pc
    10d8:	0000027c 	andeq	r0, r0, ip, ror r2
    10dc:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
    10e0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
    10e4:	880e4103 	stmdahi	lr, {r0, r1, r8, lr}
    10e8:	070c4101 	streq	r4, [ip, -r1, lsl #2]
    10ec:	00000070 	andeq	r0, r0, r0, ror r0
    10f0:	00000020 	andeq	r0, r0, r0, lsr #32
    10f4:	00001000 	andeq	r1, r0, r0
    10f8:	400121b0 			; <UNDEFINED> instruction: 0x400121b0
    10fc:	00000230 	andeq	r0, r0, r0, lsr r2
    1100:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
    1104:	84028701 	strhi	r8, [r2], #-1793	; 0x701
    1108:	880e4103 	stmdahi	lr, {r0, r1, r8, lr}
    110c:	070c4101 	streq	r4, [ip, -r1, lsl #2]
    1110:	00000070 	andeq	r0, r0, r0, ror r0
    1114:	0000001c 	andeq	r0, r0, ip, lsl r0
    1118:	00001000 	andeq	r1, r0, r0
    111c:	400123e0 	andmi	r2, r1, r0, ror #7
    1120:	00000100 	andeq	r0, r0, r0, lsl #2
    1124:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
    1128:	41028701 	tstmi	r2, r1, lsl #14
    112c:	0c41300e 	tmcrreq	wr14, r3, r1
    1130:	00002807 	andeq	r2, r0, r7, lsl #16
    1134:	0000001c 	andeq	r0, r0, ip, lsl r0
    1138:	00001000 	andeq	r1, r0, r0
    113c:	400124e0 	andmi	r2, r1, r0, ror #9
    1140:	00000178 	andeq	r0, r0, r8, ror r1
    1144:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
    1148:	84028701 	strhi	r8, [r2], #-1793	; 0x701
    114c:	480e4103 	stmdami	lr, {r0, r1, r8, lr}
    1150:	30070c41 	andcc	r0, r7, r1, asr #24
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    115c:	7c010001 	wstrbvc	wr0, [r1], #-1
    1160:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	00001154 	andeq	r1, r0, r4, asr r1
    116c:	40012658 	andmi	r2, r1, r8, asr r6
    1170:	000001ec 	andeq	r0, r0, ip, ror #3
    1174:	0000000c 	andeq	r0, r0, ip
    1178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    117c:	7c010001 	wstrbvc	wr0, [r1], #-1
    1180:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1184:	0000000c 	andeq	r0, r0, ip
    1188:	00001174 	andeq	r1, r0, r4, ror r1
    118c:	40012864 	andmi	r2, r1, r4, ror #16
    1190:	00000220 	andeq	r0, r0, r0, lsr #4
