<div align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=0:0F2027,100:203A43&height=240&section=header&text=Awais%20Asghar&fontSize=68&fontAlignY=55&fontColor=ffffff&desc=AI%20Accelerators%20|%20FPGA%20%26%20RTL%20Design%20|%20Embedded%20AI&descAlignY=80&descSize=26" />
</div>

<div align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=24&duration=3000&pause=1200&center=true&width=800&lines=Electrical+Engineering+Undergraduate;FPGA+and+RTL+Design+Researcher;AI+Accelerators+and+Embedded+AI;Computer+Vision+and+Deep+Learning" />
</div>

---

## Profile Overview
<p align="center">
Electrical Engineering undergraduate at NUST with strong focus on FPGA based AI accelerators, RTL design, embedded systems, and computer vision.  
Experienced in hardware software co-design, deep learning model optimization, and real-time embedded deployment.
</p>

---

## Education
<div align="center">

| Degree | Institution | Details |
|------|------------|--------|
| BE Electrical Engineering | NUST Islamabad | CGPA 3.57 / 4.00 |
| Specialization GPA | | 3.89 / 4.00 |
| Scholarship | | Merit Scholarship 2024 to 2026 |

</div>

<p align="center">
Senior Design Thesis: ML based Hardware Accelerator for Real Time Image Segmentation on FPGA
</p>

---

## Research Interests
<div align="center">

AI Accelerators  
FPGA and RTL Design  
Embedded AI Systems  
Computer Vision Acceleration  
Hardware Software Co-Design  

</div>

---

## Research and Industry Experience

### Embedded Systems Design Research Intern  
**ESDAC Lab NUST**  
<p>
Embedded Linux deployment on FPGA and DE-SoC boards, Linux kernel configuration, bootloader setup, GPIO interfacing, and real-time system optimization.
</p>

---

### Deep Learning Research Intern  
**SINES Deep Learning Lab NUST**  
<p>
Training CNN based models using GPU acceleration, CUDA programming, and performance validation using PyTorch.
</p>

---

### Machine Learning Research Intern  
**HamsanTech NSTP**  
<p>
Built multi-model ML pipelines for skin cancer detection achieving 91 percent accuracy and AUC of 0.963.
</p>

---

### Chip Design Trainee Engineer  
**NUST Chip Design Centre (NCDC)**  
<p>
RTL design and FPGA implementation including a 5-stage pipelined RISC-V processor and FPGA-based embedded security systems.
</p>

---

## Featured Projects
<div align="center">

| Project | Focus |
|------|------|
| ML FPGA Accelerator | Real-time image segmentation |
| Lightweight U-Net | Autonomous driving scenes |
| Fabric Defect Detection | Edge AI on Jetson Nano |
| FreeRTOS Energy Monitor | STM32 and ESP32 |

</div>

---

## Tools and Technologies

### Programming
<div align="center">
<img src="https://img.shields.io/badge/C-00599C?style=for-the-badge" />
<img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge" />
<img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge" />
<img src="https://img.shields.io/badge/CUDA-76B900?style=for-the-badge" />
<img src="https://img.shields.io/badge/SystemVerilog-222222?style=for-the-badge" />
<img src="https://img.shields.io/badge/Verilog-222222?style=for-the-badge" />
</div>

### FPGA and Embedded
<div align="center">
<img src="https://img.shields.io/badge/Zybo_Z7-ED1C24?style=for-the-badge" />
<img src="https://img.shields.io/badge/DE1--SoC-003A8F?style=for-the-badge" />
<img src="https://img.shields.io/badge/Vivado-EE0000?style=for-the-badge" />
<img src="https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge" />
<img src="https://img.shields.io/badge/FreeRTOS-0A7CFF?style=for-the-badge" />
</div>

### AI and ML
<div align="center">
<img src="https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge" />
<img src="https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge" />
<img src="https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge" />
<img src="https://img.shields.io/badge/Scikit--Learn-F7931E?style=for-the-badge" />
</div>

---

## GitHub Activity
<div align="center">
<img src="https://github-readme-activity-graph.vercel.app/graph?username=Awais-Asghar&theme=github-dark&area=true&hide_border=true" width="100%" />
</div>

<div align="center">
<img src="https://github-readme-stats.vercel.app/api?username=Awais-Asghar&show_icons=true&theme=github_dark&hide_border=true" width="48%" />
<img src="https://github-readme-streak-stats.herokuapp.com/?user=Awais-Asghar&theme=dark&hide_border=true" width="48%" />
</div>

---

## Honors and Leadership
<p align="center">
Deanâ€™s Honor List multiple times  
MITACS Globalink Research Intern 2026 UBC  
Millennium Fellowship UN Academic Impact  
Director Outreach Google Developer Student Clubs  
</p>

---

## Contact
<div align="center">

Email: aasghar.bee22seecs@seecs.edu.pk  
LinkedIn: https://linkedin.com/in/awais--asghar  
GitHub: https://github.com/Awais-Asghar  

</div>

---

<p align="center">
Last Updated December 2025
</p>
