

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_2'
================================================================
* Date:           Tue Jun 18 12:24:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2  |        2|      257|  10.000 ns|   1.285 us|    2|  257|       no|
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6  |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_637_1  |       48|     4160|   3 ~ 260|          -|          -|    16|        no|
        |- VITIS_LOOP_649_3  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     147|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|      328|     592|    -|
|Memory               |        3|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     338|    -|
|Register             |        -|     -|      222|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        3|     0|      550|    1077|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2  |        0|   0|   45|  110|    0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4  |        0|   0|  133|  194|    0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5  |        0|   0|   71|  116|    0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163  |huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6  |        0|   0|   79|  172|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   0|  328|  592|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |huffsize_U  |huff_make_dhuff_tb_1_huffsize_RAM_AUTO_1R1W  |        1|  0|   0|    0|   257|    5|     1|         1285|
    |huffcode_U  |huff_make_dhuff_tb_2_huffcode_RAM_AUTO_1R1W  |        2|  0|   0|    0|   257|   32|     1|         8224|
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                             |        3|  0|   0|    0|   514|   37|     2|         9509|
    +------------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln637_1_fu_252_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln637_fu_241_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln638_fu_234_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln676_fu_314_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_state4_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln637_fu_194_p2             |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln638_fu_228_p2             |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln654_fu_290_p2             |      icmp|   0|  0|  12|           5|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 147|          97|          43|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  65|         15|    1|         15|
    |code_fu_80                             |   9|          2|   32|         64|
    |huffcode_address0                      |  14|          3|    9|         27|
    |huffcode_ce0                           |  14|          3|    1|          3|
    |huffcode_ce1                           |   9|          2|    1|          2|
    |huffcode_we0                           |   9|          2|    1|          2|
    |huffsize_address0                      |  26|          5|    9|         45|
    |huffsize_ce0                           |  20|          4|    1|          4|
    |huffsize_d0                            |  14|          3|    5|         15|
    |huffsize_we0                           |  14|          3|    1|          3|
    |i_fu_44                                |   9|          2|    5|         10|
    |p_1_fu_84                              |   9|          2|   32|         64|
    |p_fu_48                                |   9|          2|   32|         64|
    |p_jinfo_ac_dhuff_tbl_maxcode_address0  |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce0       |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce1       |   9|          2|    1|          2|
    |p_jinfo_ac_dhuff_tbl_maxcode_d0        |  14|          3|   32|         96|
    |p_jinfo_ac_dhuff_tbl_maxcode_we0       |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_we1       |   9|          2|    1|          2|
    |p_jinfo_dc_xhuff_tbl_bits_address0     |  14|          3|    8|         24|
    |p_jinfo_dc_xhuff_tbl_bits_ce0          |  14|          3|    1|          3|
    |size_2_fu_76                           |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 338|         73|  187|        489|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln638_reg_399                                                       |   9|   0|    9|          0|
    |ap_CS_fsm                                                               |  14|   0|   14|          0|
    |code_fu_80                                                              |  32|   0|   32|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_638_2_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_650_4_fu_143_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_657_5_fu_155_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_Pipeline_VITIS_LOOP_664_6_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |huffsize_load_loc_fu_56                                                 |   5|   0|    5|          0|
    |i_fu_44                                                                 |   5|   0|    5|          0|
    |icmp_ln638_reg_390                                                      |   1|   0|    1|          0|
    |p_1_fu_84                                                               |  32|   0|   32|          0|
    |p_dhtbl_ml_loc_fu_52                                                    |   7|   0|    7|          0|
    |p_fu_48                                                                 |  32|   0|   32|          0|
    |p_jinfo_ac_dhuff_tbl_maxcode_addr_reg_432                               |   7|   0|    7|          0|
    |p_jinfo_ac_dhuff_tbl_maxcode_load_reg_437                               |  32|   0|   32|          0|
    |p_load_reg_394                                                          |  32|   0|   32|          0|
    |size_2_fu_76                                                            |   5|   0|    5|          0|
    |size_3_reg_409                                                          |   5|   0|    5|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 222|   0|  222|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|ap_return                              |  out|    7|  ap_ctrl_hs|          huff_make_dhuff_tb.2|  return value|
|p_jinfo_dc_xhuff_tbl_bits_address0     |  out|    8|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_ce0          |  out|    1|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_dc_xhuff_tbl_bits_q0           |   in|    8|   ap_memory|     p_jinfo_dc_xhuff_tbl_bits|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_we0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_d0        |  out|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_q0        |   in|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_address1  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_ce1       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_we1       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_maxcode_d1        |  out|   32|   ap_memory|  p_jinfo_ac_dhuff_tbl_maxcode|         array|
|p_jinfo_ac_dhuff_tbl_valptr_address0   |  out|    7|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_ce0        |  out|    1|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_we0        |  out|    1|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_valptr_d0         |  out|   11|   ap_memory|   p_jinfo_ac_dhuff_tbl_valptr|         array|
|p_jinfo_ac_dhuff_tbl_mincode_address0  |  out|    7|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_ce0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_we0       |  out|    1|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
|p_jinfo_ac_dhuff_tbl_mincode_d0        |  out|   11|   ap_memory|  p_jinfo_ac_dhuff_tbl_mincode|         array|
+---------------------------------------+-----+-----+------------+------------------------------+--------------+

