Testing Sext
(bv #x000102030405060708090a0b0c0d0e0f 128)
(bv #x00080009000a000b000c000d000e000f 128)
(bv #x00080009000a000b000c000d000e000f 128)
Testing Sobel x
v1:	(bv #x000102030405060708090a0b0c0d0e0f 128)
1 515 1029 1543 2057 2571 3085 3599 
(bv #x000102030405060708090a0b0c0d0e0f 128)
v2:	(bv #xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f1 128)
-2 -516 -1030 -1544 -2058 -2572 -3086 -3599 
(bv #xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f1 128)
(bv #x00030407080b0c0f10131417181b1c1e 128)
3 1031 2059 3087 4115 5143 6171 7198 
(bv #x00030407080b0c0f10131417181b1c1e 128)
Testing Output
v1:	(bv #x000102030405060708090a0b0c0d0e0f 128)
v2:	(bv #x000102030405060708090a0b0c0d0e0f 128)
output:	(bv #x00020406080a0c0e10121416181a1c1e 128)
===================================
Synthesizing Subexpression #0
#<procedure:invoke_sext>
'(128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xd159fb719dde4d5f0dae769c9f6c6d92 128)))
#t
Unchecked solution:
(_mm_cvtepi16_epi64_dsl (reg 0) 128 128 64 8 0 16)
Test elapsed time: 1 
Synthesis step completed!
Solution
(_mm_cvtepi16_epi64_dsl (reg 0) 128 128 64 8 0 16)
===================================
Synthesizing Subexpression #1
#<procedure:invoke_x_avg>
'(128 128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x5caded55d3aa5fa08bd0d134d33812d5 128) (bv #x819f44a776e8698f5a8a592fa01b5fcf 128) (bv #xfc898ddb724fc03573246e10d5f2a5d7 128)))
#t
Unchecked solution:
(lit (bv #x5c74047e33c9f2f3b408f1a2e960784a 128))
Verification failed ...
	spec produced: (bv #x79f4af7ebffd77bb7b7e7fbe56aefeb6 128)
	synthesized result produced: (bv #x5c74047e33c9f2f3b408f1a2e960784a 128)
Concrete counter examples:
(list (vector (bv #x5caded55d3aa5fa08bd0d134d33812d5 128) (bv #x819f44a776e8698f5a8a592fa01b5fcf 128) (bv #xfc898ddb724fc03573246e10d5f2a5d7 128)) (vector (bv #x0004f0800001f801000000c0e040ffc0 128) (bv #x3af23f5e3ffe3dbc35ba3f7e3b363fe8 128) (bv #x040c404240000442100a000200027f26 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xaa948c66ed8a61987a9e9fb274aa309f 128) (bv #xc92c8f9ade92535434d75666dc219d2e 128) (bv #xf4d70ed809b5d320bf7d58ed06f1bc57 128)))
#t
Unchecked solution:
(lit (bv #x31c3ba72b463db60a3c9a56b33dd2752 128))
Verification failed ...
	spec produced: (bv #x7fff7ffe7fff7ffe7fff7fff7fff7ffe 128)
	synthesized result produced: (bv #x31c3ba72b463db60a3c9a56b33dd2752 128)
Concrete counter examples:
(list (vector (bv #xaa948c66ed8a61987a9e9fb274aa309f 128) (bv #xc92c8f9ade92535434d75666dc219d2e 128) (bv #xf4d70ed809b5d320bf7d58ed06f1bc57 128)) (vector (bv #x00030003000300030003000300030003 128) (bv #x3ffd3ffd3ffd3ffd3ffd3ffd3ffd3ffd 128) (bv #x00020001000200010002000200020001 128)))
#t
Unchecked solution:
(_m_paddw_dsl
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 (_m_paddw_dsl (reg 1) (reg 2) 128 128 128 16 0)
 128
 128
 128
 16
 0)
Test elapsed time: 99 
Synthesis step completed!
Solution
(_m_paddw_dsl
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 (_m_paddw_dsl (reg 1) (reg 2) 128 128 128 16 0)
 128
 128
 128
 16
 0)
===================================
Synthesizing Subexpression #2
#<procedure:invoke_sobel_x>
'(128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x1c7a732eeb455975cfd9c4a8cb9491e3 128) (bv #xc9f28b71686486fb0108df3a4b182a9f 128)))
#t
Unchecked solution:
(vector-two-input-swizzle_dsl
 (lit (bv #x528818437d1f2d860108c4284b100083 128))
 (lit (bv #x312f1a927f8467440108c4284b100083 128))
 8
 16
 0
 8
 4
 1
 0)
Verification failed ...
	spec produced: (bv #x7fff7ffe7ffe7fff7ffe7fff7fff7fff 128)
	synthesized result produced: (bv #x528818437d1f2d86312f1a927f846744 128)
Concrete counter examples:
(list (vector (bv #x1c7a732eeb455975cfd9c4a8cb9491e3 128) (bv #xc9f28b71686486fb0108df3a4b182a9f 128)) (vector (bv #x40004000400040004000400040004000 128) (bv #xbfffbffebffebfffbffebfffbfffbfff 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x720f5499799d7570a34f857059356b4e 128) (bv #x606363f8b73a425f8166a857b5399328 128)))
#t
Unchecked solution:
(_mm_maskz_sub_epi16_dsl
 (lit (bv #x00000000000000000000000000000000 128))
 (vector-two-input-swizzle_dsl
  (reg 0)
  (lit (bv #x600340ff311840508146805011310308 128))
  8
  16
  0
  8
  2
  1
  0)
 (_mm512_sub_epi8_dsl (reg 1) (reg 1) 128 128 128 16 0)
 (lit (bv #xee54f0a1c263ccefde17dd19a3fcd826 128))
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x7fff7ffe7ffe7ffe7ffe7ffe7fff7fff 128)
	synthesized result produced: (bv #x11ac0f5f3d9d331121e922e75c0427da 128)
Concrete counter examples:
(list (vector (bv #x720f5499799d7570a34f857059356b4e 128) (bv #x606363f8b73a425f8166a857b5399328 128)) (vector (bv #x40004000400040004000400040004000 128) (bv #xbfffbffebffebffebffebffebfffbfff 128)))
#t
Unchecked solution:
(_mm512_abs_epi64_dsl
 (_mm_maskz_sub_epi16_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  (lit (bv #x600340983118405081468050113103ff 128))
  (reg 0)
  (reg 1)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Test elapsed time: 737 
Synthesis step completed!
Solution
(_mm512_abs_epi64_dsl
 (_mm_maskz_sub_epi16_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  (lit (bv #x600340983118405081468050113103ff 128))
  (reg 0)
  (reg 1)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
===================================
Synthesizing Subexpression #3
#<procedure:invoke_y_avg>
'(128 128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xccdd152c2a8a3520ec0da07702a72e70 128) (bv #xdd66d6eb6199815659351950c43dde94 128) (bv #x43b4cd2cc7bda1e6d94948de5f6f8b26 128)))
#t
Unchecked solution:
(lit (bv #xcb5d902eb579d9b277c01bf5ea9076be 128))
Verification failed ...
	spec produced: (bv #x7ffd7ffebcfc6ff47f7e7ff57fde7ffe 128)
	synthesized result produced: (bv #xcb5d902eb579d9b277c01bf5ea9076be 128)
Concrete counter examples:
(list (vector (bv #xccdd152c2a8a3520ec0da07702a72e70 128) (bv #xdd66d6eb6199815659351950c43dde94 128) (bv #x43b4cd2cc7bda1e6d94948de5f6f8b26 128)) (vector (bv #x10010000f70c000800800c0700600000 128) (bv #x2ffe3ffc3bf633b53f7e37f23fbc2bfe 128) (bv #x100000064e0408820002040a00062802 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x768afc0a98119621bda2d9f803dfe8fc 128) (bv #x64ea1297d4d3736a387e70e88d5e6f1c 128) (bv #x88440134579ed6baa681432bcbc6713f 128)))
#t
Unchecked solution:
(lit (bv #xc8a2226c995553afd51ffef3ea613873 128))
Verification failed ...
	spec produced: (bv #x7ffe7ffe7fff7fff7fff7fff7fff7fff 128)
	synthesized result produced: (bv #xc8a2226c995553afd51ffef3ea613873 128)
Concrete counter examples:
(list (vector (bv #x768afc0a98119621bda2d9f803dfe8fc 128) (bv #x64ea1297d4d3736a387e70e88d5e6f1c 128) (bv #x88440134579ed6baa681432bcbc6713f 128)) (vector (bv #x00020002000300030003000300030003 128) (bv #x3ffe3ffe3ffe3ffe3ffe3ffe3ffe3ffe 128) (bv #x00000000000000000000000000000000 128)))
#t
Unchecked solution:
(_m_paddw_dsl
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 (_m_paddw_dsl (reg 2) (reg 1) 128 128 128 16 0)
 128
 128
 128
 16
 0)
Test elapsed time: 103 
Synthesis step completed!
Solution
(_m_paddw_dsl
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 (_m_paddw_dsl (reg 2) (reg 1) 128 128 128 16 0)
 128
 128
 128
 16
 0)
===================================
Synthesizing Subexpression #4
#<procedure:invoke_add_output>
'(128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xe722b2a99a41455b23a34526e7b591c5 128) (bv #x9ff25e5d85fac7c9a33ce29dcedf0411 128)))
#t
Unchecked solution:
(vector-two-input-swizzle_dsl
 (lit (bv #x87141106203b0d2423204004c6950001 128))
 (lit (bv #xc6df27c3b69495d6a3bde7bfefff95d5 128))
 8
 16
 0
 8
 4
 1
 0)
Verification failed ...
	spec produced: (bv #xfffaff7c5f7cdbfcffecfffc7bfc6ebe 128)
	synthesized result produced: (bv #x87141106203b0d24c6df27c3b69495d6 128)
Concrete counter examples:
(list (vector (bv #xe722b2a99a41455b23a34526e7b591c5 128) (bv #x9ff25e5d85fac7c9a33ce29dcedf0411 128)) (vector (bv #x7ffc7f82039e64fe7ff27ffe1c021000 128) (bv #x7ffe7ffa5bde76fe7ffa7ffe5ffa5ebe 128)))
#t
Unchecked solution:
(_m_paddw_dsl (reg 0) (reg 1) 128 128 128 16 0)
Test elapsed time: 6 
Synthesis step completed!
Solution
(_m_paddw_dsl (reg 0) (reg 1) 128 128 128 16 0)
===================================
Synthesizing Subexpression #5
#<procedure:invoke_clamp>
'(128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x1b81369458b44cb84f4ba7a9ddb63754 128)))
#t
Unchecked solution:
(_mm512_min_epi8_dsl
 (lit (bv #x188134945cb44cb84f4b27a05d803654 128))
 (lit (bv #x00ff00ff00ff00ff00ff0000000000ff 128))
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x007f00ff00ff00ff00ff0000000000ff 128)
	synthesized result produced: (bv #x00ff00ff00ff00ff00ff0000000000ff 128)
Concrete counter examples:
(list (vector (bv #x1b81369458b44cb84f4ba7a9ddb63754 128)) (vector (bv #x007f40ff400040ff40ff0000000040ff 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x8f724d1e6ff502b42e9034a1ea856a23 128)))
#t
Unchecked solution:
(_mm256_max_epi8_dsl
 (vector-two-input-swizzle_dsl
  (lit (bv #xffff00ff00ff00ff0000000000000000 128))
  (lit (bv #x00ff00ffffff00ff0000000000000000 128))
  8
  16
  0
  8
  4
  1
  0)
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00000000000000000000000000000000 128)
	synthesized result produced: (bv #x000000ff00ff00ff00ff00ff000000ff 128)
Concrete counter examples:
(list (vector (bv #x8f724d1e6ff502b42e9034a1ea856a23 128)) (vector (bv #x000080ff80ff80ff80ff80ff000080ff 128)))
#t
Unchecked solution:
(_mm256_max_epi8_dsl
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0
  0)
 (_mm512_min_epi8_dsl
  (reg 0)
  (lit (bv #x880000ff00ff00ff00ff00ff810000ff 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x008000ff00ff00ff00ff00cf000000fd 128)
	synthesized result produced: (bv #x000000ff00ff00ff00ff00cf000000fd 128)
Concrete counter examples:
(list (vector (bv #x8f724d1e6ff502b42e9034a1ea856a23 128)) (vector (bv #x000080ff80ff80ff80ff80ff000080ff 128)) (vector (bv #x008000ff00ff00ff01d000cf000000fd 128)))
#t
Unchecked solution:
(_mm256_max_epi8_dsl
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0
  0)
 (_mm512_min_epi8_dsl
  (lit (bv #x207600ff00ff00ff00ff00fff0ff00ff 128))
  (reg 0)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00ff007f00cf007f00ef00bf0080007f 128)
	synthesized result produced: (bv #x2000007f00cf007f00ef00bf0000007f 128)
Concrete counter examples:
(list (vector (bv #x8f724d1e6ff502b42e9034a1ea856a23 128)) (vector (bv #x000080ff80ff80ff80ff80ff000080ff 128)) (vector (bv #x008000ff00ff00ff01d000cf000000fd 128)) (vector (bv #x2000007f00cf007f00ef00bf0080007f 128)))
#t
Unchecked solution:
(_mm256_max_epi8_dsl
 (_mm256_max_epi8_dsl
  (lit (bv #x0000cdff808b00008000000000000000 128))
  (lit (bv #x00000000000080ff000080afc000807f 128))
  128
  128
  128
  16
  0)
 (_mm512_min_epi8_dsl
  (lit (bv #x00ff00ff00ff00ff00ff00ff024000ff 128))
  (reg 0)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00bf00e7000000fe00ef00bf00ff00bf 128)
	synthesized result produced: (bv #x00bf00e7000000fe00ef00bf010700bf 128)
Concrete counter examples:
(list (vector (bv #x8f724d1e6ff502b42e9034a1ea856a23 128)) (vector (bv #x000080ff80ff80ff80ff80ff000080ff 128)) (vector (bv #x008000ff00ff00ff01d000cf000000fd 128)) (vector (bv #x2000007f00cf007f00ef00bf0080007f 128)) (vector (bv #x00bf00e780cf00fe00ef00bf010700bf 128)))
#t
Unchecked solution:
(_mm512_min_epi8_dsl
 (_mm256_max_epi8_dsl
  (reg 0)
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0)
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x000000000000000000000000000000ff 128))
  128
  128
  128
  16
  0
  0)
 128
 128
 128
 16
 0)
Test elapsed time: 93 
Synthesis step completed!
Solution
(_mm512_min_epi8_dsl
 (_mm256_max_epi8_dsl
  (reg 0)
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0)
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x000000000000000000000000000000ff 128))
  128
  128
  128
  16
  0
  0)
 128
 128
 128
 16
 0)
'(#<void> #<void> #<void> #<void> #<void> #<void>)
Total Synthesis took 1039 seconds ...
