	component FIX_MUL is
		port (
			a      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- a
			b      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- b
			clk    : in  std_logic                     := 'X';             -- clk
			en     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- en
			result : out std_logic_vector(63 downto 0);                    -- result
			rst    : in  std_logic                     := 'X'              -- reset
		);
	end component FIX_MUL;

