 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : minimips
Version: N-2017.09-SP3
Date   : Tue Mar  2 19:19:46 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U1_pf/pc_interne_reg_12_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)       0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)        0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)              0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)              0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                   5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                  6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                  3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                    3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                    4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                 4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                   3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                  4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                   3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                 4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                 4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                  5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                  5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                   4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                 3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                 5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                   5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)               0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)               0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)               6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)              5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)              3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)              2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                 9.18     110.33 f
  U6_renvoi/U70/ZN (INV_X4)                3.68     114.01 r
  U6_renvoi/U95/Z (OR3_X2)                 5.33     119.34 r
  U6_renvoi/U89/ZN (NAND4_X2)              4.92     124.26 f
  U6_renvoi/U79/ZN (OAI22_X2)              4.97     129.23 r
  U6_renvoi/alea (renvoi)                  0.00     129.23 r
  U160/ZN (INV_X1)                         5.32     134.54 f
  U159/ZN (INV_X1)                         2.92     137.46 r
  U154/Z (OR3_X1)                          4.65     142.11 r
  U1_pf/stop_pf (pps_pf)                   0.00     142.11 r
  U1_pf/U4/ZN (INV_X1)                     2.57     144.68 f
  U1_pf/U20/ZN (OAI21_X2)                  3.20     147.88 r
  U1_pf/U19/ZN (INV_X2)                    2.77     150.65 f
  U1_pf/U23/ZN (NAND2_X1)                  2.54     153.20 r
  U1_pf/U5/ZN (INV_X1)                     2.85     156.05 f
  U1_pf/U41/Z (CLKBUF_X12)                 7.86     163.90 f
  U1_pf/U16/ZN (AOI22_X1)                  6.52     170.42 r
  U1_pf/U314/ZN (NAND2_X2)                 2.75     173.17 f
  U1_pf/pc_interne_reg_12_/D (DFF_X1)      0.00     173.17 f
  data arrival time                                 173.17

  clock clock (rise edge)                  5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  U1_pf/pc_interne_reg_12_/CK (DFF_X1)     0.00       4.90 r
  library setup time                      -1.12       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                -173.17
  -----------------------------------------------------------
  slack (VIOLATED)                                 -169.39


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U1_pf/pc_interne_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)       0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)        0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)              0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)              0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                   5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                  6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                  3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                    3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                    4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                 4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                   3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                  4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                   3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                 4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                 4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                  5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                  5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                   4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                 3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                 5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                   5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)               0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)               0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)               6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)              5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)              3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)              2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                 9.18     110.33 f
  U6_renvoi/U70/ZN (INV_X4)                3.68     114.01 r
  U6_renvoi/U95/Z (OR3_X2)                 5.33     119.34 r
  U6_renvoi/U89/ZN (NAND4_X2)              4.92     124.26 f
  U6_renvoi/U79/ZN (OAI22_X2)              4.97     129.23 r
  U6_renvoi/alea (renvoi)                  0.00     129.23 r
  U160/ZN (INV_X1)                         5.32     134.54 f
  U159/ZN (INV_X1)                         2.92     137.46 r
  U154/Z (OR3_X1)                          4.65     142.11 r
  U1_pf/stop_pf (pps_pf)                   0.00     142.11 r
  U1_pf/U4/ZN (INV_X1)                     2.57     144.68 f
  U1_pf/U20/ZN (OAI21_X2)                  3.20     147.88 r
  U1_pf/U19/ZN (INV_X2)                    2.77     150.65 f
  U1_pf/U23/ZN (NAND2_X1)                  2.54     153.20 r
  U1_pf/U5/ZN (INV_X1)                     2.85     156.05 f
  U1_pf/U34/Z (CLKBUF_X12)                 7.86     163.90 f
  U1_pf/U14/ZN (AOI22_X1)                  6.52     170.42 r
  U1_pf/U315/ZN (NAND2_X2)                 2.75     173.17 f
  U1_pf/pc_interne_reg_0_/D (DFF_X1)       0.00     173.17 f
  data arrival time                                 173.17

  clock clock (rise edge)                  5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  U1_pf/pc_interne_reg_0_/CK (DFF_X1)      0.00       4.90 r
  library setup time                      -1.12       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                -173.17
  -----------------------------------------------------------
  slack (VIOLATED)                                 -169.39


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U1_pf/pc_interne_reg_12_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)       0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)        0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)              0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)              0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                   5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                  6.52      12.22 r
  U3_di/U223/ZN (NAND4_X2)                 4.30      16.52 f
  U3_di/U222/ZN (NAND2_X2)                 3.91      20.44 r
  U3_di/U217/Z (BUF_X4)                    4.82      25.26 r
  U3_di/U216/ZN (INV_X1)                   2.39      27.65 f
  U3_di/U193/ZN (NAND2_X2)                 4.23      31.88 r
  U3_di/U36/Z (OR3_X2)                     5.54      37.41 r
  U3_di/U879/Z (AND4_X1)                   7.20      44.62 r
  U3_di/U184/Z (AND4_X1)                   8.15      52.76 r
  U3_di/U56/ZN (NAND4_X2)                  5.44      58.20 f
  U3_di/U185/ZN (INV_X2)                   4.33      62.53 r
  U3_di/U200/ZN (NAND2_X2)                 3.98      66.51 f
  U3_di/U199/ZN (NAND2_X1)                 5.51      72.03 r
  U3_di/U198/ZN (INV_X4)                   5.24      77.27 f
  U3_di/adr_reg2[4] (pps_di)               0.00      77.27 f
  U6_renvoi/adr2[4] (renvoi)               0.00      77.27 f
  U6_renvoi/U64/Z (XOR2_X1)                6.56      83.82 f
  U6_renvoi/U61/ZN (NOR4_X2)               6.17      89.99 r
  U6_renvoi/U57/ZN (NAND3_X2)              5.15      95.14 f
  U6_renvoi/U55/ZN (NAND2_X1)              3.31      98.45 r
  U6_renvoi/U58/ZN (AOI21_X1)              2.68     101.13 f
  U6_renvoi/U71/Z (OR3_X2)                 9.18     110.31 f
  U6_renvoi/U70/ZN (INV_X4)                3.68     114.00 r
  U6_renvoi/U95/Z (OR3_X2)                 5.33     119.32 r
  U6_renvoi/U89/ZN (NAND4_X2)              4.92     124.25 f
  U6_renvoi/U79/ZN (OAI22_X2)              4.97     129.21 r
  U6_renvoi/alea (renvoi)                  0.00     129.21 r
  U160/ZN (INV_X1)                         5.32     134.53 f
  U159/ZN (INV_X1)                         2.92     137.45 r
  U154/Z (OR3_X1)                          4.65     142.09 r
  U1_pf/stop_pf (pps_pf)                   0.00     142.09 r
  U1_pf/U4/ZN (INV_X1)                     2.57     144.66 f
  U1_pf/U20/ZN (OAI21_X2)                  3.20     147.86 r
  U1_pf/U19/ZN (INV_X2)                    2.77     150.64 f
  U1_pf/U23/ZN (NAND2_X1)                  2.54     153.18 r
  U1_pf/U5/ZN (INV_X1)                     2.85     156.03 f
  U1_pf/U41/Z (CLKBUF_X12)                 7.86     163.89 f
  U1_pf/U16/ZN (AOI22_X1)                  6.52     170.40 r
  U1_pf/U314/ZN (NAND2_X2)                 2.75     173.16 f
  U1_pf/pc_interne_reg_12_/D (DFF_X1)      0.00     173.16 f
  data arrival time                                 173.16

  clock clock (rise edge)                  5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  U1_pf/pc_interne_reg_12_/CK (DFF_X1)     0.00       4.90 r
  library setup time                      -1.12       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                -173.16
  -----------------------------------------------------------
  slack (VIOLATED)                                 -169.38


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U1_pf/pc_interne_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)       0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)        0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)              0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)              0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                   5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                  6.52      12.22 r
  U3_di/U223/ZN (NAND4_X2)                 4.30      16.52 f
  U3_di/U222/ZN (NAND2_X2)                 3.91      20.44 r
  U3_di/U217/Z (BUF_X4)                    4.82      25.26 r
  U3_di/U216/ZN (INV_X1)                   2.39      27.65 f
  U3_di/U193/ZN (NAND2_X2)                 4.23      31.88 r
  U3_di/U36/Z (OR3_X2)                     5.54      37.41 r
  U3_di/U879/Z (AND4_X1)                   7.20      44.62 r
  U3_di/U184/Z (AND4_X1)                   8.15      52.76 r
  U3_di/U56/ZN (NAND4_X2)                  5.44      58.20 f
  U3_di/U185/ZN (INV_X2)                   4.33      62.53 r
  U3_di/U200/ZN (NAND2_X2)                 3.98      66.51 f
  U3_di/U199/ZN (NAND2_X1)                 5.51      72.03 r
  U3_di/U198/ZN (INV_X4)                   5.24      77.27 f
  U3_di/adr_reg2[4] (pps_di)               0.00      77.27 f
  U6_renvoi/adr2[4] (renvoi)               0.00      77.27 f
  U6_renvoi/U64/Z (XOR2_X1)                6.56      83.82 f
  U6_renvoi/U61/ZN (NOR4_X2)               6.17      89.99 r
  U6_renvoi/U57/ZN (NAND3_X2)              5.15      95.14 f
  U6_renvoi/U55/ZN (NAND2_X1)              3.31      98.45 r
  U6_renvoi/U58/ZN (AOI21_X1)              2.68     101.13 f
  U6_renvoi/U71/Z (OR3_X2)                 9.18     110.31 f
  U6_renvoi/U70/ZN (INV_X4)                3.68     114.00 r
  U6_renvoi/U95/Z (OR3_X2)                 5.33     119.32 r
  U6_renvoi/U89/ZN (NAND4_X2)              4.92     124.25 f
  U6_renvoi/U79/ZN (OAI22_X2)              4.97     129.21 r
  U6_renvoi/alea (renvoi)                  0.00     129.21 r
  U160/ZN (INV_X1)                         5.32     134.53 f
  U159/ZN (INV_X1)                         2.92     137.45 r
  U154/Z (OR3_X1)                          4.65     142.09 r
  U1_pf/stop_pf (pps_pf)                   0.00     142.09 r
  U1_pf/U4/ZN (INV_X1)                     2.57     144.66 f
  U1_pf/U20/ZN (OAI21_X2)                  3.20     147.86 r
  U1_pf/U19/ZN (INV_X2)                    2.77     150.64 f
  U1_pf/U23/ZN (NAND2_X1)                  2.54     153.18 r
  U1_pf/U5/ZN (INV_X1)                     2.85     156.03 f
  U1_pf/U34/Z (CLKBUF_X12)                 7.86     163.89 f
  U1_pf/U14/ZN (AOI22_X1)                  6.52     170.40 r
  U1_pf/U315/ZN (NAND2_X2)                 2.75     173.16 f
  U1_pf/pc_interne_reg_0_/D (DFF_X1)       0.00     173.16 f
  data arrival time                                 173.16

  clock clock (rise edge)                  5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.10       4.90
  U1_pf/pc_interne_reg_0_/CK (DFF_X1)      0.00       4.90 r
  library setup time                      -1.12       3.78
  data required time                                  3.78
  -----------------------------------------------------------
  data required time                                  3.78
  data arrival time                                -173.16
  -----------------------------------------------------------
  slack (VIOLATED)                                 -169.38


  Startpoint: U3_di/DI_code_ual_reg_21_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U4_ex/EX_data_ual_reg_28_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_di/DI_code_ual_reg_21_/CK (DFF_X1)                   0.00 #     0.00 r
  U3_di/DI_code_ual_reg_21_/Q (DFF_X1)                    0.08       0.08 f
  U3_di/DI_code_ual[21] (pps_di)                          0.00       0.08 f
  U4_ex/DI_code_ual[21] (pps_ex)                          0.00       0.08 f
  U4_ex/U1_alu/ctrl[21] (alu)                             0.00       0.08 f
  U4_ex/U1_alu/U266/ZN (NOR2_X2)                          2.53       2.62 r
  U4_ex/U1_alu/U264/ZN (NAND2_X2)                         2.97       5.59 f
  U4_ex/U1_alu/U267/ZN (NOR2_X2)                          3.06       8.65 r
  U4_ex/U1_alu/U268/ZN (NAND3_X2)                         3.95      12.60 f
  U4_ex/U1_alu/U269/ZN (INV_X2)                           3.15      15.75 r
  U4_ex/U1_alu/U271/ZN (NAND3_X2)                         4.34      20.09 f
  U4_ex/U1_alu/U249/Z (OR4_X1)                            9.69      29.77 f
  U4_ex/U1_alu/U32/ZN (NAND2_X2)                          2.55      32.32 r
  U4_ex/U1_alu/U284/ZN (INV_X2)                           2.73      35.06 f
  U4_ex/U1_alu/U279/ZN (NAND4_X2)                         3.10      38.16 r
  U4_ex/U1_alu/U245/Z (CLKBUF_X8)                         6.07      44.23 r
  U4_ex/U1_alu/U288/ZN (INV_X12)                          2.38      46.61 f
  U4_ex/U1_alu/U1568/Z (MUX2_X1)                          6.22      52.83 f
  U4_ex/U1_alu/U1569/ZN (INV_X2)                          6.51      59.34 r
  U4_ex/U1_alu/mult_92/b[7] (alu_DW_mult_tc_3)            0.00      59.34 r
  U4_ex/U1_alu/mult_92/U581/ZN (XNOR2_X1)                 8.35      67.68 f
  U4_ex/U1_alu/mult_92/U915/ZN (OAI22_X1)                 5.04      72.73 r
  U4_ex/U1_alu/mult_92/U418/CO (FA_X1)                   11.11      83.84 r
  U4_ex/U1_alu/mult_92/U410/S (FA_X1)                    14.22      98.06 f
  U4_ex/U1_alu/mult_92/U408/S (FA_X1)                    13.96     112.02 r
  U4_ex/U1_alu/mult_92/U407/S (FA_X1)                    15.06     127.08 f
  U4_ex/U1_alu/mult_92/U225/ZN (NOR2_X1)                  4.80     131.88 r
  U4_ex/U1_alu/mult_92/U222/ZN (OAI21_X1)                 3.40     135.27 f
  U4_ex/U1_alu/mult_92/U925/ZN (AOI21_X1)                 5.47     140.75 r
  U4_ex/U1_alu/mult_92/U924/ZN (OAI21_X2)                 9.55     150.30 f
  U4_ex/U1_alu/mult_92/U1167/ZN (AOI21_X1)                6.09     156.38 r
  U4_ex/U1_alu/mult_92/U79/Z (XOR2_X1)                    5.62     162.00 r
  U4_ex/U1_alu/mult_92/product[28] (alu_DW_mult_tc_3)     0.00     162.00 r
  U4_ex/U1_alu/U257/ZN (NAND2_X1)                         3.20     165.20 f
  U4_ex/U1_alu/U93/ZN (NAND4_X1)                          2.60     167.80 r
  U4_ex/U1_alu/res[28] (alu)                              0.00     167.80 r
  U4_ex/U169/ZN (NAND2_X1)                                3.92     171.72 f
  U4_ex/U82/ZN (NAND2_X2)                                 2.26     173.98 r
  U4_ex/EX_data_ual_reg_28_/D (DFF_X1)                    0.00     173.98 r
  data arrival time                                                173.98

  clock clock (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  U4_ex/EX_data_ual_reg_28_/CK (DFF_X1)                   0.00       4.90 r
  library setup time                                     -0.30       4.60
  data required time                                                 4.60
  --------------------------------------------------------------------------
  data required time                                                 4.60
  data arrival time                                               -173.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -169.38


  Startpoint: U3_di/DI_code_ual_reg_21_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U4_ex/EX_data_ual_reg_28_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_di/DI_code_ual_reg_21_/CK (DFF_X1)                   0.00 #     0.00 r
  U3_di/DI_code_ual_reg_21_/Q (DFF_X1)                    0.08       0.08 f
  U3_di/DI_code_ual[21] (pps_di)                          0.00       0.08 f
  U4_ex/DI_code_ual[21] (pps_ex)                          0.00       0.08 f
  U4_ex/U1_alu/ctrl[21] (alu)                             0.00       0.08 f
  U4_ex/U1_alu/U266/ZN (NOR2_X2)                          2.53       2.62 r
  U4_ex/U1_alu/U264/ZN (NAND2_X2)                         2.97       5.59 f
  U4_ex/U1_alu/U267/ZN (NOR2_X2)                          3.06       8.65 r
  U4_ex/U1_alu/U268/ZN (NAND3_X2)                         3.95      12.60 f
  U4_ex/U1_alu/U269/ZN (INV_X2)                           3.15      15.75 r
  U4_ex/U1_alu/U271/ZN (NAND3_X2)                         4.34      20.09 f
  U4_ex/U1_alu/U249/Z (OR4_X1)                            9.69      29.77 f
  U4_ex/U1_alu/U32/ZN (NAND2_X2)                          2.55      32.32 r
  U4_ex/U1_alu/U284/ZN (INV_X2)                           2.73      35.06 f
  U4_ex/U1_alu/U279/ZN (NAND4_X2)                         3.10      38.16 r
  U4_ex/U1_alu/U245/Z (CLKBUF_X8)                         6.07      44.23 r
  U4_ex/U1_alu/U288/ZN (INV_X12)                          2.38      46.61 f
  U4_ex/U1_alu/U1568/Z (MUX2_X1)                          6.22      52.82 f
  U4_ex/U1_alu/U1569/ZN (INV_X2)                          6.51      59.34 r
  U4_ex/U1_alu/mult_92/b[7] (alu_DW_mult_tc_3)            0.00      59.34 r
  U4_ex/U1_alu/mult_92/U581/ZN (XNOR2_X1)                 8.35      67.68 f
  U4_ex/U1_alu/mult_92/U915/ZN (OAI22_X1)                 5.04      72.73 r
  U4_ex/U1_alu/mult_92/U418/CO (FA_X1)                   11.11      83.84 r
  U4_ex/U1_alu/mult_92/U410/S (FA_X1)                    14.22      98.06 f
  U4_ex/U1_alu/mult_92/U408/S (FA_X1)                    13.96     112.01 r
  U4_ex/U1_alu/mult_92/U407/S (FA_X1)                    15.06     127.08 f
  U4_ex/U1_alu/mult_92/U225/ZN (NOR2_X1)                  4.80     131.88 r
  U4_ex/U1_alu/mult_92/U222/ZN (OAI21_X1)                 3.40     135.27 f
  U4_ex/U1_alu/mult_92/U925/ZN (AOI21_X1)                 5.47     140.75 r
  U4_ex/U1_alu/mult_92/U924/ZN (OAI21_X2)                 9.55     150.30 f
  U4_ex/U1_alu/mult_92/U1167/ZN (AOI21_X1)                6.09     156.38 r
  U4_ex/U1_alu/mult_92/U79/Z (XOR2_X1)                    5.62     162.00 r
  U4_ex/U1_alu/mult_92/product[28] (alu_DW_mult_tc_3)     0.00     162.00 r
  U4_ex/U1_alu/U257/ZN (NAND2_X1)                         3.20     165.20 f
  U4_ex/U1_alu/U93/ZN (NAND4_X1)                          2.60     167.80 r
  U4_ex/U1_alu/res[28] (alu)                              0.00     167.80 r
  U4_ex/U169/ZN (NAND2_X1)                                3.92     171.72 f
  U4_ex/U82/ZN (NAND2_X2)                                 2.26     173.97 r
  U4_ex/EX_data_ual_reg_28_/D (DFF_X1)                    0.00     173.97 r
  data arrival time                                                173.97

  clock clock (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  U4_ex/EX_data_ual_reg_28_/CK (DFF_X1)                   0.00       4.90 r
  library setup time                                     -0.30       4.60
  data required time                                                 4.60
  --------------------------------------------------------------------------
  data required time                                                 4.60
  data arrival time                                               -173.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -169.38


  Startpoint: U3_di/DI_code_ual_reg_21_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U4_ex/EX_data_ual_reg_28_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_di/DI_code_ual_reg_21_/CK (DFF_X1)                   0.00 #     0.00 r
  U3_di/DI_code_ual_reg_21_/Q (DFF_X1)                    0.08       0.08 f
  U3_di/DI_code_ual[21] (pps_di)                          0.00       0.08 f
  U4_ex/DI_code_ual[21] (pps_ex)                          0.00       0.08 f
  U4_ex/U1_alu/ctrl[21] (alu)                             0.00       0.08 f
  U4_ex/U1_alu/U266/ZN (NOR2_X2)                          2.53       2.62 r
  U4_ex/U1_alu/U264/ZN (NAND2_X2)                         2.97       5.59 f
  U4_ex/U1_alu/U267/ZN (NOR2_X2)                          3.06       8.65 r
  U4_ex/U1_alu/U268/ZN (NAND3_X2)                         3.95      12.60 f
  U4_ex/U1_alu/U269/ZN (INV_X2)                           3.15      15.75 r
  U4_ex/U1_alu/U271/ZN (NAND3_X2)                         4.34      20.09 f
  U4_ex/U1_alu/U249/Z (OR4_X1)                            9.69      29.77 f
  U4_ex/U1_alu/U32/ZN (NAND2_X2)                          2.55      32.32 r
  U4_ex/U1_alu/U284/ZN (INV_X2)                           2.73      35.06 f
  U4_ex/U1_alu/U279/ZN (NAND4_X2)                         3.10      38.16 r
  U4_ex/U1_alu/U245/Z (CLKBUF_X8)                         6.07      44.23 r
  U4_ex/U1_alu/U288/ZN (INV_X12)                          2.38      46.61 f
  U4_ex/U1_alu/U1565/Z (MUX2_X1)                          7.63      54.24 f
  U4_ex/U1_alu/U261/ZN (INV_X4)                           4.55      58.78 r
  U4_ex/U1_alu/mult_92/b[12] (alu_DW_mult_tc_3)           0.00      58.78 r
  U4_ex/U1_alu/mult_92/U728/ZN (XNOR2_X1)                 7.95      66.73 f
  U4_ex/U1_alu/mult_92/U904/ZN (OAI22_X1)                 5.18      71.91 r
  U4_ex/U1_alu/mult_92/U439/CO (FA_X1)                   11.11      83.02 r
  U4_ex/U1_alu/mult_92/U431/S (FA_X1)                    13.90      96.92 f
  U4_ex/U1_alu/mult_92/U429/S (FA_X1)                    14.26     111.18 r
  U4_ex/U1_alu/mult_92/U428/S (FA_X1)                    14.45     125.63 f
  U4_ex/U1_alu/mult_92/U256/ZN (NAND2_X1)                 4.09     129.72 r
  U4_ex/U1_alu/mult_92/U244/ZN (OAI21_X1)                 5.53     135.25 f
  U4_ex/U1_alu/mult_92/U925/ZN (AOI21_X1)                 5.49     140.74 r
  U4_ex/U1_alu/mult_92/U924/ZN (OAI21_X2)                 9.55     150.29 f
  U4_ex/U1_alu/mult_92/U1167/ZN (AOI21_X1)                6.09     156.38 r
  U4_ex/U1_alu/mult_92/U79/Z (XOR2_X1)                    5.62     162.00 r
  U4_ex/U1_alu/mult_92/product[28] (alu_DW_mult_tc_3)     0.00     162.00 r
  U4_ex/U1_alu/U257/ZN (NAND2_X1)                         3.20     165.20 f
  U4_ex/U1_alu/U93/ZN (NAND4_X1)                          2.60     167.80 r
  U4_ex/U1_alu/res[28] (alu)                              0.00     167.80 r
  U4_ex/U169/ZN (NAND2_X1)                                3.92     171.71 f
  U4_ex/U82/ZN (NAND2_X2)                                 2.26     173.97 r
  U4_ex/EX_data_ual_reg_28_/D (DFF_X1)                    0.00     173.97 r
  data arrival time                                                173.97

  clock clock (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  U4_ex/EX_data_ual_reg_28_/CK (DFF_X1)                   0.00       4.90 r
  library setup time                                     -0.30       4.60
  data required time                                                 4.60
  --------------------------------------------------------------------------
  data required time                                                 4.60
  data arrival time                                               -173.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -169.38


  Startpoint: U3_di/DI_code_ual_reg_21_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U4_ex/EX_data_ual_reg_28_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_di/DI_code_ual_reg_21_/CK (DFF_X1)                   0.00 #     0.00 r
  U3_di/DI_code_ual_reg_21_/Q (DFF_X1)                    0.08       0.08 f
  U3_di/DI_code_ual[21] (pps_di)                          0.00       0.08 f
  U4_ex/DI_code_ual[21] (pps_ex)                          0.00       0.08 f
  U4_ex/U1_alu/ctrl[21] (alu)                             0.00       0.08 f
  U4_ex/U1_alu/U266/ZN (NOR2_X2)                          2.53       2.62 r
  U4_ex/U1_alu/U264/ZN (NAND2_X2)                         2.97       5.59 f
  U4_ex/U1_alu/U267/ZN (NOR2_X2)                          3.06       8.65 r
  U4_ex/U1_alu/U268/ZN (NAND3_X2)                         3.95      12.60 f
  U4_ex/U1_alu/U269/ZN (INV_X2)                           3.15      15.75 r
  U4_ex/U1_alu/U271/ZN (NAND3_X2)                         4.34      20.09 f
  U4_ex/U1_alu/U249/Z (OR4_X1)                            9.69      29.77 f
  U4_ex/U1_alu/U32/ZN (NAND2_X2)                          2.55      32.32 r
  U4_ex/U1_alu/U284/ZN (INV_X2)                           2.73      35.06 f
  U4_ex/U1_alu/U279/ZN (NAND4_X2)                         3.10      38.16 r
  U4_ex/U1_alu/U245/Z (CLKBUF_X8)                         6.07      44.23 r
  U4_ex/U1_alu/U288/ZN (INV_X12)                          2.38      46.61 f
  U4_ex/U1_alu/U1565/Z (MUX2_X1)                          7.63      54.24 f
  U4_ex/U1_alu/U261/ZN (INV_X4)                           4.55      58.78 r
  U4_ex/U1_alu/mult_92/b[12] (alu_DW_mult_tc_3)           0.00      58.78 r
  U4_ex/U1_alu/mult_92/U728/ZN (XNOR2_X1)                 7.95      66.73 f
  U4_ex/U1_alu/mult_92/U904/ZN (OAI22_X1)                 5.18      71.91 r
  U4_ex/U1_alu/mult_92/U439/CO (FA_X1)                   11.11      83.02 r
  U4_ex/U1_alu/mult_92/U431/S (FA_X1)                    13.90      96.92 f
  U4_ex/U1_alu/mult_92/U429/S (FA_X1)                    14.26     111.18 r
  U4_ex/U1_alu/mult_92/U428/S (FA_X1)                    14.45     125.63 f
  U4_ex/U1_alu/mult_92/U256/ZN (NAND2_X1)                 4.09     129.72 r
  U4_ex/U1_alu/mult_92/U244/ZN (OAI21_X1)                 5.53     135.25 f
  U4_ex/U1_alu/mult_92/U925/ZN (AOI21_X1)                 5.49     140.74 r
  U4_ex/U1_alu/mult_92/U924/ZN (OAI21_X2)                 9.55     150.29 f
  U4_ex/U1_alu/mult_92/U1167/ZN (AOI21_X1)                6.09     156.38 r
  U4_ex/U1_alu/mult_92/U79/Z (XOR2_X1)                    5.62     162.00 r
  U4_ex/U1_alu/mult_92/product[28] (alu_DW_mult_tc_3)     0.00     162.00 r
  U4_ex/U1_alu/U257/ZN (NAND2_X1)                         3.20     165.20 f
  U4_ex/U1_alu/U93/ZN (NAND4_X1)                          2.60     167.80 r
  U4_ex/U1_alu/res[28] (alu)                              0.00     167.80 r
  U4_ex/U169/ZN (NAND2_X1)                                3.92     171.71 f
  U4_ex/U82/ZN (NAND2_X2)                                 2.26     173.97 r
  U4_ex/EX_data_ual_reg_28_/D (DFF_X1)                    0.00     173.97 r
  data arrival time                                                173.97

  clock clock (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  U4_ex/EX_data_ual_reg_28_/CK (DFF_X1)                   0.00       4.90 r
  library setup time                                     -0.30       4.60
  data required time                                                 4.60
  --------------------------------------------------------------------------
  data required time                                                 4.60
  data arrival time                                               -173.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -169.38


  Startpoint: U10_ei_2/EI_instr_reg_29_
              (rising edge-triggered flip-flop clocked by clock2')
  Endpoint: U3_di/DI_op2_reg_1_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  U10_ei_2/EI_instr_reg_29_/CK (DFF_X2)                   0.00       2.50 r
  U10_ei_2/EI_instr_reg_29_/Q (DFF_X2)                    0.10       2.60 f
  U10_ei_2/EI_instr[29] (pps_ei_2)                        0.00       2.60 f
  U11_di2/EI_instr[29] (pps_di_2)                         0.00       2.60 f
  U11_di2/U209/ZN (INV_X16)                               0.63       3.23 r
  U11_di2/U179/ZN (NAND4_X2)                              5.03       8.27 f
  U11_di2/U183/ZN (INV_X2)                                4.97      13.24 r
  U11_di2/U911/Z (MUX2_X1)                                7.28      20.52 f
  U11_di2/U792/Z (CLKBUF_X12)                             5.03      25.55 f
  U11_di2/U837/ZN (INV_X4)                                3.05      28.61 r
  U11_di2/U919/ZN (NAND2_X2)                              4.06      32.67 f
  U11_di2/U36/Z (OR2_X2)                                  6.35      39.02 f
  U11_di2/U54/Z (OR4_X1)                                  7.64      46.66 f
  U11_di2/U826/ZN (OAI21_X1)                              4.27      50.94 r
  U11_di2/U47/ZN (NOR2_X2)                                3.20      54.14 f
  U11_di2/U59/ZN (NAND4_X2)                               3.59      57.72 r
  U11_di2/U145/Z (OR4_X2)                                 9.39      67.11 r
  U11_di2/U819/ZN (NAND2_X1)                              6.54      73.65 f
  U11_di2/U236/ZN (INV_X4)                                6.80      80.45 r
  U11_di2/adr_reg2[0] (pps_di_2)                          0.00      80.45 r
  U6_renvoi/adr4[0] (renvoi)                              0.00      80.45 r
  U6_renvoi/U1053/Z (XOR2_X1)                             6.81      87.26 r
  U6_renvoi/U983/ZN (INV_X1)                              2.30      89.56 f
  U6_renvoi/U304/ZN (NOR3_X1)                             4.08      93.64 r
  U6_renvoi/U170/Z (AND4_X1)                              8.93     102.57 r
  U6_renvoi/U168/ZN (INV_X1)                              2.08     104.65 f
  U6_renvoi/U169/ZN (INV_X1)                              2.70     107.35 r
  U6_renvoi/U134/ZN (OAI21_X2)                            3.76     111.11 f
  U6_renvoi/U154/ZN (NAND2_X1)                            4.00     115.11 r
  U6_renvoi/U153/ZN (OAI21_X1)                            3.64     118.75 f
  U6_renvoi/U149/ZN (AOI22_X1)                            6.09     124.84 r
  U6_renvoi/U135/ZN (OAI22_X2)                            4.95     129.79 f
  U6_renvoi/alea2 (renvoi)                                0.00     129.79 f
  U14_delay_gate/in5 (delay_gate)                         0.00     129.79 f
  U14_delay_gate/out5 (delay_gate)                        0.00     129.79 f
  U155/ZN (INV_X1)                                        4.22     134.01 r
  U162/ZN (NAND2_X2)                                      3.42     137.44 f
  U3_di/stop_di (pps_di)                                  0.00     137.44 f
  U3_di/U892/ZN (INV_X2)                                  3.02     140.46 r
  U3_di/U145/ZN (NAND2_X2)                                3.52     143.98 f
  U3_di/U202/ZN (INV_X2)                                  4.02     148.00 r
  U3_di/U308/ZN (NAND2_X1)                                2.89     150.89 f
  U3_di/U307/ZN (INV_X1)                                 13.74     164.63 r
  U3_di/U524/ZN (AOI22_X1)                                5.50     170.13 f
  U3_di/U522/ZN (NAND2_X1)                                3.69     173.83 r
  U3_di/DI_op2_reg_1_/D (DFF_X1)                          0.00     173.83 r
  data arrival time                                                173.83

  clock clock (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  U3_di/DI_op2_reg_1_/CK (DFF_X1)                         0.00       4.90 r
  library setup time                                     -0.44       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                               -173.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -169.37


  Startpoint: U10_ei_2/EI_instr_reg_29_
              (rising edge-triggered flip-flop clocked by clock2')
  Endpoint: U3_di/DI_op2_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  U10_ei_2/EI_instr_reg_29_/CK (DFF_X2)                   0.00       2.50 r
  U10_ei_2/EI_instr_reg_29_/Q (DFF_X2)                    0.10       2.60 f
  U10_ei_2/EI_instr[29] (pps_ei_2)                        0.00       2.60 f
  U11_di2/EI_instr[29] (pps_di_2)                         0.00       2.60 f
  U11_di2/U209/ZN (INV_X16)                               0.63       3.23 r
  U11_di2/U179/ZN (NAND4_X2)                              5.03       8.27 f
  U11_di2/U183/ZN (INV_X2)                                4.97      13.24 r
  U11_di2/U911/Z (MUX2_X1)                                7.28      20.52 f
  U11_di2/U792/Z (CLKBUF_X12)                             5.03      25.55 f
  U11_di2/U837/ZN (INV_X4)                                3.05      28.61 r
  U11_di2/U919/ZN (NAND2_X2)                              4.06      32.67 f
  U11_di2/U36/Z (OR2_X2)                                  6.35      39.02 f
  U11_di2/U54/Z (OR4_X1)                                  7.64      46.66 f
  U11_di2/U826/ZN (OAI21_X1)                              4.27      50.94 r
  U11_di2/U47/ZN (NOR2_X2)                                3.20      54.14 f
  U11_di2/U59/ZN (NAND4_X2)                               3.59      57.72 r
  U11_di2/U145/Z (OR4_X2)                                 9.39      67.11 r
  U11_di2/U819/ZN (NAND2_X1)                              6.54      73.65 f
  U11_di2/U236/ZN (INV_X4)                                6.80      80.45 r
  U11_di2/adr_reg2[0] (pps_di_2)                          0.00      80.45 r
  U6_renvoi/adr4[0] (renvoi)                              0.00      80.45 r
  U6_renvoi/U1053/Z (XOR2_X1)                             6.81      87.26 r
  U6_renvoi/U983/ZN (INV_X1)                              2.30      89.56 f
  U6_renvoi/U304/ZN (NOR3_X1)                             4.08      93.64 r
  U6_renvoi/U170/Z (AND4_X1)                              8.93     102.57 r
  U6_renvoi/U168/ZN (INV_X1)                              2.08     104.65 f
  U6_renvoi/U169/ZN (INV_X1)                              2.70     107.35 r
  U6_renvoi/U134/ZN (OAI21_X2)                            3.76     111.11 f
  U6_renvoi/U154/ZN (NAND2_X1)                            4.00     115.11 r
  U6_renvoi/U153/ZN (OAI21_X1)                            3.64     118.75 f
  U6_renvoi/U149/ZN (AOI22_X1)                            6.09     124.84 r
  U6_renvoi/U135/ZN (OAI22_X2)                            4.95     129.79 f
  U6_renvoi/alea2 (renvoi)                                0.00     129.79 f
  U14_delay_gate/in5 (delay_gate)                         0.00     129.79 f
  U14_delay_gate/out5 (delay_gate)                        0.00     129.79 f
  U155/ZN (INV_X1)                                        4.22     134.01 r
  U162/ZN (NAND2_X2)                                      3.42     137.44 f
  U3_di/stop_di (pps_di)                                  0.00     137.44 f
  U3_di/U892/ZN (INV_X2)                                  3.02     140.46 r
  U3_di/U145/ZN (NAND2_X2)                                3.52     143.98 f
  U3_di/U202/ZN (INV_X2)                                  4.02     148.00 r
  U3_di/U308/ZN (NAND2_X1)                                2.89     150.89 f
  U3_di/U307/ZN (INV_X1)                                 13.74     164.63 r
  U3_di/U521/ZN (AOI22_X1)                                5.50     170.13 f
  U3_di/U519/ZN (NAND2_X1)                                3.69     173.83 r
  U3_di/DI_op2_reg_0_/D (DFF_X1)                          0.00     173.83 r
  data arrival time                                                173.83

  clock clock (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  U3_di/DI_op2_reg_0_/CK (DFF_X1)                         0.00       4.90 r
  library setup time                                     -0.44       4.46
  data required time                                                 4.46
  --------------------------------------------------------------------------
  data required time                                                 4.46
  data arrival time                                               -173.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -169.37


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_14_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                                 3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                                   3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                                   4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                                4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                                  3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                                 4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                                  3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                                4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                                4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                                 5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                                 5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.33 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.71 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.89 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.37 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.54 f
  U6_renvoi/alea (renvoi)                                 0.00     127.54 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.54 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.54 f
  U165/ZN (INV_X2)                                        2.84     130.38 r
  U164/ZN (NAND2_X2)                                      2.57     132.96 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.96 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.76 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.14 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.13 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.84 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.62 r
  U11_di2/U435/ZN (AOI22_X1)                              6.13     169.75 f
  U11_di2/U434/ZN (OAI21_X1)                              4.17     173.92 r
  U11_di2/DI_offset_reg_14_/D (DFF_X1)                    0.00     173.92 r
  data arrival time                                                173.92

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_14_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.25


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_13_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                                 3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                                   3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                                   4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                                4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                                  3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                                 4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                                  3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                                4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                                4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                                 5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                                 5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.33 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.71 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.89 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.37 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.54 f
  U6_renvoi/alea (renvoi)                                 0.00     127.54 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.54 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.54 f
  U165/ZN (INV_X2)                                        2.84     130.38 r
  U164/ZN (NAND2_X2)                                      2.57     132.96 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.96 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.76 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.14 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.13 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.84 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.62 r
  U11_di2/U433/ZN (AOI22_X1)                              6.13     169.75 f
  U11_di2/U432/ZN (OAI21_X1)                              4.17     173.92 r
  U11_di2/DI_offset_reg_13_/D (DFF_X1)                    0.00     173.92 r
  data arrival time                                                173.92

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_13_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.25


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_12_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                                 3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                                   3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                                   4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                                4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                                  3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                                 4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                                  3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                                4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                                4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                                 5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                                 5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.33 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.71 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.89 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.37 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.54 f
  U6_renvoi/alea (renvoi)                                 0.00     127.54 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.54 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.54 f
  U165/ZN (INV_X2)                                        2.84     130.38 r
  U164/ZN (NAND2_X2)                                      2.57     132.96 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.96 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.76 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.14 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.13 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.84 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.62 r
  U11_di2/U431/ZN (AOI22_X1)                              6.13     169.75 f
  U11_di2/U430/ZN (OAI21_X1)                              4.17     173.92 r
  U11_di2/DI_offset_reg_12_/D (DFF_X1)                    0.00     173.92 r
  data arrival time                                                173.92

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_12_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.25


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_10_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                                 3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                                   3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                                   4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                                4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                                  3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                                 4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                                  3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                                4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                                4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                                 5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                                 5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.33 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.71 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.89 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.37 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.54 f
  U6_renvoi/alea (renvoi)                                 0.00     127.54 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.54 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.54 f
  U165/ZN (INV_X2)                                        2.84     130.38 r
  U164/ZN (NAND2_X2)                                      2.57     132.96 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.96 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.76 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.14 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.13 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.84 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.62 r
  U11_di2/U429/ZN (AOI22_X1)                              6.13     169.75 f
  U11_di2/U428/ZN (OAI21_X1)                              4.17     173.92 r
  U11_di2/DI_offset_reg_10_/D (DFF_X1)                    0.00     173.92 r
  data arrival time                                                173.92

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_10_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.25


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_14_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U223/ZN (NAND4_X2)                                4.30      16.52 f
  U3_di/U222/ZN (NAND2_X2)                                3.91      20.44 r
  U3_di/U217/Z (BUF_X4)                                   4.82      25.26 r
  U3_di/U216/ZN (INV_X1)                                  2.39      27.65 f
  U3_di/U193/ZN (NAND2_X2)                                4.23      31.88 r
  U3_di/U36/Z (OR3_X2)                                    5.54      37.41 r
  U3_di/U879/Z (AND4_X1)                                  7.20      44.62 r
  U3_di/U184/Z (AND4_X1)                                  8.15      52.76 r
  U3_di/U56/ZN (NAND4_X2)                                 5.44      58.20 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.53 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.51 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.03 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.27 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.27 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.27 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.82 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      89.99 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.14 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.45 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.13 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.31 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.69 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.88 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.36 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.53 f
  U6_renvoi/alea (renvoi)                                 0.00     127.53 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.53 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.53 f
  U165/ZN (INV_X2)                                        2.84     130.37 r
  U164/ZN (NAND2_X2)                                      2.57     132.94 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.94 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.75 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.13 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.12 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.83 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.60 r
  U11_di2/U435/ZN (AOI22_X1)                              6.13     169.74 f
  U11_di2/U434/ZN (OAI21_X1)                              4.17     173.90 r
  U11_di2/DI_offset_reg_14_/D (DFF_X1)                    0.00     173.90 r
  data arrival time                                                173.90

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_14_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.24


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_13_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U223/ZN (NAND4_X2)                                4.30      16.52 f
  U3_di/U222/ZN (NAND2_X2)                                3.91      20.44 r
  U3_di/U217/Z (BUF_X4)                                   4.82      25.26 r
  U3_di/U216/ZN (INV_X1)                                  2.39      27.65 f
  U3_di/U193/ZN (NAND2_X2)                                4.23      31.88 r
  U3_di/U36/Z (OR3_X2)                                    5.54      37.41 r
  U3_di/U879/Z (AND4_X1)                                  7.20      44.62 r
  U3_di/U184/Z (AND4_X1)                                  8.15      52.76 r
  U3_di/U56/ZN (NAND4_X2)                                 5.44      58.20 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.53 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.51 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.03 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.27 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.27 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.27 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.82 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      89.99 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.14 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.45 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.13 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.31 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.69 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.88 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.36 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.53 f
  U6_renvoi/alea (renvoi)                                 0.00     127.53 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.53 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.53 f
  U165/ZN (INV_X2)                                        2.84     130.37 r
  U164/ZN (NAND2_X2)                                      2.57     132.94 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.94 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.75 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.13 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.12 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.83 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.60 r
  U11_di2/U433/ZN (AOI22_X1)                              6.13     169.74 f
  U11_di2/U432/ZN (OAI21_X1)                              4.17     173.90 r
  U11_di2/DI_offset_reg_13_/D (DFF_X1)                    0.00     173.90 r
  data arrival time                                                173.90

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_13_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.24


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_12_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U223/ZN (NAND4_X2)                                4.30      16.52 f
  U3_di/U222/ZN (NAND2_X2)                                3.91      20.44 r
  U3_di/U217/Z (BUF_X4)                                   4.82      25.26 r
  U3_di/U216/ZN (INV_X1)                                  2.39      27.65 f
  U3_di/U193/ZN (NAND2_X2)                                4.23      31.88 r
  U3_di/U36/Z (OR3_X2)                                    5.54      37.41 r
  U3_di/U879/Z (AND4_X1)                                  7.20      44.62 r
  U3_di/U184/Z (AND4_X1)                                  8.15      52.76 r
  U3_di/U56/ZN (NAND4_X2)                                 5.44      58.20 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.53 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.51 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.03 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.27 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.27 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.27 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.82 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      89.99 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.14 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.45 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.13 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.31 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.69 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.88 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.36 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.53 f
  U6_renvoi/alea (renvoi)                                 0.00     127.53 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.53 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.53 f
  U165/ZN (INV_X2)                                        2.84     130.37 r
  U164/ZN (NAND2_X2)                                      2.57     132.94 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.94 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.75 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.13 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.12 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.83 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.60 r
  U11_di2/U431/ZN (AOI22_X1)                              6.13     169.74 f
  U11_di2/U430/ZN (OAI21_X1)                              4.17     173.90 r
  U11_di2/DI_offset_reg_12_/D (DFF_X1)                    0.00     173.90 r
  data arrival time                                                173.90

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_12_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.24


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_10_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)                      0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)                       0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)                             0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)                             0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                                  5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                                 6.52      12.22 r
  U3_di/U223/ZN (NAND4_X2)                                4.30      16.52 f
  U3_di/U222/ZN (NAND2_X2)                                3.91      20.44 r
  U3_di/U217/Z (BUF_X4)                                   4.82      25.26 r
  U3_di/U216/ZN (INV_X1)                                  2.39      27.65 f
  U3_di/U193/ZN (NAND2_X2)                                4.23      31.88 r
  U3_di/U36/Z (OR3_X2)                                    5.54      37.41 r
  U3_di/U879/Z (AND4_X1)                                  7.20      44.62 r
  U3_di/U184/Z (AND4_X1)                                  8.15      52.76 r
  U3_di/U56/ZN (NAND4_X2)                                 5.44      58.20 f
  U3_di/U185/ZN (INV_X2)                                  4.33      62.53 r
  U3_di/U200/ZN (NAND2_X2)                                3.98      66.51 f
  U3_di/U199/ZN (NAND2_X1)                                5.51      72.03 r
  U3_di/U198/ZN (INV_X4)                                  5.24      77.27 f
  U3_di/adr_reg2[4] (pps_di)                              0.00      77.27 f
  U6_renvoi/adr2[4] (renvoi)                              0.00      77.27 f
  U6_renvoi/U64/Z (XOR2_X1)                               6.56      83.82 f
  U6_renvoi/U61/ZN (NOR4_X2)                              6.17      89.99 r
  U6_renvoi/U57/ZN (NAND3_X2)                             5.15      95.14 f
  U6_renvoi/U55/ZN (NAND2_X1)                             3.31      98.45 r
  U6_renvoi/U58/ZN (AOI21_X1)                             2.68     101.13 f
  U6_renvoi/U71/Z (OR3_X2)                                9.18     110.31 f
  U6_renvoi/U78/ZN (INV_X1)                               2.38     112.69 r
  U6_renvoi/U81/Z (AND3_X1)                               6.18     118.88 r
  U6_renvoi/U80/Z (OR3_X1)                                4.48     123.36 r
  U6_renvoi/U79/ZN (OAI22_X2)                             4.17     127.53 f
  U6_renvoi/alea (renvoi)                                 0.00     127.53 f
  U14_delay_gate/in4 (delay_gate)                         0.00     127.53 f
  U14_delay_gate/out4 (delay_gate)                        0.00     127.53 f
  U165/ZN (INV_X2)                                        2.84     130.37 r
  U164/ZN (NAND2_X2)                                      2.57     132.94 f
  U11_di2/stop_di (pps_di_2)                              0.00     132.94 f
  U11_di2/U48/ZN (INV_X1)                                 2.81     135.75 r
  U11_di2/U108/ZN (NAND2_X2)                              4.38     140.13 f
  U11_di2/U945/ZN (INV_X2)                                4.99     145.12 r
  U11_di2/U91/ZN (NAND3_X1)                               6.71     151.83 f
  U11_di2/U251/ZN (INV_X1)                               11.77     163.60 r
  U11_di2/U429/ZN (AOI22_X1)                              6.13     169.74 f
  U11_di2/U428/ZN (OAI21_X1)                              4.17     173.90 r
  U11_di2/DI_offset_reg_10_/D (DFF_X1)                    0.00     173.90 r
  data arrival time                                                173.90

  clock clock2' (rise edge)                               2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  U11_di2/DI_offset_reg_10_/CK (DFF_X1)                   0.00       2.40 r
  library setup time                                     -0.73       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                               -173.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -172.24


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_3_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)       0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)        0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)              0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)              0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                   5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                  6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                  3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                    3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                    4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                 4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                   3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                  4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                   3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                 4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                 4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                  5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                  5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                   4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                 3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                 5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                   5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)               0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)               0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)               6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)              5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)              3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)              2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                 9.18     110.33 f
  U6_renvoi/U78/ZN (INV_X1)                2.38     112.71 r
  U6_renvoi/U81/Z (AND3_X1)                6.18     118.89 r
  U6_renvoi/U80/Z (OR3_X1)                 4.48     123.37 r
  U6_renvoi/U79/ZN (OAI22_X2)              4.17     127.54 f
  U6_renvoi/alea (renvoi)                  0.00     127.54 f
  U14_delay_gate/in4 (delay_gate)          0.00     127.54 f
  U14_delay_gate/out4 (delay_gate)         0.00     127.54 f
  U165/ZN (INV_X2)                         2.84     130.38 r
  U164/ZN (NAND2_X2)                       2.57     132.96 f
  U11_di2/stop_di (pps_di_2)               0.00     132.96 f
  U11_di2/U48/ZN (INV_X1)                  2.81     135.76 r
  U11_di2/U108/ZN (NAND2_X2)               4.38     140.14 f
  U11_di2/U945/ZN (INV_X2)                 4.99     145.13 r
  U11_di2/U91/ZN (NAND3_X1)                6.71     151.84 f
  U11_di2/U251/ZN (INV_X1)                11.77     163.62 r
  U11_di2/U467/ZN (AOI22_X1)               6.13     169.75 f
  U11_di2/U466/ZN (OAI21_X1)               4.17     173.92 r
  U11_di2/DI_offset_reg_3_/D (DFF_X1)      0.00     173.92 r
  data arrival time                                 173.92

  clock clock2' (rise edge)                2.50       2.50
  clock network delay (ideal)              0.00       2.50
  clock uncertainty                       -0.10       2.40
  U11_di2/DI_offset_reg_3_/CK (DFF_X1)     0.00       2.40 r
  library setup time                      -0.71       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                -173.92
  -----------------------------------------------------------
  slack (VIOLATED)                                 -172.23


  Startpoint: U2_ei/EI_instr_reg_31_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: U11_di2/DI_offset_reg_2_
            (rising edge-triggered flip-flop clocked by clock2')
  Path Group: clock2
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2_ei/EI_instr_reg_31_/CK (DFF_X1)       0.00 #     0.00 r
  U2_ei/EI_instr_reg_31_/Q (DFF_X1)        0.08       0.08 f
  U2_ei/EI_instr[31] (pps_ei)              0.00       0.08 f
  U3_di/EI_instr[31] (pps_di)              0.00       0.08 f
  U3_di/U96/ZN (NOR4_X2)                   5.62       5.70 r
  U3_di/U86/Z (CLKBUF_X4)                  6.52      12.22 r
  U3_di/U85/ZN (OAI22_X1)                  3.82      16.04 f
  U3_di/U84/ZN (INV_X1)                    3.35      19.39 r
  U3_di/U95/ZN (INV_X2)                    4.22      23.61 f
  U3_di/U104/ZN (NAND2_X2)                 4.12      27.73 r
  U3_di/U101/ZN (INV_X4)                   3.04      30.77 f
  U3_di/U97/ZN (NAND4_X1)                  4.23      35.00 r
  U3_di/U102/ZN (INV_X2)                   3.34      38.33 f
  U3_di/U126/ZN (AOI21_X1)                 4.55      42.88 r
  U3_di/U111/ZN (NAND3_X2)                 4.71      47.59 f
  U3_di/U108/ZN (NOR3_X2)                  5.54      53.12 r
  U3_di/U56/ZN (NAND4_X2)                  5.09      58.21 f
  U3_di/U185/ZN (INV_X2)                   4.33      62.55 r
  U3_di/U200/ZN (NAND2_X2)                 3.98      66.53 f
  U3_di/U199/ZN (NAND2_X1)                 5.51      72.04 r
  U3_di/U198/ZN (INV_X4)                   5.24      77.28 f
  U3_di/adr_reg2[4] (pps_di)               0.00      77.28 f
  U6_renvoi/adr2[4] (renvoi)               0.00      77.28 f
  U6_renvoi/U64/Z (XOR2_X1)                6.56      83.84 f
  U6_renvoi/U61/ZN (NOR4_X2)               6.17      90.00 r
  U6_renvoi/U57/ZN (NAND3_X2)              5.15      95.15 f
  U6_renvoi/U55/ZN (NAND2_X1)              3.31      98.46 r
  U6_renvoi/U58/ZN (AOI21_X1)              2.68     101.14 f
  U6_renvoi/U71/Z (OR3_X2)                 9.18     110.33 f
  U6_renvoi/U78/ZN (INV_X1)                2.38     112.71 r
  U6_renvoi/U81/Z (AND3_X1)                6.18     118.89 r
  U6_renvoi/U80/Z (OR3_X1)                 4.48     123.37 r
  U6_renvoi/U79/ZN (OAI22_X2)              4.17     127.54 f
  U6_renvoi/alea (renvoi)                  0.00     127.54 f
  U14_delay_gate/in4 (delay_gate)          0.00     127.54 f
  U14_delay_gate/out4 (delay_gate)         0.00     127.54 f
  U165/ZN (INV_X2)                         2.84     130.38 r
  U164/ZN (NAND2_X2)                       2.57     132.96 f
  U11_di2/stop_di (pps_di_2)               0.00     132.96 f
  U11_di2/U48/ZN (INV_X1)                  2.81     135.76 r
  U11_di2/U108/ZN (NAND2_X2)               4.38     140.14 f
  U11_di2/U945/ZN (INV_X2)                 4.99     145.13 r
  U11_di2/U91/ZN (NAND3_X1)                6.71     151.84 f
  U11_di2/U251/ZN (INV_X1)                11.77     163.62 r
  U11_di2/U465/ZN (AOI22_X1)               6.13     169.75 f
  U11_di2/U464/ZN (OAI21_X1)               4.17     173.92 r
  U11_di2/DI_offset_reg_2_/D (DFF_X1)      0.00     173.92 r
  data arrival time                                 173.92

  clock clock2' (rise edge)                2.50       2.50
  clock network delay (ideal)              0.00       2.50
  clock uncertainty                       -0.10       2.40
  U11_di2/DI_offset_reg_2_/CK (DFF_X1)     0.00       2.40 r
  library setup time                      -0.71       1.69
  data required time                                  1.69
  -----------------------------------------------------------
  data required time                                  1.69
  data arrival time                                -173.92
  -----------------------------------------------------------
  slack (VIOLATED)                                 -172.23


1
