# Testing Strategy & Verification Methodology

> This document defines a layered testing strategy based on ASPICE SWE.5/SWE.6 and ISO 26262 Part 6, recommending verification methods and toolchains by ASIL level.

---

!!! success "ğŸ’¡ Field Insight from Michael Lin"
    **Background**: MC/DC compliance for an ASIL D brake control system

    **Key Challenges**:

    - Team lacked MC/DC understanding; coverage stuck at 85%
    - Test case design was ad-hoc and experience-based
    - No automated coverage monitoring; issues found late

    **My Solution**:

    1. Authored **MC/DC test design guidelines** with code examples and truth tables
    2. Introduced **VectorCAST + CI/CD automation**, checking coverage on every commit
    3. Built a **daily coverage dashboard** with red/yellow/green indicators
    4. Ran **test design workshops** with hands-on exercises

    **Quantified Results**:

    | Metric | Before | After | Improvement |
    |:-----|:------:|:------:|:----:|
    | MC/DC coverage | 85% | 98% | +15% |
    | Verification cycle | 8 weeks | 1.2 weeks | -85% |
    | Regression automation | 20% | 95% | +375% |
    | Defect escape rate | 8% | <2% | -75% |

---

## V-Model Right Side Mapping

```mermaid
flowchart RL
    subgraph Design["â¬‡ï¸ Design Side"]
        SWE1["SWE.1<br/>Software Requirements"]
        SWE2["SWE.2<br/>Software Architecture"]
        SWE3["SWE.3<br/>Detailed Design"]
        SWE4["SWE.4<br/>Unit Implementation"]
    end

    subgraph Verification["â¬†ï¸ Verification Side"]
        SWE4_T["Unit Verification<br/>(Unit Test)"]
        SWE5["SWE.5<br/>Integration Test"]
        SWE6["SWE.6<br/>Qualification Test"]
        SYS4["SYS.4<br/>System Integration"]
        SYS5["SYS.5<br/>System Qualification"]
    end

    SWE4 <-.->|"Verify"| SWE4_T
    SWE3 <-.->|"Verify"| SWE4_T
    SWE2 <-.->|"Verify"| SWE5
    SWE1 <-.->|"Verify"| SWE6

    SWE4_T --> SWE5 --> SWE6 --> SYS4 --> SYS5

    style SWE4_T fill:#e3f2fd,stroke:#1976d2
    style SWE5 fill:#fff3e0,stroke:#f57c00
    style SWE6 fill:#e8f5e9,stroke:#388e3c
```

---

## ASPICE Test Process Areas

### SWE.4 - Software Unit Verification

| Attribute | Description |
|------|------|
| **Purpose** | Verify software units meet detailed design |
| **Inputs** | Detailed design, source code, unit test specs |
| **Outputs** | Unit test report, coverage report |
| **Key activities** | Static analysis, unit testing, code review |

### SWE.5 - Software Integration & Testing

| Attribute | Description |
|------|------|
| **Purpose** | Verify integrated components meet architecture |
| **Inputs** | Architecture, integration strategy, verified units |
| **Outputs** | Integration test report, interface verification |
| **Key activities** | Interface tests, integration regression, resource tests |

### SWE.6 - Software Qualification Test

| Attribute | Description |
|------|------|
| **Purpose** | Confirm software meets requirements |
| **Inputs** | Software requirements, qualification test specs |
| **Outputs** | Qualification report, requirements traceability |
| **Key activities** | Functional, performance, boundary tests |

---

## ASIL Test Method Matrix

### Unit-Level Testing (SWE.4)

| Method | QM | ASIL A | ASIL B | ASIL C | ASIL D | ISO 26262 Ref |
|----------|:--:|:------:|:------:|:------:|:------:|----------------|
| **Requirements-based** | â—‹ | ++ | ++ | ++ | ++ | Table 10 |
| **Interface testing** | â—‹ | ++ | ++ | ++ | ++ | Table 10 |
| **Equivalence classes** | â—‹ | + | ++ | ++ | ++ | Table 10 |
| **Boundary values** | â—‹ | + | + | ++ | ++ | Table 10 |
| **Error guessing** | â—‹ | + | + | + | ++ | Table 10 |
| **Resource usage** | â—‹ | + | + | ++ | ++ | Table 11 |
| **Back-to-Back** | â—‹ | â—‹ | + | ++ | ++ | Table 11 |
| **Fault injection** | â—‹ | â—‹ | + | + | ++ | Table 11 |

> **Legend**: ++ = strongly recommended, + = recommended, â—‹ = optional

### Structural Coverage (SWE.4)

| Coverage | QM | ASIL A | ASIL B | ASIL C | ASIL D | Notes |
|------------|:--:|:------:|:------:|:------:|:------:|------|
| **Statement Coverage (SC)** | â—‹ | ++ | ++ | + | + | Each statement executed at least once |
| **Branch Coverage (BC)** | â—‹ | + | ++ | ++ | + | Each branch covered at least once |
| **MC/DC** | â—‹ | â—‹ | + | ++ | ++ | Modified condition/decision coverage |

```mermaid
flowchart LR
    subgraph Coverage["Coverage Hierarchy"]
        SC["Statement"]
        BC["Branch"]
        MCDC["MC/DC"]
    end

    SC -->|"Included in"| BC
    BC -->|"Included in"| MCDC

    style SC fill:#c8e6c9
    style BC fill:#fff9c4
    style MCDC fill:#ffcdd2
```

### MC/DC Explanation

| Concept | Meaning |
|------|------|
| **Decision coverage** | Both true and false outcomes exercised |
| **Condition coverage** | Each atomic condition true and false |
| **MC/DC** | Each condition independently affects outcome |

**MC/DC Example**:

```c
// Decision: if (A && (B || C))
// Show A, B, C independently affect outcome

// Test cases:
// Case 1: A=T, B=T, C=X â†’ Result=T  (A effect)
// Case 2: A=F, B=T, C=X â†’ Result=F  (A effect)
// Case 3: A=T, B=T, C=F â†’ Result=T  (B effect)
// Case 4: A=T, B=F, C=F â†’ Result=F  (B effect)
// Case 5: A=T, B=F, C=T â†’ Result=T  (C effect)
// Case 6: A=T, B=F, C=F â†’ Result=F  (C effect)
```

---

### Integration Testing (SWE.5)

| Method | QM | ASIL A | ASIL B | ASIL C | ASIL D | Notes |
|----------|:--:|:------:|:------:|:------:|:------:|------|
| **Functional/black-box** | â—‹ | ++ | ++ | ++ | ++ | Based on interface specs |
| **Interface consistency** | â—‹ | ++ | ++ | ++ | ++ | Contract verification |
| **Error handling** | â—‹ | + | ++ | ++ | ++ | Exception paths |
| **Resource usage** | â—‹ | + | + | ++ | ++ | CPU, memory, stack |
| **Back-to-Back** | â—‹ | â—‹ | + | + | ++ | Model vs code consistency |
| **Fault injection** | â—‹ | â—‹ | + | ++ | ++ | Safety mechanism validation |
| **Call coverage** | â—‹ | + | ++ | ++ | ++ | Function call coverage |

### Qualification Testing (SWE.6)

| Method | QM | ASIL A | ASIL B | ASIL C | ASIL D | Notes |
|----------|:--:|:------:|:------:|:------:|:------:|------|
| **Requirements-based** | â—‹ | ++ | ++ | ++ | ++ | Requirements traceability |
| **Performance/timing** | â—‹ | + | ++ | ++ | ++ | WCET, response time |
| **Stress testing** | â—‹ | + | + | ++ | ++ | Boundary load |
| **Long-duration** | â—‹ | + | + | + | ++ | Stability validation |
| **Failure mode tests** | â—‹ | â—‹ | + | ++ | ++ | Safe-state triggering |
| **Penetration testing** | â—‹ | â—‹ | + | + | ++ | Cybersecurity (R155) |

---

## Fault Injection Strategy

### Fault Injection Categories

```mermaid
flowchart TB
    subgraph FaultInjection["Fault Injection Techniques"]
        direction TB

        subgraph HW_Level["Hardware Level"]
            HW1["Pin-level injection"]
            HW2["Voltage/clock disturbance"]
            HW3["Radiation testing"]
        end

        subgraph SW_Level["Software Level"]
            SW1["Code mutation"]
            SW2["API error injection"]
            SW3["Memory corruption simulation"]
            SW4["Register tampering"]
        end

        subgraph Msg_Level["Communication Level"]
            MSG1["CAN message loss"]
            MSG2["Message delay"]
            MSG3["Message corruption"]
            MSG4["Message replay"]
        end
    end

    style HW_Level fill:#ffcdd2,stroke:#c62828
    style SW_Level fill:#fff9c4,stroke:#f9a825
    style Msg_Level fill:#c8e6c9,stroke:#388e3c
```

### Fault Injection Test Matrix

| Safety Mechanism | Injected Fault | Expected Behavior | ASIL Requirement |
|----------|----------|----------|-----------|
| **E2E Protection** | CRC error | Drop message, use fallback | B+ |
| **Watchdog** | Task timeout | Reset, safe state | C+ |
| **MPU Protection** | Illegal memory access | Exception, isolation | D |
| **Alive Counter** | Counter freeze | Detect comm loss | B+ |
| **Timeout Monitor** | Message loss | Degraded mode | B+ |
| **Range Check** | Out-of-range input | Saturate or reject | A+ |
| **Plausibility** | Inconsistent data | Sensor switch or degrade | C+ |

### Fault Injection Coverage Targets

| ASIL | Single-point coverage | Latent coverage | Multi-point coverage |
|------|--------------|--------------|--------------|
| ASIL A | Recommended | Optional | Optional |
| ASIL B | Required | Recommended | Optional |
| ASIL C | Required | Required | Recommended |
| ASIL D | Required (full) | Required (full) | Required |

---

## Test Automation & Toolchain

### Recommended Tool Matrix

| Test Stage | Tool Type | Commercial | Open Source |
|----------|----------|----------|----------|
| **Static analysis** | MISRA checks | Polyspace, PC-lint, QA-C | Cppcheck, Clang-Tidy |
| **Unit test** | Framework | VectorCAST, Tessy, Cantata | GoogleTest, Unity |
| **Coverage** | Code coverage | Testwell CTC++, BullseyeCoverage | gcov, lcov |
| **Integration** | HIL/SIL | dSPACE, NI VeriStand | Open HIL |
| **Model testing** | MBT | Simulink Test, BTC | - |
| **Fault injection** | Fault Injection | BTC EmbeddedTester, Razorcat | - |
| **Test management** | ALM | Polarion, codebeamer, Jama | - |
| **Traceability** | Requirements | DOORS, Polarion | ReqIF tools |

### CI/CD Integration Architecture

```mermaid
flowchart LR
    subgraph Dev["Development"]
        CODE["Source Code"]
        TEST["Test Cases"]
    end

    subgraph CI["CI Pipeline"]
        direction TB
        BUILD["Build"]
        STATIC["Static Analysis<br/>(MISRA/Coverity)"]
        UNIT["Unit Test<br/>(VectorCAST)"]
        COV["Coverage Analysis"]
        SIL["SIL Simulation"]
    end

    subgraph Artifact["Artifacts"]
        BIN["Binary"]
        REPORT["Test Reports"]
        TRACE["Traceability Matrix"]
    end

    subgraph HIL["HIL Environment"]
        HIL_RIG["HIL Test Bench"]
        FAULT["Fault Injection"]
    end

    Dev --> CI --> Artifact
    Artifact --> HIL

    style CI fill:#e3f2fd,stroke:#1976d2
    style HIL fill:#fff3e0,stroke:#f57c00
```

---

## Traceability Matrix

### Bidirectional Traceability

```mermaid
flowchart TB
    subgraph Forward["Forward Trace"]
        REQ["Requirements"] --> DESIGN["Design"] --> CODE["Code"] --> TEST["Test"]
    end

    subgraph Backward["Backward Trace"]
        TEST_B["Test results"] --> CODE_B["Code changes"] --> DESIGN_B["Design decisions"] --> REQ_B["Requirement source"]
    end

    Forward <-.->|"Bidirectional"| Backward
```

### Traceability Template

| Requirement ID | Description | Design Element | Code Module | Test Case | Result |
|---------|----------|----------|----------|----------|----------|
| SWR-001 | Brake response time â‰¤ 50 ms | SWA-003 | Brake_Control.c | TC-INT-015 | âœ… Pass |
| SWR-002 | CRC failure triggers NRC | SWA-007 | Dcm_Verification.c | TC-UNIT-042 | âœ… Pass |
| SWR-003 | Watchdog timeout safe state | SWA-012 | Wdg_Handler.c | TC-FI-008 | âœ… Pass |
| FSR-001 | ASIL D safety goal | SMS-001 | SafetyMonitor.c | TC-SYS-101 | âœ… Pass |

---

## Test Environment Architecture

### Multi-Level Test Environments

```mermaid
flowchart TB
    subgraph MIL["MIL (Model-in-the-Loop)"]
        MODEL["Simulink/Stateflow Model"]
        MIL_TEST["Model-level tests"]
    end

    subgraph SIL["SIL (Software-in-the-Loop)"]
        GEN_CODE["Generated code"]
        PC_SIM["PC simulation"]
        SIL_TEST["Software simulation tests"]
    end

    subgraph PIL["PIL (Processor-in-the-Loop)"]
        TARGET_CPU["Target CPU"]
        JTAG["JTAG debug"]
        PIL_TEST["Processor-in-the-Loop tests"]
    end

    subgraph HIL["HIL (Hardware-in-the-Loop)"]
        ECU["Real ECU"]
        PLANT["Plant model"]
        IO_SIM["I/O simulation"]
        HIL_TEST["Hardware-in-the-Loop tests"]
    end

    subgraph VIL["VIL (Vehicle-in-the-Loop)"]
        VEHICLE["Real vehicle"]
        TRACK["Test track"]
        VIL_TEST["Vehicle tests"]
    end

    MIL --> SIL --> PIL --> HIL --> VIL

    style MIL fill:#e8f5e9,stroke:#388e3c
    style SIL fill:#e3f2fd,stroke:#1976d2
    style PIL fill:#fff9c4,stroke:#f9a825
    style HIL fill:#ffe0b2,stroke:#f57c00
    style VIL fill:#ffcdd2,stroke:#c62828
```

### Test Environment Applicability

| Test Type | MIL | SIL | PIL | HIL | VIL |
|----------|:---:|:---:|:---:|:---:|:---:|
| Functional logic | âœ… | âœ… | âœ… | âœ… | âœ… |
| Timing verification | âŒ | â–³ | âœ… | âœ… | âœ… |
| Resource usage | âŒ | âŒ | âœ… | âœ… | âœ… |
| I/O behavior | âŒ | âŒ | â–³ | âœ… | âœ… |
| EMC/Environmental | âŒ | âŒ | âŒ | â–³ | âœ… |
| Fault injection | âœ… | âœ… | âœ… | âœ… | â–³ |
| Regression testing | âœ… | âœ… | âœ… | â–³ | âŒ |

> **Legend**: âœ… = suitable, â–³ = partially suitable, âŒ = not suitable

---

## Test Report Templates

### Unit Test Report

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                    UNIT TEST REPORT                        â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ Module: Ecu_Safety.c                                       â•‘
â•‘ Version: 2.1.0                                             â•‘
â•‘ Date: 2026-01-25                                           â•‘
â•‘ ASIL: D                                                    â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ TEST SUMMARY                                               â•‘
â•‘ â”œâ”€ Total Test Cases:     156                               â•‘
â•‘ â”œâ”€ Passed:               154                               â•‘
â•‘ â”œâ”€ Failed:                 0                               â•‘
â•‘ â”œâ”€ Blocked:                2                               â•‘
â•‘ â””â”€ Pass Rate:          98.7%                               â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ COVERAGE METRICS                                           â•‘
â•‘ â”œâ”€ Statement Coverage:  99.2%  [Target: 95%] âœ…            â•‘
â•‘ â”œâ”€ Branch Coverage:     98.5%  [Target: 95%] âœ…            â•‘
â•‘ â”œâ”€ MC/DC Coverage:      97.8%  [Target: 95%] âœ…            â•‘
â•‘ â””â”€ Function Coverage:  100.0%  [Target: 100%] âœ…           â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ STATIC ANALYSIS                                            â•‘
â•‘ â”œâ”€ MISRA Violations:       0 (Required)                    â•‘
â•‘ â”œâ”€ MISRA Violations:       3 (Advisory, Deviation Filed)   â•‘
â•‘ â””â”€ Complexity (max):      12 (Limit: 15) âœ…                â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Integration Test Report

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                 INTEGRATION TEST REPORT                    â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ Component: ADAS_Controller                                 â•‘
â•‘ Integration Level: SW Integration                          â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ INTERFACE VERIFICATION                                     â•‘
â•‘ â”œâ”€ COM Signals Tested:     48/48  (100%) âœ…                â•‘
â•‘ â”œâ”€ RTE Ports Verified:     24/24  (100%) âœ…                â•‘
â•‘ â””â”€ E2E Protected Msgs:     16/16  (100%) âœ…                â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘ FAULT INJECTION RESULTS                                    â•‘
â•‘ â”œâ”€ Safety Mechanisms:      12/12 Verified âœ…               â•‘
â•‘ â”œâ”€ Watchdog Trigger:       Pass                            â•‘
â•‘ â”œâ”€ MPU Violation:          Pass                            â•‘
â•‘ â””â”€ E2E CRC Failure:        Pass                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

---

## Test KPI Metrics

| Metric | Definition | Target (ASIL D) |
|--------|------|---------------|
| **Requirement coverage** | Tested requirements / total | 100% |
| **Statement coverage** | Executed statements / total | â‰¥ 95% |
| **Branch coverage** | Covered branches / total | â‰¥ 95% |
| **MC/DC coverage** | MC/DC satisfied conditions / total | â‰¥ 95% |
| **Defect escape rate** | Missed defects / found defects | < 5% |
| **Regression pass rate** | Regression passed / total | 100% |
| **Fault injection coverage** | Verified safety mechanisms / total | 100% |

---

*Last updated: 2026-01-25*
