Version 4
SHEET 1 4068 680
WIRE 240 160 0 160
WIRE 800 160 560 160
WIRE 240 176 240 160
WIRE 800 224 800 160
WIRE 560 240 560 160
WIRE 240 272 240 256
WIRE 304 272 240 272
WIRE 320 272 304 272
WIRE 752 272 656 272
WIRE 832 272 800 272
WIRE 240 288 240 272
WIRE 0 304 0 160
WIRE 656 320 656 272
WIRE 192 336 96 336
WIRE 256 336 240 336
WIRE 800 352 800 320
WIRE 832 352 832 272
WIRE 832 352 800 352
WIRE 96 384 96 336
WIRE 240 400 240 384
WIRE 256 400 256 336
WIRE 256 400 240 400
WIRE 560 448 560 320
WIRE 656 448 656 400
WIRE 656 448 560 448
WIRE 800 448 800 352
WIRE 800 448 656 448
WIRE 800 464 800 448
WIRE 0 512 0 384
WIRE 96 512 96 464
WIRE 96 512 0 512
WIRE 240 512 240 400
WIRE 240 512 96 512
WIRE 240 528 240 512
FLAG 240 528 0
FLAG 800 464 0
FLAG 304 272 out
SYMBOL voltage 0 288 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VDN
SYMATTR Value 3
SYMBOL voltage 96 368 R0
WINDOW 123 24 132 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value2 AC 1
SYMATTR InstName VGN
SYMATTR Value 1
SYMBOL voltage 560 224 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VDP
SYMATTR Value -3
SYMBOL voltage 656 304 R0
WINDOW 123 24 132 Left 2
WINDOW 39 0 0 Left 2
WINDOW 0 23 20 Left 2
SYMATTR InstName VGP
SYMATTR Value 1
SYMBOL AAICE_level1_nmos 192 288 R0
SYMATTR InstName M3
SYMBOL AAICE_level1_pmos 752 224 R0
SYMATTR InstName M1
SYMBOL res 224 160 R0
SYMATTR InstName Rdn
SYMATTR Value 1
TEXT -64 -408 Left 2 ;Excercise 1: "DC-simulation" of ID(VGS) of an NMOS transistor using parameters Razavi page 35.\nTo test the PMOS change the circuit as needed. \nThe transistor model name should be NMOS_VE2_level1 (for NMOS) or PMOS_VE2_level1 (for PMOS).\nYou can find detailed model information by opening  ~\\lib\\cmp\\standard.mos\n \nAnalysis types defined (select by Edit menu -> SPICE Analysis; or directly edit red text with point):\n* DC analysis of output voltage, input current and input impedance (using derivative dV(Amp_in)/dI(Amp_in))\n* DC Operating Point (.OP) analysis (use View => SPICE Error Log \n* DC transfer function (.TF) analysis\n* Right click the simulation command line to switch between different analysis (e.g. sweep VGP instead of VGN)\n \n*There are three basic means of selecting plotted traces. \n  1.  Probing directly from the schematic. plot voltage(click at a wire); plot current (click on the body of the component).\n  2.  Menu command Plot Settings=>Visible Traces (Click first on Plot to show the "Plot Settings" Menu options)\n  3.  Menu command Plot Settings=>Add Trace
TEXT -64 16 Left 2 ;* Both the View=>Visible Traces and View=>Add Trace commands allow one to enter an expression of data.\nAnother method to to plot an expression of available simulation data traces is to move the mouse to the \ntrace's label and right click.  This dialog box also allows you to set the trace's color and allows you to attach \na cursor to the waveform.\n* Note: the mathematical operations "derivative" is "d( )", see help "waveform arithmatic" or file "LTspice_Waveform_Arithmetic.pdf"
TEXT -64 -472 Left 2 ;Simulation file for AAICE exercise E1. Before you start, look through the LTSpice menu and try the bottons.\nRight-click components or texts to change their names and properties. If case of  problems, see the LTSPICE pdf-file manual or (limited) Help button above.
TEXT 312 448 Left 2 !;tf V(out) VGN
TEXT 312 384 Left 2 !;op
TEXT 312 336 Left 2 !.dc VGN 0 3 0.01
