Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: TBIRD.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TBIRD.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TBIRD"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : TBIRD
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//thayerfs/d36937q/Desktop/LAB_3_CODE.vhd" in Library work.
Entity <tbird> compiled.
Entity <tbird> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TBIRD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TBIRD> in library <work> (Architecture <behavioral>).
Entity <TBIRD> analyzed. Unit <TBIRD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TBIRD>.
    Related source file is "//thayerfs/d36937q/Desktop/LAB_3_CODE.vhd".
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | slow_clk                  (rising_edge)        |
    | Power Up State     | off                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clk_en>.
    Found 32-bit up counter for signal <clkdiv>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <TBIRD> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 1-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <PS/FSM> on signal <PS[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 off   | 000
 l1    | 001
 l2    | 010
 l3    | 011
 r1    | 100
 r2    | 101
 r3    | 110
 haz   | 111
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TBIRD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TBIRD, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TBIRD.ngr
Top Level Output File Name         : TBIRD
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 138
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 1
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT4                        : 21
#      MUXCY                       : 39
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 36
#      FD                          : 3
#      FDE                         : 1
#      FDR                         : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 4
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       30  out of    960     3%  
 Number of Slice Flip Flops:             36  out of   1920     1%  
 Number of 4 input LUTs:                 60  out of   1920     3%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     83    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_25MHz                          | BUFGP                  | 33    |
clk_en                             | BUFG                   | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 4.365ns
   Maximum output required time after clock: 7.444ns
   Maximum combinational path delay: 7.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25MHz'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            clkdiv_8 (FF)
  Destination:       clkdiv_0 (FF)
  Source Clock:      clk_25MHz rising
  Destination Clock: clk_25MHz rising

  Data Path: clkdiv_8 to clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clkdiv_8 (clkdiv_8)
     LUT4:I0->O            1   0.704   0.000  clkdiv_cmp_eq0000_wg_lut<0> (clkdiv_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clkdiv_cmp_eq0000_wg_cy<0> (clkdiv_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clkdiv_cmp_eq0000_wg_cy<1> (clkdiv_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clkdiv_cmp_eq0000_wg_cy<2> (clkdiv_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clkdiv_cmp_eq0000_wg_cy<3> (clkdiv_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clkdiv_cmp_eq0000_wg_cy<4> (clkdiv_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clkdiv_cmp_eq0000_wg_cy<5> (clkdiv_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clkdiv_cmp_eq0000_wg_cy<6> (clkdiv_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  clkdiv_cmp_eq0000_wg_cy<7> (clkdiv_cmp_eq0000)
     FDR:R                     0.911          clkdiv_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_en'
  Clock period: 3.868ns (frequency: 258.532MHz)
  Total number of paths / destination ports: 15 / 3
-------------------------------------------------------------------------
Delay:               3.868ns (Levels of Logic = 2)
  Source:            PS_FSM_FFd1 (FF)
  Destination:       PS_FSM_FFd3 (FF)
  Source Clock:      clk_en rising
  Destination Clock: clk_en rising

  Data Path: PS_FSM_FFd1 to PS_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.062  PS_FSM_FFd1 (PS_FSM_FFd1)
     LUT4:I1->O            1   0.704   0.499  PS_FSM_FFd3-In_SW0 (N30)
     LUT4:I1->O            1   0.704   0.000  PS_FSM_FFd3-In (PS_FSM_FFd3-In)
     FD:D                      0.308          PS_FSM_FFd3
    ----------------------------------------
    Total                      3.868ns (2.307ns logic, 1.561ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_en'
  Total number of paths / destination ports: 11 / 3
-------------------------------------------------------------------------
Offset:              4.365ns (Levels of Logic = 3)
  Source:            LeftTurn (PAD)
  Destination:       PS_FSM_FFd3 (FF)
  Destination Clock: clk_en rising

  Data Path: LeftTurn to PS_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  LeftTurn_IBUF (LeftTurn_IBUF)
     LUT4:I0->O            1   0.704   0.499  PS_FSM_FFd3-In_SW0 (N30)
     LUT4:I1->O            1   0.704   0.000  PS_FSM_FFd3-In (PS_FSM_FFd3-In)
     FD:D                      0.308          PS_FSM_FFd3
    ----------------------------------------
    Total                      4.365ns (2.934ns logic, 1.431ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_en'
  Total number of paths / destination ports: 25 / 6
-------------------------------------------------------------------------
Offset:              7.444ns (Levels of Logic = 3)
  Source:            PS_FSM_FFd1 (FF)
  Destination:       RB (PAD)
  Source Clock:      clk_en rising

  Data Path: PS_FSM_FFd1 to RB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  PS_FSM_FFd1 (PS_FSM_FFd1)
     LUT2:I0->O            1   0.704   0.595  lights<1>_SW1 (N12)
     LUT4:I0->O            1   0.704   0.420  lights<1> (RB_OBUF)
     OBUF:I->O                 3.272          RB_OBUF (RB)
    ----------------------------------------
    Total                      7.444ns (5.271ns logic, 2.173ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 6
-------------------------------------------------------------------------
Delay:               7.874ns (Levels of Logic = 4)
  Source:            Brake (PAD)
  Destination:       RB (PAD)

  Data Path: Brake to RB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   0.961  Brake_IBUF (Brake_IBUF)
     LUT2:I1->O            1   0.704   0.595  lights<1>_SW1 (N12)
     LUT4:I0->O            1   0.704   0.420  lights<1> (RB_OBUF)
     OBUF:I->O                 3.272          RB_OBUF (RB)
    ----------------------------------------
    Total                      7.874ns (5.898ns logic, 1.976ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.41 secs
 
--> 

Total memory usage is 284708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

