vhdl work "\\fs-caedm\tmadsen2\Courses\ECEN_320\Lab 6\lab_6\vga_timing.vhd"
vhdl work "\\fs-caedm\tmadsen2\Courses\ECEN_320\Lab 6\lab_6\seven_segment_control.vhd"
vhdl work "\\fs-caedm\tmadsen2\Courses\ECEN_320\Lab 6\lab_6\vga_object.vhd"
