

================================================================
== Vitis HLS Report for 'seedInitialization'
================================================================
* Date:           Fri Jun 17 13:15:49 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  6.024 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      629|      629|  25.160 us|  25.160 us|  629|  629|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94  |seedInitialization_Pipeline_SEED_INIT_LOOP  |      625|      625|  25.000 us|  25.000 us|  625|  625|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|      45|     157|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     222|    -|
|Register         |        -|     -|     153|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     198|     403|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94  |seedInitialization_Pipeline_SEED_INIT_LOOP  |        0|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+
    |Total                                                 |                                            |        0|   3|  45|  157|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |mt_reg_V_fu_111_p2  |         +|   0|  0|  24|          17|          17|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          17|          17|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_return_0              |   9|          2|   17|         34|
    |ap_return_1              |   9|          2|   32|         64|
    |ap_return_2              |   9|          2|   32|         64|
    |ap_return_3              |   9|          2|   32|         64|
    |this_mt_even_0_address0  |  20|          4|    9|         36|
    |this_mt_even_0_ce0       |  14|          3|    1|          3|
    |this_mt_even_0_d0        |  14|          3|   32|         96|
    |this_mt_even_0_we0       |  14|          3|    1|          3|
    |this_mt_even_1_address0  |  14|          3|    9|         27|
    |this_mt_even_1_ce0       |  14|          3|    1|          3|
    |this_mt_even_1_d0        |  14|          3|   32|         96|
    |this_mt_even_1_we0       |  14|          3|    1|          3|
    |this_mt_odd_0_address0   |  14|          3|    9|         27|
    |this_mt_odd_0_ce0        |  14|          3|    1|          3|
    |this_mt_odd_0_we0        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 222|         47|  211|        531|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   5|   0|    5|          0|
    |ap_return_0_preg                                                   |  17|   0|   32|         15|
    |ap_return_1_preg                                                   |  32|   0|   32|          0|
    |ap_return_2_preg                                                   |  32|   0|   32|          0|
    |ap_return_3_preg                                                   |  32|   0|   32|          0|
    |grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |mt_reg_V_reg_146                                                   |  17|   0|   17|          0|
    |zext_ln610_reg_151                                                 |  17|   0|   32|         15|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 153|   0|  183|         30|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_0              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_1              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_2              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|ap_return_3              |  out|   32|  ap_ctrl_hs|  seedInitialization|  return value|
|this_mt_odd_0_address0   |  out|    9|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_ce0        |  out|    1|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_we0        |  out|    1|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_d0         |  out|   32|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_q0         |   in|   32|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_address1   |  out|    9|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_ce1        |  out|    1|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_0_q1         |   in|   32|   ap_memory|       this_mt_odd_0|         array|
|this_mt_odd_1_address0   |  out|    9|   ap_memory|       this_mt_odd_1|         array|
|this_mt_odd_1_ce0        |  out|    1|   ap_memory|       this_mt_odd_1|         array|
|this_mt_odd_1_we0        |  out|    1|   ap_memory|       this_mt_odd_1|         array|
|this_mt_odd_1_d0         |  out|   32|   ap_memory|       this_mt_odd_1|         array|
|this_mt_even_0_address0  |  out|    9|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_ce0       |  out|    1|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_we0       |  out|    1|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_d0        |  out|   32|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_0_q0        |   in|   32|   ap_memory|      this_mt_even_0|         array|
|this_mt_even_1_address0  |  out|    9|   ap_memory|      this_mt_even_1|         array|
|this_mt_even_1_ce0       |  out|    1|   ap_memory|      this_mt_even_1|         array|
|this_mt_even_1_we0       |  out|    1|   ap_memory|      this_mt_even_1|         array|
|this_mt_even_1_d0        |  out|   32|   ap_memory|      this_mt_even_1|         array|
|seed                     |   in|    6|     ap_none|                seed|        scalar|
+-------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%seed_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %seed"   --->   Operation 6 'read' 'seed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i6 %seed_read" [src/rng.hpp:0]   --->   Operation 7 'zext' 'zext_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.86ns)   --->   "%mt_reg_V = add i17 %zext_ln0, i17 69069"   --->   Operation 8 'add' 'mt_reg_V' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln610 = zext i17 %mt_reg_V" [src/rng.hpp:610]   --->   Operation 9 'zext' 'zext_ln610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_mt_even_0_addr = getelementptr i32 %this_mt_even_0, i64 0, i64 0" [src/rng.hpp:616]   --->   Operation 10 'getelementptr' 'this_mt_even_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%store_ln616 = store i32 %zext_ln610, i9 %this_mt_even_0_addr" [src/rng.hpp:616]   --->   Operation 11 'store' 'store_ln616' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_mt_even_1_addr = getelementptr i32 %this_mt_even_1, i64 0, i64 0" [src/rng.hpp:617]   --->   Operation 12 'getelementptr' 'this_mt_even_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%store_ln617 = store i32 %zext_ln610, i9 %this_mt_even_1_addr" [src/rng.hpp:617]   --->   Operation 13 'store' 'store_ln617' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 14 [2/2] (0.42ns)   --->   "%call_ln223 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i17 %mt_reg_V, i32 %this_mt_even_0, i32 %this_mt_even_1, i32 %this_mt_odd_0, i32 %this_mt_odd_1"   --->   Operation 14 'call' 'call_ln223' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln223 = call void @seedInitialization_Pipeline_SEED_INIT_LOOP, i17 %mt_reg_V, i32 %this_mt_even_0, i32 %this_mt_even_1, i32 %this_mt_odd_0, i32 %this_mt_odd_1"   --->   Operation 15 'call' 'call_ln223' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%this_mt_odd_0_addr = getelementptr i32 %this_mt_odd_0, i64 0, i64 0" [src/rng.hpp:633]   --->   Operation 16 'getelementptr' 'this_mt_odd_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [2/2] (1.23ns)   --->   "%this_mt_odd_0_load = load i9 %this_mt_odd_0_addr" [src/rng.hpp:633]   --->   Operation 17 'load' 'this_mt_odd_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%this_mt_even_0_addr_1 = getelementptr i32 %this_mt_even_0, i64 0, i64 1" [src/rng.hpp:634]   --->   Operation 18 'getelementptr' 'this_mt_even_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (1.23ns)   --->   "%this_mt_even_0_load = load i9 %this_mt_even_0_addr_1" [src/rng.hpp:634]   --->   Operation 19 'load' 'this_mt_even_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%this_mt_odd_0_addr_1 = getelementptr i32 %this_mt_odd_0, i64 0, i64 198" [src/rng.hpp:635]   --->   Operation 20 'getelementptr' 'this_mt_odd_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (1.23ns)   --->   "%this_mt_odd_0_load_1 = load i9 %this_mt_odd_0_addr_1" [src/rng.hpp:635]   --->   Operation 21 'load' 'this_mt_odd_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 22 [1/2] (1.23ns)   --->   "%this_mt_odd_0_load = load i9 %this_mt_odd_0_addr" [src/rng.hpp:633]   --->   Operation 22 'load' 'this_mt_odd_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 23 [1/2] (1.23ns)   --->   "%this_mt_even_0_load = load i9 %this_mt_even_0_addr_1" [src/rng.hpp:634]   --->   Operation 23 'load' 'this_mt_even_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 24 [1/2] (1.23ns)   --->   "%this_mt_odd_0_load_1 = load i9 %this_mt_odd_0_addr_1" [src/rng.hpp:635]   --->   Operation 24 'load' 'this_mt_odd_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%newret = insertvalue i128 <undef>, i32 %zext_ln610" [src/rng.hpp:610]   --->   Operation 25 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i128 %newret, i32 %this_mt_odd_0_load" [src/rng.hpp:610]   --->   Operation 26 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i128 %newret2, i32 %this_mt_even_0_load" [src/rng.hpp:610]   --->   Operation 27 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i128 %newret4, i32 %this_mt_odd_0_load_1" [src/rng.hpp:610]   --->   Operation 28 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln610 = ret i128 %newret6" [src/rng.hpp:610]   --->   Operation 29 'ret' 'ret_ln610' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_mt_odd_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ this_mt_odd_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ this_mt_even_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ this_mt_even_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
seed_read             (read         ) [ 000000]
zext_ln0              (zext         ) [ 000000]
mt_reg_V              (add          ) [ 001100]
zext_ln610            (zext         ) [ 001111]
this_mt_even_0_addr   (getelementptr) [ 000000]
store_ln616           (store        ) [ 000000]
this_mt_even_1_addr   (getelementptr) [ 000000]
store_ln617           (store        ) [ 000000]
call_ln223            (call         ) [ 000000]
this_mt_odd_0_addr    (getelementptr) [ 000001]
this_mt_even_0_addr_1 (getelementptr) [ 000001]
this_mt_odd_0_addr_1  (getelementptr) [ 000001]
this_mt_odd_0_load    (load         ) [ 000000]
this_mt_even_0_load   (load         ) [ 000000]
this_mt_odd_0_load_1  (load         ) [ 000000]
newret                (insertvalue  ) [ 000000]
newret2               (insertvalue  ) [ 000000]
newret4               (insertvalue  ) [ 000000]
newret6               (insertvalue  ) [ 000000]
ret_ln610             (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_mt_odd_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_odd_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_mt_odd_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_odd_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_mt_even_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_even_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_mt_even_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_mt_even_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="seed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedInitialization_Pipeline_SEED_INIT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="seed_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="6" slack="0"/>
<pin id="26" dir="0" index="1" bw="6" slack="0"/>
<pin id="27" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="this_mt_even_0_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_even_0_addr/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="9" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln616/1 this_mt_even_0_load/4 "/>
</bind>
</comp>

<comp id="44" class="1004" name="this_mt_even_1_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_even_1_addr/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="store_ln617_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="9" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln617/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="this_mt_odd_0_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_odd_0_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="9" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="71" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="72" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
<pin id="74" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_mt_odd_0_load/4 this_mt_odd_0_load_1/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="this_mt_even_0_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_even_0_addr_1/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="this_mt_odd_0_addr_1_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="9" slack="0"/>
<pin id="89" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_mt_odd_0_addr_1/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="17" slack="1"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln223/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln0_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="mt_reg_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="17" slack="0"/>
<pin id="114" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mt_reg_V/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln610_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="17" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln610/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="newret_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="128" slack="0"/>
<pin id="125" dir="0" index="1" bw="17" slack="4"/>
<pin id="126" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="newret2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret2/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="newret4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="128" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret4/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="newret6_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="128" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="newret6/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="mt_reg_V_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="1"/>
<pin id="148" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mt_reg_V "/>
</bind>
</comp>

<comp id="151" class="1005" name="zext_ln610_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="4"/>
<pin id="153" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln610 "/>
</bind>
</comp>

<comp id="156" class="1005" name="this_mt_odd_0_addr_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="1"/>
<pin id="158" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="this_mt_odd_0_addr "/>
</bind>
</comp>

<comp id="161" class="1005" name="this_mt_even_0_addr_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="1"/>
<pin id="163" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="this_mt_even_0_addr_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="this_mt_odd_0_addr_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="1"/>
<pin id="168" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="this_mt_odd_0_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="8" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="14" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="30" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="75"><net_src comp="58" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="84"><net_src comp="76" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="85" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="110"><net_src comp="24" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="52" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="66" pin="7"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="66" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="111" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="154"><net_src comp="117" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="159"><net_src comp="58" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="164"><net_src comp="76" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="169"><net_src comp="85" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_mt_odd_0 | {2 3 }
	Port: this_mt_odd_1 | {2 3 }
	Port: this_mt_even_0 | {1 2 3 }
	Port: this_mt_even_1 | {1 2 3 }
 - Input state : 
	Port: seedInitialization : this_mt_odd_0 | {4 5 }
	Port: seedInitialization : this_mt_even_0 | {4 5 }
	Port: seedInitialization : seed | {1 }
  - Chain level:
	State 1
		mt_reg_V : 1
		zext_ln610 : 2
		store_ln616 : 3
		store_ln617 : 3
	State 2
	State 3
	State 4
		this_mt_odd_0_load : 1
		this_mt_even_0_load : 1
		this_mt_odd_0_load_1 : 1
	State 5
		newret2 : 1
		newret4 : 2
		newret6 : 3
		ret_ln610 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                   |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|---------|
|   call   | grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94 |    3    |    42   |   119   |
|----------|------------------------------------------------------|---------|---------|---------|
|    add   |                    mt_reg_V_fu_111                   |    0    |    0    |    24   |
|----------|------------------------------------------------------|---------|---------|---------|
|   read   |                 seed_read_read_fu_24                 |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln0_fu_107                   |    0    |    0    |    0    |
|          |                   zext_ln610_fu_117                  |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|          |                     newret_fu_123                    |    0    |    0    |    0    |
|insertvalue|                    newret2_fu_128                    |    0    |    0    |    0    |
|          |                    newret4_fu_134                    |    0    |    0    |    0    |
|          |                    newret6_fu_140                    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|
|   Total  |                                                      |    3    |    42   |   143   |
|----------|------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       mt_reg_V_reg_146      |   17   |
|this_mt_even_0_addr_1_reg_161|    9   |
| this_mt_odd_0_addr_1_reg_166|    9   |
|  this_mt_odd_0_addr_reg_156 |    9   |
|      zext_ln610_reg_151     |   32   |
+-----------------------------+--------+
|            Total            |   76   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_38 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_66 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_66 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   45   ||   1.33  ||    32   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   42   |   143  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   76   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   118  |   175  |
+-----------+--------+--------+--------+--------+
