<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2959570-A1" country="EP" doc-number="2959570" kind="A1" date="20151230" family-id="48577014" file-reference-id="288281" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160453091" ucid="EP-2959570-A1"><document-id><country>EP</country><doc-number>2959570</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13727136-A" is-representative="NO"><document-id mxw-id="PAPP193869150" load-source="patent-office" format="original"><country>EP</country><doc-number>13727136.7</doc-number><date>20130604</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193869151" load-source="docdb" format="epo"><country>EP</country><doc-number>13727136</doc-number><kind>A</kind><date>20130604</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162030800" ucid="EP-2013061447-W" linkage-type="A" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>2013061447</doc-number><kind>W</kind><date>20130604</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1988527822" load-source="docdb">H02M   7/487       20070101AFI20141212BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1730488727" load-source="docdb" scheme="CPC">H02M   7/493       20130101 LA20171120BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1835129612" load-source="docdb" scheme="CPC">Y02E  10/56        20130101 LA20170324BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944020804" load-source="docdb" scheme="CPC">H02M   7/487       20130101 FI20160430BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944021514" load-source="docdb" scheme="CPC">H02S  40/32        20141201 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944023369" load-source="docdb" scheme="CPC">H02M2001/0064      20130101 LA20160430BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944024239" load-source="docdb" scheme="CPC">H02M   7/537       20130101 LI20160428BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1944028387" load-source="docdb" scheme="CPC">H02M2001/123       20130101 LA20160430BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165550739" lang="DE" load-source="patent-office">FÜNFSTUFIGER PV UMRICHTER AUF BASIS EINER MEHRSTUFIGEN SCHALTZELLE</invention-title><invention-title mxw-id="PT165550740" lang="EN" load-source="patent-office">FIVE-LEVEL PV INVERTER BASED ON A MULTI-STATE SWITCHING CELL</invention-title><invention-title mxw-id="PT165550741" lang="FR" load-source="patent-office">ONDULEUR PV À CINQ NIVEAUX BASÉ SUR UNE CELLULE DE COMMUTATION À PLUSIEURS ÉTATS</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103307629" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>HUAWEI TECH CO LTD</last-name><address><country>CN</country></address></addressbook></applicant><applicant mxw-id="PPAR1103323251" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>HUAWEI TECHNOLOGIES CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR1101650372" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Huawei Technologies Co., Ltd.</last-name><iid>100970540</iid><address><street>Huawei Administration Building Bantian</street><city>LONGGANG DISTRICT SHENZHEN, GUANGDONG 518129</city><country>CN</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103331054" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>TORRICO-BASCOPÉ GROVER VICTOR</last-name><address><country>SE</country></address></addressbook></inventor><inventor mxw-id="PPAR1103314939" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>TORRICO-BASCOPÉ, Grover Victor</last-name></addressbook></inventor><inventor mxw-id="PPAR1101654111" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>TORRICO, Grover</last-name><address><street>Sibeliusgängen 44 4tr</street><city>S-16472 Kista</city><country>SE</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101653230" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Kreuz, Georg Maria</last-name><iid>101362137</iid><address><street>Huawei Technologies Duesseldorf GmbH Riesstrasse 8</street><city>80992 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="EP-2013061447-W"><document-id><country>EP</country><doc-number>2013061447</doc-number><kind>W</kind><date>20130604</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014194933-A1"><document-id><country>WO</country><doc-number>2014194933</doc-number><kind>A1</kind><date>20141211</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660633261" load-source="docdb">AL</country><country mxw-id="DS660634643" load-source="docdb">AT</country><country mxw-id="DS660633262" load-source="docdb">BE</country><country mxw-id="DS660739647" load-source="docdb">BG</country><country mxw-id="DS660715004" load-source="docdb">CH</country><country mxw-id="DS660791517" load-source="docdb">CY</country><country mxw-id="DS660791518" load-source="docdb">CZ</country><country mxw-id="DS660632126" load-source="docdb">DE</country><country mxw-id="DS660633267" load-source="docdb">DK</country><country mxw-id="DS660633268" load-source="docdb">EE</country><country mxw-id="DS660719684" load-source="docdb">ES</country><country mxw-id="DS660739648" load-source="docdb">FI</country><country mxw-id="DS660739649" load-source="docdb">FR</country><country mxw-id="DS660632135" load-source="docdb">GB</country><country mxw-id="DS660633269" load-source="docdb">GR</country><country mxw-id="DS660632136" load-source="docdb">HR</country><country mxw-id="DS660791519" load-source="docdb">HU</country><country mxw-id="DS660715005" load-source="docdb">IE</country><country mxw-id="DS660633270" load-source="docdb">IS</country><country mxw-id="DS660739650" load-source="docdb">IT</country><country mxw-id="DS660633279" load-source="docdb">LI</country><country mxw-id="DS660632137" load-source="docdb">LT</country><country mxw-id="DS660634644" load-source="docdb">LU</country><country mxw-id="DS660739655" load-source="docdb">LV</country><country mxw-id="DS660632138" load-source="docdb">MC</country><country mxw-id="DS660634645" load-source="docdb">MK</country><country mxw-id="DS660634646" load-source="docdb">MT</country><country mxw-id="DS660719685" load-source="docdb">NL</country><country mxw-id="DS660711342" load-source="docdb">NO</country><country mxw-id="DS660719686" load-source="docdb">PL</country><country mxw-id="DS660739656" load-source="docdb">PT</country><country mxw-id="DS660791520" load-source="docdb">RO</country><country mxw-id="DS660739657" load-source="docdb">RS</country><country mxw-id="DS660719695" load-source="docdb">SE</country><country mxw-id="DS660715006" load-source="docdb">SI</country><country mxw-id="DS660711359" load-source="docdb">SK</country><country mxw-id="DS660711360" load-source="docdb">SM</country><country mxw-id="DS660634655" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA145986784" ref-ucid="WO-2014194933-A1" lang="EN" load-source="patent-office"><p num="0000">The present invention relates to a five-level active neutral-point- clamping inverter for converting a bipolar DC-voltage (V <i>DC</i> + and V <i>DC -</i>) to a three-phase AC output voltage, the converter comprising first, second and third input terminals (P, MP, N) and first, second and third output terminals (22, 23, 24), where the inverter further comprises a first, second, third multi-state switching cells (MSSC) (12, 12', 12") comprising three input terminals respectively connected to the input terminals of the inverter and respectively a first, second, third output terminal (9, 10, 11). The output terminals (9, 10, 11) of the first, second, third multi-state switching cell is connected via an inductor (L<i>a</i>, L<i>b</i>, L<i>c</i> ) to said first, second, third output terminal (22, 23, 24) of the inverter and reach respective output terminal (22, 23, 24) of the inverter is connected to said second input terminal (MP) of the inverter via a respective capacitor (C<i>a</i>, C<i>b</i>, C<i>c</i>).</p></abstract><abstract mxw-id="PA146139297" ref-ucid="WO-2014194933-A1" lang="EN" source="national office" load-source="docdb"><p>The present invention relates to a five-level active neutral-point- clamping inverter for converting a bipolar DC-voltage (V DC + and V DC -) to a three-phase AC output voltage, the converter comprising first, second and third input terminals (P, MP, N) and first, second and third output terminals (22, 23, 24), where the inverter further comprises a first, second, third multi-state switching cells (MSSC) (12, 12', 12") comprising three input terminals respectively connected to the input terminals of the inverter and respectively a first, second, third output terminal (9, 10, 11). The output terminals (9, 10, 11) of the first, second, third multi-state switching cell is connected via an inductor (La, Lb, Lc ) to said first, second, third output terminal (22, 23, 24) of the inverter and reach respective output terminal (22, 23, 24) of the inverter is connected to said second input terminal (MP) of the inverter via a respective capacitor (Ca, Cb, Cc).</p></abstract><abstract mxw-id="PA145986785" ref-ucid="WO-2014194933-A1" lang="FR" load-source="patent-office"><p num="0000">La présente invention concerne un onduleur à cinq niveaux clampé activement par le neutre pour convertir une tension continue bipolaire (V <i>DC</i> + et V <i>DC -</i>) en une tension de sortie alternative triphasée, lequel onduleur comprend des première, deuxième et troisième bornes d'entrée (P, MP, N) et des première, deuxième et troisième bornes de sortie (22, 23, 24), l'onduleur comprenant en outre des première, deuxième et troisième cellules de commutation à plusieurs états (MSSC) (12, 12', 12") comprenant trois bornes d'entrée respectivement connectées aux bornes d'entrée de l'onduleur et respectivement une première, deuxième et troisième borne de sortie (9, 10, 11). Les bornes de sortie (9, 10, 11) de la première, deuxième et troisième cellule de commutation à plusieurs états sont connectées par l'intermédiaire d'une inductance (L<i>a</i>, L<i>b</i>, L<i>c</i>) auxdites première, deuxième et troisième bornes de sortie (22, 23, 24) de l'onduleur et chaque borne de sortie (22, 23, 24) de l'onduleur est connectée à ladite deuxième borne d'entrée (MP) de l'onduleur par l'intermédiaire d'un condensateur (C<i>a</i>, C<i>b</i>, C<i>c</i>) respectif.</p></abstract><abstract mxw-id="PA146139298" ref-ucid="WO-2014194933-A1" lang="FR" source="national office" load-source="docdb"><p>La présente invention concerne un onduleur à cinq niveaux clampé activement par le neutre pour convertir une tension continue bipolaire (V DC + et V DC -) en une tension de sortie alternative triphasée, lequel onduleur comprend des première, deuxième et troisième bornes d'entrée (P, MP, N) et des première, deuxième et troisième bornes de sortie (22, 23, 24), l'onduleur comprenant en outre des première, deuxième et troisième cellules de commutation à plusieurs états (MSSC) (12, 12', 12") comprenant trois bornes d'entrée respectivement connectées aux bornes d'entrée de l'onduleur et respectivement une première, deuxième et troisième borne de sortie (9, 10, 11). Les bornes de sortie (9, 10, 11) de la première, deuxième et troisième cellule de commutation à plusieurs états sont connectées par l'intermédiaire d'une inductance (La, Lb, Lc) auxdites première, deuxième et troisième bornes de sortie (22, 23, 24) de l'onduleur et chaque borne de sortie (22, 23, 24) de l'onduleur est connectée à ladite deuxième borne d'entrée (MP) de l'onduleur par l'intermédiaire d'un condensateur (Ca, Cb, Cc) respectif.</p></abstract><description mxw-id="PDES84341796" ref-ucid="WO-2014194933-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="2"/>--><p id="p0001" num="0001">FIVE-LEVEL PV INVERTER BASED ON A MULTI-STATE SWITCHING CELL TECHNICAL FIELD </p><p id="p0002" num="0002">The present invention relates generally to power conversion and more particularly to three-phase multi-level inverters for photovoltaic power systems, uninterruptible power supply systems and AC motor drivers and high-voltage DC applications . </p><p id="p0003" num="0003">BACKGROUND ART The PV inverter is the key component of PV power systems. This equipment is required to convert the DC power generated by PV panels (photovoltaic panels) into AC power systems (DC-to-AC) . It can be connected or not to grid- synchronized AC systems. Different converter circuits for single-phase and three-phase systems are often used in PV inverter applications. The existing PV power systems can be with transformer (galvanic isolation) or without transformer (transformer-less) . The PV inverter must have low harmonic content in the voltage and current, i.e. provide voltage and current with a low total harmonic distortion THDi and THD<sub>V</sub>, respectively, sent to the AC output power system, and controls the power factor to be close to unity. The voltage source inverter (VSI) is often used for this purpose, especially at higher power levels. Also, multi<sup>¬</sup> level VSI present lower voltage stress over the active switches, and are hence more suitable for high power levels. The greater the number of voltage levels, the lower 
<!-- EPO <DP n="3"/>-->
is the voltage stress across the switches and, the switching losses are consequently reduced. </p><p id="p0004" num="0004">The developing trend of the PV inverter is high efficiency, high power density and lower cost. However, achieving high efficiency often results in lower power density, high cost and high weight/volume . </p><p id="p0005" num="0005">Most of the three-phase inverters found in the market today are based on the three-level NPC (neutral-point-clamping) inverter (also known as I-type) or the three-level active- NPC inverter (also known as T-type) , as described in references 1 and 2. The PV inverter systems are often using the multilevel topologies. Such topologies are described in reference 3. </p><p id="p0006" num="0006">When high power is being processed, semiconductors like IGBT, MOSFET, GTO, MCT, BJT, JFET, diodes, and others have been the chosen solution for the active switches in the applications found in the industry. However using those devices has been related with many issues that are limiting the efficiency and/or power density like: </p><p id="p0007" num="0007">Current sharing between paralleled devices; - Reduction of the switching frequency due to the increased commutation losses which increases the weight and the size of the converters. </p><p id="p0008" num="0008">Another drawback of the existing solutions is the EMI- levels which are too high and require output filter with several stages in order to reduce both CM and DM noise, reducing the performance and increasing the volume/cost of 
<!-- EPO <DP n="4"/>-->
the unit. The power factor PF is lower and the total harmonic distortion THD is higher. Also, the leakage current from PV array to ground is high (more than 300mA) . The concept of the three-state switching cell is described in reference 4, and an application of this three-state switching cell with the object to increase the current capability of the three-level inverters is described in reference 5. </p><p id="p0009" num="0009">With this topological circuit it is possible to improve the performance of energy conversion from the PV array input to well regulated AC output, including the maximum power point tracking MPPT functionality. Those topologies are for high current application and high power, with high efficiency compared to all classical three-level NPC inverters with silicon carbide switches. Furthermore, this topology has no limitation and can be used in other applications, such as: UPS, HVDC and AC motor drivers. </p><p id="p0010" num="0010">In PV systems this topological circuit can be applied as inverter to grid-connected or islanded applications with isolation transformer or transformer-less. Achieving high efficiency in the topological circuits existing in the market today is possible with silicon carbide semiconductors, magnetic components and an amount of heavy/thick copper wires. This is however decreasing the power density and increasing the cost. </p><p id="p0011" num="0011">If the converter is going to be optimized for high power density, the efficiency will unavoidably be lower and the cost increases. 
<!-- EPO <DP n="5"/>-->
The choice for optimization in the existing solutions today is either efficiency or high power density, but never both. </p><p id="p0012" num="0012">With the circuits according to the present invention it is however possible to achieve both high efficiency and high power density at a low cost. </p><p id="p0013" num="0013">DISCLOSURE OF THE INVENTION In order to overcome the problems of the prior art inverters, a new topological circuit for PV inverters is presented. With the inverter according to the present invention very high efficiency and high power density can be achieved at low costs. </p><p id="p0014" num="0014">The three-phase three-level neutral-point-clamping inverters is a natural topology for use in high power, high input voltage, and have traditionally been the most used converter for PV inverter application. However, the main drawback of the topologies based on this converter technology, is the bulky output filter required to reduce the total harmonic distortion and the high leakage current of the PV array to ground. This drawback has also been reduced with the topological circuit according to the invention. </p><p id="p0015" num="0015">Paralleling of converters has been the way to solve the demand of increasing DC-AC power systems, but due to current sharing problems and the issues above mentioned above, this is not the optimal solution for high efficiency, high power density, low cost and reduced weight . </p><p id="p0016" num="0016">An approach that is most suitable for high power is using 
<!-- EPO <DP n="6"/>-->
converters with multilevel features for voltage and current instead . </p><p id="p0017" num="0017">However, no attempts have been made finding topological circuits with higher number of levels than the existing three-Level neutral-point-clamping inverter for low voltage grid systems. There are many multilevel topologies for medium and high voltage AC power systems using silicon and silicon carbide switches. With silicon carbide semiconductors the switching frequency can be increased and the reactive components are reduced. However, the driving complexity and the cost are increased. </p><p id="p0018" num="0018">An important advantage of the multilevel topologies configuration is that the voltage and the current stress on the semiconductors are reduced with the increased number of levels in the converter. This will reduce the required cooling and therefore the size, weight and volume of the unit . </p><p id="p0019" num="0019">Another important feature of multilevel converters is that the size, weight and volume of the reactive components are substantially reduced compared to the classic neutral- point-clamping converter. </p><p id="p0020" num="0020">As the novel topological circuit presented in this invention is a five-level inverter, the limitations found in the PV inverters used for the industry today have been solved, as described above. </p><p id="p0021" num="0021">At the same time, the total harmonic distortion (THD) , power factor (PF) and electromagnetic interference (EMI) performance of the inverter has been improved in this invention, compared to the existing topologies, and 
<!-- EPO <DP n="7"/>-->
therefore the weight, size and volume of the input filter can be further reduced. </p><p id="p0022" num="0022">On this background, it is an object of the invention to provide a novel topological circuit especially suitable for high power, high efficiency, high power density and low cost applications in the art of power electronics for PV power generation systems or others applications where it can be required. Furthermore, the topology can be used in other applications where DC-AC is required for instance UPS systems, HVDC, motor drivers, etc. </p><p id="p0023" num="0023">In the five-level topological circuit according to the invention, the concept of the three-state switching cell (3SSC) technology has been applied on the PV inverter. As described above, the main characteristics of this circuit are the possibility to achieve high frequency, high efficiency, high power density, and low cost due to the reduction of the losses and avoiding the complexity and the cost using silicon carbide semiconductors. </p><p id="p0024" num="0024">Due to the built-in characteristics of the three-state switching cell, the peak currents through the semiconductors are lower compared to other topologies and consequently the conduction and switching losses are lower. This allows us to use cost effective semiconductors and smaller heat-sinks which will also reduce the total size of the unit. The semiconductors can be discrete or modules depending of the power level of the application. Silicon carbide semiconductors are avoided to reduce the driving complexity and cost. </p><p id="p0025" num="0025">Thus according to the present invention there is provided a five-level active neutral-point-clamping inverter for 
<!-- EPO <DP n="8"/>-->
converting a bipolar DC-voltage Vdc+ and Vdc- to a three- phase AC output voltage, where the converter comprises first, second and third input terminals P, MP and N and first, second and third output terminals, and wherein the inverter comprises: </p><p id="p0026" num="0026">(i) a first multi-state switching cell (MSSC) comprising three input terminals, respectively connected to said input terminals P, MP and N of the inverter and a first output terminal; </p><p id="p0027" num="0027">(ii) a second multi-state switching cell (MSSC) comprising three input terminals, respectively connected to said input terminals P, MP and N of the inverter and a second output terminal; </p><p id="p0028" num="0028">(iii) a third multi-state switching cell (MSSC) comprising three input terminals, respectively connected to said input terminals P, MP and N of the inverter and a third output terminal; </p><p id="p0029" num="0029">(iv) wherein the output terminal of the first MSSC is connected via an inductor La to said first output terminal of the inverter, the output terminal of the second MSSC is connected via an inductor Lb to said second output terminal of the inverter, and the output terminal of the third MSSP is connected via an inductor Lc to said third output terminal of the inverter; and </p><p id="p0030" num="0030">(v) wherein each respective output terminal of the inverter is connected to said second input terminal MP of the inverter via a respective capacitor Ca, Cb, Cc. 
<!-- EPO <DP n="9"/>-->
According to a specific embodiment of a five-level active neutral-point-clamping inverter according to the invention, the multi-state switching cells each comprises a separate autotransformer (T<sub>a</sub>, T<sub>b</sub>, T<sub>c</sub>) each separate autotransformer comprising end terminals and an intermediate terminal; wherein switching elements S<sub>a</sub>i and S<sub>a</sub>3 are provided between said first input terminal P of the inverter and the first and second end terminals, respectively, of a first of said separate autotransformers T<sub>a</sub> and switching elements S<sub>a</sub>2 and S<sub>a</sub>4 connected between the third input terminal N of the inverter and the first and second end terminals, respectively, of said first separate autotransformer T<sub>a</sub>, and switching elements S<sub>a</sub>s and S<sub>a</sub>6 are connected between said second input terminal MP of the inverter and the first and second end terminals, respectively, of the first of said separate autotransformers (T<sub>a</sub>) ; </p><p id="p0031" num="0031">and wherein switching elements S<sub>b</sub>i and S<sub>b</sub>3 are provided between said first input terminal P of the inverter and the first and second end terminals, respectively, of a second of said separate autotransformers T<sub>b</sub> and switching elements Sb2 and Sb4 are connected between said third input terminal N of the inverter and the first and second end terminals, respectively, of the second separate autotransformer T<sub>b</sub>, and switching elements S<sub>b</sub>s and S<sub>b</sub>6 are connected between said second input terminal MP of the inverter and the first and second end terminals, respectively, of the second separate autotransformers T<sub>b</sub>; and wherein switching elements S<sub>c</sub>i and S<sub>C</sub>3 are provided between said first input terminal P of the inverter and the first and second end terminals, respectively, of a third of said separate autotransformers T<sub>c</sub> and switching elements S<sub>C</sub>2 and S<sub>C</sub>4 are connected between said third input terminal N of the 
<!-- EPO <DP n="10"/>-->
inverter and the first and second end terminals, respectively, of said third separate autotransformer T<sub>c</sub>, and switching elements S<sub>c</sub>s and S<sub>C</sub>6 are connected between said second input terminal MP of the inverter and the first and second end terminals, respectively, of said third separate autotransformers T<sub>c</sub>. </p><p id="p0032" num="0032">In the above embodiment of the invention, the switching elements Sj± are bidirectional in current and unidirectional in voltage for j e {a,b,c} and i e {1,2,3,4}, and said switching elements Sj± are bidirectional in both current and voltage for j e {a,b,c} and i e {5,6}. </p><p id="p0033" num="0033">According to an embodiment of the invention, the switching elements are implemented using semiconductor components as described in more detail in the detailed description of the invention . </p><p id="p0034" num="0034">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0035" num="0035">In the following detailed portion of the description, the invention will be explained in more detail with reference to the exemplary embodiments shown in the drawings, in which : </p><p id="p0036" num="0036">Figure 1 shows a schematic diagram of an embodiment of a three-phase five-level active neutral-point clamping PV inverter constructed according to the principles of the present invention; </p><p id="p0037" num="0037">Figure 2 shows examples of schematic diagrams of several basic bi-directional switches; 
<!-- EPO <DP n="11"/>-->
Figure 3 shows a schematic diagram of the topological circuit of a five-level active neutral-point clamping PV inverter based on multi-state switching cell technology with IGBT transistors constructed according to the principles of the present invention; </p><p id="p0038" num="0038">Figure 4 shows phase A five-level voltage Va-MP before filter (drak grey) , phase A voltage Va-MP after filter (black) and phase A current before filter (light gray) ; </p><p id="p0039" num="0039">Figure 5 shows line-to-line nine-level voltage Va-b before filter (light gray) and after filter (black); and </p><p id="p0040" num="0040">Figure 6 shows phase A five-level voltage Va-MP before filter (light gray) , phase A current after filter, phase B current after filter and phase C current after filter. </p><p id="p0041" num="0041">DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS In the following detailed description of the invention a specific embodiment of a three-phase five-level A-NPC PV inverter according to the teachings of the present invention will be described. Referring to Figure 1 there is illustrated a schematic diagram of an embodiment of a three-phase five-level A-NPC (active neutral-point-clamping) PV inverter generally indicated by reference numeral 1 constructed according to the principles of the present invention. The PV inverter receives input power from any PV array 2 (those connected in series and/or parallel) voltage in parallel with CI and C2 (those connected in series among P-MP and MP-N) creating a bipolar DC-voltage (Vdc+ and Vdc-) between P-N (total VDC-link) . The Multi-State Switching Cell (MSSC) T-type, 3, 
<!-- EPO <DP n="12"/>-->
is connected to each phase j (P-MP-N and j=a, b, c) to generate three-phase AC output voltage. The MSSC is constituted by switches Sjl-Sj6 (j=a, b ,c) and an autotransformer Tj . Sjl-Sj4 is for transferring active power from input to AC output power and they are bidirectional in current and unidirectional for voltage. Sj5-Sj6 is for active neutral point clamping to freewheeling the current through inductor and to control the reactive power. They are bidirectional for current and voltage. </p><p id="p0042" num="0042">The output power goes through inductors Lj , 4, and an output filter 6 to feed the three-phase AC grid 7. The capacitors Cj , 5 are connected in a Y-configuration between the EMI-filter and the inductors Lj to the midpoint input terminal MP, 7, of the inverter. Those capacitors and the output filter are used to minimize the common mode leakage current circulation from the PV array to ground. The five-level active neutral-point-clamping inverter according to an embodiment of the present invention for converting a bipolar DC-voltage (V<sub>DC+</sub> and V<sub>DC</sub>-) to a three- phase AC output voltage shown in figure 1 comprises first, second and third input terminals P, MP, N (ref. numbers 6, 7 and 8, respectively) and first, second and third output terminals (ref. numbers 22, 23 and 24, respectively) . The inverter further comprises a first multi-state switching cell (MSSC), 12, comprising three input terminals 13, 14, 15 respectively connected to the input terminals P, MP, N of the inverter, and a first output terminal 9. </p><p id="p0043" num="0043">The inverter further comprises a second multi-state switching cell 12' comprising three input terminals 16, 17, 18 respectively connected to the input terminals P, MP, N, 
<!-- EPO <DP n="13"/>-->
respectively, of the inverter, and a second output terminal 10. </p><p id="p0044" num="0044">The inverter further comprises a third multi-state switching cell 12'' comprising three input terminals 19, 20, 21 respectively connected to said input terminals P, MP, N, respectively, of the inverter, and a third output terminal 11. The output terminal 9 of the first MSSC 12 is connected via an inductor L<sub>a</sub> 4 to the first output terminal 22 of the inverter, the output terminal 10 of the second MSSC 2' is connected via an inductor L<sub>b</sub> 4 to said second output terminal 23 of the inverter, and the output terminal 11 of the third MSSC 2'' is connected via an inductor L<sub>c</sub> 4 to said third output terminal 24 of the inverter. Each respective output terminal 22, 23, 24 of the inverter is connected to the second input terminal MP of the inverter via a respective capacitor C<sub>a</sub>, C<sub>b</sub>, C<sub>c</sub>, 5. </p><p id="p0045" num="0045">The multi-state switching calls (MSSC) used in the embodiment of the invention shown in figure 1 comprises a separate autotransformer T<sub>a</sub>, T<sub>b</sub>, T<sub>c</sub> for each cell, where each separate autotransformer comprises end terminals 25, 26; 27, 28; 29, 30 and an intermediate terminal 31, 32, 33. </p><p id="p0046" num="0046">Switching elements S<sub>a</sub>i and S<sub>a</sub>3 are provided between said first input terminal 6 (P) of the inverter and the first and second end terminals 25, 26, respectively, of a first of said separate autotransformers T<sub>a</sub>, and switching elements S<sub>a</sub>2 and S<sub>a</sub>4 are connected between said third input terminal 8 (N) of the inverter and the first and second end terminals 25, 26, respectively, of said first separate autotransformer T<sub>a</sub>, and switching elements S<sub>a</sub>s and S<sub>a</sub>6 
<!-- EPO <DP n="14"/>-->
connected between said second input terminal 7 (MP) of the inverter and the first and second end terminals 25, 26, respectively, of said first of said separate autotransformers T<sub>a</sub>. </p><p id="p0047" num="0047">Switching elements S<sub>b</sub>i and S<sub>b</sub>3 are provided between said first input terminal 6 (P) of the inverter and the first and second end terminals 27, 28, respectively, of a second of said separate autotransformers T<sub>b</sub>, and switching elements S<sub>b</sub>2 and S<sub>b</sub>4 connected between said third input terminal 8 (N) of the inverter and the first and second end terminals 27, 28, respectively, of the second separate autotransformer T<sub>b</sub>, and switching elements S<sub>b</sub>s and S<sub>b</sub>6 connected between said second input terminal 7 (MP) of the inverter and the first and second end terminals 27, 28, respectively, of the second separate autotransformers T<sub>b</sub>. </p><p id="p0048" num="0048">Switching elements S<sub>c</sub>i and S<sub>C</sub>3 are provided between said first input terminal 6 (P) of the inverter and the first and second end terminals 29, 30, respectively, of a third of said separate autotransformers T<sub>c</sub> and switching elements S<sub>C</sub>2 and S<sub>C</sub>4 connected between the third input terminal 8 (N) of the inverter and the first and second end terminals 29, 30, respectively, of the third separate autotransformer T<sub>c</sub>, and switching elements S<sub>c</sub>s and S<sub>C</sub>6 connected between said second input terminal 7 (MP) of the inverter and the first and second end terminals 29, 30, respectively, of said third separate autotransformers T<sub>c</sub>. </p><p id="p0049" num="0049">The switching elements Sj± are in this embodiment bidirectional in current and unidirectional in voltage for j e {a,b,c} and i e {1,2,3,4}, and said switching elements 
<!-- EPO <DP n="15"/>-->
S i are bidirectional in both current and voltage for j e {a,b,c} and i e {5,6}. </p><p id="p0050" num="0050">The switching elements can for instance be implemented by means of insulated gate bipolar transistors IGBT, silicon carbide bipolar junction transistors SIC BJT, Metal-Oxide- Semiconductor Field-Effect Transistors MOSFET or silicon carbide junction gate field-effect transistors SIC JFET. With reference to figure 2 there is shown different possible implementations of the switching elements used in the present invention, but it is understood that the scope of the present invention is not limited to the application of the shown specific implementations of switching elements. The bidirectional switches in voltage and current Sj5-Sj6 can have for instance the basic formats as indicated in figure 2 (a) . The Sjl-Sj4 switches are bidirectional for current and unidirectional for voltage as indicated in figure 2 (b) . </p><p id="p0051" num="0051">The switching elements S <sub>j</sub> i - S <sub>4</sub> can for instance be implemented using the semiconductor configurations shown in figure 2 (b) . Thus, for instance, these switching elements can be implemented using a MOSFET or silicon carbide MOSFET, an insulated-gate bipolar transistor (IGBT) with a diode coupled between the source and drain terminals hereof, a silicon carbide junction gate field effect transistor (JFET) with a diode coupled between the source and drain terminals hereof, or with a silicon carbide bipolar junction transistor (BJT) with a diode coupled between the emitter and collector terminals hereof. 
<!-- EPO <DP n="16"/>-->
The switching elements S s - S j 6 can for instance be implemented using the semiconductor configurations shown in figure 2 (a) . A number of alternative configurations are possible, of which some are shown in figures 2 (a, a) through 2 (a, f) . The configurations (a), (c) and (e) use MOSFET's in various combinations with diodes, whereas the combinations (b) , (d) and (f) use IGBT's in similar combinations with diodes . In figure 3 there is shown the application of the five- level topological circuit according to the present invention as shown in figure 1 with bi-directional switches using IGBT transistors. As mentioned above it is also possible to use other semiconductor configurations for the switches. In the circuit shown in figure 3, the switching elements Sji with j e {a, b, c} and ie {1, 2, 3, 4} are of the IGBT configuration shown in figure 2 (b) , whereas the switching elements Sji with j e {a, b, c} and ie {5, 6} are of the corresponding dual IGBT configuration shown in figure 2 (a) (b) . </p><p id="p0052" num="0052">Referring to figures 4, 5 and 6 the is shown examples of waveforms from experimental results on the inverter according to the present invention to show the multilevel characteristic of the inventive topology presented in figure 3 with D-SVM modulation scheme. </p><p id="p0053" num="0053">More specifically, figure 4 shows phase A five-level voltage Va-MP before filter, 38; phase A voltage Va-MP after filter 39; and phase A current before filter, 40. </p><p id="p0054" num="0054">Figure 5 shows line-to-line nine-level voltage Va-b before filter, 41; and after filter 42. 
<!-- EPO <DP n="17"/>-->
Figure 6 shows phase A five-level voltage Va-MP before filter 43; phase A current after filter, 44; phase B current after filter, 45; and phase C current after filter 46. </p><p id="p0055" num="0055">Control Strategy </p><p id="p0056" num="0056">For the control of this five-level A-NPC PV inverter based on multi-state switching cell technology, space vector modulation or carrier based control can be implemented together with all their variants. </p><p id="p0057" num="0057">The current sharing of the each leg of the multi-state switching cell is guaranteed by suitable PWM modulation strategy done by software. This modulation guarantees the voltage-second across autotransformer at every switching cycle. Therefore, the resulting magnetic flux is balanced. If the modulation strategy is not enough to balance the resulting magnetic flux, extra active or passive flux balancing controller which are well known in to state-of- the-art of power electronics can be added. </p><p id="p0058" num="0058">With the converter circuit according to the present invention at least the following highly advantageous effects are obtained: </p><p id="p0059" num="0059"> - High efficiency without using silicon carbide semiconductors . </p><p id="p0060" num="0060"> High frequency operation (&gt;50kHz) for any power range with hard-switching semiconductors. </p><p id="p0061" num="0061"> High density due to the reduction of the reactive components and the size of the heat-sinks based on the characteristics of the multi-state switching cell topological circuit. </p><p id="p0062" num="0062"> High reliability due to the reduced stress on the 
<!-- EPO <DP n="18"/>-->
 semiconductors . </p><p id="p0063" num="0063"> Low EMI-levels and consequently smaller input filter is required. </p><p id="p0064" num="0064"> Low leakage current from PV array to ground based on the characteristics of the topological circuit and modulation strategy. </p><p id="p0065" num="0065"> Low cost for high power application impacting in the size as well as the weight and the volume (30kW unit feet in the 20kW box) . </p><p id="p0066" num="0066"> - The circuit is applied for PV system but it can be utilized at other applications where inverter is required for instance uninterruptible power supplies, AC motor drivers, high voltage direct current applications, etc. </p><p id="p0067" num="0067"> - The circuit in this invention can be implemented for any power level as there is no inherent limitation in the topological circuit. </p><p id="p0068" num="0068">REFERENCES </p><p id="p0069" num="0069">Ref. 1: [A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, No. 5, pp. 518-523, Sep. /Oct. 1981]. Ref. 2: [P. M. Bhagwat, and V. R. Stefanovic, "Generalized Structure of a Multilevel PWM Inverter" IEEE Trans. Ind. Appl., vol. IA-19, No. 6, Nov. /Dec. 1983]. </p><p id="p0070" num="0070">Ref. 3: [M. Calais and V. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems, an overview," in Proc. ISIE 1998, pp. 172-178.] 
<!-- EPO <DP n="19"/>-->
Ref. 4: [G. V. T. Bascope e Ivo Barbi, "Generation of a family of non-isolated DC-DC PWM converters using a three- state switching cell", IEEE 31th Annual Power Electronics Specialists Conference, Volume: 2, pp: 858-863, 18-23 June, 2000] </p><p id="p0071" num="0071">Ref. 5: [Rene P. T. Bascope Joao A. F. Neto and Grover.V.</p><p id="p0072" num="0072">T. Bascope, "Multi-state Commutation Cells to Increase Current Capacity of Multi-Level Inverters", Telecommunications Energy Conference (INTELEC), IEEE 33d International, 9-13 Oct. 2011] 
</p></description><claims mxw-id="PCLM76008671" ref-ucid="WO-2014194933-A1" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="20"/>-->CLAIMS : </claim-statement><claim id="clm-0001" num="1"><claim-text>1. A five-level active neutral-point-clamping inverter for converting a bipolar DC-voltage (V<sub>DC+</sub> and V<sub>DC</sub>-) to a three- phase AC output voltage, the converter comprising first, second and third input terminals (P, MP, N) (6, 7, 8) and first, second and third output terminals (22, 23, 24), characterized in that said inverter comprises: a first multi-state switching cell (MSSC) (12) comprising three input terminals (13, 14, 15) respectively connected to said input terminals (P, MP, N) of the inverter and a first output terminal</claim-text><claim-text>(9) ; </claim-text><claim-text> a second multi-state switching cell (MSSC) (12') comprising three input terminals (16, 17, 18) respectively connected to said input terminals (P, MP, N) of the inverter and a second output terminal</claim-text><claim-text>(10) ; </claim-text><claim-text> a third multi-state switching cell (MSSC) (12'') comprising three input terminals (19, 20, 21) respectively connected to said input terminals (P, MP, N) of the inverter and a third output terminal</claim-text><claim-text>(ID ; </claim-text><claim-text> wherein the output terminal (9) of the first MSSC (12) is connected via an inductor (L<sub>a</sub>) to said first output terminal (22) of the inverter, the output terminal (10) of the second MSSC (12') is connected via an inductor (L<sub>b</sub>) to said second output terminal (23) of the inverter, and the output terminal (11) of the third MSSP (12'') is connected via an inductor (L<sub>c</sub>) (4) to said third output terminal (24) of the inverter; and 
<!-- EPO <DP n="21"/>-->
(v) wherein each respective output terminal (22, 23,</claim-text><claim-text>24) of the inverter is connected to said second input terminal (MP) (7) of the inverter via a respective capacitor C<sub>a</sub>, C<sub>b</sub>, C<sub>c</sub> (5) . </claim-text><claim-text>. A five-level active neutral-point-clamping inverter according to claim 1, characterized in that said multi- state switching cells each comprises a separate autotransformer (T<sub>a</sub>, T<sub>b</sub>, T<sub>c</sub>) each separate autotransformer comprising end terminals (25, 26; 27, 28; 29, 30) and an intermediate terminal (31, 32, 33); wherein switching elements S<sub>a</sub>i and S<sub>a3</sub> are provided between said first input terminal (P) (6) of the inverter and the first and second end terminals (25, 26), respectively, of a first of said separate autotransformers (T<sub>a</sub>) and switching elements S<sub>a</sub>2 and S<sub>a</sub>4 connected between said third input terminal (N) (8) of the inverter and the first and second end terminals (25, 26), respectively, of said first separate autotransformer (T<sub>a</sub>) , and switching elements S<sub>a5</sub> and S<sub>a6</sub> connected between said second input terminal (MP) (7) of the inverter and the first and second end terminals (25, 26), respectively, of said first of said separate autotransformers (T<sub>a</sub>) ; and </claim-text><claim-text> wherein switching elements S<sub>b</sub>i and S<sub>b3</sub> are provided between said first input terminal (P) (6) of the inverter and the first and second end terminals (27, 28), respectively, of a second of said separate autotransformers (T<sub>b</sub>) and switching elements S<sub>b</sub>2 and S<sub>b</sub>4 connected between said third input terminal (N) (8) of the inverter and the first and second end terminals (27, 28), respectively, of said second separate autotransformer (T<sub>b</sub>) , and switching elements S<sub>b5</sub> and S<sub>b6</sub> connected between said second input terminal (MP) (7) of the inverter and the 
<!-- EPO <DP n="22"/>-->
 first and second end terminals (27, 28), respectively, of said second separate autotransformers (T<sub>b</sub>) ; and </claim-text><claim-text> wherein switching elements S<sub>c</sub>i and S<sub>C</sub>3 are provided between said first input terminal (P) (6) of the inverter and the first and second end terminals (29, 30), respectively, of a third of said separate autotransformers (T<sub>c</sub>) and switching elements S<sub>C</sub>2 and S<sub>C</sub>4 connected between said third input terminal (N) (8) of the inverter and the first and second end terminals (29, 30), respectively, of said third separate autotransformer (T<sub>c</sub>) , and switching elements S<sub>c</sub>s and S<sub>C</sub>6 connected between said second input terminal (MP) (7) of the inverter and the first and second end terminals (29, 30), respectively, of said third separate autotransformers (T<sub>c</sub>) ; </claim-text><claim-text> wherein said switching elements Sj± are bidirectional in current and unidirectional in voltage for j e {a,b,c} and i e {1,2,3,4}, and said switching elements Sj± are bidirectional in both current and voltage for j e {a,b,c} and i e {5,6}. </claim-text><claim-text>A five-level active neutral-point-clamping inverter according to claim 2, characterized in that said switching elements are insulated gate bipolar transistors IGBT, silicon carbide bipolar junction transistors SIC BJT, Metal-Oxide-Semiconductor Field-Effect Transistors MOSFET or silicon carbide junction gate field-effect transistors SIC JFET . </claim-text><claim-text>A five-level active neutral-point-clamping inverter according to claim 3, characterized in that each of said switching elements Sj± for j e {a,b,c} and i e {1,2,3,4} is an insulated gate bipolar transistor in which the emitter and collector terminals are connected via a diode, 
<!-- EPO <DP n="23"/>-->
and that each of said switching elements Sj± for j e {a,b,c} and i e {5,6} is a series connection of two insulated gate bipolar transistors, the emitter terminals of which are connected to each other and where each of the two insulated gate bipolar transistors are provided with a diode between the respective emitter and collector terminals . </claim-text><claim-text>A five-level active neutral-point-clamping inverter according to any of the preceding claims, comprising an output EMI filter (34), the respective input terminals of which filter are connected to said first, second and third output terminals (22, 23, 24) respectively of the inverter and, where the output terminals of the EMI filter (34) can provide output voltages or currents to an AC grid (35) . </claim-text><claim-text>The use of a five-level active neutral-point-clamping inverter according to any of the preceding claims 1 to 5 for module integrated, string, multi-string, mini central and central PV inverters systems. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
