

================================================================
== Vivado HLS Report for 'shift_line_buffer_ap_fixed_ap_fixed_config2_s'
================================================================
* Date:           Tue Apr 13 22:10:22 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.444 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%kernel_window_V_read_3 = call i1200 @_ssdm_op_Read.ap_auto.i1200(i1200 %kernel_window_V_read)" [firmware/nnet_utils/nnet_conv2d_large.h:55]   --->   Operation 2 'read' 'kernel_window_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_3 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_large.h:55]   --->   Operation 3 'read' 'data_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv2d_large.h:59]   --->   Operation 4 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i48 %data_V_read_3 to i16" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 5 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.61ns)   --->   "%DataOut_V_190 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_0, i64 0, i64 19), i16 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 6 'memshiftread' 'DataOut_V_190' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 7 [1/1] (0.61ns)   --->   "%DataOut_V_191 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_0, i64 0, i64 19), i16 %DataOut_V_190, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 7 'memshiftread' 'DataOut_V_191' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 8 [1/1] (0.61ns)   --->   "%DataOut_V_192 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_0, i64 0, i64 19), i16 %DataOut_V_191, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 8 'memshiftread' 'DataOut_V_192' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 9 [1/1] (0.61ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_0, i64 0, i64 19), i16 %DataOut_V_192, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 9 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %data_V_read_3, i32 16, i32 31)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 10 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.61ns)   --->   "%DataOut_V_193 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_1, i64 0, i64 19), i16 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 11 'memshiftread' 'DataOut_V_193' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 12 [1/1] (0.61ns)   --->   "%DataOut_V_194 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_1, i64 0, i64 19), i16 %DataOut_V_193, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 12 'memshiftread' 'DataOut_V_194' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%DataOut_V_195 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_1, i64 0, i64 19), i16 %DataOut_V_194, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 13 'memshiftread' 'DataOut_V_195' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 14 [1/1] (0.61ns)   --->   "%DataOut_V_196 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_1, i64 0, i64 19), i16 %DataOut_V_195, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 14 'memshiftread' 'DataOut_V_196' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%DataIn_V_assign_125 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %data_V_read_3, i32 32, i32 47)" [firmware/nnet_utils/nnet_conv2d_large.h:69]   --->   Operation 15 'partselect' 'DataIn_V_assign_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.61ns)   --->   "%DataOut_V_197 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_2, i64 0, i64 19), i16 %DataIn_V_assign_125, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 16 'memshiftread' 'DataOut_V_197' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 17 [1/1] (0.61ns)   --->   "%DataOut_V_198 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_2, i64 0, i64 19), i16 %DataOut_V_197, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 17 'memshiftread' 'DataOut_V_198' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%DataOut_V_199 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_2, i64 0, i64 19), i16 %DataOut_V_198, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 18 'memshiftread' 'DataOut_V_199' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%DataOut_V_200 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_2, i64 0, i64 19), i16 %DataOut_V_199, i1 true)" [firmware/nnet_utils/nnet_conv2d_large.h:74]   --->   Operation 19 'memshiftread' 'DataOut_V_200' <Predicate = true> <Delay = 0.61> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 20> <ShiftMem>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 1008, i32 1199)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 768, i32 959)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 21 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 528, i32 719)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 22 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 288, i32 479)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 23 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 48, i32 239)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 24 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_window_V_write_assign = call i1200 @_ssdm_op_BitConcatenate.i1200.i48.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192(i48 %data_V_read_3, i192 %tmp, i16 %DataOut_V_197, i16 %DataOut_V_193, i16 %DataOut_V_190, i192 %tmp_4, i16 %DataOut_V_198, i16 %DataOut_V_194, i16 %DataOut_V_191, i192 %tmp_5, i16 %DataOut_V_199, i16 %DataOut_V_195, i16 %DataOut_V_192, i192 %tmp_6, i16 %DataOut_V_200, i16 %DataOut_V_196, i16 %DataOut_V, i192 %tmp_7)" [firmware/nnet_utils/nnet_conv2d_large.h:36->firmware/nnet_utils/nnet_conv2d_large.h:78]   --->   Operation 25 'bitconcatenate' 'kernel_window_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "ret i1200 %kernel_window_V_write_assign" [firmware/nnet_utils/nnet_conv2d_large.h:79]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.44ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_conv2d_large.h:55) [4]  (0 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_large.h:74) [7]  (0.611 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_large.h:74) [8]  (0.611 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_large.h:74) [9]  (0.611 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv2d_large.h:74) [10]  (0.611 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
