<stg><name>divide_Pipeline_SHIFT6</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %cmp_i9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i9_i

]]></Node>
<StgValue><ssdm name="cmp_i9_i_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %sh_prom2_i_i_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom2_i_i_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom2_i_i_cast_cast_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %sh_prom_i_i_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom_i_i_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_cast_cast_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %zext_ln238_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln238

]]></Node>
<StgValue><ssdm name="zext_ln238_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:7 %sh_prom2_i_i_cast_cast_cast = sext i8 %sh_prom2_i_i_cast_cast_read

]]></Node>
<StgValue><ssdm name="sh_prom2_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %sh_prom2_i_i_cast_cast_cast_cast = zext i32 %sh_prom2_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom2_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:9 %sh_prom_i_i_cast_cast_cast = sext i8 %sh_prom_i_i_cast_cast_read

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %sh_prom_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:11 %zext_ln238_cast = zext i6 %zext_ln238_read

]]></Node>
<StgValue><ssdm name="zext_ln238_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 %zext_ln238_cast, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i6 0, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i128 0, i128 %k_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0 %x_4 = load i6 %x

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln238 = br i1 %tmp_6, void %.split, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="7">
<![CDATA[
.split:1 %empty_40 = trunc i7 %j_load

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln235"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:3 %icmp_ln240 = icmp_eq  i7 %j_load, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:4 %br_ln240 = br i1 %icmp_ln240, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:1 %add_ln241 = add i5 %empty_40, i5 31

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:2 %zext_ln1691 = zext i5 %add_ln241

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:3 %r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln1691

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:4 %r_load = load i5 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:13 %icmp_ln240_2 = icmp_eq  i7 %j_load, i7 1

]]></Node>
<StgValue><ssdm name="icmp_ln240_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:0 %add_ln241_2 = add i7 %j_load, i7 126

]]></Node>
<StgValue><ssdm name="add_ln241_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:1 %zext_ln0 = zext i7 %add_ln241_2

]]></Node>
<StgValue><ssdm name="zext_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:2 %r_addr_1 = getelementptr i64 %r, i64 0, i64 %zext_ln0

]]></Node>
<StgValue><ssdm name="r_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:3 %k_V_9 = load i5 %r_addr_1

]]></Node>
<StgValue><ssdm name="k_V_9"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:11 %x_5 = add i6 %x_4, i6 2

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:13 %store_ln241 = store i7 %add_ln241_2, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:14 %store_ln238 = store i6 %x_5, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:4 %r_load = load i5 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:3 %k_V_9 = load i5 %r_addr_1

]]></Node>
<StgValue><ssdm name="k_V_9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:0 %k_V_load = load i128 %k_V

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:5 %tmp = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:6 %or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp, i64 %r_load

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="cmp_i9_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:7 %lshr_ln1691 = lshr i128 %or_ln, i128 %sh_prom_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln1691"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="cmp_i9_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:8 %shl_ln1691 = shl i128 %or_ln, i128 %sh_prom2_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_ln1691"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="cmp_i9_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:9 %trunc_ln1691 = trunc i128 %lshr_ln1691

]]></Node>
<StgValue><ssdm name="trunc_ln1691"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="cmp_i9_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:10 %trunc_ln1691_1 = trunc i128 %shl_ln1691

]]></Node>
<StgValue><ssdm name="trunc_ln1691_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:11 %select_ln1691 = select i1 %cmp_i9_i_read, i64 %trunc_ln1691, i64 %trunc_ln1691_1

]]></Node>
<StgValue><ssdm name="select_ln1691"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:4 %or_ln1543_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %r_load, i64 %k_V_9

]]></Node>
<StgValue><ssdm name="or_ln1543_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
<literal name="cmp_i9_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:5 %lshr_ln1691_1 = lshr i128 %or_ln1543_2, i128 %sh_prom_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln1691_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
<literal name="cmp_i9_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:6 %shl_ln1691_1 = shl i128 %or_ln1543_2, i128 %sh_prom2_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_ln1691_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
<literal name="cmp_i9_i_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:7 %trunc_ln1691_2 = trunc i128 %lshr_ln1691_1

]]></Node>
<StgValue><ssdm name="trunc_ln1691_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
<literal name="cmp_i9_i_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="128">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:8 %trunc_ln1691_3 = trunc i128 %shl_ln1691_1

]]></Node>
<StgValue><ssdm name="trunc_ln1691_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:9 %select_ln1691_1 = select i1 %cmp_i9_i_read, i64 %trunc_ln1691_2, i64 %trunc_ln1691_3

]]></Node>
<StgValue><ssdm name="select_ln1691_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:12 %phitmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %k_V_9, i64 0

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:15 %store_ln67 = store i128 %phitmp1, i128 %k_V

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:12 %store_ln60 = store i64 %select_ln1691, i5 %r_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i:14 %br_ln240 = br i1 %icmp_ln240_2, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:10 %store_ln60 = store i64 %select_ln1691_1, i5 %r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
<literal name="icmp_ln240" val="0"/>
<literal name="icmp_ln240_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln240_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln240" val="1"/>
</and_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
