15:02:11 INFO  : Registering command handlers for SDK TCF services
15:02:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\hw5\hw5.sdk\temp_xsdb_launch_script.tcl
15:02:25 INFO  : XSCT server has started successfully.
15:02:29 INFO  : Successfully done setting XSCT server connection channel  
15:02:29 INFO  : Successfully done setting SDK workspace  
15:02:29 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
15:17:31 INFO  : Registering command handlers for SDK TCF services
15:17:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\hw5\hw5.sdk\temp_xsdb_launch_script.tcl
15:17:36 INFO  : XSCT server has started successfully.
15:17:36 INFO  : Successfully done setting XSCT server connection channel  
15:17:37 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
15:17:37 INFO  : Successfully done setting SDK workspace  
15:17:37 INFO  : Checking for hwspec changes in the project hw5_wrapper_hw_platform_0.
15:17:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543561251820,  Project:1543561272886
15:17:41 INFO  : The hardware specification for project 'hw5_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
15:17:41 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf into \hw5_wrapper_hw_platform_0\system.hdf.
15:17:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:17:52 INFO  : 
15:17:53 INFO  : Updating hardware inferred compiler options for hw5.
15:17:54 INFO  : Clearing existing target manager status.
15:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:36 INFO  : 'jtag frequency' command is executed.
15:34:36 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
15:34:39 INFO  : Context for 'APU' is selected.
15:34:39 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
15:34:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:39 INFO  : Context for 'APU' is selected.
15:34:39 INFO  : 'stop' command is executed.
15:34:39 INFO  : 'ps7_init' command is executed.
15:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:40 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:13 INFO  : Disconnected from the channel tcfchan#1.
15:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:14 INFO  : 'jtag frequency' command is executed.
15:35:14 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:17 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
15:35:17 INFO  : Context for 'APU' is selected.
15:35:21 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
15:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:21 INFO  : Context for 'APU' is selected.
15:35:21 INFO  : 'stop' command is executed.
15:35:21 INFO  : 'ps7_init' command is executed.
15:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:22 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:22 INFO  : 'con' command is executed.
15:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:22 INFO  : Disconnected from the channel tcfchan#2.
15:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:51 INFO  : 'jtag frequency' command is executed.
15:35:51 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:54 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
15:35:54 INFO  : Context for 'APU' is selected.
15:35:54 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
15:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:54 INFO  : Context for 'APU' is selected.
15:35:54 INFO  : 'stop' command is executed.
15:35:54 INFO  : 'ps7_init' command is executed.
15:35:54 INFO  : 'ps7_post_config' command is executed.
15:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:55 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:55 INFO  : 'con' command is executed.
15:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:55 INFO  : Disconnected from the channel tcfchan#3.
22:44:06 INFO  : Registering command handlers for SDK TCF services
22:44:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\hw5\hw5.sdk\temp_xsdb_launch_script.tcl
22:44:15 INFO  : XSCT server has started successfully.
22:44:15 INFO  : Successfully done setting XSCT server connection channel  
22:44:29 INFO  : Successfully done setting SDK workspace  
22:44:29 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
22:44:29 INFO  : Checking for hwspec changes in the project hw5_wrapper_hw_platform_0.
22:44:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543588968590,  Project:1543561251820
22:44:40 INFO  : The hardware specification for project 'hw5_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
22:44:40 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf into \hw5_wrapper_hw_platform_0\system.hdf.
22:44:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:45:04 INFO  : 
22:45:05 INFO  : Updating hardware inferred compiler options for hw5_v2.
22:45:05 INFO  : Clearing existing target manager status.
23:22:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:22:06 INFO  : 'jtag frequency' command is executed.
23:22:06 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:22:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
23:22:09 INFO  : Context for 'APU' is selected.
23:22:09 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
23:22:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:09 INFO  : Context for 'APU' is selected.
23:22:09 INFO  : 'stop' command is executed.
23:22:10 INFO  : 'ps7_init' command is executed.
23:22:10 INFO  : 'ps7_post_config' command is executed.
23:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:10 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:10 INFO  : 'con' command is executed.
23:22:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:22:10 INFO  : Disconnected from the channel tcfchan#1.
21:23:26 INFO  : Registering command handlers for SDK TCF services
21:23:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\hw5\hw5.sdk\temp_xsdb_launch_script.tcl
21:23:35 INFO  : XSCT server has started successfully.
21:23:35 INFO  : Successfully done setting XSCT server connection channel  
21:23:44 INFO  : Successfully done setting SDK workspace  
21:23:44 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
21:23:44 INFO  : Checking for hwspec changes in the project hw5_wrapper_hw_platform_0.
21:23:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543670476339,  Project:1543588968590
21:23:56 INFO  : The hardware specification for project 'hw5_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
21:23:56 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf into \hw5_wrapper_hw_platform_0\system.hdf.
21:24:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:24:24 INFO  : 
21:24:25 INFO  : Updating hardware inferred compiler options for hw5_v2.
21:24:25 INFO  : Clearing existing target manager status.
21:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:32 INFO  : 'jtag frequency' command is executed.
21:48:32 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
21:48:34 INFO  : Context for 'APU' is selected.
21:48:34 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
21:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:34 INFO  : Context for 'APU' is selected.
21:48:35 INFO  : 'stop' command is executed.
21:48:35 INFO  : 'ps7_init' command is executed.
21:48:35 INFO  : 'ps7_post_config' command is executed.
21:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:36 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:36 INFO  : 'con' command is executed.
21:48:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:36 INFO  : Disconnected from the channel tcfchan#1.
21:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:17 INFO  : 'jtag frequency' command is executed.
21:51:17 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
21:51:19 INFO  : Context for 'APU' is selected.
21:51:23 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
21:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:23 INFO  : Context for 'APU' is selected.
21:51:24 INFO  : 'stop' command is executed.
21:51:24 INFO  : 'ps7_init' command is executed.
21:51:24 INFO  : 'ps7_post_config' command is executed.
21:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:25 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:25 INFO  : 'con' command is executed.
21:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:25 INFO  : Disconnected from the channel tcfchan#2.
21:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:00 INFO  : 'jtag frequency' command is executed.
21:54:00 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
21:54:03 INFO  : Context for 'APU' is selected.
21:54:03 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
21:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:03 INFO  : Context for 'APU' is selected.
21:54:03 INFO  : 'stop' command is executed.
21:54:04 INFO  : 'ps7_init' command is executed.
21:54:04 INFO  : 'ps7_post_config' command is executed.
21:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:04 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:04 INFO  : 'con' command is executed.
21:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:04 INFO  : Disconnected from the channel tcfchan#3.
23:04:27 INFO  : Registering command handlers for SDK TCF services
23:04:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\hw5\hw5.sdk\temp_xsdb_launch_script.tcl
23:04:37 INFO  : XSCT server has started successfully.
23:04:37 INFO  : Successfully done setting XSCT server connection channel  
23:04:49 INFO  : Successfully done setting SDK workspace  
23:04:49 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
23:04:49 INFO  : Checking for hwspec changes in the project hw5_wrapper_hw_platform_0.
23:05:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543676405211,  Project:1543670476339
23:05:02 INFO  : The hardware specification for project 'hw5_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
23:05:02 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf into \hw5_wrapper_hw_platform_0\system.hdf.
23:05:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:05:27 INFO  : 
23:05:28 INFO  : Updating hardware inferred compiler options for hw5_v2.
23:05:48 INFO  : Clearing existing target manager status.
23:28:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:12 INFO  : 'jtag frequency' command is executed.
23:28:12 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
23:28:14 INFO  : Context for 'APU' is selected.
23:28:14 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
23:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:14 INFO  : Context for 'APU' is selected.
23:28:14 INFO  : 'stop' command is executed.
23:28:15 INFO  : 'ps7_init' command is executed.
23:28:15 INFO  : 'ps7_post_config' command is executed.
23:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:15 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:16 INFO  : 'con' command is executed.
23:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:28:16 INFO  : Disconnected from the channel tcfchan#1.
23:29:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:29:39 INFO  : 'jtag frequency' command is executed.
23:29:39 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:29:42 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
23:29:42 INFO  : Context for 'APU' is selected.
23:29:47 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
23:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:47 INFO  : Context for 'APU' is selected.
23:29:47 INFO  : 'stop' command is executed.
23:29:48 INFO  : 'ps7_init' command is executed.
23:29:48 INFO  : 'ps7_post_config' command is executed.
23:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:49 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:49 INFO  : 'con' command is executed.
23:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:29:49 INFO  : Disconnected from the channel tcfchan#2.
23:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:03 INFO  : 'jtag frequency' command is executed.
23:38:03 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:38:06 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
23:38:06 INFO  : Context for 'APU' is selected.
23:38:06 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
23:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:06 INFO  : Context for 'APU' is selected.
23:38:06 INFO  : 'stop' command is executed.
23:38:07 INFO  : 'ps7_init' command is executed.
23:38:07 INFO  : 'ps7_post_config' command is executed.
23:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:07 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:08 INFO  : 'con' command is executed.
23:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:38:08 INFO  : Disconnected from the channel tcfchan#3.
16:38:59 INFO  : Registering command handlers for SDK TCF services
16:39:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\hw5\hw5.sdk\temp_xsdb_launch_script.tcl
16:39:09 INFO  : XSCT server has started successfully.
16:39:10 INFO  : Successfully done setting XSCT server connection channel  
16:39:20 INFO  : Successfully done setting SDK workspace  
16:39:20 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
16:39:20 INFO  : Checking for hwspec changes in the project hw5_wrapper_hw_platform_0.
16:39:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543739818552,  Project:1543676405211
16:39:35 INFO  : The hardware specification for project 'hw5_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
16:39:35 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf into \hw5_wrapper_hw_platform_0\system.hdf.
16:39:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:40:09 INFO  : 
16:40:09 INFO  : Updating hardware inferred compiler options for hw5_v2.
16:40:09 INFO  : Clearing existing target manager status.
17:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:10:51 INFO  : 'jtag frequency' command is executed.
17:10:51 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:10:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
17:10:53 INFO  : Context for 'APU' is selected.
17:10:53 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
17:10:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:53 INFO  : Context for 'APU' is selected.
17:10:54 INFO  : 'stop' command is executed.
17:10:54 INFO  : 'ps7_init' command is executed.
17:10:54 INFO  : 'ps7_post_config' command is executed.
17:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:54 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:55 INFO  : 'con' command is executed.
17:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:10:55 INFO  : Disconnected from the channel tcfchan#1.
20:57:57 INFO  : Registering command handlers for SDK TCF services
20:57:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Leo\Desktop\FPGA\hw5\hw5.sdk\temp_xsdb_launch_script.tcl
20:58:07 INFO  : XSCT server has started successfully.
20:58:13 INFO  : Successfully done setting XSCT server connection channel  
20:58:13 INFO  : Successfully done setting SDK workspace  
20:58:13 INFO  : Processing command line option -hwspec C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
20:58:13 INFO  : Checking for hwspec changes in the project hw5_wrapper_hw_platform_0.
20:58:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1543755284709,  Project:1543739818552
20:58:26 INFO  : The hardware specification for project 'hw5_wrapper_hw_platform_0' is different from C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf.
20:58:27 INFO  : Copied contents of C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper.hdf into \hw5_wrapper_hw_platform_0\system.hdf.
20:58:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:54 INFO  : 
20:58:55 INFO  : Updating hardware inferred compiler options for hw5_v2.
20:58:55 INFO  : Clearing existing target manager status.
21:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:31 INFO  : 'jtag frequency' command is executed.
21:51:31 INFO  : Sourcing of 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit"
21:51:33 INFO  : Context for 'APU' is selected.
21:51:33 INFO  : Hardware design information is loaded from 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf'.
21:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:33 INFO  : Context for 'APU' is selected.
21:51:33 INFO  : 'stop' command is executed.
21:51:34 INFO  : 'ps7_init' command is executed.
21:51:34 INFO  : 'ps7_post_config' command is executed.
21:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:34 INFO  : The application 'C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/hw5_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/Leo/Desktop/FPGA/hw5/hw5.sdk/hw5_v2/Debug/hw5_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:35 INFO  : 'con' command is executed.
21:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:35 INFO  : Disconnected from the channel tcfchan#1.
