#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 23 19:33:06 2023
# Process ID: 14100
# Current directory: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/synth_1
# Command line: vivado.exe -log four_digit_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source four_digit_counter.tcl
# Log file: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/synth_1/four_digit_counter.vds
# Journal file: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source four_digit_counter.tcl -notrace
Command: synth_design -top four_digit_counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.129 ; gain = 99.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'four_digit_counter' [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:23]
	Parameter zero bound to: 8'b11000000 
	Parameter one bound to: 8'b11111001 
	Parameter two bound to: 8'b10100100 
	Parameter three bound to: 8'b10110000 
	Parameter four bound to: 8'b10011001 
	Parameter five bound to: 8'b10010010 
	Parameter six bound to: 8'b10000010 
	Parameter seven bound to: 8'b11111000 
	Parameter eight bound to: 8'b10000000 
	Parameter nine bound to: 8'b10010000 
INFO: [Synth 8-6157] synthesizing module 'var_clock' [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/two_hz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'var_clock' (1#1) [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/two_hz.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:86]
INFO: [Synth 8-6155] done synthesizing module 'four_digit_counter' (2#1) [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 411.781 ; gain = 155.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.781 ; gain = 155.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 411.781 ; gain = 155.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/four_digit_counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/four_digit_counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 738.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 738.840 ; gain = 482.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 738.840 ; gain = 482.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 738.840 ; gain = 482.332
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "My_Clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tens0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/4-digit-counter.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 738.840 ; gain = 482.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module four_digit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module var_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element MyClock0/My_Clock_reg was removed.  [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/two_hz.v:18]
WARNING: [Synth 8-6014] Unused sequential element MyClock2/My_Clock_reg was removed.  [C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.srcs/sources_1/new/two_hz.v:18]
INFO: [Synth 8-5546] ROM "tens0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "MyClock1/My_Clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count_Spd/My_Clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "MyClock1/My_Clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Count_Spd/My_Clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 738.840 ; gain = 482.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 738.840 ; gain = 482.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 754.602 ; gain = 498.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     7|
|4     |LUT2   |    12|
|5     |LUT3   |     8|
|6     |LUT4   |     6|
|7     |LUT5   |    18|
|8     |LUT6   |    48|
|9     |MUXF7  |     1|
|10    |FDRE   |    97|
|11    |LD     |     4|
|12    |IBUF   |     1|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |   230|
|2     |  Count_Spd |var_clock   |    55|
|3     |  MyClock1  |var_clock_0 |    53|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 756.426 ; gain = 172.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 756.426 ; gain = 499.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 756.426 ; gain = 512.914
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/synth_1/four_digit_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file four_digit_counter_utilization_synth.rpt -pb four_digit_counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 756.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 23 19:33:31 2023...
