// Seed: 1476758217
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  final begin : LABEL_0
    id_3 <= "";
    id_3 <= 1;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  wire id_9;
  wire id_10;
  supply1 id_11 = 1;
  wire id_12;
  assign id_5 = id_11;
  nmos (id_0 - id_5, id_4, 1 + id_0 & 1 - 1, 1);
  wire id_13;
  assign id_13 = id_10;
endmodule
