{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670464859986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670464859986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 23:00:59 2022 " "Processing started: Wed Dec 07 23:00:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670464859986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464859986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genius -c genius " "Command: quartus_map --read_settings_files=on --write_settings_files=off genius -c genius" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464859986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670464860296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670464860296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genius-arch " "Found design unit 1: genius-arch" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670464867801 ""} { "Info" "ISGN_ENTITY_NAME" "1 genius " "Found entity 1: genius" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670464867801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_genius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_genius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_genius-teste " "Found design unit 1: tb_genius-teste" {  } { { "tb_genius.vhd" "" { Text "C:/tp-labsd-genius/tb_genius.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670464867801 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_genius " "Found entity 1: tb_genius" {  } { { "tb_genius.vhd" "" { Text "C:/tp-labsd-genius/tb_genius.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670464867801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genius " "Elaborating entity \"genius\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670464867827 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sequencia_dificil_fpga genius.vhd(59) " "Verilog HDL or VHDL warning at genius.vhd(59): object \"sequencia_dificil_fpga\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670464867827 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sequencia_dificil_usuario genius.vhd(62) " "Verilog HDL or VHDL warning at genius.vhd(62): object \"sequencia_dificil_usuario\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670464867827 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_certo genius.vhd(73) " "Verilog HDL or VHDL warning at genius.vhd(73): object \"cont_certo\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_errado genius.vhd(74) " "Verilog HDL or VHDL warning at genius.vhd(74): object \"cont_errado\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_facil genius.vhd(76) " "Verilog HDL or VHDL warning at genius.vhd(76): object \"cont_facil\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_dificil genius.vhd(77) " "Verilog HDL or VHDL warning at genius.vhd(77): object \"cont_dificil\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cont_jogada genius.vhd(81) " "Verilog HDL or VHDL warning at genius.vhd(81): object \"cont_jogada\" assigned a value but never read" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(120) " "VHDL Process Statement warning at genius.vhd(120): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(142) " "VHDL Process Statement warning at genius.vhd(142): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequencia_facil_fpga genius.vhd(155) " "VHDL Process Statement warning at genius.vhd(155): signal \"sequencia_facil_fpga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont genius.vhd(155) " "VHDL Process Statement warning at genius.vhd(155): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont genius.vhd(178) " "VHDL Process Statement warning at genius.vhd(178): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(178) " "VHDL Process Statement warning at genius.vhd(178): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont genius.vhd(179) " "VHDL Process Statement warning at genius.vhd(179): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qual_botao genius.vhd(195) " "VHDL Process Statement warning at genius.vhd(195): signal \"qual_botao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(206) " "VHDL Process Statement warning at genius.vhd(206): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(216) " "VHDL Process Statement warning at genius.vhd(216): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(226) " "VHDL Process Statement warning at genius.vhd(226): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(236) " "VHDL Process Statement warning at genius.vhd(236): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(253) " "VHDL Process Statement warning at genius.vhd(253): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(253) " "VHDL Process Statement warning at genius.vhd(253): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(269) " "VHDL Process Statement warning at genius.vhd(269): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(269) " "VHDL Process Statement warning at genius.vhd(269): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_entrada genius.vhd(270) " "VHDL Process Statement warning at genius.vhd(270): signal \"cont_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(292) " "VHDL Process Statement warning at genius.vhd(292): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequencia_facil_fpga genius.vhd(293) " "VHDL Process Statement warning at genius.vhd(293): signal \"sequencia_facil_fpga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequencia_facil_usuario genius.vhd(293) " "VHDL Process Statement warning at genius.vhd(293): signal \"sequencia_facil_usuario\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(324) " "VHDL Process Statement warning at genius.vhd(324): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(326) " "VHDL Process Statement warning at genius.vhd(326): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_rodada genius.vhd(330) " "VHDL Process Statement warning at genius.vhd(330): signal \"cont_rodada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867832 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_ligado genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"led_ligado\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sequencia_facil_fpga genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"sequencia_facil_fpga\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sequencia_facil_usuario genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"sequencia_facil_usuario\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_rodada genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"cont_rodada\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rodada genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"rodada\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextstate genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"nextstate\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_azul genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"led_azul\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_amarelo genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"led_amarelo\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_verde genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"led_verde\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led_vermelho genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"led_vermelho\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"cont\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_entrada genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"cont_entrada\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_c genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"cont_c\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cont_e genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"cont_e\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contagem_certa genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"contagem_certa\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contagem_errada genius.vhd(96) " "VHDL Process Statement warning at genius.vhd(96): inferring latch(es) for signal or variable \"contagem_errada\", which holds its previous value in one or more paths through the process" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_ligado genius.vhd(373) " "VHDL Process Statement warning at genius.vhd(373): signal \"entrada_ligado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[0\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[1\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[2\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[3\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[4\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[4\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[5\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[5\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[6\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[6\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[7\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[7\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[8\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[8\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[9\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[9\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[10\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[10\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[11\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[11\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[12\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[12\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[13\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[13\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[14\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[14\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[15\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[15\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[16\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[16\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[17\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[17\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[18\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[18\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[19\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[19\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[20\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[20\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[21\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[21\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[22\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[22\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[23\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[23\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[24\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[24\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[25\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[25\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[26\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[26\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[27\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[27\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[28\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[28\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[29\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[29\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[30\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[30\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_errada\[31\] genius.vhd(96) " "Inferred latch for \"contagem_errada\[31\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[0\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[1\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[2\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[3\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[4\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[4\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[5\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[5\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[6\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[6\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[7\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[7\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[8\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[8\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[9\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[9\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[10\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[10\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[11\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[11\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[12\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[12\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[13\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[13\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[14\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[14\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[15\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[15\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[16\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[16\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[17\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[17\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[18\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[18\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[19\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[19\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[20\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[20\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[21\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[21\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[22\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[22\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[23\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[23\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[24\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[24\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[25\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[25\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[26\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[26\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[27\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[27\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[28\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[28\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[29\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[29\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[30\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[30\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contagem_certa\[31\] genius.vhd(96) " "Inferred latch for \"contagem_certa\[31\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[0\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_e\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[1\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_e\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[2\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_e\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_e\[3\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_e\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[0\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_c\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867836 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[1\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_c\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[2\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_c\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "statemachine_comb:cont_c\[3\] genius.vhd(96) " "Inferred latch for \"statemachine_comb:cont_c\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[0\] genius.vhd(96) " "Inferred latch for \"cont_entrada\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[1\] genius.vhd(96) " "Inferred latch for \"cont_entrada\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[2\] genius.vhd(96) " "Inferred latch for \"cont_entrada\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[3\] genius.vhd(96) " "Inferred latch for \"cont_entrada\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_entrada\[4\] genius.vhd(96) " "Inferred latch for \"cont_entrada\[4\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] genius.vhd(96) " "Inferred latch for \"cont\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] genius.vhd(96) " "Inferred latch for \"cont\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[2\] genius.vhd(96) " "Inferred latch for \"cont\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[3\] genius.vhd(96) " "Inferred latch for \"cont\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[4\] genius.vhd(96) " "Inferred latch for \"cont\[4\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_vermelho genius.vhd(96) " "Inferred latch for \"led_vermelho\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_verde genius.vhd(96) " "Inferred latch for \"led_verde\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_amarelo genius.vhd(96) " "Inferred latch for \"led_amarelo\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_azul genius.vhd(96) " "Inferred latch for \"led_azul\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.FINALIZA_JOGO genius.vhd(96) " "Inferred latch for \"nextstate.FINALIZA_JOGO\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.CONTINUA_JOGO genius.vhd(96) " "Inferred latch for \"nextstate.CONTINUA_JOGO\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.VERIFICA_ENTRADA genius.vhd(96) " "Inferred latch for \"nextstate.VERIFICA_ENTRADA\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.NAO_LEU_NADA genius.vhd(96) " "Inferred latch for \"nextstate.NAO_LEU_NADA\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.LE_UMA_ENTRADA genius.vhd(96) " "Inferred latch for \"nextstate.LE_UMA_ENTRADA\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.AGUARDA_ENTRADA genius.vhd(96) " "Inferred latch for \"nextstate.AGUARDA_ENTRADA\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.VERIFICA_MOSTRA_COR genius.vhd(96) " "Inferred latch for \"nextstate.VERIFICA_MOSTRA_COR\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.MOSTRA_COR genius.vhd(96) " "Inferred latch for \"nextstate.MOSTRA_COR\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.PREPARA_JOGO genius.vhd(96) " "Inferred latch for \"nextstate.PREPARA_JOGO\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.INIT genius.vhd(96) " "Inferred latch for \"nextstate.INIT\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[0\] genius.vhd(96) " "Inferred latch for \"rodada\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[1\] genius.vhd(96) " "Inferred latch for \"rodada\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[2\] genius.vhd(96) " "Inferred latch for \"rodada\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[3\] genius.vhd(96) " "Inferred latch for \"rodada\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[4\] genius.vhd(96) " "Inferred latch for \"rodada\[4\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[5\] genius.vhd(96) " "Inferred latch for \"rodada\[5\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[6\] genius.vhd(96) " "Inferred latch for \"rodada\[6\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[7\] genius.vhd(96) " "Inferred latch for \"rodada\[7\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[8\] genius.vhd(96) " "Inferred latch for \"rodada\[8\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[9\] genius.vhd(96) " "Inferred latch for \"rodada\[9\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[10\] genius.vhd(96) " "Inferred latch for \"rodada\[10\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[11\] genius.vhd(96) " "Inferred latch for \"rodada\[11\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[12\] genius.vhd(96) " "Inferred latch for \"rodada\[12\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[13\] genius.vhd(96) " "Inferred latch for \"rodada\[13\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[14\] genius.vhd(96) " "Inferred latch for \"rodada\[14\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[15\] genius.vhd(96) " "Inferred latch for \"rodada\[15\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[16\] genius.vhd(96) " "Inferred latch for \"rodada\[16\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[17\] genius.vhd(96) " "Inferred latch for \"rodada\[17\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[18\] genius.vhd(96) " "Inferred latch for \"rodada\[18\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[19\] genius.vhd(96) " "Inferred latch for \"rodada\[19\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[20\] genius.vhd(96) " "Inferred latch for \"rodada\[20\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[21\] genius.vhd(96) " "Inferred latch for \"rodada\[21\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[22\] genius.vhd(96) " "Inferred latch for \"rodada\[22\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[23\] genius.vhd(96) " "Inferred latch for \"rodada\[23\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[24\] genius.vhd(96) " "Inferred latch for \"rodada\[24\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[25\] genius.vhd(96) " "Inferred latch for \"rodada\[25\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[26\] genius.vhd(96) " "Inferred latch for \"rodada\[26\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[27\] genius.vhd(96) " "Inferred latch for \"rodada\[27\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[28\] genius.vhd(96) " "Inferred latch for \"rodada\[28\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867845 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[29\] genius.vhd(96) " "Inferred latch for \"rodada\[29\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[30\] genius.vhd(96) " "Inferred latch for \"rodada\[30\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rodada\[31\] genius.vhd(96) " "Inferred latch for \"rodada\[31\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[0\] genius.vhd(96) " "Inferred latch for \"cont_rodada\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[1\] genius.vhd(96) " "Inferred latch for \"cont_rodada\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[2\] genius.vhd(96) " "Inferred latch for \"cont_rodada\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont_rodada\[3\] genius.vhd(96) " "Inferred latch for \"cont_rodada\[3\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[1\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[1\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[1\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[1\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[1\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[1\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[2\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[2\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[2\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[2\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[2\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[2\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[3\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[3\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[3\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[3\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[3\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[3\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[4\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[4\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[4\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[4\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[4\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[4\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[5\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[5\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[5\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[5\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[5\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[5\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[6\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[6\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[6\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[6\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[6\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[6\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[7\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[7\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[7\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[7\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[7\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[7\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[8\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[8\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[8\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[8\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_usuario\[8\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_usuario\[8\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[0\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[0\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[0\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[0\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[0\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[0\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[1\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[1\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[1\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[1\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[1\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[1\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[2\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[2\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[2\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[2\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[2\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[2\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[3\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[3\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[3\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[3\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[3\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[3\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[4\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[4\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[4\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[4\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[4\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[4\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[5\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[5\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[5\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[5\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[5\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[5\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[6\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[6\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[6\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[6\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[6\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[6\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[7\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[7\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[7\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[7\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[7\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[7\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[8\]\[0\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[8\]\[0\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[8\]\[1\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[8\]\[1\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sequencia_facil_fpga\[8\]\[2\] genius.vhd(96) " "Inferred latch for \"sequencia_facil_fpga\[8\]\[2\]\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_ligado genius.vhd(96) " "Inferred latch for \"led_ligado\" at genius.vhd(96)" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464867848 "|genius"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[1\]\[0\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[1\]\[0\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[2\]\[1\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[2\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[3\]\[0\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[3\]\[0\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[3\]\[1\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[3\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[4\]\[2\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[4\]\[2\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[5\]\[0\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[5\]\[0\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[6\]\[1\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[6\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[7\]\[0\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[7\]\[0\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencia_facil_fpga\[7\]\[1\] sequencia_facil_fpga\[8\]\[2\] " "Duplicate LATCH primitive \"sequencia_facil_fpga\[7\]\[1\]\" merged with LATCH primitive \"sequencia_facil_fpga\[8\]\[2\]\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670464868396 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670464868396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont\[0\] " "Latch cont\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont\[1\] " "Latch cont\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont\[2\] " "Latch cont\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont\[3\] " "Latch cont\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont\[4\] " "Latch cont\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_azul\$latch " "Latch led_azul\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_amarelo\$latch " "Latch led_amarelo\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_verde\$latch " "Latch led_verde\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_vermelho\$latch " "Latch led_vermelho\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led_ligado\$latch " "Latch led_ligado\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.PREPARA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.PREPARA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[3\] " "Latch cont_rodada\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[2\] " "Latch cont_rodada\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[1\] " "Latch cont_rodada\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cont_rodada\[0\] " "Latch cont_rodada\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CONTINUA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.CONTINUA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[8\]\[0\] " "Latch sequencia_facil_usuario\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[8\]\[1\] " "Latch sequencia_facil_usuario\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[8\]\[2\] " "Latch sequencia_facil_usuario\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_fpga\[8\]\[2\] " "Latch sequencia_facil_fpga\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.PREPARA_JOGO " "Ports D and ENA on the latch are fed by the same signal state.PREPARA_JOGO" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[7\]\[2\] " "Latch sequencia_facil_usuario\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[7\]\[0\] " "Latch sequencia_facil_usuario\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[7\]\[1\] " "Latch sequencia_facil_usuario\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[1\]\[1\] " "Latch sequencia_facil_usuario\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[1\]\[2\] " "Latch sequencia_facil_usuario\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[1\]\[0\] " "Latch sequencia_facil_usuario\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[0\] " "Latch \\statemachine_comb:cont_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[5\]\[1\] " "Latch sequencia_facil_usuario\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[5\]\[2\] " "Latch sequencia_facil_usuario\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[5\]\[0\] " "Latch sequencia_facil_usuario\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[4\]\[0\] " "Latch sequencia_facil_usuario\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[4\]\[1\] " "Latch sequencia_facil_usuario\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[4\]\[2\] " "Latch sequencia_facil_usuario\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[6\]\[0\] " "Latch sequencia_facil_usuario\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[6\]\[2\] " "Latch sequencia_facil_usuario\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[6\]\[1\] " "Latch sequencia_facil_usuario\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[3\]\[2\] " "Latch sequencia_facil_usuario\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[3\]\[0\] " "Latch sequencia_facil_usuario\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[3\]\[1\] " "Latch sequencia_facil_usuario\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[2\]\[0\] " "Latch sequencia_facil_usuario\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[2\]\[2\] " "Latch sequencia_facil_usuario\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencia_facil_usuario\[2\]\[1\] " "Latch sequencia_facil_usuario\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.AGUARDA_ENTRADA " "Ports D and ENA on the latch are fed by the same signal state.AGUARDA_ENTRADA" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[1\] " "Latch \\statemachine_comb:cont_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[2\] " "Latch \\statemachine_comb:cont_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_c\[3\] " "Latch \\statemachine_comb:cont_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[0\] " "Latch \\statemachine_comb:cont_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[1\] " "Latch \\statemachine_comb:cont_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[2\] " "Latch \\statemachine_comb:cont_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\statemachine_comb:cont_e\[3\] " "Latch \\statemachine_comb:cont_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cont_rodada\[3\] " "Ports D and ENA on the latch are fed by the same signal cont_rodada\[3\]" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670464868398 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670464868398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[3\] GND " "Pin \"botao_pressionado\[3\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[4\] GND " "Pin \"botao_pressionado\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[5\] GND " "Pin \"botao_pressionado\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[6\] GND " "Pin \"botao_pressionado\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[7\] GND " "Pin \"botao_pressionado\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[8\] GND " "Pin \"botao_pressionado\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[9\] GND " "Pin \"botao_pressionado\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[10\] GND " "Pin \"botao_pressionado\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[11\] GND " "Pin \"botao_pressionado\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[12\] GND " "Pin \"botao_pressionado\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[13\] GND " "Pin \"botao_pressionado\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[14\] GND " "Pin \"botao_pressionado\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[15\] GND " "Pin \"botao_pressionado\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[16\] GND " "Pin \"botao_pressionado\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[17\] GND " "Pin \"botao_pressionado\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[18\] GND " "Pin \"botao_pressionado\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[19\] GND " "Pin \"botao_pressionado\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[20\] GND " "Pin \"botao_pressionado\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[21\] GND " "Pin \"botao_pressionado\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[22\] GND " "Pin \"botao_pressionado\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[23\] GND " "Pin \"botao_pressionado\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[24\] GND " "Pin \"botao_pressionado\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[25\] GND " "Pin \"botao_pressionado\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[26\] GND " "Pin \"botao_pressionado\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[27\] GND " "Pin \"botao_pressionado\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[28\] GND " "Pin \"botao_pressionado\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[29\] GND " "Pin \"botao_pressionado\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[30\] GND " "Pin \"botao_pressionado\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "botao_pressionado\[31\] GND " "Pin \"botao_pressionado\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|botao_pressionado[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[5\] GND " "Pin \"valor_contador\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[6\] GND " "Pin \"valor_contador\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[7\] GND " "Pin \"valor_contador\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[8\] GND " "Pin \"valor_contador\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[9\] GND " "Pin \"valor_contador\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[10\] GND " "Pin \"valor_contador\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[11\] GND " "Pin \"valor_contador\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[12\] GND " "Pin \"valor_contador\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[13\] GND " "Pin \"valor_contador\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[14\] GND " "Pin \"valor_contador\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[15\] GND " "Pin \"valor_contador\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[16\] GND " "Pin \"valor_contador\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[17\] GND " "Pin \"valor_contador\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[18\] GND " "Pin \"valor_contador\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[19\] GND " "Pin \"valor_contador\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[20\] GND " "Pin \"valor_contador\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[21\] GND " "Pin \"valor_contador\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[22\] GND " "Pin \"valor_contador\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[23\] GND " "Pin \"valor_contador\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[24\] GND " "Pin \"valor_contador\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[25\] GND " "Pin \"valor_contador\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[26\] GND " "Pin \"valor_contador\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[27\] GND " "Pin \"valor_contador\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[28\] GND " "Pin \"valor_contador\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[29\] GND " "Pin \"valor_contador\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[30\] GND " "Pin \"valor_contador\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valor_contador\[31\] GND " "Pin \"valor_contador\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|valor_contador[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[6\] GND " "Pin \"estado_fsm\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[7\] GND " "Pin \"estado_fsm\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[8\] GND " "Pin \"estado_fsm\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[9\] GND " "Pin \"estado_fsm\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[10\] GND " "Pin \"estado_fsm\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[11\] GND " "Pin \"estado_fsm\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[12\] GND " "Pin \"estado_fsm\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[13\] GND " "Pin \"estado_fsm\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[14\] GND " "Pin \"estado_fsm\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[15\] GND " "Pin \"estado_fsm\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[16\] GND " "Pin \"estado_fsm\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[17\] GND " "Pin \"estado_fsm\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[18\] GND " "Pin \"estado_fsm\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[19\] GND " "Pin \"estado_fsm\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[20\] GND " "Pin \"estado_fsm\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[21\] GND " "Pin \"estado_fsm\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[22\] GND " "Pin \"estado_fsm\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[23\] GND " "Pin \"estado_fsm\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[24\] GND " "Pin \"estado_fsm\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[25\] GND " "Pin \"estado_fsm\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[26\] GND " "Pin \"estado_fsm\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[27\] GND " "Pin \"estado_fsm\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[28\] GND " "Pin \"estado_fsm\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[29\] GND " "Pin \"estado_fsm\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[30\] GND " "Pin \"estado_fsm\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado_fsm\[31\] GND " "Pin \"estado_fsm\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|estado_fsm[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[4\] GND " "Pin \"rodada\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[5\] GND " "Pin \"rodada\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[6\] GND " "Pin \"rodada\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[7\] GND " "Pin \"rodada\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[8\] GND " "Pin \"rodada\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[9\] GND " "Pin \"rodada\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[10\] GND " "Pin \"rodada\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[11\] GND " "Pin \"rodada\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[12\] GND " "Pin \"rodada\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[13\] GND " "Pin \"rodada\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[14\] GND " "Pin \"rodada\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[15\] GND " "Pin \"rodada\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[16\] GND " "Pin \"rodada\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[17\] GND " "Pin \"rodada\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[18\] GND " "Pin \"rodada\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[19\] GND " "Pin \"rodada\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[20\] GND " "Pin \"rodada\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[21\] GND " "Pin \"rodada\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[22\] GND " "Pin \"rodada\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[23\] GND " "Pin \"rodada\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[24\] GND " "Pin \"rodada\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[25\] GND " "Pin \"rodada\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[26\] GND " "Pin \"rodada\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[27\] GND " "Pin \"rodada\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[28\] GND " "Pin \"rodada\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[29\] GND " "Pin \"rodada\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[30\] GND " "Pin \"rodada\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rodada\[31\] GND " "Pin \"rodada\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|rodada[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[4\] GND " "Pin \"contagem_certa\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[5\] GND " "Pin \"contagem_certa\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[6\] GND " "Pin \"contagem_certa\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[7\] GND " "Pin \"contagem_certa\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[8\] GND " "Pin \"contagem_certa\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[9\] GND " "Pin \"contagem_certa\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[10\] GND " "Pin \"contagem_certa\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[11\] GND " "Pin \"contagem_certa\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[12\] GND " "Pin \"contagem_certa\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[13\] GND " "Pin \"contagem_certa\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[14\] GND " "Pin \"contagem_certa\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[15\] GND " "Pin \"contagem_certa\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[16\] GND " "Pin \"contagem_certa\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[17\] GND " "Pin \"contagem_certa\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[18\] GND " "Pin \"contagem_certa\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[19\] GND " "Pin \"contagem_certa\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[20\] GND " "Pin \"contagem_certa\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[21\] GND " "Pin \"contagem_certa\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[22\] GND " "Pin \"contagem_certa\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[23\] GND " "Pin \"contagem_certa\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[24\] GND " "Pin \"contagem_certa\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[25\] GND " "Pin \"contagem_certa\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[26\] GND " "Pin \"contagem_certa\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[27\] GND " "Pin \"contagem_certa\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[28\] GND " "Pin \"contagem_certa\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[29\] GND " "Pin \"contagem_certa\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[30\] GND " "Pin \"contagem_certa\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_certa\[31\] GND " "Pin \"contagem_certa\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_certa[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[4\] GND " "Pin \"contagem_errada\[4\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[5\] GND " "Pin \"contagem_errada\[5\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[6\] GND " "Pin \"contagem_errada\[6\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[7\] GND " "Pin \"contagem_errada\[7\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[8\] GND " "Pin \"contagem_errada\[8\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[9\] GND " "Pin \"contagem_errada\[9\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[10\] GND " "Pin \"contagem_errada\[10\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[11\] GND " "Pin \"contagem_errada\[11\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[12\] GND " "Pin \"contagem_errada\[12\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[13\] GND " "Pin \"contagem_errada\[13\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[14\] GND " "Pin \"contagem_errada\[14\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[15\] GND " "Pin \"contagem_errada\[15\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[16\] GND " "Pin \"contagem_errada\[16\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[17\] GND " "Pin \"contagem_errada\[17\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[18\] GND " "Pin \"contagem_errada\[18\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[19\] GND " "Pin \"contagem_errada\[19\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[20\] GND " "Pin \"contagem_errada\[20\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[21\] GND " "Pin \"contagem_errada\[21\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[22\] GND " "Pin \"contagem_errada\[22\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[23\] GND " "Pin \"contagem_errada\[23\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[24\] GND " "Pin \"contagem_errada\[24\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[25\] GND " "Pin \"contagem_errada\[25\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[26\] GND " "Pin \"contagem_errada\[26\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[27\] GND " "Pin \"contagem_errada\[27\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[28\] GND " "Pin \"contagem_errada\[28\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[29\] GND " "Pin \"contagem_errada\[29\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[30\] GND " "Pin \"contagem_errada\[30\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "contagem_errada\[31\] GND " "Pin \"contagem_errada\[31\]\" is stuck at GND" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670464868611 "|genius|contagem_errada[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670464868611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670464868682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670464869428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670464869428 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modo_facil " "No output dependent on input pin \"modo_facil\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670464869476 "|genius|modo_facil"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modo_dificil " "No output dependent on input pin \"modo_dificil\"" {  } { { "genius.vhd" "" { Text "C:/tp-labsd-genius/genius.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670464869476 "|genius|modo_dificil"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670464869476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "564 " "Implemented 564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670464869476 ""} { "Info" "ICUT_CUT_TM_OPINS" "197 " "Implemented 197 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670464869476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "359 " "Implemented 359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670464869476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670464869476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 312 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 312 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670464869496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 23:01:09 2022 " "Processing ended: Wed Dec 07 23:01:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670464869496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670464869496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670464869496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670464869496 ""}
