<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmhal_lp8731_lp3907.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_34f667cebd49ccbcf021744ef8851d49.html">pmic</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">pmhal_lp8731_lp3907.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The Power Management IC (PMIC) L8731 specific API definition.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_l_p8731_l_p3907_regulator_prop.html">pmhalLP8731LP3907RegulatorProp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP8731/LP3907 Regulator description structure.  <a href="structpmhal_l_p8731_l_p3907_regulator_prop.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_l_p8731_l_p3907_regulator_map.html">pmhalLP8731LP3907RegulatorMap</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP8731/LP3907 Regulator Map description structure. This is used for keeping track of the regulator connection to the I2C instance and PMIC device.  <a href="structpmhal_l_p8731_l_p3907_regulator_map.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6afcf4c66cc05898ad0d02394f29172e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6afcf4c66cc05898ad0d02394f29172e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6afcf4c66cc05898ad0d02394f29172e">PMHAL_LP8731_LP3907_I2C_CHIP_ADDRESS_LP8731</a>&#160;&#160;&#160;(0x59U)</td></tr>
<tr class="memdesc:a6afcf4c66cc05898ad0d02394f29172e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address for LP8731 PMIC. <br /></td></tr>
<tr class="separator:a6afcf4c66cc05898ad0d02394f29172e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac338a4515415f795c653e393e8cb4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeac338a4515415f795c653e393e8cb4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aeac338a4515415f795c653e393e8cb4a">PMHAL_LP8731_LP3907_I2C_CHIP_ADDRESS_LP3907</a>&#160;&#160;&#160;(0x61U)</td></tr>
<tr class="memdesc:aeac338a4515415f795c653e393e8cb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address for LP3907 PMIC. <br /></td></tr>
<tr class="separator:aeac338a4515415f795c653e393e8cb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be43e53c8772aac049211c172895b41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2be43e53c8772aac049211c172895b41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a2be43e53c8772aac049211c172895b41">PMHAL_LP8731_LP3907_PMIC_TYPE_LP8731</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a2be43e53c8772aac049211c172895b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address for LP8731 PMIC. <br /></td></tr>
<tr class="separator:a2be43e53c8772aac049211c172895b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84185afb9faf7ebb97ce59918ca6cf2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84185afb9faf7ebb97ce59918ca6cf2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a84185afb9faf7ebb97ce59918ca6cf2a">PMHAL_LP8731_LP3907_PMIC_TYPE_LP3907</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:a84185afb9faf7ebb97ce59918ca6cf2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address for LP3907 PMIC. <br /></td></tr>
<tr class="separator:a84185afb9faf7ebb97ce59918ca6cf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba22c0112f85480d55f515188d90a92b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba22c0112f85480d55f515188d90a92b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aba22c0112f85480d55f515188d90a92b">PMHAL_LP8731_LP3907_I2C1_LINE_NUMBER</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:aba22c0112f85480d55f515188d90a92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 Line number to which the PMICs are connected. <br /></td></tr>
<tr class="separator:aba22c0112f85480d55f515188d90a92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6572b45b6a0707a18e700e86599891e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6572b45b6a0707a18e700e86599891e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6572b45b6a0707a18e700e86599891e1">PMHAL_LP8731_LP3907_I2C2_LINE_NUMBER</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:a6572b45b6a0707a18e700e86599891e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 Line number to which the PMICs are connected. <br /></td></tr>
<tr class="separator:a6572b45b6a0707a18e700e86599891e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f346de711d65a1f50279106635f775"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7f346de711d65a1f50279106635f775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#ae7f346de711d65a1f50279106635f775">PMHAL_PMIC_MAX_REV</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ae7f346de711d65a1f50279106635f775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Number of PMIC Revisions available. <br /></td></tr>
<tr class="separator:ae7f346de711d65a1f50279106635f775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f0bb504965010c063fd76b4846729f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8f0bb504965010c063fd76b4846729f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#ac8f0bb504965010c063fd76b4846729f">PMHAL_LP8731_LP3907_BKLDOSR_BK1_OK_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ac8f0bb504965010c063fd76b4846729f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 1 voltage OK shift. <br /></td></tr>
<tr class="separator:ac8f0bb504965010c063fd76b4846729f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaff529866abbd823294884f1b1965a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaff529866abbd823294884f1b1965a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aeaff529866abbd823294884f1b1965a9">PMHAL_LP8731_LP3907_BKLDOSR_BK1_OK_MASK</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:aeaff529866abbd823294884f1b1965a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 1 voltage OK mask. <br /></td></tr>
<tr class="separator:aeaff529866abbd823294884f1b1965a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff399d53faf24cab613a335a4304b278"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff399d53faf24cab613a335a4304b278"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aff399d53faf24cab613a335a4304b278">PMHAL_LP8731_LP3907_BKLDOSR_BK2_OK_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:aff399d53faf24cab613a335a4304b278"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 2 voltage OK shift. <br /></td></tr>
<tr class="separator:aff399d53faf24cab613a335a4304b278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cc0dbcd675d47f7d4dcb5f4eef4b49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6cc0dbcd675d47f7d4dcb5f4eef4b49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#ac6cc0dbcd675d47f7d4dcb5f4eef4b49">PMHAL_LP8731_LP3907_BKLDOSR_BK2_OK_MASK</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ac6cc0dbcd675d47f7d4dcb5f4eef4b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 2 voltage OK mask. <br /></td></tr>
<tr class="separator:ac6cc0dbcd675d47f7d4dcb5f4eef4b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832c1f9788087a74f527ff979dc70dd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a832c1f9788087a74f527ff979dc70dd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a832c1f9788087a74f527ff979dc70dd0">PMHAL_LP8731_LP3907_BKLDOSR_LDO1_OK_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a832c1f9788087a74f527ff979dc70dd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 1 voltage OK shift. <br /></td></tr>
<tr class="separator:a832c1f9788087a74f527ff979dc70dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459e2e0ec34cceab74caa29de27e2396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a459e2e0ec34cceab74caa29de27e2396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a459e2e0ec34cceab74caa29de27e2396">PMHAL_LP8731_LP3907_BKLDOSR_LDO1_OK_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a459e2e0ec34cceab74caa29de27e2396"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 1 voltage OK mask. <br /></td></tr>
<tr class="separator:a459e2e0ec34cceab74caa29de27e2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ac63363eba195988395e509cca3925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8ac63363eba195988395e509cca3925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aa8ac63363eba195988395e509cca3925">PMHAL_LP8731_LP3907_BKLDOSR_LDO2_OK_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:aa8ac63363eba195988395e509cca3925"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 2 voltage OK shift. <br /></td></tr>
<tr class="separator:aa8ac63363eba195988395e509cca3925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb9da03c9c9bbb4df7a695de727b416"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bb9da03c9c9bbb4df7a695de727b416"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6bb9da03c9c9bbb4df7a695de727b416">PMHAL_LP8731_LP3907_BKLDOSR_LDO2_OK_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a6bb9da03c9c9bbb4df7a695de727b416"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 2 voltage OK mask. <br /></td></tr>
<tr class="separator:a6bb9da03c9c9bbb4df7a695de727b416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879d60f5bc1893d67812957031ae3007"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a879d60f5bc1893d67812957031ae3007"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a879d60f5bc1893d67812957031ae3007">PMHAL_LP8731_LP3907_VCCR_BUCK1_RAMP_CTRL_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a879d60f5bc1893d67812957031ae3007"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Ramp Control Shift. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:a879d60f5bc1893d67812957031ae3007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac404dfa65690144a972351aff44e7211"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac404dfa65690144a972351aff44e7211"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#ac404dfa65690144a972351aff44e7211">PMHAL_LP8731_LP3907_VCCR_BUCK1_RAMP_CTRL_MASK</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ac404dfa65690144a972351aff44e7211"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Ramp Control Mask. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:ac404dfa65690144a972351aff44e7211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78bc006ab5a1570622f3ca8f0b1b9a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af78bc006ab5a1570622f3ca8f0b1b9a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#af78bc006ab5a1570622f3ca8f0b1b9a8">PMHAL_LP8731_LP3907_VCCR_BUCK1_TARG_VOLT_SEL_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:af78bc006ab5a1570622f3ca8f0b1b9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Shift. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:af78bc006ab5a1570622f3ca8f0b1b9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7e77f623c0b9f8839befa7962e443d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf7e77f623c0b9f8839befa7962e443d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aaf7e77f623c0b9f8839befa7962e443d">PMHAL_LP8731_LP3907_VCCR_BUCK1_TARG_VOLT_SEL_MASK</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:aaf7e77f623c0b9f8839befa7962e443d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Mask. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:aaf7e77f623c0b9f8839befa7962e443d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8618dfde6660ed99285614070ee8a31f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8618dfde6660ed99285614070ee8a31f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a8618dfde6660ed99285614070ee8a31f">PMHAL_LP8731_LP3907_VCCR_BUCK2_RAMP_CTRL_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a8618dfde6660ed99285614070ee8a31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 2 Ramp Control Shift. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:a8618dfde6660ed99285614070ee8a31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7424e88b3327103e4aec2f4dd498d5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7424e88b3327103e4aec2f4dd498d5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aa7424e88b3327103e4aec2f4dd498d5d">PMHAL_LP8731_LP3907_VCCR_BUCK2_RAMP_CTRL_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:aa7424e88b3327103e4aec2f4dd498d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 2 Ramp Control Mask. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:aa7424e88b3327103e4aec2f4dd498d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027f4cbffbcff7c0cc43365f570acb0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a027f4cbffbcff7c0cc43365f570acb0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a027f4cbffbcff7c0cc43365f570acb0f">PMHAL_LP8731_LP3907_VCCR_BUCK2_TARG_VOLT_SEL_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a027f4cbffbcff7c0cc43365f570acb0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Shift. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:a027f4cbffbcff7c0cc43365f570acb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9d6d1d33099bfe3ccf1e27cfbe09c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b9d6d1d33099bfe3ccf1e27cfbe09c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6b9d6d1d33099bfe3ccf1e27cfbe09c4">PMHAL_LP8731_LP3907_VCCR_BUCK2_TARG_VOLT_SEL_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a6b9d6d1d33099bfe3ccf1e27cfbe09c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Mask. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:a6b9d6d1d33099bfe3ccf1e27cfbe09c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200b20dd82cb8374f858e511eecc3a8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a200b20dd82cb8374f858e511eecc3a8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a200b20dd82cb8374f858e511eecc3a8b">PMHAL_LP8731_LP3907_TARG_VOLT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a200b20dd82cb8374f858e511eecc3a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Voltage Shift. <br /></td></tr>
<tr class="separator:a200b20dd82cb8374f858e511eecc3a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af232776a1e225ffb462ee475a9a40612"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af232776a1e225ffb462ee475a9a40612"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#af232776a1e225ffb462ee475a9a40612">PMHAL_LP8731_LP3907_TARG_VOLT_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="memdesc:af232776a1e225ffb462ee475a9a40612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Voltage Mask. <br /></td></tr>
<tr class="separator:af232776a1e225ffb462ee475a9a40612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904b909b5474195b423b0bb4ef7b6606"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a904b909b5474195b423b0bb4ef7b6606"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a904b909b5474195b423b0bb4ef7b6606">PMHAL_LP8731_LP3907_RAMP_CTRL_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a904b909b5474195b423b0bb4ef7b6606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ramp Control register Shift. This determines the slew rate. Slew rate kept at default 8mv/us. Not programmed here. <br /></td></tr>
<tr class="separator:a904b909b5474195b423b0bb4ef7b6606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c8ecbc81da566d3cd284286dc0ad4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5c8ecbc81da566d3cd284286dc0ad4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#af5c8ecbc81da566d3cd284286dc0ad4b">PMHAL_LP8731_LP3907_RAMP_CTRL_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="memdesc:af5c8ecbc81da566d3cd284286dc0ad4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ramp Control register Mask. This determines the slew rate. Slew rate kept at default 8mv/us. Not programmed here. <br /></td></tr>
<tr class="separator:af5c8ecbc81da566d3cd284286dc0ad4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae98386015edeff9712fa82a15f3955"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ae98386015edeff9712fa82a15f3955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a2ae98386015edeff9712fa82a15f3955">PMHAL_LP8731_LP3907_LDO_OUT_VOLT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a2ae98386015edeff9712fa82a15f3955"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO voltage control register Shift. <br /></td></tr>
<tr class="separator:a2ae98386015edeff9712fa82a15f3955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3955232bb2521d54fd19baaa8ec8c8c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3955232bb2521d54fd19baaa8ec8c8c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a3955232bb2521d54fd19baaa8ec8c8c5">PMHAL_LP8731_LP3907_LDO_OUT_VOLT_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="memdesc:a3955232bb2521d54fd19baaa8ec8c8c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO voltage control register Mask. <br /></td></tr>
<tr class="separator:a3955232bb2521d54fd19baaa8ec8c8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c7c53dcf6c70d100c689616780d5be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72c7c53dcf6c70d100c689616780d5be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a72c7c53dcf6c70d100c689616780d5be">PMHAL_LP8731_LP3907_SLAVE_ADDR_INVALID</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a72c7c53dcf6c70d100c689616780d5be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid Page Address. <br /></td></tr>
<tr class="separator:a72c7c53dcf6c70d100c689616780d5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ff911ecc5e357715dcdc828cf61672"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73ff911ecc5e357715dcdc828cf61672"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a73ff911ecc5e357715dcdc828cf61672">PMHAL_LP8731_LP3907_STATUS_OFF</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a73ff911ecc5e357715dcdc828cf61672"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Status Macro for Off. <br /></td></tr>
<tr class="separator:a73ff911ecc5e357715dcdc828cf61672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ad2b30bc9fc687914b7914662e9b87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5ad2b30bc9fc687914b7914662e9b87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aa5ad2b30bc9fc687914b7914662e9b87">PMHAL_LP8731_LP3907_BKLDOEN</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:aa5ad2b30bc9fc687914b7914662e9b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for BKLDOEN. <br /></td></tr>
<tr class="separator:aa5ad2b30bc9fc687914b7914662e9b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f25ff467f552c1be843bfebeb8c834"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0f25ff467f552c1be843bfebeb8c834"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#af0f25ff467f552c1be843bfebeb8c834">PMHAL_LP8731_LP3907_BKLDOSR</a>&#160;&#160;&#160;(0x11U)</td></tr>
<tr class="memdesc:af0f25ff467f552c1be843bfebeb8c834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for BKLDOSR. <br /></td></tr>
<tr class="separator:af0f25ff467f552c1be843bfebeb8c834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4329b377c143ac2397414169366c1b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4329b377c143ac2397414169366c1b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aa4329b377c143ac2397414169366c1b5">PMHAL_LP8731_LP3907_BUCK_VCCR</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:aa4329b377c143ac2397414169366c1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for BUCK_VCCR. <br /></td></tr>
<tr class="separator:aa4329b377c143ac2397414169366c1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7164b9dd3290af996df24167dbaf6822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7164b9dd3290af996df24167dbaf6822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a7164b9dd3290af996df24167dbaf6822">PMHAL_LP8731_LP3907_B1TV1</a>&#160;&#160;&#160;(0x23U)</td></tr>
<tr class="memdesc:a7164b9dd3290af996df24167dbaf6822"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B1TV1. <br /></td></tr>
<tr class="separator:a7164b9dd3290af996df24167dbaf6822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97c5cd3d978a90131ef128f4409af19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab97c5cd3d978a90131ef128f4409af19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#ab97c5cd3d978a90131ef128f4409af19">PMHAL_LP8731_LP3907_B1TV2</a>&#160;&#160;&#160;(0x24U)</td></tr>
<tr class="memdesc:ab97c5cd3d978a90131ef128f4409af19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B1TV2. <br /></td></tr>
<tr class="separator:ab97c5cd3d978a90131ef128f4409af19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4eb59b7e0c393421f94d39b5f452e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c4eb59b7e0c393421f94d39b5f452e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a3c4eb59b7e0c393421f94d39b5f452e8">PMHAL_LP8731_LP3907_B1RC</a>&#160;&#160;&#160;(0x25U)</td></tr>
<tr class="memdesc:a3c4eb59b7e0c393421f94d39b5f452e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B1RC. <br /></td></tr>
<tr class="separator:a3c4eb59b7e0c393421f94d39b5f452e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3929851fe4c7f8415dcfcb69989ebb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b3929851fe4c7f8415dcfcb69989ebb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a5b3929851fe4c7f8415dcfcb69989ebb">PMHAL_LP8731_LP3907_B2TV1</a>&#160;&#160;&#160;(0x29U)</td></tr>
<tr class="memdesc:a5b3929851fe4c7f8415dcfcb69989ebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B2TV1. <br /></td></tr>
<tr class="separator:a5b3929851fe4c7f8415dcfcb69989ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b4f85274424c1039f85cf180c69241a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b4f85274424c1039f85cf180c69241a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a3b4f85274424c1039f85cf180c69241a">PMHAL_LP8731_LP3907_B2TV2</a>&#160;&#160;&#160;(0x2AU)</td></tr>
<tr class="memdesc:a3b4f85274424c1039f85cf180c69241a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B2TV2. <br /></td></tr>
<tr class="separator:a3b4f85274424c1039f85cf180c69241a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292490ce7c3bd072d0b7432134c6662a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a292490ce7c3bd072d0b7432134c6662a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a292490ce7c3bd072d0b7432134c6662a">PMHAL_LP8731_LP3907_B2RC</a>&#160;&#160;&#160;(0x2BU)</td></tr>
<tr class="memdesc:a292490ce7c3bd072d0b7432134c6662a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B2RC. <br /></td></tr>
<tr class="separator:a292490ce7c3bd072d0b7432134c6662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501808d2d057e0ca485a566ac1269e20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a501808d2d057e0ca485a566ac1269e20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a501808d2d057e0ca485a566ac1269e20">PMHAL_LP8731_LP3907_LDO1VCR</a>&#160;&#160;&#160;(0x39U)</td></tr>
<tr class="memdesc:a501808d2d057e0ca485a566ac1269e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for LDO1VCR. <br /></td></tr>
<tr class="separator:a501808d2d057e0ca485a566ac1269e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da21a708fe7fa56b447be5b04af944b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6da21a708fe7fa56b447be5b04af944b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6da21a708fe7fa56b447be5b04af944b">PMHAL_LP8731_LP3907_LDO2VCR</a>&#160;&#160;&#160;(0x3AU)</td></tr>
<tr class="memdesc:a6da21a708fe7fa56b447be5b04af944b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for LDO2VCR. <br /></td></tr>
<tr class="separator:a6da21a708fe7fa56b447be5b04af944b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25dff35cab604c745d816714b7a48318"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25dff35cab604c745d816714b7a48318"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a25dff35cab604c745d816714b7a48318">PMHAL_LP8731_LP3907_PHYADDR_VENDOR_ID_LSB</a>&#160;&#160;&#160;(0x24FU)</td></tr>
<tr class="memdesc:a25dff35cab604c745d816714b7a48318"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 vendor ID LSB. <br /></td></tr>
<tr class="separator:a25dff35cab604c745d816714b7a48318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1ea9ceac576b55a922e7c5a4c08c1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c1ea9ceac576b55a922e7c5a4c08c1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a8c1ea9ceac576b55a922e7c5a4c08c1a">PMHAL_LP8731_LP3907_PHYADDR_VENDOR_ID_MSB</a>&#160;&#160;&#160;(0x250U)</td></tr>
<tr class="memdesc:a8c1ea9ceac576b55a922e7c5a4c08c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 vendor ID MSB. <br /></td></tr>
<tr class="separator:a8c1ea9ceac576b55a922e7c5a4c08c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd2de8c771e402b3e51f1e95a32599d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fd2de8c771e402b3e51f1e95a32599d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6fd2de8c771e402b3e51f1e95a32599d">PMHAL_LP8731_LP3907_PHYADDR_PRODUCT_ID_LSB</a>&#160;&#160;&#160;(0x251U)</td></tr>
<tr class="memdesc:a6fd2de8c771e402b3e51f1e95a32599d"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 Product ID LSB. <br /></td></tr>
<tr class="separator:a6fd2de8c771e402b3e51f1e95a32599d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addce284033917b08728339facdb31e78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addce284033917b08728339facdb31e78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#addce284033917b08728339facdb31e78">PMHAL_LP8731_LP3907_PHYADDR_PRODUCT_ID_MSB</a>&#160;&#160;&#160;(0x252U)</td></tr>
<tr class="memdesc:addce284033917b08728339facdb31e78"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 Product ID MSB. <br /></td></tr>
<tr class="separator:addce284033917b08728339facdb31e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a8e6069daf1516772c46dd3344a50c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04a8e6069daf1516772c46dd3344a50c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a04a8e6069daf1516772c46dd3344a50c">PMHAL_LP8731_LP3907_VENDOR_ID</a>&#160;&#160;&#160;(0x0451U)</td></tr>
<tr class="memdesc:a04a8e6069daf1516772c46dd3344a50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expected vendor ID values for L8731. <br /></td></tr>
<tr class="separator:a04a8e6069daf1516772c46dd3344a50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc519f19bbbaefa979aaf9424da9e92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fc519f19bbbaefa979aaf9424da9e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a3fc519f19bbbaefa979aaf9424da9e92">PMHAL_LP8731_LP3907_1_0_PRODUCT_ID</a>&#160;&#160;&#160;(0x0917U)</td></tr>
<tr class="memdesc:a3fc519f19bbbaefa979aaf9424da9e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expected product ID values for L8731 1.0. <br /></td></tr>
<tr class="separator:a3fc519f19bbbaefa979aaf9424da9e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d795895136f97969321303b39ee765"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2d795895136f97969321303b39ee765"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#ad2d795895136f97969321303b39ee765">PMHAL_LP8731_LP3907_PHYADDR_CHIP_REVISION_ID</a>&#160;&#160;&#160;(0x357U)</td></tr>
<tr class="memdesc:ad2d795895136f97969321303b39ee765"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 device revision register physical address and the field definitions. <br /></td></tr>
<tr class="separator:ad2d795895136f97969321303b39ee765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf61b3176062748ef324efba5dbe675c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf61b3176062748ef324efba5dbe675c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#aaf61b3176062748ef324efba5dbe675c">PMHAL_LP8731_LP3907_CHIP_REVISION_ID_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:aaf61b3176062748ef324efba5dbe675c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Revision ID mask. <br /></td></tr>
<tr class="separator:aaf61b3176062748ef324efba5dbe675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57839697c84c94284b66f26c1a62f92f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57839697c84c94284b66f26c1a62f92f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a57839697c84c94284b66f26c1a62f92f">PMHAL_LP8731_LP3907_CHIP_REVISION_ID_SHIFT</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a57839697c84c94284b66f26c1a62f92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Revision ID Shift. <br /></td></tr>
<tr class="separator:a57839697c84c94284b66f26c1a62f92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6187ef2cb151195877850bed07050b5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6187ef2cb151195877850bed07050b5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6187ef2cb151195877850bed07050b5f">PMHAL_LP8731_LP3907_RTYPE_BUCK</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a6187ef2cb151195877850bed07050b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for SMPS. <br /></td></tr>
<tr class="separator:a6187ef2cb151195877850bed07050b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f048e1f3b47262438d090c056fa1286"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f048e1f3b47262438d090c056fa1286"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a0f048e1f3b47262438d090c056fa1286">PMHAL_LP8731_LP3907_RTYPE_LDO</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a0f048e1f3b47262438d090c056fa1286"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for LDO. <br /></td></tr>
<tr class="separator:a0f048e1f3b47262438d090c056fa1286"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a5b76119000d0cb7759846aa1682e397c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b76119000d0cb7759846aa1682e397c"></a>
typedef enum <a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906e">pmhalLP8731LP3907RegulatorId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a5b76119000d0cb7759846aa1682e397c">pmhalLP8731LP3907RegulatorId_t</a></td></tr>
<tr class="memdesc:a5b76119000d0cb7759846aa1682e397c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators. <br /></td></tr>
<tr class="separator:a5b76119000d0cb7759846aa1682e397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ee2b0e365e36698a490f5cde2d6b66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48ee2b0e365e36698a490f5cde2d6b66"></a>
typedef struct <a class="el" href="structpmhal_l_p8731_l_p3907_regulator_prop.html">pmhalLP8731LP3907RegulatorProp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a48ee2b0e365e36698a490f5cde2d6b66">pmhalLP8731LP3907RegulatorProp_t</a></td></tr>
<tr class="memdesc:a48ee2b0e365e36698a490f5cde2d6b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP8731/LP3907 Regulator description structure. <br /></td></tr>
<tr class="separator:a48ee2b0e365e36698a490f5cde2d6b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbdce85145dd497a35203046fb5a50f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dbdce85145dd497a35203046fb5a50f"></a>
typedef const <a class="el" href="pmhal__lp8731__lp3907_8h.html#a48ee2b0e365e36698a490f5cde2d6b66">pmhalLP8731LP3907RegulatorProp_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a0dbdce85145dd497a35203046fb5a50f">pmhalLP8731LP3907RegulatorPtr_t</a></td></tr>
<tr class="memdesc:a0dbdce85145dd497a35203046fb5a50f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to pmhalLP8731RegulatorProp_t structure. <br /></td></tr>
<tr class="separator:a0dbdce85145dd497a35203046fb5a50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b43744a9dc6c27a62771cca5e6880e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97b43744a9dc6c27a62771cca5e6880e"></a>
typedef struct <a class="el" href="structpmhal_l_p8731_l_p3907_regulator_map.html">pmhalLP8731LP3907RegulatorMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a97b43744a9dc6c27a62771cca5e6880e">pmhalLP8731LP3907RegulatorMap_t</a></td></tr>
<tr class="memdesc:a97b43744a9dc6c27a62771cca5e6880e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP8731/LP3907 Regulator Map description structure. This is used for keeping track of the regulator connection to the I2C instance and PMIC device. <br /></td></tr>
<tr class="separator:a97b43744a9dc6c27a62771cca5e6880e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be6a898fce26aedd16c21482fb8e0a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0be6a898fce26aedd16c21482fb8e0a4"></a>
typedef <a class="el" href="pmhal__lp8731__lp3907_8h.html#a97b43744a9dc6c27a62771cca5e6880e">pmhalLP8731LP3907RegulatorMap_t</a> *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a0be6a898fce26aedd16c21482fb8e0a4">pmhalLP8731LP3907RegulatorMapPtr_t</a></td></tr>
<tr class="memdesc:a0be6a898fce26aedd16c21482fb8e0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the structure pmhalLP8731LP3907RegulatorMap_t. <br /></td></tr>
<tr class="separator:a0be6a898fce26aedd16c21482fb8e0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a5e9d9315880d8581074ad024b588906e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906e">pmhalLP8731LP3907RegulatorId</a> { <br />
&#160;&#160;<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea9174b77f60451b6796e5af8ef6a9dc57">PMHAL_LP8731_LP3907_REGULATOR_INVALID</a> = (-(int32_t)1), 
<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea273860030464e70fc63d5c2944fa4e47">PMHAL_LP8731_LP3907_REGULATOR_MIN</a> = 0, 
<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea98bf94420f08938079088c013478d1bb">PMHAL_LP8731_LP3907_REGULATOR_BUCK1</a> = PMHAL_PRCM_PMIC_REGULATOR_MIN, 
<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea91ed89b129d0cfa39e6db7808ad64762">PMHAL_LP8731_LP3907_REGULATOR_BUCK2</a> = 1, 
<br />
&#160;&#160;<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea331e496db62e5b321cbe9be5bcb0bec0">PMHAL_LP8731_LP3907_REGULATOR_LDO1</a> = 2, 
<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea52e80dfeff8c8ddc376bb2f752d909a5">PMHAL_LP8731_LP3907_REGULATOR_LDO2</a> = 3, 
<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea6a81d0b36d7df731f605b454b05e48b6">PMHAL_LP8731_LP3907_REGULATOR_MAX</a>
<br />
 }</td></tr>
<tr class="memdesc:a5e9d9315880d8581074ad024b588906e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators.  <a href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906e">More...</a><br /></td></tr>
<tr class="separator:a5e9d9315880d8581074ad024b588906e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0b696e9118cc46533a054d8f58758eb9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a0b696e9118cc46533a054d8f58758eb9">PMHALLP8731LP3907GetPMICOps</a> (void)</td></tr>
<tr class="memdesc:a0b696e9118cc46533a054d8f58758eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function.  <a href="#a0b696e9118cc46533a054d8f58758eb9">More...</a><br /></td></tr>
<tr class="separator:a0b696e9118cc46533a054d8f58758eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a98a968be91285a79c0c830b56c3c07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a8a98a968be91285a79c0c830b56c3c07">PMHALLP8731LP3907ConfigureRegulatorMap</a> (<a class="el" href="pmhal__lp8731__lp3907_8h.html#a0be6a898fce26aedd16c21482fb8e0a4">pmhalLP8731LP3907RegulatorMapPtr_t</a> regulatorMap)</td></tr>
<tr class="memdesc:a8a98a968be91285a79c0c830b56c3c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_LP8731_LP3907_REGULATOR_BUCK1 | | PMHAL_PRCM_PMIC_REGULATOR_DSPEVE| PMHAL_LP8731_LP3907_REGULATOR_BUCK2| | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalLP8731LP3907Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__lp8731__lp3907_8h.html#a5b76119000d0cb7759846aa1682e397c" title="Abstract Enumeration for the Regulators. ">pmhalLP8731LP3907RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalLP8731LP3907RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalLP8731LP3907Regulator[ PMHAL_LP8731_LP3907_REGULATOR_BUCK1], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalLP8731LP3907Regulator[ PMHAL_LP8731_LP3907_REGULATOR_BUCK2], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };.  <a href="#a8a98a968be91285a79c0c830b56c3c07">More...</a><br /></td></tr>
<tr class="separator:a8a98a968be91285a79c0c830b56c3c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6f59ede421a652aae69c4c8f13c024a7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="pmhal__lp8731__lp3907_8h.html#a48ee2b0e365e36698a490f5cde2d6b66">pmhalLP8731LP3907RegulatorProp_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a6f59ede421a652aae69c4c8f13c024a7">gPmhalLP8731LP3907Regulator</a> [<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea6a81d0b36d7df731f605b454b05e48b6">PMHAL_LP8731_LP3907_REGULATOR_MAX</a>]</td></tr>
<tr class="separator:a6f59ede421a652aae69c4c8f13c024a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The Power Management IC (PMIC) L8731 specific API definition. </p>
<p>The APIs defined here are to control the voltage of the PMIC rails and to query the status. </p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a5e9d9315880d8581074ad024b588906e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906e">pmhalLP8731LP3907RegulatorId</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abstract Enumeration for the Regulators. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a5e9d9315880d8581074ad024b588906ea9174b77f60451b6796e5af8ef6a9dc57"></a>PMHAL_LP8731_LP3907_REGULATOR_INVALID&#160;</td><td class="fielddoc">
<p>Invalid PMIC regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5e9d9315880d8581074ad024b588906ea273860030464e70fc63d5c2944fa4e47"></a>PMHAL_LP8731_LP3907_REGULATOR_MIN&#160;</td><td class="fielddoc">
<p>Minimum Abstracted PMIC Regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5e9d9315880d8581074ad024b588906ea98bf94420f08938079088c013478d1bb"></a>PMHAL_LP8731_LP3907_REGULATOR_BUCK1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731/LP3907 BUCK 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5e9d9315880d8581074ad024b588906ea91ed89b129d0cfa39e6db7808ad64762"></a>PMHAL_LP8731_LP3907_REGULATOR_BUCK2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731/LP3907 BUCK 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5e9d9315880d8581074ad024b588906ea331e496db62e5b321cbe9be5bcb0bec0"></a>PMHAL_LP8731_LP3907_REGULATOR_LDO1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731/LP3907 LDO 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5e9d9315880d8581074ad024b588906ea52e80dfeff8c8ddc376bb2f752d909a5"></a>PMHAL_LP8731_LP3907_REGULATOR_LDO2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731/LP3907 LDO 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a5e9d9315880d8581074ad024b588906ea6a81d0b36d7df731f605b454b05e48b6"></a>PMHAL_LP8731_LP3907_REGULATOR_MAX&#160;</td><td class="fielddoc">
<p>Maximum Abstracted PMIC Regulator ID </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a8a98a968be91285a79c0c830b56c3c07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PMHALLP8731LP3907ConfigureRegulatorMap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pmhal__lp8731__lp3907_8h.html#a0be6a898fce26aedd16c21482fb8e0a4">pmhalLP8731LP3907RegulatorMapPtr_t</a>&#160;</td>
          <td class="paramname"><em>regulatorMap</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_LP8731_LP3907_REGULATOR_BUCK1 | | PMHAL_PRCM_PMIC_REGULATOR_DSPEVE| PMHAL_LP8731_LP3907_REGULATOR_BUCK2| | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalLP8731LP3907Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__lp8731__lp3907_8h.html#a5b76119000d0cb7759846aa1682e397c" title="Abstract Enumeration for the Regulators. ">pmhalLP8731LP3907RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalLP8731LP3907RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalLP8731LP3907Regulator[ PMHAL_LP8731_LP3907_REGULATOR_BUCK1], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalLP8731LP3907Regulator[ PMHAL_LP8731_LP3907_REGULATOR_BUCK2], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regulatorMap</td><td>Pointer to the array of pointers which gives the mapping. The array is defined as above.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a0b696e9118cc46533a054d8f58758eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a>* PMHALLP8731LP3907GetPMICOps </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function. </p>
<dl class="section return"><dt>Returns</dt><dd>Return pointer to the PMIC ops structure. </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a6f59ede421a652aae69c4c8f13c024a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="pmhal__lp8731__lp3907_8h.html#a48ee2b0e365e36698a490f5cde2d6b66">pmhalLP8731LP3907RegulatorProp_t</a> gPmhalLP8731LP3907Regulator[<a class="el" href="pmhal__lp8731__lp3907_8h.html#a5e9d9315880d8581074ad024b588906ea6a81d0b36d7df731f605b454b05e48b6">PMHAL_LP8731_LP3907_REGULATOR_MAX</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data structure to describe the properties for all the regulators. </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
