Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,505
design__inferred_latch__count,0
design__instance__count,3725
design__instance__area,28051.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,16
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005813501193188131
power__switching__total,0.00022351311054080725
power__leakage__total,3.103773238422036E-8
power__total,0.0008048942545428872
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.6307871070684683
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.130787162579621
timing__hold__ws__corner:nom_tt_025C_1v80,0.32574271979557684
timing__setup__ws__corner:nom_tt_025C_1v80,5.027979064301788
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325743
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.337161
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,32
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,16
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,3.1556389505771993
clock__skew__worst_setup__corner:nom_ss_100C_1v60,3.6556390060883523
timing__hold__ws__corner:nom_ss_100C_1v60,0.910565648655037
timing__setup__ws__corner:nom_ss_100C_1v60,4.481478426312108
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.910566
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.293915
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,16
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.0077394759458518
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.5077395314570046
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11748363725504454
timing__setup__ws__corner:nom_ff_n40C_1v95,5.250282135434112
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117484
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,16.469820
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,66
design__max_fanout_violation__count,16
design__max_cap_violation__count,0
clock__skew__worst_hold,3.2653189965049068
clock__skew__worst_setup,1.4640119531055105
timing__hold__ws,0.1150887195897415
timing__setup__ws,4.458386674925246
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115089
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.071576
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,3725
design__instance__area__stdcell,28051.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.386578
design__instance__utilization__stdcell,0.386578
design__instance__count__class:buffer,13
design__instance__count__class:inverter,82
design__instance__count__class:sequential_cell,458
design__instance__count__class:multi_input_combinational_cell,1777
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5038
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,73855.1
design__violations,0
design__instance__count__class:timing_repair_buffer,319
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,109
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,7
design__instance__count__class:antenna_cell,7
route__net,2685
route__net__special,2
route__drc_errors__iter:1,1872
route__wirelength__iter:1,86899
route__drc_errors__iter:2,972
route__wirelength__iter:2,86291
route__drc_errors__iter:3,1083
route__wirelength__iter:3,85922
route__drc_errors__iter:4,115
route__wirelength__iter:4,85707
route__drc_errors__iter:5,0
route__wirelength__iter:5,85707
route__drc_errors,0
route__wirelength,85707
route__vias,21491
route__vias__singlecut,21491
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,435.21
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,16
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.5623776048469673
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.0623776603581203
timing__hold__ws__corner:min_tt_025C_1v80,0.32038789195175993
timing__setup__ws__corner:min_tt_025C_1v80,5.041021964763963
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.320388
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.438083
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,22
design__max_fanout_violation__count__corner:min_ss_100C_1v60,16
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.0355052663985775
clock__skew__worst_setup__corner:min_ss_100C_1v60,3.53550532190973
timing__hold__ws__corner:min_ss_100C_1v60,0.9003535949411132
timing__setup__ws__corner:min_ss_100C_1v60,4.503609168621677
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.900354
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.534092
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,16
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.9640118975943576
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.4640119531055105
timing__hold__ws__corner:min_ff_n40C_1v95,0.1150887195897415
timing__setup__ws__corner:min_ff_n40C_1v95,5.259169248952976
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115089
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,16.538235
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,16
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.6944699456512506
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.1944700011624034
timing__hold__ws__corner:max_tt_025C_1v80,0.3315880441855454
timing__setup__ws__corner:max_tt_025C_1v80,5.013717583013321
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.331588
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.246204
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,66
design__max_fanout_violation__count__corner:max_ss_100C_1v60,16
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,3.2653189965049068
clock__skew__worst_setup__corner:max_ss_100C_1v60,3.765318829971448
timing__hold__ws__corner:max_ss_100C_1v60,0.9175306329970061
timing__setup__ws__corner:max_ss_100C_1v60,4.458386674925246
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.917531
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.071576
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,16
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.04841693849553
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.548416994006683
timing__hold__ws__corner:max_ff_n40C_1v95,0.1199238520210334
timing__setup__ws__corner:max_ff_n40C_1v95,5.239197668442764
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.119924
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,16.407187
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000522638
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000470417
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000312535
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000470417
design_powergrid__voltage__worst,0.0000470417
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000522638
design_powergrid__drop__worst__net:VPWR,0.0000522638
design_powergrid__voltage__worst__net:VGND,0.0000470417
design_powergrid__drop__worst__net:VGND,0.0000470417
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000029199999999999999949194286197329262222410761751234531402587890625
ir__drop__worst,0.00005229999999999999731568889327348870210698805749416351318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
