//
// File created by:  xrun
// Do not modify this file
//
"/home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab23-event/event_m_1.sv"
