/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE : uint8_t
{
    _0_jtag_mux_TDI /*!< Select mux mode: ALT0 mux port: JTAG_MUX_TDI of
                       instance: JTAG_MUX */
        ,
    _1_pit2_TRIGGER0 = 1 /*!< Select mux mode: ALT1 mux port: PIT2_TRIGGER0 of
                            instance: PIT2 */
        ,
    _3_mic_BITSTREAM3 = 3 /*!< Select mux mode: ALT3 mux port: MIC_BITSTREAM3
                             of instance: MIC */
        ,
    _4_lpspi6_SDI = 4 /*!< Select mux mode: ALT4 mux port: LPSPI6_SIN of
                         instance: LPSPI6 */
        ,
    _5_gpio_mux6_IO12 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX6_IO12
                             of instance: GPIO_MUX6 */
        ,
    _6_lpi2c5_HREQ = 6 /*!< Select mux mode: ALT6 mux port: LPI2C5_HREQ of
                          instance: LPI2C5 */
        ,
    _7_sai4_TX_BCLK = 7 /*!< Select mux mode: ALT7 mux port: SAI4_TX_BCLK of
                           instance: SAI4 */
        ,
    _8_lpspi5_SCK = 8 /*!< Select mux mode: ALT8 mux port: LPSPI5_SCK of
                         instance: LPSPI5 */
        ,
    _10_gpio12_IO12 = 10 /*!< Select mux mode: ALT10 mux port: GPIO12_IO12 of
                            instance: GPIO12 */
};
static_assert(sizeof(IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE) == 1);

/**
 * Converts IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE instance)
{
    const char *result =
        "UNKNOWN IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_0_jtag_mux_TDI:
        result = "_0_jtag_mux_TDI";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_1_pit2_TRIGGER0:
        result = "_1_pit2_TRIGGER0";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_3_mic_BITSTREAM3:
        result = "_3_mic_BITSTREAM3";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_4_lpspi6_SDI:
        result = "_4_lpspi6_SDI";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_5_gpio_mux6_IO12:
        result = "_5_gpio_mux6_IO12";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_6_lpi2c5_HREQ:
        result = "_6_lpi2c5_HREQ";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_7_sai4_TX_BCLK:
        result = "_7_sai4_TX_BCLK";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_8_lpspi5_SCK:
        result = "_8_lpspi5_SCK";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_10_gpio12_IO12:
        result = "_10_gpio12_IO12";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(
    const char *data, IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_jtag_mux_TDI", 15)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_0_jtag_mux_TDI;
    }
    else if ((result = !strncmp(data, "_1_pit2_TRIGGER0", 16)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_1_pit2_TRIGGER0;
    }
    else if ((result = !strncmp(data, "_3_mic_BITSTREAM3", 17)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::
            _3_mic_BITSTREAM3;
    }
    else if ((result = !strncmp(data, "_4_lpspi6_SDI", 13)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_4_lpspi6_SDI;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux6_IO12", 17)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::
            _5_gpio_mux6_IO12;
    }
    else if ((result = !strncmp(data, "_6_lpi2c5_HREQ", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_6_lpi2c5_HREQ;
    }
    else if ((result = !strncmp(data, "_7_sai4_TX_BCLK", 15)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_7_sai4_TX_BCLK;
    }
    else if ((result = !strncmp(data, "_8_lpspi5_SCK", 13)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_8_lpspi5_SCK;
    }
    else if ((result = !strncmp(data, "_10_gpio12_IO12", 15)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_12_MUX_MODE::_10_gpio12_IO12;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
