
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1408
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_10' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/pipeline_10.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_10' (2#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b0 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (5#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'register_5' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/register_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'register_5' (6#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/register_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_6' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'boole_11' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/boole_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boole_11' (7#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/boole_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_12' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/shift_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_12' (8#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/shift_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'arithmetic_13' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/arithmetic_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'arithmetic_13' (9#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/arithmetic_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_14' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_14' (10#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_6' (11#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/alu_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_matrix_driver_7' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/led_matrix_driver_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_led_display_15' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/multi_led_display_15.v:12]
	Parameter DIGITS bound to: 4'b1000 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'counter_16' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 2'b11 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 5'b00111 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 21'b001111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (12#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'matrix_lut_17' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/matrix_lut_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_lut_17' (13#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/matrix_lut_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (14#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_led_display_15' (15#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/multi_led_display_15.v:12]
INFO: [Synth 8-6155] done synthesizing module 'led_matrix_driver_7' (16#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/led_matrix_driver_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_8' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/pn_gen_8.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_8' (17#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/pn_gen_8.v:11]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec_9' [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/bin_to_dec_9.v:12]
	Parameter DIGITS bound to: 2'b10 
	Parameter LEADING_ZEROS bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec_9' (18#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/bin_to_dec_9.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/au_top_0.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/au_top_0.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/au_top_0.v:734]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/au_top_0.v:752]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/au_top_0.v:773]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (19#1) [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.668 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1026.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/debugtools.xdc]
Finished Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/debugtools.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/debugtools.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/sevenseg.xdc]
Finished Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/sevenseg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/sevenseg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/buttons.xdc]
Finished Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/buttons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/buttons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/ledmatrix.xdc]
Finished Parsing XDC File [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/ledmatrix.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/constraint/ledmatrix.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1062.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1062.855 ; gain = 36.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1062.855 ; gain = 36.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1062.855 ; gain = 36.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_fsm_state_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           000000 |                           000000
                 iSTATE0 |                           000001 |                           000001
                  iSTATE |                           000010 |                           000010
                 iSTATE8 |                           000011 |                           011001
                 iSTATE5 |                           000100 |                           011010
                 iSTATE2 |                           000101 |                           011011
                iSTATE32 |                           000110 |                           011100
                iSTATE31 |                           000111 |                           011101
                iSTATE30 |                           001000 |                           011110
                iSTATE29 |                           001001 |                           011111
                 iSTATE9 |                           001010 |                           100001
                 iSTATE7 |                           001011 |                           100010
                 iSTATE3 |                           001100 |                           100011
                iSTATE33 |                           001101 |                           100100
                iSTATE34 |                           001110 |                           000011
                iSTATE28 |                           001111 |                           000100
                iSTATE26 |                           010000 |                           000101
                iSTATE24 |                           010001 |                           000110
                iSTATE21 |                           010010 |                           000111
                iSTATE27 |                           010011 |                           001000
                iSTATE25 |                           010100 |                           001001
                iSTATE22 |                           010101 |                           001010
                iSTATE19 |                           010110 |                           001011
                iSTATE16 |                           010111 |                           001100
                iSTATE15 |                           011000 |                           001101
                iSTATE14 |                           011001 |                           001110
                iSTATE12 |                           011010 |                           001111
                iSTATE23 |                           011011 |                           010000
                iSTATE20 |                           011100 |                           010001
                iSTATE18 |                           011101 |                           010010
                iSTATE17 |                           011110 |                           010011
                iSTATE13 |                           011111 |                           010100
                iSTATE10 |                           100000 |                           010101
                 iSTATE6 |                           100001 |                           010110
                 iSTATE4 |                           100010 |                           010111
                iSTATE11 |                           100011 |                           011000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_fsm_state_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1062.855 ; gain = 36.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   3 Input    7 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	  33 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 21    
	   4 Input   16 Bit        Muxes := 5     
	   5 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	  10 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 11    
	   4 Input    6 Bit        Muxes := 2     
	  36 Input    6 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	  36 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	  36 Input    3 Bit        Muxes := 3     
	  36 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 53    
	   4 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu/arith/arith0, operation Mode is: A*B.
DSP Report: operator alu/arith/arith0 is absorbed into DSP alu/arith/arith0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.855 ; gain = 36.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arithmetic_13 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1062.855 ; gain = 36.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1106.969 ; gain = 80.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |    29|
|4     |LUT2   |    76|
|5     |LUT3   |   107|
|6     |LUT4   |    49|
|7     |LUT5   |   108|
|8     |LUT6   |   265|
|9     |MUXF7  |    21|
|10    |MUXF8  |     5|
|11    |FDRE   |   515|
|12    |FDSE   |    45|
|13    |IBUF   |     8|
|14    |OBUF   |    47|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1116.887 ; gain = 54.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1116.887 ; gain = 90.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1125.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1125.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1125.711 ; gain = 99.043
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pootis-PC/Documents/Alchitry/countergame/work/vivado/countergame/countergame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  2 03:08:58 2020...
