#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 29 20:16:40 2019
# Process ID: 19824
# Current directory: C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16284 C:\Users\sinow\Documents\ELC363-Lab\Lab3\test4\test4.xpr
# Log file: C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/vivado.log
# Journal file: C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sinow/Documents/ELC363-Lab/test4' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/DigitalCircuits/312tutorial/tutorialProvidedFiles/Nexys4DDR_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 711.605 ; gain = 84.930
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.srcs/sim_1/new/Processor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 740.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim'
"xelab -wto 8bb79edd519d411b8ea94a23c237c872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8bb79edd519d411b8ea94a23c237c872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim/xsim.dir/Processor_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim/xsim.dir/Processor_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 29 20:28:13 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.086 ; gain = 10.598
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 29 20:28:13 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 740.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_TB_behav -key {Behavioral:sim_1:Functional:Processor_TB} -tclbatch {Processor_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Processor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/sinow/Documents/ELC363-Lab/test4/data2.mem referenced on C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.srcs/sim_1/new/Processor_TB.v at line 29 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 780.945 ; gain = 21.691
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 780.945 ; gain = 40.488
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
run 10 us
run 10 us
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 782.570 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.srcs/sim_1/new/Processor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_TB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 782.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/Lab3/test4/test4.sim/sim_1/behav/xsim'
"xelab -wto 8bb79edd519d411b8ea94a23c237c872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8bb79edd519d411b8ea94a23c237c872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_TB_behav xil_defaultlib.Processor_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 782.570 ; gain = 0.000
