<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91rm9200_sdramc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91rm9200_sdramc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91rm9200_sdramc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Ivan Kokshaysky</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Memory Controllers (SDRAMC only) - System peripherals registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91RM9200_SDRAMC_H</span>
<span class="cp">#define AT91RM9200_SDRAMC_H</span>

<span class="cm">/* SDRAM Controller registers */</span>
<span class="cp">#define AT91RM9200_SDRAMC_MR		0x90			</span><span class="cm">/* Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_MODE	(0xf &lt;&lt; 0)		</span><span class="cm">/* Command Mode */</span><span class="cp"></span>
<span class="cp">#define			AT91RM9200_SDRAMC_MODE_NORMAL		(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_MODE_NOP		(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_MODE_PRECHARGE	(2 &lt;&lt; 0)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_MODE_LMR		(3 &lt;&lt; 0)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_MODE_REFRESH	(4 &lt;&lt; 0)</span>
<span class="cp">#define		AT91RM9200_SDRAMC_DBW		(1   &lt;&lt; 4)		</span><span class="cm">/* Data Bus Width */</span><span class="cp"></span>
<span class="cp">#define			AT91RM9200_SDRAMC_DBW_32	(0 &lt;&lt; 4)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_DBW_16	(1 &lt;&lt; 4)</span>

<span class="cp">#define AT91RM9200_SDRAMC_TR		0x94			</span><span class="cm">/* Refresh Timer Register */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_COUNT	(0xfff &lt;&lt; 0)		</span><span class="cm">/* Refresh Timer Count */</span><span class="cp"></span>

<span class="cp">#define AT91RM9200_SDRAMC_CR		0x98			</span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_NC		(3   &lt;&lt;  0)		</span><span class="cm">/* Number of Column Bits */</span><span class="cp"></span>
<span class="cp">#define			AT91RM9200_SDRAMC_NC_8	(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_NC_9	(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_NC_10	(2 &lt;&lt; 0)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_NC_11	(3 &lt;&lt; 0)</span>
<span class="cp">#define		AT91RM9200_SDRAMC_NR		(3   &lt;&lt;  2)		</span><span class="cm">/* Number of Row Bits */</span><span class="cp"></span>
<span class="cp">#define			AT91RM9200_SDRAMC_NR_11	(0 &lt;&lt; 2)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_NR_12	(1 &lt;&lt; 2)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_NR_13	(2 &lt;&lt; 2)</span>
<span class="cp">#define		AT91RM9200_SDRAMC_NB		(1   &lt;&lt;  4)		</span><span class="cm">/* Number of Banks */</span><span class="cp"></span>
<span class="cp">#define			AT91RM9200_SDRAMC_NB_2	(0 &lt;&lt; 4)</span>
<span class="cp">#define			AT91RM9200_SDRAMC_NB_4	(1 &lt;&lt; 4)</span>
<span class="cp">#define		AT91RM9200_SDRAMC_CAS		(3   &lt;&lt;  5)		</span><span class="cm">/* CAS Latency */</span><span class="cp"></span>
<span class="cp">#define			AT91RM9200_SDRAMC_CAS_2	(2 &lt;&lt; 5)</span>
<span class="cp">#define		AT91RM9200_SDRAMC_TWR		(0xf &lt;&lt;  7)		</span><span class="cm">/* Write Recovery Delay */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_TRC		(0xf &lt;&lt; 11)		</span><span class="cm">/* Row Cycle Delay */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_TRP		(0xf &lt;&lt; 15)		</span><span class="cm">/* Row Precharge Delay */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_TRCD	(0xf &lt;&lt; 19)		</span><span class="cm">/* Row to Column Delay */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_TRAS	(0xf &lt;&lt; 23)		</span><span class="cm">/* Active to Precharge Delay */</span><span class="cp"></span>
<span class="cp">#define		AT91RM9200_SDRAMC_TXSR	(0xf &lt;&lt; 27)		</span><span class="cm">/* Exit Self Refresh to Active Delay */</span><span class="cp"></span>

<span class="cp">#define AT91RM9200_SDRAMC_SRR		0x9c			</span><span class="cm">/* Self Refresh Register */</span><span class="cp"></span>
<span class="cp">#define AT91RM9200_SDRAMC_LPR		0xa0			</span><span class="cm">/* Low Power Register */</span><span class="cp"></span>
<span class="cp">#define AT91RM9200_SDRAMC_IER		0xa4			</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define AT91RM9200_SDRAMC_IDR		0xa8			</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define AT91RM9200_SDRAMC_IMR		0xac			</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define AT91RM9200_SDRAMC_ISR		0xb0			</span><span class="cm">/* Interrupt Status Register */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
