Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue May  3 17:34:12 2016
| Host         : haifeng-pc running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zynq_design_1_wrapper_timing_summary_routed.rpt -rpx zynq_design_1_wrapper_timing_summary_routed.rpx
| Design       : zynq_design_1_wrapper
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.655        0.000                      0                 7705        0.070        0.000                      0                 7705        9.358        0.000                       0                  3759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.655        0.000                      0                 7705        0.070        0.000                      0                 7705        9.358        0.000                       0                  3759  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.655ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 0.388ns (4.533%)  route 8.172ns (95.467%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 22.983 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.782     3.268    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X54Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y303        FDRE (Prop_fdre_C_Q)         0.259     3.527 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/Q
                         net (fo=14, routed)          0.563     4.090    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_WrReq_emc
    SLICE_X58Y298        LUT2 (Prop_lut2_I0_O)        0.043     4.133 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/mem_a_int[0]_i_3/O
                         net (fo=13, routed)          0.364     4.496    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/bus2Mem_WrReq
    SLICE_X57Y300        LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/mem_a_int[0]_i_2/O
                         net (fo=15, routed)          0.682     5.221    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/p_84_in
    SLICE_X62Y295        LUT5 (Prop_lut5_I3_O)        0.043     5.264 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[0]_i_1/O
                         net (fo=26, routed)          6.563    11.828    zynq_design_1_i/axi_emc_1/U0/Mem_Addr_rst
    OLOGIC_X1Y250        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.606    22.983    zynq_design_1_i/axi_emc_1/U0/rdclk
    OLOGIC_X1Y250        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[8]/C
                         clock pessimism              0.182    23.165    
                         clock uncertainty           -0.302    22.863    
    OLOGIC_X1Y250        FDRE (Setup_fdre_C_R)       -0.380    22.483    zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[8]
  -------------------------------------------------------------------
                         required time                         22.483    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                 10.655    

Slack (MET) :             10.884ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 0.388ns (4.658%)  route 7.941ns (95.342%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 22.981 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.782     3.268    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X54Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y303        FDRE (Prop_fdre_C_Q)         0.259     3.527 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/Q
                         net (fo=14, routed)          0.563     4.090    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_WrReq_emc
    SLICE_X58Y298        LUT2 (Prop_lut2_I0_O)        0.043     4.133 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/mem_a_int[0]_i_3/O
                         net (fo=13, routed)          0.364     4.496    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/bus2Mem_WrReq
    SLICE_X57Y300        LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/mem_a_int[0]_i_2/O
                         net (fo=15, routed)          0.682     5.221    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/p_84_in
    SLICE_X62Y295        LUT5 (Prop_lut5_I3_O)        0.043     5.264 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[0]_i_1/O
                         net (fo=26, routed)          6.333    11.597    zynq_design_1_i/axi_emc_1/U0/Mem_Addr_rst
    OLOGIC_X1Y257        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.604    22.981    zynq_design_1_i/axi_emc_1/U0/rdclk
    OLOGIC_X1Y257        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[7]/C
                         clock pessimism              0.182    23.163    
                         clock uncertainty           -0.302    22.861    
    OLOGIC_X1Y257        FDRE (Setup_fdre_C_R)       -0.380    22.481    zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[7]
  -------------------------------------------------------------------
                         required time                         22.481    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                 10.884    

Slack (MET) :             11.095ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 0.388ns (4.783%)  route 7.725ns (95.217%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 22.976 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.782     3.268    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X54Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y303        FDRE (Prop_fdre_C_Q)         0.259     3.527 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/Q
                         net (fo=14, routed)          0.563     4.090    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_WrReq_emc
    SLICE_X58Y298        LUT2 (Prop_lut2_I0_O)        0.043     4.133 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/mem_a_int[0]_i_3/O
                         net (fo=13, routed)          0.364     4.496    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/bus2Mem_WrReq
    SLICE_X57Y300        LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/mem_a_int[0]_i_2/O
                         net (fo=15, routed)          0.682     5.221    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/p_84_in
    SLICE_X62Y295        LUT5 (Prop_lut5_I3_O)        0.043     5.264 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[0]_i_1/O
                         net (fo=26, routed)          6.116    11.381    zynq_design_1_i/axi_emc_1/U0/Mem_Addr_rst
    OLOGIC_X1Y268        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.599    22.976    zynq_design_1_i/axi_emc_1/U0/rdclk
    OLOGIC_X1Y268        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[26]/C
                         clock pessimism              0.182    23.158    
                         clock uncertainty           -0.302    22.856    
    OLOGIC_X1Y268        FDRE (Setup_fdre_C_R)       -0.380    22.476    zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[26]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                 11.095    

Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 0.567ns (7.115%)  route 7.402ns (92.885%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 22.974 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.784     3.270    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/s_axi_aclk
    SLICE_X53Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y303        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=23, routed)          0.617     4.110    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_Mem_CS_d1_reg
    SLICE_X54Y298        LUT4 (Prop_lut4_I3_O)        0.043     4.153 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3/O
                         net (fo=2, routed)           0.352     4.505    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3_n_0
    SLICE_X55Y298        LUT2 (Prop_lut2_I1_O)        0.043     4.548 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_2/O
                         net (fo=15, routed)          0.538     5.086    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC
    SLICE_X57Y299        LUT6 (Prop_lut6_I0_O)        0.043     5.129 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/mem_oen_reg[0]_i_3/O
                         net (fo=2, routed)           0.251     5.380    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Bus2IP_RdReq_d1_reg_1
    SLICE_X57Y299        LUT6 (Prop_lut6_I0_O)        0.043     5.423 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_3/O
                         net (fo=4, routed)           0.263     5.685    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_3_n_0
    SLICE_X58Y299        LUT3 (Prop_lut3_I2_O)        0.043     5.728 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_1/O
                         net (fo=4, routed)           0.376     6.104    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_cen_cmb0
    SLICE_X58Y299        LUT6 (Prop_lut6_I4_O)        0.043     6.147 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_4/O
                         net (fo=2, routed)           0.300     6.448    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_4_n_0
    SLICE_X59Y299        LUT5 (Prop_lut5_I4_O)        0.043     6.491 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_2/O
                         net (fo=1, routed)           0.277     6.768    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_2_n_0
    SLICE_X60Y299        LUT6 (Prop_lut6_I5_O)        0.043     6.811 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg[0]_i_1/O
                         net (fo=1, routed)           4.428    11.239    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_int
    OLOGIC_X1Y269        FDSE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.597    22.974    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/s_axi_aclk
    OLOGIC_X1Y269        FDSE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]/C
                         clock pessimism              0.182    23.156    
                         clock uncertainty           -0.302    22.854    
    OLOGIC_X1Y269        FDSE (Setup_fdse_C_D)       -0.500    22.354    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.354    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                 11.115    

Slack (MET) :             11.120ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.091ns  (logic 0.388ns (4.796%)  route 7.703ns (95.204%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 22.979 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.782     3.268    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X54Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y303        FDRE (Prop_fdre_C_Q)         0.259     3.527 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/Q
                         net (fo=14, routed)          0.563     4.090    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_WrReq_emc
    SLICE_X58Y298        LUT2 (Prop_lut2_I0_O)        0.043     4.133 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/mem_a_int[0]_i_3/O
                         net (fo=13, routed)          0.364     4.496    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/bus2Mem_WrReq
    SLICE_X57Y300        LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/mem_a_int[0]_i_2/O
                         net (fo=15, routed)          0.682     5.221    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/p_84_in
    SLICE_X62Y295        LUT5 (Prop_lut5_I3_O)        0.043     5.264 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[0]_i_1/O
                         net (fo=26, routed)          6.094    11.359    zynq_design_1_i/axi_emc_1/U0/Mem_Addr_rst
    OLOGIC_X1Y265        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.602    22.979    zynq_design_1_i/axi_emc_1/U0/rdclk
    OLOGIC_X1Y265        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[28]/C
                         clock pessimism              0.182    23.161    
                         clock uncertainty           -0.302    22.859    
    OLOGIC_X1Y265        FDRE (Setup_fdre_C_R)       -0.380    22.479    zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[28]
  -------------------------------------------------------------------
                         required time                         22.479    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 11.120    

Slack (MET) :             11.211ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.addr_cnt_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.044ns  (logic 0.302ns (3.754%)  route 7.742ns (96.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 22.983 - 20.000 ) 
    Source Clock Delay      (SCD):    3.108ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.622     3.108    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/s_axi_aclk
    SLICE_X56Y295        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.addr_cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y295        FDRE (Prop_fdre_C_Q)         0.259     3.367 f  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.addr_cnt_i_reg[0]/Q
                         net (fo=18, routed)          1.686     5.053    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STEER_I/DATAWIDTH_MATCH_GEN.addr_cnt_i_reg[0][1]
    SLICE_X28Y286        LUT4 (Prop_lut4_I2_O)        0.043     5.096 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STEER_I/mem_dq_o_reg[5]_i_1/O
                         net (fo=1, routed)           6.056    11.152    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/D[10]
    OLOGIC_X1Y254        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.606    22.983    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/s_axi_aclk
    OLOGIC_X1Y254        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[5]/C
                         clock pessimism              0.182    23.165    
                         clock uncertainty           -0.302    22.863    
    OLOGIC_X1Y254        FDRE (Setup_fdre_C_D)       -0.500    22.363    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.363    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 11.211    

Slack (MET) :             11.217ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_cen_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 0.567ns (7.199%)  route 7.309ns (92.801%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 22.983 - 20.000 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.784     3.270    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/s_axi_aclk
    SLICE_X53Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y303        FDRE (Prop_fdre_C_Q)         0.223     3.493 f  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=23, routed)          0.617     4.110    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_Mem_CS_d1_reg
    SLICE_X54Y298        LUT4 (Prop_lut4_I3_O)        0.043     4.153 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3/O
                         net (fo=2, routed)           0.352     4.505    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3_n_0
    SLICE_X55Y298        LUT2 (Prop_lut2_I1_O)        0.043     4.548 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_2/O
                         net (fo=15, routed)          0.538     5.086    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC
    SLICE_X57Y299        LUT6 (Prop_lut6_I0_O)        0.043     5.129 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/mem_oen_reg[0]_i_3/O
                         net (fo=2, routed)           0.251     5.380    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Bus2IP_RdReq_d1_reg_1
    SLICE_X57Y299        LUT6 (Prop_lut6_I0_O)        0.043     5.423 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_3/O
                         net (fo=4, routed)           0.263     5.685    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_3_n_0
    SLICE_X58Y299        LUT3 (Prop_lut3_I2_O)        0.043     5.728 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_break_reg_d1_i_1/O
                         net (fo=4, routed)           0.376     6.104    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_cen_cmb0
    SLICE_X58Y299        LUT6 (Prop_lut6_I4_O)        0.043     6.147 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_4/O
                         net (fo=2, routed)           0.112     6.260    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_4_n_0
    SLICE_X58Y299        LUT5 (Prop_lut5_I4_O)        0.043     6.303 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_2/O
                         net (fo=1, routed)           0.325     6.627    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_ce_reg[0]_i_2_n_0
    SLICE_X60Y299        LUT6 (Prop_lut6_I5_O)        0.043     6.670 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_cen_reg[0]_i_1/O
                         net (fo=1, routed)           4.476    11.146    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_CEN_cmb
    OLOGIC_X1Y298        FDSE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_cen_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.606    22.983    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/s_axi_aclk
    OLOGIC_X1Y298        FDSE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_cen_reg_reg[0]/C
                         clock pessimism              0.182    23.165    
                         clock uncertainty           -0.302    22.863    
    OLOGIC_X1Y298        FDSE (Setup_fdse_C_D)       -0.500    22.363    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_cen_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.363    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 11.217    

Slack (MET) :             11.252ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 0.388ns (4.879%)  route 7.565ns (95.121%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 22.973 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.782     3.268    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X54Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y303        FDRE (Prop_fdre_C_Q)         0.259     3.527 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/Q
                         net (fo=14, routed)          0.563     4.090    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_WrReq_emc
    SLICE_X58Y298        LUT2 (Prop_lut2_I0_O)        0.043     4.133 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/mem_a_int[0]_i_3/O
                         net (fo=13, routed)          0.364     4.496    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/bus2Mem_WrReq
    SLICE_X57Y300        LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/mem_a_int[0]_i_2/O
                         net (fo=15, routed)          0.682     5.221    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/p_84_in
    SLICE_X62Y295        LUT5 (Prop_lut5_I3_O)        0.043     5.264 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[0]_i_1/O
                         net (fo=26, routed)          5.957    11.221    zynq_design_1_i/axi_emc_1/U0/Mem_Addr_rst
    OLOGIC_X1Y272        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.596    22.973    zynq_design_1_i/axi_emc_1/U0/rdclk
    OLOGIC_X1Y272        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[20]/C
                         clock pessimism              0.182    23.155    
                         clock uncertainty           -0.302    22.853    
    OLOGIC_X1Y272        FDRE (Setup_fdre_C_R)       -0.380    22.473    zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[20]
  -------------------------------------------------------------------
                         required time                         22.473    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                 11.252    

Slack (MET) :             11.287ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 0.388ns (4.898%)  route 7.533ns (95.102%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 22.976 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.782     3.268    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X54Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y303        FDRE (Prop_fdre_C_Q)         0.259     3.527 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/Q
                         net (fo=14, routed)          0.563     4.090    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_WrReq_emc
    SLICE_X58Y298        LUT2 (Prop_lut2_I0_O)        0.043     4.133 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/mem_a_int[0]_i_3/O
                         net (fo=13, routed)          0.364     4.496    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/bus2Mem_WrReq
    SLICE_X57Y300        LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/mem_a_int[0]_i_2/O
                         net (fo=15, routed)          0.682     5.221    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/p_84_in
    SLICE_X62Y295        LUT5 (Prop_lut5_I3_O)        0.043     5.264 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[0]_i_1/O
                         net (fo=26, routed)          5.925    11.189    zynq_design_1_i/axi_emc_1/U0/Mem_Addr_rst
    OLOGIC_X1Y267        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.599    22.976    zynq_design_1_i/axi_emc_1/U0/rdclk
    OLOGIC_X1Y267        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[27]/C
                         clock pessimism              0.182    23.158    
                         clock uncertainty           -0.302    22.856    
    OLOGIC_X1Y267        FDRE (Setup_fdre_C_R)       -0.380    22.476    zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[27]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                 11.287    

Slack (MET) :             11.332ns  (required time - arrival time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 0.388ns (4.930%)  route 7.483ns (95.070%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 22.971 - 20.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.393     1.393    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.486 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.782     3.268    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/s_axi_aclk
    SLICE_X54Y303        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y303        FDRE (Prop_fdre_C_Q)         0.259     3.527 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_wr_req_reg_reg/Q
                         net (fo=14, routed)          0.563     4.090    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/Bus2IP_WrReq_emc
    SLICE_X58Y298        LUT2 (Prop_lut2_I0_O)        0.043     4.133 r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/mem_a_int[0]_i_3/O
                         net (fo=13, routed)          0.364     4.496    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/bus2Mem_WrReq
    SLICE_X57Y300        LUT6 (Prop_lut6_I1_O)        0.043     4.539 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/COUNTERS_I/THZCNT_I/mem_a_int[0]_i_2/O
                         net (fo=15, routed)          0.682     5.221    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/p_84_in
    SLICE_X62Y295        LUT5 (Prop_lut5_I3_O)        0.043     5.264 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_a_int[0]_i_1/O
                         net (fo=26, routed)          5.874    11.139    zynq_design_1_i/axi_emc_1/U0/Mem_Addr_rst
    OLOGIC_X1Y275        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.294    21.294    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.377 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.594    22.971    zynq_design_1_i/axi_emc_1/U0/rdclk
    OLOGIC_X1Y275        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[16]/C
                         clock pessimism              0.182    23.153    
                         clock uncertainty           -0.302    22.851    
    OLOGIC_X1Y275        FDRE (Setup_fdre_C_R)       -0.380    22.471    zynq_design_1_i/axi_emc_1/U0/mem_a_int_reg[16]
  -------------------------------------------------------------------
                         required time                         22.471    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                 11.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.857%)  route 0.101ns (50.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.823     1.612    zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y316        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y316        FDRE (Prop_fdre_C_Q)         0.100     1.712 r  zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.101     1.813    zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[18]
    SLICE_X34Y316        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.088     1.926    zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y316        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.282     1.644    
    SLICE_X34Y316        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.743    zynq_design_1_i/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].r_issuing_cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.157ns (34.288%)  route 0.301ns (65.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.749     1.538    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X39Y297        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y297        FDRE (Prop_fdre_C_Q)         0.091     1.629 r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]/Q
                         net (fo=8, routed)           0.301     1.930    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/chosen_reg[4][0]
    SLICE_X36Y303        LUT6 (Prop_lut6_I3_O)        0.066     1.996 r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/gen_master_slots[4].r_issuing_cnt[32]_i_1/O
                         net (fo=1, routed)           0.000     1.996    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi_n_4
    SLICE_X36Y303        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].r_issuing_cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.095     1.933    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X36Y303        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].r_issuing_cnt_reg[32]/C
                         clock pessimism             -0.097     1.836    
    SLICE_X36Y303        FDRE (Hold_fdre_C_D)         0.087     1.923    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].r_issuing_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.906%)  route 0.145ns (55.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.737     1.526    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/s_axi_aclk
    SLICE_X54Y287        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y287        FDRE (Prop_fdre_C_Q)         0.118     1.644 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[7]/Q
                         net (fo=1, routed)           0.145     1.789    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/in[31]
    SLICE_X52Y287        SRLC32E                                      r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.985     1.823    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y287        SRLC32E                                      r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32/CLK
                         clock pessimism             -0.262     1.561    
    SLICE_X52Y287        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.715    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.455%)  route 0.147ns (55.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.738     1.527    zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/s_axi_aclk
    SLICE_X54Y288        FDRE                                         r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y288        FDRE (Prop_fdre_C_Q)         0.118     1.645 r  zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data_reg[14]/Q
                         net (fo=1, routed)           0.147     1.792    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/in[22]
    SLICE_X52Y288        SRLC32E                                      r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.987     1.825    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y288        SRLC32E                                      r  zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32/CLK
                         clock pessimism             -0.262     1.563    
    SLICE_X52Y288        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.717    zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.818     1.607    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y321        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y321        FDRE (Prop_fdre_C_Q)         0.100     1.707 r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.103     1.810    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X38Y321        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.083     1.921    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y321        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.282     1.639    
    SLICE_X38Y321        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.734    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.907%)  route 0.099ns (52.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.829     1.618    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X43Y300        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y300        FDRE (Prop_fdre_C_Q)         0.091     1.709 r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[36]/Q
                         net (fo=2, routed)           0.099     1.808    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rid[1]
    SLICE_X41Y299        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.995     1.833    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X41Y299        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[36]/C
                         clock pessimism             -0.097     1.736    
    SLICE_X41Y299        FDRE (Hold_fdre_C_D)        -0.006     1.730    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.818     1.607    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y321        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y321        FDRE (Prop_fdre_C_Q)         0.100     1.707 r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.103     1.810    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X38Y321        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.083     1.921    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y321        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.282     1.639    
    SLICE_X38Y321        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.731    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.818     1.607    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X35Y321        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y321        FDRE (Prop_fdre_C_Q)         0.100     1.707 r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.095     1.802    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X34Y320        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.084     1.922    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y320        SRL16E                                       r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.302     1.620    
    SLICE_X34Y320        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.718    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.749     1.538    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X35Y298        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y298        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg[1]/Q
                         net (fo=1, routed)           0.055     1.693    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aresetn_d_reg_n_0_[1]
    SLICE_X34Y298        LUT6 (Prop_lut6_I0_O)        0.028     1.721 r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_i_1__7/O
                         net (fo=1, routed)           0.000     1.721    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_i_1__7_n_0
    SLICE_X34Y298        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.996     1.834    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X34Y298        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.285     1.549    
    SLICE_X34Y298        FDRE (Hold_fdre_C_D)         0.087     1.636    zynq_design_1_i/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        0.822     1.611    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X47Y313        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y313        FDRE (Prop_fdre_C_Q)         0.100     1.711 r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.767    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[4]
    SLICE_X46Y313        LUT5 (Prop_lut5_I2_O)        0.028     1.795 r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X46Y313        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    zynq_design_1_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3759, routed)        1.088     1.926    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X46Y313        FDRE                                         r  zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.304     1.622    
    SLICE_X46Y313        FDRE (Hold_fdre_C_D)         0.087     1.709    zynq_design_1_i/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zynq_design_1_i/processing_system7_1/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.408         20.000      18.591     BUFGCTRL_X0Y16  zynq_design_1_i/processing_system7_1/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y261   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y262   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y264   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y258   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y253   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y285   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y278   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y260   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.070         20.000      18.930     ILOGIC_X1Y255   zynq_design_1_i/axi_emc_1/U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y282   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y282   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y282   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y282   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__6/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X50Y280   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X50Y280   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X50Y280   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X50Y280   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X54Y284   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X54Y284   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y287   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y287   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__0/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y287   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__1/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y287   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__2/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y286   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__3/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y286   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y286   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__5/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X52Y286   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__6/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X44Y281   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         10.000      9.358      SLICE_X44Y281   zynq_design_1_i/axi_emc_1/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__0/CLK



