##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for PixelClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PixelClock:R vs. PixelClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                  | N/A                   | Target: 3.00 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                   | Target: 3.00 MHz   | 
Clock: CyBUS_CLK                | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: PixelClock               | Frequency: 45.53 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
PixelClock    PixelClock     41666.7          19701       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
HBLANK(0)_PAD  41889         PixelClock:R      
HSYNC(0)_PAD   43252         PixelClock:R      
LED5_4(0)_PAD  72884         CyBUS_CLK:R       
VBLANK(0)_PAD  37898         PixelClock:R      
VSYNC(0)_PAD   38138         PixelClock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for PixelClock
****************************************
Clock: PixelClock
Frequency: 45.53 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_4/main_0
Capture Clock  : Net_538_4/clock_0
Path slack     : 19701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18455
-------------------------------------   ----- 
End-of-path arrival time (ps)           18455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_4/main_0                    macrocell72   3389  18455  19701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PixelClock:R vs. PixelClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_4/main_0
Capture Clock  : Net_538_4/clock_0
Path slack     : 19701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18455
-------------------------------------   ----- 
End-of-path arrival time (ps)           18455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_4/main_0                    macrocell72   3389  18455  19701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_4/main_0
Capture Clock  : Net_538_4/clock_0
Path slack     : 19701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18455
-------------------------------------   ----- 
End-of-path arrival time (ps)           18455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_4/main_0                    macrocell72   3389  18455  19701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_3/main_0
Capture Clock  : Net_538_3/clock_0
Path slack     : 19701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18455
-------------------------------------   ----- 
End-of-path arrival time (ps)           18455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_3/main_0                    macrocell73   3389  18455  19701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_2/main_0
Capture Clock  : Net_538_2/clock_0
Path slack     : 19701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18455
-------------------------------------   ----- 
End-of-path arrival time (ps)           18455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_2/main_0                    macrocell74   3389  18455  19701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_1/main_0
Capture Clock  : Net_538_1/clock_0
Path slack     : 19701p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18455
-------------------------------------   ----- 
End-of-path arrival time (ps)           18455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_1/main_0                    macrocell75   3389  18455  19701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_8/main_0
Capture Clock  : Net_538_8/clock_0
Path slack     : 19714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18443
-------------------------------------   ----- 
End-of-path arrival time (ps)           18443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_8/main_0                    macrocell68   3377  18443  19714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_0/main_0
Capture Clock  : Net_538_0/clock_0
Path slack     : 19714p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18443
-------------------------------------   ----- 
End-of-path arrival time (ps)           18443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_0/main_0                    macrocell76   3377  18443  19714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_9/main_0
Capture Clock  : Net_538_9/clock_0
Path slack     : 19845p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18312
-------------------------------------   ----- 
End-of-path arrival time (ps)           18312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_9/main_0                    macrocell67   3245  18312  19845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_7/main_0
Capture Clock  : Net_538_7/clock_0
Path slack     : 19871p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_7/main_0                    macrocell69   3219  18285  19871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_6/main_0
Capture Clock  : Net_538_6/clock_0
Path slack     : 19871p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_6/main_0                    macrocell70   3219  18285  19871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_5/main_0
Capture Clock  : Net_538_5/clock_0
Path slack     : 19871p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/main_3  macrocell33   4292   5542  19701  RISE       1
\MODULE_4:g1:a0:gx:u0:eq_7\/q       macrocell33   3350   8892  19701  RISE       1
Net_586/main_2                      macrocell3    2825  11716  19701  RISE       1
Net_586/q                           macrocell3    3350  15066  19701  RISE       1
Net_538_5/main_0                    macrocell71   3219  18285  19871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_4/main_0
Capture Clock  : Net_529_4/clock_0
Path slack     : 25536p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12620
-------------------------------------   ----- 
End-of-path arrival time (ps)           12620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
CharClk/main_2    macrocell6    3125   4375  25536  RISE       1
CharClk/q         macrocell6    3350   7725  25536  RISE       1
Net_529_4/main_0  macrocell62   4895  12620  25536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_9/main_4
Capture Clock  : Net_538_9/clock_0
Path slack     : 25585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12571
-------------------------------------   ----- 
End-of-path arrival time (ps)           12571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                                                 macrocell72   1250   1250  19701  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell29   4736   5986  25585  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell29   3350   9336  25585  RISE       1
Net_538_9/main_4                                            macrocell67   3235  12571  25585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_8/main_3
Capture Clock  : Net_538_8/clock_0
Path slack     : 25616p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12541
-------------------------------------   ----- 
End-of-path arrival time (ps)           12541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                                                 macrocell72   1250   1250  19701  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_3  macrocell29   4736   5986  25585  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell29   3350   9336  25585  RISE       1
Net_538_8/main_3                                            macrocell68   3205  12541  25616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_5/main_1
Capture Clock  : Net_529_5/clock_0
Path slack     : 26140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_529_5/main_1  macrocell61   3699  12017  26140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_0/main_1
Capture Clock  : Net_529_0/clock_0
Path slack     : 26140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_529_0/main_1  macrocell66   3699  12017  26140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_9/main_1
Capture Clock  : Net_538_9/clock_0
Path slack     : 26140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12017
-------------------------------------   ----- 
End-of-path arrival time (ps)           12017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_9/main_1  macrocell67   3699  12017  26140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_4/main_1
Capture Clock  : Net_538_4/clock_0
Path slack     : 26156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_4/main_1  macrocell72   3683  12001  26156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_3/main_1
Capture Clock  : Net_538_3/clock_0
Path slack     : 26156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_3/main_1  macrocell73   3683  12001  26156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_2/main_1
Capture Clock  : Net_538_2/clock_0
Path slack     : 26156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_2/main_1  macrocell74   3683  12001  26156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_1/main_1
Capture Clock  : Net_538_1/clock_0
Path slack     : 26156p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_1/main_1  macrocell75   3683  12001  26156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_6/main_1
Capture Clock  : Net_529_6/clock_0
Path slack     : 26157p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_529_6/main_1  macrocell60   3683  12000  26157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_4/main_1
Capture Clock  : Net_529_4/clock_0
Path slack     : 26165p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11991
-------------------------------------   ----- 
End-of-path arrival time (ps)           11991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_529_4/main_1  macrocell62   3674  11991  26165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_8/main_1
Capture Clock  : Net_538_8/clock_0
Path slack     : 26165p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11991
-------------------------------------   ----- 
End-of-path arrival time (ps)           11991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_8/main_1  macrocell68   3674  11991  26165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_0/main_1
Capture Clock  : Net_538_0/clock_0
Path slack     : 26165p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11991
-------------------------------------   ----- 
End-of-path arrival time (ps)           11991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_0/main_1  macrocell76   3674  11991  26165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_3/main_0
Capture Clock  : Net_529_3/clock_0
Path slack     : 26417p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
CharClk/main_2    macrocell6    3125   4375  25536  RISE       1
CharClk/q         macrocell6    3350   7725  25536  RISE       1
Net_529_3/main_0  macrocell63   4015  11740  26417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_2/main_0
Capture Clock  : Net_529_2/clock_0
Path slack     : 26417p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
CharClk/main_2    macrocell6    3125   4375  25536  RISE       1
CharClk/q         macrocell6    3350   7725  25536  RISE       1
Net_529_2/main_0  macrocell64   4015  11740  26417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_1/main_0
Capture Clock  : Net_529_1/clock_0
Path slack     : 26417p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11740
-------------------------------------   ----- 
End-of-path arrival time (ps)           11740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
CharClk/main_2    macrocell6    3125   4375  25536  RISE       1
CharClk/q         macrocell6    3350   7725  25536  RISE       1
Net_529_1/main_0  macrocell65   4015  11740  26417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_7/main_1
Capture Clock  : Net_538_7/clock_0
Path slack     : 26455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11702
-------------------------------------   ----- 
End-of-path arrival time (ps)           11702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_7/main_1  macrocell69   3384  11702  26455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_6/main_1
Capture Clock  : Net_538_6/clock_0
Path slack     : 26455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11702
-------------------------------------   ----- 
End-of-path arrival time (ps)           11702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_6/main_1  macrocell70   3384  11702  26455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_538_5/main_1
Capture Clock  : Net_538_5/clock_0
Path slack     : 26455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11702
-------------------------------------   ----- 
End-of-path arrival time (ps)           11702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_538_5/main_1  macrocell71   3384  11702  26455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_3/main_1
Capture Clock  : Net_529_3/clock_0
Path slack     : 27219p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_529_3/main_1  macrocell63   2620  10938  27219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_2/main_1
Capture Clock  : Net_529_2/clock_0
Path slack     : 27219p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_529_2/main_1  macrocell64   2620  10938  27219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_1/main_1
Capture Clock  : Net_529_1/clock_0
Path slack     : 27219p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
lineClk/main_2    macrocell7    3717   4967  26140  RISE       1
lineClk/q         macrocell7    3350   8317  26140  RISE       1
Net_529_1/main_1  macrocell65   2620  10938  27219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_6/main_0
Capture Clock  : Net_529_6/clock_0
Path slack     : 27342p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10814
-------------------------------------   ----- 
End-of-path arrival time (ps)           10814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
CharClk/main_2    macrocell6    3125   4375  25536  RISE       1
CharClk/q         macrocell6    3350   7725  25536  RISE       1
Net_529_6/main_0  macrocell60   3090  10814  27342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_5/main_0
Capture Clock  : Net_529_5/clock_0
Path slack     : 27352p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10805
-------------------------------------   ----- 
End-of-path arrival time (ps)           10805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
CharClk/main_2    macrocell6    3125   4375  25536  RISE       1
CharClk/q         macrocell6    3350   7725  25536  RISE       1
Net_529_5/main_0  macrocell61   3080  10805  27352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_0/main_0
Capture Clock  : Net_529_0/clock_0
Path slack     : 27352p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10805
-------------------------------------   ----- 
End-of-path arrival time (ps)           10805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
CharClk/main_2    macrocell6    3125   4375  25536  RISE       1
CharClk/q         macrocell6    3350   7725  25536  RISE       1
Net_529_0/main_0  macrocell66   3080  10805  27352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_5/main_6
Capture Clock  : Net_529_5/clock_0
Path slack     : 31276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  26338  RISE       1
Net_529_5/main_6  macrocell61   5630   6880  31276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_538_9/main_3
Capture Clock  : Net_538_9/clock_0
Path slack     : 31522p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q       macrocell68   1250   1250  26429  RISE       1
Net_538_9/main_3  macrocell67   5384   6634  31522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_6/main_7
Capture Clock  : Net_529_6/clock_0
Path slack     : 31584p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6573
-------------------------------------   ---- 
End-of-path arrival time (ps)           6573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  26338  RISE       1
Net_529_6/main_7  macrocell60   5323   6573  31584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_5/main_3
Capture Clock  : Net_529_5/clock_0
Path slack     : 31690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
Net_529_5/main_3  macrocell61   5217   6467  31690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_6/main_4
Capture Clock  : Net_529_6/clock_0
Path slack     : 31707p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
Net_529_6/main_4  macrocell60   5199   6449  31707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_538_8/main_2
Capture Clock  : Net_538_8/clock_0
Path slack     : 31741p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q       macrocell68   1250   1250  26429  RISE       1
Net_538_8/main_2  macrocell68   5166   6416  31741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_6/main_6
Capture Clock  : Net_529_6/clock_0
Path slack     : 31879p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  27239  RISE       1
Net_529_6/main_6  macrocell60   5028   6278  31879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_4/main_6
Capture Clock  : Net_529_4/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  26158  RISE       1
Net_529_4/main_6  macrocell62   4579   5829  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_5/main_5
Capture Clock  : Net_529_5/clock_0
Path slack     : 32449p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  27239  RISE       1
Net_529_5/main_5  macrocell61   4458   5708  32449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_7/main_5
Capture Clock  : Net_538_7/clock_0
Path slack     : 32615p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  19701  RISE       1
Net_538_7/main_5  macrocell69   4292   5542  32615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_6/main_4
Capture Clock  : Net_538_6/clock_0
Path slack     : 32615p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  19701  RISE       1
Net_538_6/main_4  macrocell70   4292   5542  32615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_5/main_3
Capture Clock  : Net_538_5/clock_0
Path slack     : 32615p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  19701  RISE       1
Net_538_5/main_3  macrocell71   4292   5542  32615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_4/main_5
Capture Clock  : Net_538_4/clock_0
Path slack     : 32616p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  20223  RISE       1
Net_538_4/main_5  macrocell72   4290   5540  32616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_3/main_4
Capture Clock  : Net_538_3/clock_0
Path slack     : 32616p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  20223  RISE       1
Net_538_3/main_4  macrocell73   4290   5540  32616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_2/main_3
Capture Clock  : Net_538_2/clock_0
Path slack     : 32616p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  20223  RISE       1
Net_538_2/main_3  macrocell74   4290   5540  32616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_1/main_2
Capture Clock  : Net_538_1/clock_0
Path slack     : 32616p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  20223  RISE       1
Net_538_1/main_2  macrocell75   4290   5540  32616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_655_2/main_1
Capture Clock  : Net_655_2/clock_0
Path slack     : 33036p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
Net_655_2/main_1  macrocell57   3870   5120  33036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_2/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_7/main_8
Capture Clock  : Net_538_7/clock_0
Path slack     : 33136p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  20223  RISE       1
Net_538_7/main_8  macrocell69   3770   5020  33136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_6/main_7
Capture Clock  : Net_538_6/clock_0
Path slack     : 33136p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  20223  RISE       1
Net_538_6/main_7  macrocell70   3770   5020  33136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_5/main_6
Capture Clock  : Net_538_5/clock_0
Path slack     : 33136p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  20223  RISE       1
Net_538_5/main_6  macrocell71   3770   5020  33136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_4/main_2
Capture Clock  : Net_538_4/clock_0
Path slack     : 33139p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  19701  RISE       1
Net_538_4/main_2  macrocell72   3768   5018  33139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_5/main_4
Capture Clock  : Net_529_5/clock_0
Path slack     : 33192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  27223  RISE       1
Net_529_5/main_4  macrocell61   3715   4965  33192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_3/main_5
Capture Clock  : Net_529_3/clock_0
Path slack     : 33207p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  26158  RISE       1
Net_529_3/main_5  macrocell63   3699   4949  33207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_2/main_4
Capture Clock  : Net_529_2/clock_0
Path slack     : 33207p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  26158  RISE       1
Net_529_2/main_4  macrocell64   3699   4949  33207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_1/main_3
Capture Clock  : Net_529_1/clock_0
Path slack     : 33207p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  26158  RISE       1
Net_529_1/main_3  macrocell65   3699   4949  33207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_6/main_5
Capture Clock  : Net_529_6/clock_0
Path slack     : 33212p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4944
-------------------------------------   ---- 
End-of-path arrival time (ps)           4944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  27223  RISE       1
Net_529_6/main_5  macrocell60   3694   4944  33212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_4/main_5
Capture Clock  : Net_529_4/clock_0
Path slack     : 33215p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  26338  RISE       1
Net_529_4/main_5  macrocell62   3692   4942  33215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_9/q
Path End       : Net_538_9/main_2
Capture Clock  : Net_538_9/clock_0
Path slack     : 33275p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_9/q       macrocell67   1250   1250  26041  RISE       1
Net_538_9/main_2  macrocell67   3631   4881  33275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_3/main_4
Capture Clock  : Net_529_3/clock_0
Path slack     : 33387p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  26338  RISE       1
Net_529_3/main_4  macrocell63   3519   4769  33387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_2/main_3
Capture Clock  : Net_529_2/clock_0
Path slack     : 33387p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  26338  RISE       1
Net_529_2/main_3  macrocell64   3519   4769  33387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_1/main_2
Capture Clock  : Net_529_1/clock_0
Path slack     : 33387p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  26338  RISE       1
Net_529_1/main_2  macrocell65   3519   4769  33387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_4/main_3
Capture Clock  : Net_529_4/clock_0
Path slack     : 33550p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  27223  RISE       1
Net_529_4/main_3  macrocell62   3357   4607  33550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_4/main_4
Capture Clock  : Net_529_4/clock_0
Path slack     : 33560p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  27239  RISE       1
Net_529_4/main_4  macrocell62   3347   4597  33560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_0/main_2
Capture Clock  : Net_538_0/clock_0
Path slack     : 33619p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_0/main_2  macrocell76   3287   4537  33619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_7/main_9
Capture Clock  : Net_538_7/clock_0
Path slack     : 33626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_7/main_9  macrocell69   3281   4531  33626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_6/main_8
Capture Clock  : Net_538_6/clock_0
Path slack     : 33626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_6/main_8  macrocell70   3281   4531  33626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_5/main_7
Capture Clock  : Net_538_5/clock_0
Path slack     : 33626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_5/main_7  macrocell71   3281   4531  33626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_1/q
Path End       : Net_655_2/main_0
Capture Clock  : Net_655_2/clock_0
Path slack     : 33720p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_1/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_1/q       macrocell58   1250   1250  26375  RISE       1
Net_655_2/main_0  macrocell57   3187   4437  33720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_2/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_655_1/main_0
Capture Clock  : Net_655_1/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25536  RISE       1
Net_655_1/main_0  macrocell58   3131   4381  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_1/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_4/main_6
Capture Clock  : Net_538_4/clock_0
Path slack     : 33783p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_4/main_6  macrocell72   3124   4374  33783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_3/main_5
Capture Clock  : Net_538_3/clock_0
Path slack     : 33783p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_3/main_5  macrocell73   3124   4374  33783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_2/main_4
Capture Clock  : Net_538_2/clock_0
Path slack     : 33783p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_2/main_4  macrocell74   3124   4374  33783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_1/main_3
Capture Clock  : Net_538_1/clock_0
Path slack     : 33783p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  20713  RISE       1
Net_538_1/main_3  macrocell75   3124   4374  33783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_5/main_7
Capture Clock  : Net_529_5/clock_0
Path slack     : 34098p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  26158  RISE       1
Net_529_5/main_7  macrocell61   2808   4058  34098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_0/main_2
Capture Clock  : Net_529_0/clock_0
Path slack     : 34098p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  26158  RISE       1
Net_529_0/main_2  macrocell66   2808   4058  34098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_5/q
Path End       : Net_529_5/main_2
Capture Clock  : Net_529_5/clock_0
Path slack     : 34108p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_5/q       macrocell61   1250   1250  26144  RISE       1
Net_529_5/main_2  macrocell61   2799   4049  34108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_5/q
Path End       : Net_529_6/main_3
Capture Clock  : Net_529_6/clock_0
Path slack     : 34120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_5/q       macrocell61   1250   1250  26144  RISE       1
Net_529_6/main_3  macrocell60   2787   4037  34120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_6/main_8
Capture Clock  : Net_529_6/clock_0
Path slack     : 34133p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  26158  RISE       1
Net_529_6/main_8  macrocell60   2774   4024  34133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_4/main_4
Capture Clock  : Net_538_4/clock_0
Path slack     : 34195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21287  RISE       1
Net_538_4/main_4  macrocell72   2711   3961  34195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_3/main_3
Capture Clock  : Net_538_3/clock_0
Path slack     : 34195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21287  RISE       1
Net_538_3/main_3  macrocell73   2711   3961  34195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_2/main_2
Capture Clock  : Net_538_2/clock_0
Path slack     : 34195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21287  RISE       1
Net_538_2/main_2  macrocell74   2711   3961  34195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_7/main_7
Capture Clock  : Net_538_7/clock_0
Path slack     : 34200p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21287  RISE       1
Net_538_7/main_7  macrocell69   2707   3957  34200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_6/main_6
Capture Clock  : Net_538_6/clock_0
Path slack     : 34200p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21287  RISE       1
Net_538_6/main_6  macrocell70   2707   3957  34200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_5/main_5
Capture Clock  : Net_538_5/clock_0
Path slack     : 34200p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21287  RISE       1
Net_538_5/main_5  macrocell71   2707   3957  34200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_4/main_3
Capture Clock  : Net_538_4/clock_0
Path slack     : 34211p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21314  RISE       1
Net_538_4/main_3  macrocell72   2695   3945  34211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_3/main_2
Capture Clock  : Net_538_3/clock_0
Path slack     : 34211p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21314  RISE       1
Net_538_3/main_2  macrocell73   2695   3945  34211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_7/main_6
Capture Clock  : Net_538_7/clock_0
Path slack     : 34228p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21314  RISE       1
Net_538_7/main_6  macrocell69   2679   3929  34228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_6/main_5
Capture Clock  : Net_538_6/clock_0
Path slack     : 34228p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21314  RISE       1
Net_538_6/main_5  macrocell70   2679   3929  34228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_5/main_4
Capture Clock  : Net_538_5/clock_0
Path slack     : 34228p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21314  RISE       1
Net_538_5/main_4  macrocell71   2679   3929  34228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_6/q
Path End       : Net_529_6/main_2
Capture Clock  : Net_529_6/clock_0
Path slack     : 34258p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_6/q       macrocell60   1250   1250  26281  RISE       1
Net_529_6/main_2  macrocell60   2648   3898  34258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_3/main_2
Capture Clock  : Net_529_3/clock_0
Path slack     : 34272p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  27223  RISE       1
Net_529_3/main_2  macrocell63   2634   3884  34272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_3/main_3
Capture Clock  : Net_529_3/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  27239  RISE       1
Net_529_3/main_3  macrocell63   2619   3869  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_2/main_2
Capture Clock  : Net_529_2/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  27239  RISE       1
Net_529_2/main_2  macrocell64   2619   3869  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_7/q
Path End       : Net_538_7/main_2
Capture Clock  : Net_538_7/clock_0
Path slack     : 34364p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_7/q       macrocell69   1250   1250  21451  RISE       1
Net_538_7/main_2  macrocell69   2542   3792  34364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_5/q
Path End       : Net_538_7/main_4
Capture Clock  : Net_538_7/clock_0
Path slack     : 34381p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_5/q       macrocell71   1250   1250  21468  RISE       1
Net_538_7/main_4  macrocell69   2525   3775  34381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_5/q
Path End       : Net_538_6/main_3
Capture Clock  : Net_538_6/clock_0
Path slack     : 34381p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_5/q       macrocell71   1250   1250  21468  RISE       1
Net_538_6/main_3  macrocell70   2525   3775  34381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_5/q
Path End       : Net_538_5/main_2
Capture Clock  : Net_538_5/clock_0
Path slack     : 34381p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_5/q       macrocell71   1250   1250  21468  RISE       1
Net_538_5/main_2  macrocell71   2525   3775  34381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_6/q
Path End       : Net_538_7/main_3
Capture Clock  : Net_538_7/clock_0
Path slack     : 34392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_6/q       macrocell70   1250   1250  21479  RISE       1
Net_538_7/main_3  macrocell69   2514   3764  34392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_6/q
Path End       : Net_538_6/main_2
Capture Clock  : Net_538_6/clock_0
Path slack     : 34392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_6/q       macrocell70   1250   1250  21479  RISE       1
Net_538_6/main_2  macrocell70   2514   3764  34392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_4/main_2
Capture Clock  : Net_529_4/clock_0
Path slack     : 34683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  26140  RISE       1
Net_529_4/main_2  macrocell62   2224   3474  34683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

