Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Fri Dec 13 14:57:41 2024
| Host              : Benji-ProArt running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                   Violations  
---------  --------  ----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert  6           
TIMING-16  Warning   Large setup violation         1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.265   -29319.174                  42357               125213        0.010        0.000                      0               125213        0.166        0.000                       0                 52531  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -2.265   -29319.174                  42357               125021        0.010        0.000                      0               125021        0.166        0.000                       0                 52531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 1.287        0.000                      0                  192        0.245        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :        42357  Failing Endpoints,  Worst Slack       -2.265ns,  Total Violation   -29319.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.265ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 3.899ns (70.853%)  route 1.604ns (29.147%))
  Logic Levels:           11  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 6.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.584ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.853ns (routing 1.450ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.078     3.345    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/ap_clk
    SLICE_X20Y87         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.463 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/Q
                         net (fo=2, routed)           0.245     3.708    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[9]
    DSP48E2_X5Y35        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_ACOUT[9])
                                                      0.512     4.220 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[9]
                         net (fo=1, routed)           0.970     5.190    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[9]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[9]_A2_DATA[9])
                                                      0.371     5.561 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     5.561    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     5.675 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     5.675    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     6.375 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     6.375    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<30>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     6.442 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     6.442    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<30>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     7.169 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.169    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.336 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.350    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.739     8.089 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     8.089    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     8.235 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.176     8.411    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
    SLICE_X20Y93         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.138     8.549 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.151     8.700    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
    SLICE_X20Y93         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     8.800 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.048     8.848    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X20Y93         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.853     6.402    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y93         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.240     6.642    
                         clock uncertainty           -0.104     6.539    
    SLICE_X20Y93         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     6.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                 -2.265    

Slack (VIOLATED) :        -2.242ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 3.885ns (71.975%)  route 1.513ns (28.025%))
  Logic Levels:           10  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 6.320 - 3.333 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.584ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.450ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.078     3.345    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/ap_clk
    SLICE_X20Y87         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.463 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/Q
                         net (fo=2, routed)           0.245     3.708    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[9]
    DSP48E2_X5Y35        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_ACOUT[9])
                                                      0.512     4.220 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[9]
                         net (fo=1, routed)           0.970     5.190    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[9]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[9]_A2_DATA[9])
                                                      0.371     5.561 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     5.561    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     5.675 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     5.675    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     6.375 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     6.375    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<30>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     6.442 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     6.442    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<30>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     7.169 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.169    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.336 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.350    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[21])
                                                      0.739     8.089 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     8.089    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.146     8.235 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=2, routed)           0.217     8.452    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][14]
    SLICE_X19Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.224     8.676 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[14]_i_1/O
                         net (fo=1, routed)           0.067     8.743    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[14]
    SLICE_X19Y92         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.771     6.320    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X19Y92         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism              0.240     6.561    
                         clock uncertainty           -0.104     6.457    
    SLICE_X19Y92         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     6.501    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                          6.501    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 -2.242    

Slack (VIOLATED) :        -2.240ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 3.846ns (71.408%)  route 1.540ns (28.592%))
  Logic Levels:           10  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 6.311 - 3.333 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.584ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.762ns (routing 1.450ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.078     3.345    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/ap_clk
    SLICE_X20Y87         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.463 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/Q
                         net (fo=2, routed)           0.245     3.708    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[9]
    DSP48E2_X5Y35        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_ACOUT[9])
                                                      0.512     4.220 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[9]
                         net (fo=1, routed)           0.970     5.190    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[9]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[9]_A2_DATA[9])
                                                      0.371     5.561 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     5.561    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     5.675 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     5.675    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     6.375 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     6.375    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<30>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     6.442 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     6.442    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<30>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     7.169 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.169    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.336 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.350    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.739     8.089 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.089    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     8.235 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.215     8.450    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][6]
    SLICE_X21Y91         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.185     8.635 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[6]_i_1/O
                         net (fo=1, routed)           0.096     8.731    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[6]
    SLICE_X21Y91         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.762     6.311    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X21Y91         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                         clock pessimism              0.241     6.552    
                         clock uncertainty           -0.104     6.448    
    SLICE_X21Y91         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     6.491    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]
  -------------------------------------------------------------------
                         required time                          6.491    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                 -2.240    

Slack (VIOLATED) :        -2.237ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 3.813ns (69.610%)  route 1.665ns (30.390%))
  Logic Levels:           11  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 6.404 - 3.333 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.584ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.450ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.078     3.345    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/ap_clk
    SLICE_X20Y87         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.463 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/Q
                         net (fo=2, routed)           0.245     3.708    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[9]
    DSP48E2_X5Y35        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_ACOUT[9])
                                                      0.512     4.220 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[9]
                         net (fo=1, routed)           0.970     5.190    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[9]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[9]_A2_DATA[9])
                                                      0.371     5.561 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     5.561    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     5.675 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     5.675    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     6.375 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     6.375    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<30>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     6.442 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     6.442    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<30>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     7.169 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.169    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.336 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.350    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     8.089 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     8.089    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     8.235 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=4, routed)           0.237     8.473    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X20Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     8.530 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=5, routed)           0.161     8.691    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X20Y94         LUT5 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.095     8.786 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, routed)           0.037     8.823    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]_0
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.855     6.404    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.240     6.644    
                         clock uncertainty           -0.104     6.541    
    SLICE_X20Y94         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     6.586    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                 -2.237    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 3.797ns (69.234%)  route 1.687ns (30.766%))
  Logic Levels:           11  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 6.284 - 3.333 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.584ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.735ns (routing 1.450ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.941     3.208    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/ap_clk
    SLICE_X28Y147        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y147        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.322 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/Q
                         net (fo=2, routed)           0.241     3.563    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[13]
    DSP48E2_X7Y59        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[13]_ACOUT[13])
                                                      0.512     4.075 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[13]
                         net (fo=1, routed)           0.975     5.050    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[13]_A2_DATA[13])
                                                      0.371     5.421 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     5.421    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.114     5.535 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     5.535    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[34])
                                                      0.700     6.235 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     6.235    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<34>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.067     6.302 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     6.302    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<34>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.727     7.029 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.029    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.196 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.210    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     7.949 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     8.095 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.208     8.304    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X29Y153        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     8.361 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3_replica/O
                         net (fo=4, routed)           0.176     8.536    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_0_repN_6_alias
    SLICE_X28Y152        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     8.619 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.073     8.692    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.735     6.284    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.240     6.524    
                         clock uncertainty           -0.104     6.420    
    SLICE_X28Y152        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     6.464    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 3.848ns (70.304%)  route 1.625ns (29.696%))
  Logic Levels:           11  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns = ( 6.281 - 3.333 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.584ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.732ns (routing 1.450ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.941     3.208    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/ap_clk
    SLICE_X28Y147        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y147        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.322 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/Q
                         net (fo=2, routed)           0.241     3.563    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[13]
    DSP48E2_X7Y59        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[13]_ACOUT[13])
                                                      0.512     4.075 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[13]
                         net (fo=1, routed)           0.975     5.050    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[13]_A2_DATA[13])
                                                      0.371     5.421 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     5.421    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.114     5.535 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     5.535    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[34])
                                                      0.700     6.235 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     6.235    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<34>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.067     6.302 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     6.302    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<34>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.727     7.029 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.029    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.196 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.210    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     7.949 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     8.095 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.245     8.341    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X28Y154        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     8.398 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=1, routed)           0.054     8.452    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X28Y154        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     8.586 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.096     8.682    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X28Y154        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.732     6.281    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y154        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.240     6.521    
                         clock uncertainty           -0.104     6.417    
    SLICE_X28Y154        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     6.460    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.220ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 3.794ns (70.238%)  route 1.608ns (29.762%))
  Logic Levels:           10  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.210 - 3.333 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.584ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.661ns (routing 1.450ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.941     3.208    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/ap_clk
    SLICE_X28Y147        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y147        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.322 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/Q
                         net (fo=2, routed)           0.241     3.563    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[13]
    DSP48E2_X7Y59        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[13]_ACOUT[13])
                                                      0.512     4.075 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[13]
                         net (fo=1, routed)           0.975     5.050    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[13]_A2_DATA[13])
                                                      0.371     5.421 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     5.421    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.114     5.535 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     5.535    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[34])
                                                      0.700     6.235 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     6.235    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<34>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.067     6.302 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     6.302    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<34>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.727     7.029 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.029    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.196 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.210    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[23])
                                                      0.739     7.949 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     7.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.146     8.095 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.297     8.392    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][16]
    SLICE_X29Y152        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.137     8.529 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[17]_i_1/O
                         net (fo=1, routed)           0.081     8.610    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[17]
    SLICE_X29Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.661     6.210    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X29Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                         clock pessimism              0.240     6.450    
                         clock uncertainty           -0.104     6.347    
    SLICE_X29Y152        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     6.390    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[17]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                 -2.220    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 3.774ns (69.241%)  route 1.677ns (30.759%))
  Logic Levels:           11  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 6.404 - 3.333 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.584ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.450ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.078     3.345    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/ap_clk
    SLICE_X20Y87         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.463 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/Q
                         net (fo=2, routed)           0.245     3.708    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[9]
    DSP48E2_X5Y35        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_ACOUT[9])
                                                      0.512     4.220 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[9]
                         net (fo=1, routed)           0.970     5.190    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[9]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[9]_A2_DATA[9])
                                                      0.371     5.561 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     5.561    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     5.675 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     5.675    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     6.375 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     6.375    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<30>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     6.442 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     6.442    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<30>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     7.169 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.169    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.336 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.350    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     8.089 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     8.089    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     8.235 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=4, routed)           0.237     8.473    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X20Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     8.530 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=5, routed)           0.114     8.644    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X20Y94         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.056     8.700 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.096     8.796    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.855     6.404    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                         clock pessimism              0.240     6.644    
                         clock uncertainty           -0.104     6.541    
    SLICE_X20Y94         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     6.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.210ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 3.774ns (69.267%)  route 1.675ns (30.733%))
  Logic Levels:           11  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 6.404 - 3.333 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.584ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.450ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.078     3.345    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/ap_clk
    SLICE_X20Y87         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.463 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/din0_buf1_reg[9]/Q
                         net (fo=2, routed)           0.245     3.708    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[9]
    DSP48E2_X5Y35        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_ACOUT[9])
                                                      0.512     4.220 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[9]
                         net (fo=1, routed)           0.970     5.190    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[9]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[9]_A2_DATA[9])
                                                      0.371     5.561 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     5.561    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     5.675 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     5.675    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[30])
                                                      0.700     6.375 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[30]
                         net (fo=1, routed)           0.000     6.375    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<30>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[30]_U_DATA[30])
                                                      0.067     6.442 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[30]
                         net (fo=1, routed)           0.000     6.442    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<30>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[30]_ALU_OUT[47])
                                                      0.727     7.169 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.169    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.336 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.350    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     8.089 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     8.089    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     8.235 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=4, routed)           0.237     8.473    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X20Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     8.530 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=5, routed)           0.113     8.643    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X20Y94         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     8.699 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, routed)           0.095     8.794    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]_0
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.855     6.404    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
                         clock pessimism              0.240     6.644    
                         clock uncertainty           -0.104     6.541    
    SLICE_X20Y94         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     6.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 -2.210    

Slack (VIOLATED) :        -2.209ns  (required time - arrival time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 3.843ns (70.334%)  route 1.621ns (29.666%))
  Logic Levels:           10  (DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 6.284 - 3.333 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.584ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.735ns (routing 1.450ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.941     3.208    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/ap_clk
    SLICE_X28Y147        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y147        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.322 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/din0_buf1_reg[13]/Q
                         net (fo=2, routed)           0.241     3.563    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[13]
    DSP48E2_X7Y59        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[13]_ACOUT[13])
                                                      0.512     4.075 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[13]
                         net (fo=1, routed)           0.975     5.050    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[13]_A2_DATA[13])
                                                      0.371     5.421 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     5.421    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.114     5.535 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     5.535    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[34])
                                                      0.700     6.235 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[34]
                         net (fo=1, routed)           0.000     6.235    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<34>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[34]_U_DATA[34])
                                                      0.067     6.302 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[34]
                         net (fo=1, routed)           0.000     6.302    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<34>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[34]_ALU_OUT[47])
                                                      0.727     7.029 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.029    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     7.196 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.210    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[43])
                                                      0.739     7.949 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[43]
                         net (fo=1, routed)           0.000     7.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<43>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[43]_P[43])
                                                      0.146     8.095 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[43]
                         net (fo=1, routed)           0.311     8.406    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[10]
    SLICE_X28Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     8.592 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[2]_i_1_comp/O
                         net (fo=1, routed)           0.080     8.672    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.735     6.284    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                         clock pessimism              0.240     6.524    
                         clock uncertainty           -0.104     6.420    
    SLICE_X28Y152        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     6.463    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                 -2.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/sum_19_reg_4514_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U217/din0_buf1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.115ns (49.784%)  route 0.116ns (50.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.631ns (routing 1.450ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.584ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.631     2.847    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X34Y62         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/sum_19_reg_4514_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.962 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/sum_19_reg_4514_reg[7]/Q
                         net (fo=1, routed)           0.116     3.078    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U217/sum_19_reg_4514[7]
    SLICE_X35Y62         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U217/din0_buf1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.935     3.202    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U217/ap_clk
    SLICE_X35Y62         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U217/din0_buf1_reg[7]/C
                         clock pessimism             -0.236     2.966    
    SLICE_X35Y62         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.068    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U217/din0_buf1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/A_local_27_U/q0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_27_load_reg_4704_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.778%)  route 0.113ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.209ns
    Source Clock Delay      (SCD):    2.858ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.642ns (routing 1.450ns, distribution 1.192ns)
  Clock Net Delay (Destination): 2.942ns (routing 1.584ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.642     2.858    design_1_i/matmul_optimized_0/inst/A_local_27_U/ap_clk
    SLICE_X34Y66         FDRE                                         r  design_1_i/matmul_optimized_0/inst/A_local_27_U/q0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.970 r  design_1_i/matmul_optimized_0/inst/A_local_27_U/q0_reg[18]/Q
                         net (fo=1, routed)           0.113     3.083    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_27_load_reg_4704_reg[31]_0[18]
    SLICE_X33Y66         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_27_load_reg_4704_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.942     3.209    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X33Y66         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_27_load_reg_4704_reg[18]/C
                         clock pessimism             -0.236     2.973    
    SLICE_X33Y66         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.074    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_27_load_reg_4704_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_38_reg_5089_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.114ns (49.565%)  route 0.116ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.360ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.784ns (routing 1.450ns, distribution 1.334ns)
  Clock Net Delay (Destination): 3.093ns (routing 1.584ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.784     3.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X17Y100        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_38_reg_5089_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     3.114 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_38_reg_5089_reg[24]/Q
                         net (fo=1, routed)           0.116     3.230    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/mul_38_reg_5089[24]
    SLICE_X15Y100        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.093     3.360    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/ap_clk
    SLICE_X15Y100        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[24]/C
                         clock pessimism             -0.240     3.119    
    SLICE_X15Y100        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.220    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U295/din1_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.114ns (50.893%)  route 0.110ns (49.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.796ns (routing 1.450ns, distribution 1.346ns)
  Clock Net Delay (Destination): 3.092ns (routing 1.584ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.796     3.012    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X19Y58         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     3.126 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[16]/Q
                         net (fo=1, routed)           0.110     3.236    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U295/din1_buf1_reg[31]_0[16]
    SLICE_X20Y58         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U295/din1_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.092     3.359    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U295/ap_clk
    SLICE_X20Y58         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U295/din1_buf1_reg[16]/C
                         clock pessimism             -0.234     3.124    
    SLICE_X20Y58         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     3.226    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U295/din1_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U272/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_10_reg_4249_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.112ns (36.482%)  route 0.195ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.646ns (routing 1.450ns, distribution 1.196ns)
  Clock Net Delay (Destination): 3.023ns (routing 1.584ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.646     2.862    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U272/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X40Y21         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U272/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.974 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U272/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[9]/Q
                         net (fo=1, routed)           0.195     3.169    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/r_tdata_37[9]
    SLICE_X42Y24         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_10_reg_4249_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.023     3.290    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X42Y24         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_10_reg_4249_reg[9]/C
                         clock pessimism             -0.233     3.056    
    SLICE_X42Y24         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.159    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_10_reg_4249_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.159    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/B_local_34_U/q0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.112ns (38.488%)  route 0.179ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.791ns (routing 1.450ns, distribution 1.341ns)
  Clock Net Delay (Destination): 3.108ns (routing 1.584ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.791     3.007    design_1_i/matmul_optimized_0/inst/B_local_34_U/ap_clk
    SLICE_X21Y57         FDRE                                         r  design_1_i/matmul_optimized_0/inst/B_local_34_U/q0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.119 r  design_1_i/matmul_optimized_0/inst/B_local_34_U/q0_reg[23]/Q
                         net (fo=1, routed)           0.179     3.298    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[31]_0[23]
    SLICE_X22Y60         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.108     3.375    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X22Y60         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[23]/C
                         clock pessimism             -0.188     3.187    
    SLICE_X22Y60         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     3.288    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_34_load_reg_4919_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/B_local_37_U/q0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_37_load_reg_5009_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.112ns (48.696%)  route 0.118ns (51.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.789ns (routing 1.450ns, distribution 1.339ns)
  Clock Net Delay (Destination): 3.096ns (routing 1.584ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.789     3.005    design_1_i/matmul_optimized_0/inst/B_local_37_U/ap_clk
    SLICE_X21Y69         FDRE                                         r  design_1_i/matmul_optimized_0/inst/B_local_37_U/q0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.117 r  design_1_i/matmul_optimized_0/inst/B_local_37_U/q0_reg[9]/Q
                         net (fo=1, routed)           0.118     3.235    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_37_load_reg_5009_reg[31]_0[9]
    SLICE_X20Y69         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_37_load_reg_5009_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.096     3.363    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X20Y69         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_37_load_reg_5009_reg[9]/C
                         clock pessimism             -0.240     3.123    
    SLICE_X20Y69         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     3.225    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/B_local_37_load_reg_5009_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/A_local_17_U/q0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_17_load_reg_4404_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.112ns (49.339%)  route 0.115ns (50.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.625ns (routing 1.450ns, distribution 1.175ns)
  Clock Net Delay (Destination): 2.919ns (routing 1.584ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.625     2.841    design_1_i/matmul_optimized_0/inst/A_local_17_U/ap_clk
    SLICE_X25Y38         FDRE                                         r  design_1_i/matmul_optimized_0/inst/A_local_17_U/q0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.953 r  design_1_i/matmul_optimized_0/inst/A_local_17_U/q0_reg[18]/Q
                         net (fo=1, routed)           0.115     3.068    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_17_load_reg_4404_reg[31]_0[18]
    SLICE_X24Y38         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_17_load_reg_4404_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.919     3.186    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X24Y38         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_17_load_reg_4404_reg[18]/C
                         clock pessimism             -0.230     2.956    
    SLICE_X24Y38         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     3.058    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/A_local_17_load_reg_4404_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U275/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_13_reg_4339_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.112ns (37.838%)  route 0.184ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.639ns (routing 1.450ns, distribution 1.189ns)
  Clock Net Delay (Destination): 3.005ns (routing 1.584ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.639     2.855    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U275/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X39Y48         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U275/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.967 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U275/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[17]/Q
                         net (fo=1, routed)           0.184     3.151    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/r_tdata_40[17]
    SLICE_X43Y49         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_13_reg_4339_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.005     3.272    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X43Y49         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_13_reg_4339_reg[17]/C
                         clock pessimism             -0.233     3.039    
    SLICE_X43Y49         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     3.141    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_13_reg_4339_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_38_reg_5089_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.114ns (49.351%)  route 0.117ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.782ns (routing 1.450ns, distribution 1.332ns)
  Clock Net Delay (Destination): 3.091ns (routing 1.584ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.782     2.998    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/ap_clk
    SLICE_X17Y98         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_38_reg_5089_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     3.112 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/mul_38_reg_5089_reg[21]/Q
                         net (fo=1, routed)           0.117     3.229    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/mul_38_reg_5089[21]
    SLICE_X15Y98         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.091     3.358    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/ap_clk
    SLICE_X15Y98         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[21]/C
                         clock pessimism             -0.240     3.117    
    SLICE_X15Y98         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.218    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U236/din1_buf1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         3.333       1.373      RAMB18_X0Y32  design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         3.333       1.373      RAMB18_X0Y32  design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.500         1.666       0.166      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.751ns  (logic 0.305ns (17.416%)  route 1.446ns (82.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 6.380 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.023     5.136    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X7Y86          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.831     6.380    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y86          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.240     6.620    
                         clock uncertainty           -0.104     6.516    
    SLICE_X7Y86          FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093     6.423    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.376 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.827     6.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.240     6.616    
                         clock uncertainty           -0.104     6.512    
    SLICE_X6Y88          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     6.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.376 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.827     6.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.240     6.616    
                         clock uncertainty           -0.104     6.512    
    SLICE_X6Y88          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     6.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.376 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.827     6.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.240     6.616    
                         clock uncertainty           -0.104     6.512    
    SLICE_X6Y88          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     6.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.376 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.827     6.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.240     6.616    
                         clock uncertainty           -0.104     6.512    
    SLICE_X6Y88          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093     6.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.376 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.827     6.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.240     6.616    
                         clock uncertainty           -0.104     6.512    
    SLICE_X6Y88          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     6.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.376 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.450ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.827     6.376    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.240     6.616    
                         clock uncertainty           -0.104     6.512    
    SLICE_X6Y88          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093     6.419    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.419    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 6.379 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.450ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.830     6.379    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.240     6.619    
                         clock uncertainty           -0.104     6.515    
    SLICE_X6Y88          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093     6.422    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 6.379 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.450ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.830     6.379    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.240     6.619    
                         clock uncertainty           -0.104     6.515    
    SLICE_X6Y88          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093     6.422    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pl_0 rise@3.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.305ns (19.719%)  route 1.242ns (80.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 6.379 - 3.333 ) 
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.118ns (routing 1.584ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.830ns (routing 1.450ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.118     3.385    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y96          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     3.503 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.423     3.926    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.113 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.818     4.931    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y88          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      3.333     3.333 r  
    PS8_X0Y0             PS8                          0.000     3.333 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     3.514    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     3.549 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.830     6.379    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y88          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.240     6.619    
                         clock uncertainty           -0.104     6.515    
    SLICE_X6Y88          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093     6.422    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.422    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.344%)  route 0.184ns (63.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.757ns (routing 0.886ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.971ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.757     1.908    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y133         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.992 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.068     2.060    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y133         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.116     2.197    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.935     2.122    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.152     1.970    
    SLICE_X5Y132         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.952    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.344%)  route 0.184ns (63.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.757ns (routing 0.886ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.971ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.757     1.908    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y133         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.992 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.068     2.060    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y133         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.116     2.197    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.935     2.122    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.152     1.970    
    SLICE_X5Y132         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.952    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.105ns (36.344%)  route 0.184ns (63.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.757ns (routing 0.886ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.971ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.757     1.908    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y133         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.992 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.068     2.060    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y133         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.021     2.081 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.116     2.197    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.935     2.122    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.152     1.970    
    SLICE_X5Y132         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.952    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.151ns (52.218%)  route 0.138ns (47.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.759ns (routing 0.886ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.971ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.759     1.910    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y122         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.994 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.052     2.046    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y122         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.067     2.113 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     2.199    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y122         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.934     2.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y122         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.152     1.969    
    SLICE_X3Y122         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.951    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.151ns (52.218%)  route 0.138ns (47.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.759ns (routing 0.886ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.971ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.759     1.910    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y122         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.994 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.052     2.046    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y122         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.067     2.113 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     2.199    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y122         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.934     2.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y122         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.152     1.969    
    SLICE_X3Y122         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.951    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.151ns (52.218%)  route 0.138ns (47.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.759ns (routing 0.886ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.971ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.759     1.910    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y122         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.994 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.052     2.046    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y122         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.067     2.113 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     2.199    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y122         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.934     2.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y122         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.152     1.969    
    SLICE_X3Y122         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     1.951    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.151ns (52.218%)  route 0.138ns (47.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.759ns (routing 0.886ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.971ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.759     1.910    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y122         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.994 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.052     2.046    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y122         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.067     2.113 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     2.199    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y122         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.934     2.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y122         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.152     1.969    
    SLICE_X3Y122         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     1.951    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.151ns (52.218%)  route 0.138ns (47.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.759ns (routing 0.886ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.971ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.759     1.910    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y122         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     1.994 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.052     2.046    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y122         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.067     2.113 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.086     2.199    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y122         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.934     2.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y122         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.152     1.969    
    SLICE_X3Y122         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     1.951    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.121ns (47.082%)  route 0.136ns (52.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.707ns (routing 0.886ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.707     1.858    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y95          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.942 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.997    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     2.034 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     2.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y96          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.876     2.063    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y96          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.180     1.884    
    SLICE_X7Y96          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.866    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.121ns (47.082%)  route 0.136ns (52.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.707ns (routing 0.886ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.707     1.858    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y95          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.942 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.997    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X7Y96          LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     2.034 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.081     2.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X7Y96          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.876     2.063    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y96          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.180     1.884    
    SLICE_X7Y96          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.018     1.866    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.249    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.412ns  (logic 0.057ns (2.363%)  route 2.355ns (97.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.798ns (routing 1.450ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.706     1.706    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y101         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.057     1.763 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.649     2.412    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y100        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.798     3.014    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y100        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.021ns (2.308%)  route 0.889ns (97.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.860ns (routing 0.971ns, distribution 0.889ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.656     0.656    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y101         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.021     0.677 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.233     0.910    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X11Y100        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.860     2.047    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X11Y100        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.350ns  (logic 0.302ns (12.853%)  route 2.048ns (87.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.104ns (routing 1.584ns, distribution 1.520ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.450ns, distribution 1.423ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.104     3.371    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y99         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.487 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.592     5.079    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X1Y173         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     5.265 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.456     5.721    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X1Y174         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.873     3.089    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y174         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.882ns  (logic 0.173ns (9.194%)  route 1.709ns (90.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.104ns (routing 1.584ns, distribution 1.520ns)
  Clock Net Delay (Destination): 2.857ns (routing 1.450ns, distribution 1.407ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.104     3.371    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y99         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.116     3.487 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.364     4.851    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y141        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     4.908 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.345     5.253    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y141        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.857     3.073    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y141        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.113ns (7.294%)  route 1.436ns (92.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.878ns (routing 1.450ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.436     4.944    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.878     3.094    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.113ns (7.294%)  route 1.436ns (92.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.878ns (routing 1.450ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.436     4.944    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.878     3.094    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.113ns (7.294%)  route 1.436ns (92.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.878ns (routing 1.450ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.436     4.944    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.878     3.094    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.113ns (7.580%)  route 1.378ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.450ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.378     4.886    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.882     3.098    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.113ns (7.580%)  route 1.378ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.450ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.378     4.886    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.882     3.098    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.113ns (7.580%)  route 1.378ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.450ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.378     4.886    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.882     3.098    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.113ns (7.580%)  route 1.378ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.378     4.886    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.879     3.095    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.113ns (7.580%)  route 1.378ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.128ns (routing 1.584ns, distribution 1.544ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       3.128     3.395    design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y143        FDRE                                         r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.508 r  design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          1.378     4.886    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y174         FDCE                                         f  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.879     3.095    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y174         FDCE                                         r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.752%)  route 0.072ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.971ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.751     1.902    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y175         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.072     2.058    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y175         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.912     2.099    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y175         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.752%)  route 0.072ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.971ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.751     1.902    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y175         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.072     2.058    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y175         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.912     2.099    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y175         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.752%)  route 0.072ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.971ns, distribution 0.941ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.751     1.902    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y175         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.072     2.058    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y175         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.912     2.099    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y175         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.942%)  route 0.132ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.719ns (routing 0.886ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.719     1.870    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y70          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.954 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.132     2.085    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y72          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.883     2.070    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y72          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.942%)  route 0.132ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.719ns (routing 0.886ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.719     1.870    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y70          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.954 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.132     2.085    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y72          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.883     2.070    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y72          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.084ns (38.942%)  route 0.132ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.719ns (routing 0.886ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.719     1.870    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y70          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.954 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.132     2.085    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y72          FDCE                                         f  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.883     2.070    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y72          FDCE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.084ns (41.071%)  route 0.121ns (58.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.971ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.751     1.902    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y175         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.121     2.106    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y175         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.918     2.105    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y175         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.084ns (41.071%)  route 0.121ns (58.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.971ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.751     1.902    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y175         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.121     2.106    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y175         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.918     2.105    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y175         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.084ns (41.071%)  route 0.121ns (58.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.971ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.751     1.902    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y175         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.121     2.106    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y175         FDCE                                         f  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.918     2.105    design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y175         FDCE                                         r  design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.084ns (39.110%)  route 0.131ns (60.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.751ns (routing 0.886ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.751     1.902    design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y175         FDRE                                         r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.986 r  design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          0.131     2.116    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y171         FDCE                                         f  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.917     2.104    design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y171         FDCE                                         r  design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          9088 Endpoints
Min Delay          9088 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.654ns  (logic 3.222ns (69.233%)  route 1.432ns (30.767%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.843ns (routing 1.450ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y59        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     4.014 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.208     4.222    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X29Y153        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     4.279 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3_replica/O
                         net (fo=4, routed)           0.144     4.424    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_0_repN_6_alias
    SLICE_X28Y153        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.558 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.096     4.654    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
    SLICE_X28Y153        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.843     3.059    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y153        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.654ns  (logic 3.223ns (69.254%)  route 1.431ns (30.746%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.843ns (routing 1.450ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y59        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     4.014 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.208     4.222    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X29Y153        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     4.279 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3_replica/O
                         net (fo=4, routed)           0.144     4.424    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_0_repN_6_alias
    SLICE_X28Y153        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135     4.559 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, routed)           0.095     4.654    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
    SLICE_X28Y153        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.843     3.059    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y153        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.637ns  (logic 3.226ns (69.575%)  route 1.411ns (30.425%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.963ns (routing 1.450ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y35        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     4.014 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=4, routed)           0.237     4.251    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X20Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     4.308 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=5, routed)           0.117     4.426    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X20Y95         LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.138     4.564 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.073     4.637    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X20Y95         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.963     3.179    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y95         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 3.269ns (70.651%)  route 1.358ns (29.349%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.853ns (routing 1.450ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y35        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[29])
                                                      0.739     3.868 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.146     4.014 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.176     4.190    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
    SLICE_X20Y93         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.138     4.328 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.151     4.479    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
    SLICE_X20Y93         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.100     4.579 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.048     4.627    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X20Y93         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.853     3.069    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y93         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 3.171ns (68.765%)  route 1.440ns (31.235%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.735ns (routing 1.450ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y59        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     4.014 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.208     4.222    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X29Y153        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     4.279 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3_replica/O
                         net (fo=4, routed)           0.176     4.455    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_0_repN_6_alias
    SLICE_X28Y152        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     4.538 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.073     4.611    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.735     2.951    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.602ns  (logic 3.183ns (69.170%)  route 1.419ns (30.830%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.855ns (routing 1.450ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y35        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X5Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X5Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X5Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X5Y36        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X5Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X5Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X5Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     4.014 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=4, routed)           0.237     4.251    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X20Y95         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     4.308 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=5, routed)           0.161     4.470    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X20Y94         LUT5 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.095     4.565 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, routed)           0.037     4.602    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]_0
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.855     3.071    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X20Y94         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U301/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.600ns  (logic 3.222ns (70.037%)  route 1.378ns (29.963%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.732ns (routing 1.450ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y59        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     4.014 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.245     4.259    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X28Y154        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     4.316 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=1, routed)           0.054     4.370    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X28Y154        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     4.504 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, routed)           0.096     4.600    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
    SLICE_X28Y154        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.732     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y154        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.597ns  (logic 3.930ns (85.490%)  route 0.667ns (14.510%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.653ns (routing 1.450ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X10Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X10Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X10Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X10Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X10Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.054     2.805    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X10Y24       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.544 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.544    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X10Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     3.690 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.283     3.973    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X37Y60         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     4.053 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, routed)           0.236     4.289    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
    SLICE_X38Y63         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.228     4.517 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, routed)           0.080     4.597    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
    SLICE_X38Y63         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.653     2.869    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X38Y63         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U281/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 3.217ns (70.072%)  route 1.374ns (29.928%))
  Logic Levels:           9  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.735ns (routing 1.450ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y59        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[43])
                                                      0.739     3.868 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[43]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<43>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[43]_P[43])
                                                      0.146     4.014 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[43]
                         net (fo=1, routed)           0.311     4.325    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/P[10]
    SLICE_X28Y152        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.186     4.511 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[2]_i_1_comp/O
                         net (fo=1, routed)           0.080     4.591    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.735     2.951    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y152        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.587ns  (logic 3.170ns (69.111%)  route 1.417ns (30.889%))
  Logic Levels:           10  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.843ns (routing 1.450ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y59        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/ACOUT[26]
                         net (fo=1, routed)           0.969     0.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[26]
    DSP48E2_X7Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_ACIN[26]_A2_DATA[26])
                                                      0.371     1.340 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[26]
                         net (fo=1, routed)           0.000     1.340    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<26>
    DSP48E2_X7Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[26]_A2A1[26])
                                                      0.114     1.454 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[26]
                         net (fo=1, routed)           0.000     1.454    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<26>
    DSP48E2_X7Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[26]_U[43])
                                                      0.700     2.154 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.154    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X7Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     2.221 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X7Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     2.948 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.948    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.115 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.129    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X7Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.868 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.868    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X7Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.146     4.014 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=5, routed)           0.208     4.222    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
    SLICE_X29Y153        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.057     4.279 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3_replica/O
                         net (fo=4, routed)           0.144     4.424    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/i_no_versal_es1_workaround.DSP_0_repN_6_alias
    SLICE_X28Y153        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.506 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, routed)           0.081     4.587    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
    SLICE_X28Y153        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       2.843     3.059    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X28Y153        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fmul_32ns_32ns_32_3_max_dsp_1_U314/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.147ns (68.149%)  route 0.069ns (31.851%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.786ns (routing 0.971ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y54        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X6Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[20])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[20]
                         net (fo=3, routed)           0.069     0.216    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[6]
    SLICE_X23Y137        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.786     1.973    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X23Y137        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U254/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.147ns (67.835%)  route 0.070ns (32.165%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.762ns (routing 0.971ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[19])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<19>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.070     0.217    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[5]
    SLICE_X30Y42         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.762     1.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.147ns (67.712%)  route 0.070ns (32.288%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.782ns (routing 0.971ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X9Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[39])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[39]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<39>
    DSP48E2_X9Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[39]_P[39])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[39]
                         net (fo=3, routed)           0.070     0.217    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[2]
    SLICE_X33Y149        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.782     1.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X33Y149        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.147ns (67.671%)  route 0.070ns (32.329%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.770ns (routing 0.971ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y62        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X7Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X7Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.070     0.217    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[2]
    SLICE_X27Y156        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.770     1.957    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X27Y156        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U250/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.147ns (67.523%)  route 0.071ns (32.477%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.782ns (routing 0.971ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[37])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<37>
    DSP48E2_X9Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[37]_P[37])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[37]
                         net (fo=3, routed)           0.071     0.218    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[0]
    SLICE_X33Y149        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.782     1.969    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X33Y149        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U249/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.147ns (67.321%)  route 0.071ns (32.679%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.758ns (routing 0.971ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X6Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[21])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X6Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.071     0.218    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[7]
    SLICE_X23Y67         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.758     1.945    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X23Y67         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U225/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.909%)  route 0.073ns (33.091%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.776ns (routing 0.971ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y58        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X6Y58        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[37])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<37>
    DSP48E2_X6Y58        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[37]_P[37])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[37]
                         net (fo=3, routed)           0.073     0.220    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[0]
    SLICE_X23Y149        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.776     1.963    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X23Y149        FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U253/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.789%)  route 0.073ns (33.211%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.766ns (routing 0.971ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y10       DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X10Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X10Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=4, routed)           0.073     0.220    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[1]
    SLICE_X39Y26         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.766     1.953    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X39Y26         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U208/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.789%)  route 0.073ns (33.211%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.762ns (routing 0.971ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y16        DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X8Y16        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[17])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y16        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=3, routed)           0.073     0.220    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[3]
    SLICE_X30Y42         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.762     1.949    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U214/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.710%)  route 0.073ns (33.290%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.771ns (routing 0.971ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y28       DSP_C_DATA                   0.000     0.000 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.114     0.114 f  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.114    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X11Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.033     0.147 r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=3, routed)           0.073     0.220    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[8]
    SLICE_X39Y72         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=54451, routed)       1.771     1.958    design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X39Y72         FDRE                                         r  design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_1088/fadd_32ns_32ns_32_4_full_dsp_1_U218/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C





