{
	"title" : "Timing Analyzer||Fast 1100mV 100C Model||Fast 1100mV 100C Model Setup Summary",
	"data" : {
		"data" : [
			{
				"0" : "pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk",
				"1" : "3.336",
				"2" : "0.000"
			},
			{
				"0" : "FPGA_CLK3_50",
				"1" : "6.227",
				"2" : "0.000"
			},
			{
				"0" : "sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk",
				"1" : "6.498",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "11.343",
				"2" : "0.000"
			},
			{
				"0" : "FPGA_CLK1_50",
				"1" : "11.524",
				"2" : "0.000"
			},
			{
				"0" : "FPGA_CLK2_50",
				"1" : "15.348",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "15.467",
				"2" : "0.000"
			},
			{
				"0" : "spi_sck",
				"1" : "17.666",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "42.735",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "56.217",
				"2" : "0.000"
			},
			{
				"0" : "emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk",
				"1" : "127.695",
				"2" : "0.000"
			}
		]
	}
}