timestamp 1750825354
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_1_1 1 0 1963 0 -1 -1220
use sky130_fd_sc_hd__tap_1 sky130_fd_sc_hd__tap_1_0 1 0 767 0 -1 -1220
use dec_pcell dec_pcell_0 1 0 1203 0 1 -479
use dec_ncell_l_1 dec_ncell_l_1_0 1 0 208 0 1 851
use dec_ncell_l_1 dec_ncell_l_0 1 0 -504 0 1 851
use dec_ncell_h dec_ncell_h_0 1 0 -21 0 1 -207
use dec_logic dec_logic_0 1 0 341 0 -1 -1218
port "VNBIAS" 1 679 -208 679 -208 m1
port "VPBIAS" 0 683 1133 683 1133 m1
port "VDD" 10 676 -1772 676 -1772 m1
port "GND" 12 671 -1227 671 -1227 m1
port "VOUT[3]" 9 1946 1429 1946 1429 m2
port "VOUT[2]" 8 1607 1424 1607 1424 m2
port "VOUT[1]" 7 1268 1433 1268 1433 m2
port "VOUT[0]" 6 921 1436 921 1436 m2
port "VDDH" 11 670 1373 670 1373 m1
port "b[1]" 3 1654 -1812 1714 -1752 m2
port "b[0]" 2 1332 -1812 1392 -1752 m2
port "bb[1]" 5 1134 -1812 1194 -1752 m2
port "bb[0]" 4 1046 -1812 1106 -1752 m2
node "VNBIAS" 0 0 679 -208 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VPBIAS" 0 0 683 1133 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2055_n1812#" 0 0 2055 -1812 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 676 -1772 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_2055_n1268#" 0 0 2055 -1268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1737_n1180#" 0 0 1737 -1180 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1872_n952#" 0 0 1872 -952 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1533_n952#" 0 0 1533 -952 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1025_n1199#" 0 0 1025 -1199 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 671 -1227 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1166_n952#" 0 0 1166 -952 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_821_n952#" 0 0 821 -952 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT[3]" 0 0 1946 1429 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT[2]" 0 0 1607 1424 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT[1]" 0 0 1268 1433 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT[0]" 0 0 921 1436 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDH" 0 0 670 1373 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1980_n1747#" 0 0 1980 -1747 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_784_n1747#" 0 0 784 -1747 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1807_n1487#" 0 0 1807 -1487 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[1]" 0 0 1654 -1812 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1531_n1487#" 0 0 1531 -1487 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "b[0]" 0 0 1332 -1812 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[1]" 0 0 1134 -1812 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_979_n1487#" 0 0 979 -1487 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "bb[0]" 0 0 1046 -1812 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1255_n1405#" 0 0 1255 -1405 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1980_n1273#" 0 0 1980 -1273 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_784_n1273#" 0 0 784 -1273 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_1359_n485#" 0 0 1359 -485 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2093_n1802#" 0 0 2093 -1802 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_602_n1802#" 0 0 602 -1802 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/A" "dec_logic_0/sky130_fd_sc_hd__nand2_1_1/A" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_1/A" "b[0]"
merge "dec_pcell_0/VSUBS" "dec_logic_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_logic_0/VSUBS" "m1_2055_n1268#"
merge "m1_2055_n1268#" "dec_logic_0/sky130_fd_sc_hd__nand2_1_2/VGND"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_2/VGND" "dec_logic_0/sky130_fd_sc_hd__nand2_1_1/VGND"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_1/VGND" "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/VGND"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/VGND" "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/VGND"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/VGND" "dec_ncell_l_1_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_n73_n200#"
merge "dec_ncell_l_1_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_n73_n200#" "m1_1737_n1180#"
merge "m1_1737_n1180#" "dec_ncell_l_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_n73_n200#"
merge "dec_ncell_l_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_n73_n200#" "m1_1025_n1199#"
merge "m1_1025_n1199#" "dec_ncell_h_0/a_689_n291#"
merge "dec_ncell_h_0/a_689_n291#" "li_1359_n485#"
merge "li_1359_n485#" "dec_ncell_l_0/VSUBS"
merge "dec_ncell_l_0/VSUBS" "dec_ncell_l_1_0/VSUBS"
merge "dec_ncell_l_1_0/VSUBS" "sky130_fd_sc_hd__tap_1_0/VNB"
merge "sky130_fd_sc_hd__tap_1_0/VNB" "GND"
merge "GND" "sky130_fd_sc_hd__tap_1_0/VGND"
merge "sky130_fd_sc_hd__tap_1_0/VGND" "li_784_n1273#"
merge "li_784_n1273#" "sky130_fd_sc_hd__tap_1_1/VNB"
merge "sky130_fd_sc_hd__tap_1_1/VNB" "VSUBS"
merge "VSUBS" "sky130_fd_sc_hd__tap_1_1/VGND"
merge "sky130_fd_sc_hd__tap_1_1/VGND" "li_1980_n1273#"
merge "dec_ncell_h_0/m1_689_n29#" "VNBIAS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_1/a_100_n131#" "dec_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_4VG7B4_0/a_n545_n120#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_4VG7B4_0/a_n545_n120#" "VOUT[1]"
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_3/a_n158_n131#" "dec_ncell_l_1_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_15_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_1_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_15_n200#" "m1_1872_n952#"
merge "dec_pcell_0/m1_n535_1581#" "VPBIAS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_pcell_0/w_n601_499#" "VDDH" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/B" "dec_logic_0/sky130_fd_sc_hd__nand2_1_2/A" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_2/A" "b[1]"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/Y" "dec_ncell_l_1_0/a_1588_n1904#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_1_0/a_1588_n1904#" "li_1807_n1487#"
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_2/a_n158_n131#" "dec_ncell_l_1_0/sky130_fd_pr__nfet_01v8_TC9PLT_2/a_n73_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_1_0/sky130_fd_pr__nfet_01v8_TC9PLT_2/a_n73_n200#" "m1_1533_n952#"
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_1/a_n158_n131#" "dec_ncell_l_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_15_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_0/sky130_fd_pr__nfet_01v8_TC9PLT_3/a_15_n200#" "m1_1166_n952#"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_1/Y" "dec_ncell_l_0/a_1588_n1904#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_0/a_1588_n1904#" "li_1255_n1405#"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_2/Y" "dec_ncell_l_1_0/a_1434_n1904#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_1_0/a_1434_n1904#" "li_1531_n1487#"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_1/B" "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/A" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/A" "bb[1]"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/VPB" "m1_2055_n1812#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_2055_n1812#" "w_2093_n1802#"
merge "w_2093_n1802#" "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/VPWR"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/VPWR" "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/VPB"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_3/VPB" "sky130_fd_sc_hd__tap_1_1/VPWR"
merge "sky130_fd_sc_hd__tap_1_1/VPWR" "sky130_fd_sc_hd__tap_1_1/VPB"
merge "sky130_fd_sc_hd__tap_1_1/VPB" "li_1980_n1747#"
merge "li_1980_n1747#" "sky130_fd_sc_hd__tap_1_0/VPWR"
merge "sky130_fd_sc_hd__tap_1_0/VPWR" "VDD"
merge "VDD" "sky130_fd_sc_hd__tap_1_0/VPB"
merge "sky130_fd_sc_hd__tap_1_0/VPB" "li_784_n1747#"
merge "li_784_n1747#" "w_602_n1802#"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/Y" "dec_ncell_l_0/a_1434_n1904#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_0/a_1434_n1904#" "li_979_n1487#"
merge "dec_pcell_0/m1_n483_757#" "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_3/a_100_n131#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_3/a_100_n131#" "dec_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_4VG7B4_1/a_n545_n120#"
merge "dec_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_4VG7B4_1/a_n545_n120#" "VOUT[3]"
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_0/a_n158_n131#" "dec_ncell_l_0/sky130_fd_pr__nfet_01v8_TC9PLT_2/a_n73_n200#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_ncell_l_0/sky130_fd_pr__nfet_01v8_TC9PLT_2/a_n73_n200#" "m1_821_n952#"
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_2/a_100_n131#" "dec_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_4VG7B4_2/a_n545_n120#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_pcell_0/sky130_fd_pr__pfet_g5v0d10v5_4VG7B4_2/a_n545_n120#" "VOUT[2]"
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_2/B" "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/B" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_logic_0/sky130_fd_sc_hd__nand2_1_0/B" "bb[0]"
merge "dec_ncell_h_0/sky130_fd_pr__nfet_g5v0d10v5_EY6AGD_0/a_100_n131#" "dec_pcell_0/XM1/a_n545_n120#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dec_pcell_0/XM1/a_n545_n120#" "VOUT[0]"
