<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/sams70/instance/instance_qspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_21556195f4a4c397f44356c338631820.xhtml">sams70</a></li><li class="navelem"><a class="el" href="dir_ee539aaf5a746dce4af541bdfbd954b4.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_qspi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="sams70_2instance_2instance__qspi_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="sams70_2instance_2instance__qspi_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4e7459b93c23f7fc0398d29ba89752b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a4e7459b93c23f7fc0398d29ba89752b1">REG_QSPI_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C000U)</td></tr>
<tr class="memdesc:a4e7459b93c23f7fc0398d29ba89752b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Control Register  <a href="#a4e7459b93c23f7fc0398d29ba89752b1">More...</a><br /></td></tr>
<tr class="separator:a4e7459b93c23f7fc0398d29ba89752b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c1d0f1300d20703e296072c43be0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a20c1d0f1300d20703e296072c43be0a7">REG_QSPI_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C004U)</td></tr>
<tr class="memdesc:a20c1d0f1300d20703e296072c43be0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Mode Register  <a href="#a20c1d0f1300d20703e296072c43be0a7">More...</a><br /></td></tr>
<tr class="separator:a20c1d0f1300d20703e296072c43be0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f719c6bd46d8c46b5030bba7369f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#af1f719c6bd46d8c46b5030bba7369f7a">REG_QSPI_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C008U)</td></tr>
<tr class="memdesc:af1f719c6bd46d8c46b5030bba7369f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Receive Data Register  <a href="#af1f719c6bd46d8c46b5030bba7369f7a">More...</a><br /></td></tr>
<tr class="separator:af1f719c6bd46d8c46b5030bba7369f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf5600c5340501b7cbb6da527851c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a9cf5600c5340501b7cbb6da527851c52">REG_QSPI_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C00CU)</td></tr>
<tr class="memdesc:a9cf5600c5340501b7cbb6da527851c52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Transmit Data Register  <a href="#a9cf5600c5340501b7cbb6da527851c52">More...</a><br /></td></tr>
<tr class="separator:a9cf5600c5340501b7cbb6da527851c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07c4b53a206bf0b6cc9d5c10fbfa04a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#ac07c4b53a206bf0b6cc9d5c10fbfa04a">REG_QSPI_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C010U)</td></tr>
<tr class="memdesc:ac07c4b53a206bf0b6cc9d5c10fbfa04a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Status Register  <a href="#ac07c4b53a206bf0b6cc9d5c10fbfa04a">More...</a><br /></td></tr>
<tr class="separator:ac07c4b53a206bf0b6cc9d5c10fbfa04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76163a75a8c6f71be90e35eb7bc1c11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a76163a75a8c6f71be90e35eb7bc1c11f">REG_QSPI_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C014U)</td></tr>
<tr class="memdesc:a76163a75a8c6f71be90e35eb7bc1c11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Interrupt Enable Register  <a href="#a76163a75a8c6f71be90e35eb7bc1c11f">More...</a><br /></td></tr>
<tr class="separator:a76163a75a8c6f71be90e35eb7bc1c11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b38c496b0583cf03f517a91958594c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a08b38c496b0583cf03f517a91958594c">REG_QSPI_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C018U)</td></tr>
<tr class="memdesc:a08b38c496b0583cf03f517a91958594c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Interrupt Disable Register  <a href="#a08b38c496b0583cf03f517a91958594c">More...</a><br /></td></tr>
<tr class="separator:a08b38c496b0583cf03f517a91958594c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b5e274ae3b9e7a59413c9e1e6378dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a53b5e274ae3b9e7a59413c9e1e6378dc">REG_QSPI_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C01CU)</td></tr>
<tr class="memdesc:a53b5e274ae3b9e7a59413c9e1e6378dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Interrupt Mask Register  <a href="#a53b5e274ae3b9e7a59413c9e1e6378dc">More...</a><br /></td></tr>
<tr class="separator:a53b5e274ae3b9e7a59413c9e1e6378dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848d4c5fb502de70a9ab84ff2d79a658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a848d4c5fb502de70a9ab84ff2d79a658">REG_QSPI_SCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C020U)</td></tr>
<tr class="memdesc:a848d4c5fb502de70a9ab84ff2d79a658"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Serial Clock Register  <a href="#a848d4c5fb502de70a9ab84ff2d79a658">More...</a><br /></td></tr>
<tr class="separator:a848d4c5fb502de70a9ab84ff2d79a658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18b9fa026999c3131f420e00c5bc9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#ab18b9fa026999c3131f420e00c5bc9bf">REG_QSPI_IAR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C030U)</td></tr>
<tr class="memdesc:ab18b9fa026999c3131f420e00c5bc9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Instruction Address Register  <a href="#ab18b9fa026999c3131f420e00c5bc9bf">More...</a><br /></td></tr>
<tr class="separator:ab18b9fa026999c3131f420e00c5bc9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ad6b4588c3aa88ed14e18264170f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#ad7ad6b4588c3aa88ed14e18264170f16">REG_QSPI_ICR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C034U)</td></tr>
<tr class="memdesc:ad7ad6b4588c3aa88ed14e18264170f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Instruction Code Register  <a href="#ad7ad6b4588c3aa88ed14e18264170f16">More...</a><br /></td></tr>
<tr class="separator:ad7ad6b4588c3aa88ed14e18264170f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420a7a0ce544d41f6297c5f86062d604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a420a7a0ce544d41f6297c5f86062d604">REG_QSPI_IFR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C038U)</td></tr>
<tr class="memdesc:a420a7a0ce544d41f6297c5f86062d604"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Instruction Frame Register  <a href="#a420a7a0ce544d41f6297c5f86062d604">More...</a><br /></td></tr>
<tr class="separator:a420a7a0ce544d41f6297c5f86062d604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce89a470636552b3ba05ebca0225aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#abce89a470636552b3ba05ebca0225aac">REG_QSPI_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C040U)</td></tr>
<tr class="memdesc:abce89a470636552b3ba05ebca0225aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Scrambling Mode Register  <a href="#abce89a470636552b3ba05ebca0225aac">More...</a><br /></td></tr>
<tr class="separator:abce89a470636552b3ba05ebca0225aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1295ff7a1c4be02a1783a8ac3a3e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a1a1295ff7a1c4be02a1783a8ac3a3e9a">REG_QSPI_SKR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C044U)</td></tr>
<tr class="memdesc:a1a1295ff7a1c4be02a1783a8ac3a3e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Scrambling Key Register  <a href="#a1a1295ff7a1c4be02a1783a8ac3a3e9a">More...</a><br /></td></tr>
<tr class="separator:a1a1295ff7a1c4be02a1783a8ac3a3e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991b633f72c97756bf732a713c37081f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#a991b633f72c97756bf732a713c37081f">REG_QSPI_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C0E4U)</td></tr>
<tr class="memdesc:a991b633f72c97756bf732a713c37081f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Write Protection Mode Register  <a href="#a991b633f72c97756bf732a713c37081f">More...</a><br /></td></tr>
<tr class="separator:a991b633f72c97756bf732a713c37081f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac722451d0fd9e82f058dbd7856a94ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sams70_2instance_2instance__qspi_8h.xhtml#ac722451d0fd9e82f058dbd7856a94ea2">REG_QSPI_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C0E8U)</td></tr>
<tr class="memdesc:ac722451d0fd9e82f058dbd7856a94ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI) Write Protection Status Register  <a href="#ac722451d0fd9e82f058dbd7856a94ea2">More...</a><br /></td></tr>
<tr class="separator:ac722451d0fd9e82f058dbd7856a94ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4e7459b93c23f7fc0398d29ba89752b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7459b93c23f7fc0398d29ba89752b1">&sect;&nbsp;</a></span>REG_QSPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Control Register </p>

</div>
</div>
<a id="ab18b9fa026999c3131f420e00c5bc9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18b9fa026999c3131f420e00c5bc9bf">&sect;&nbsp;</a></span>REG_QSPI_IAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IAR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Instruction Address Register </p>

</div>
</div>
<a id="ad7ad6b4588c3aa88ed14e18264170f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ad6b4588c3aa88ed14e18264170f16">&sect;&nbsp;</a></span>REG_QSPI_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_ICR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Instruction Code Register </p>

</div>
</div>
<a id="a08b38c496b0583cf03f517a91958594c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b38c496b0583cf03f517a91958594c">&sect;&nbsp;</a></span>REG_QSPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Interrupt Disable Register </p>

</div>
</div>
<a id="a76163a75a8c6f71be90e35eb7bc1c11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76163a75a8c6f71be90e35eb7bc1c11f">&sect;&nbsp;</a></span>REG_QSPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Interrupt Enable Register </p>

</div>
</div>
<a id="a420a7a0ce544d41f6297c5f86062d604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420a7a0ce544d41f6297c5f86062d604">&sect;&nbsp;</a></span>REG_QSPI_IFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IFR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Instruction Frame Register </p>

</div>
</div>
<a id="a53b5e274ae3b9e7a59413c9e1e6378dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b5e274ae3b9e7a59413c9e1e6378dc">&sect;&nbsp;</a></span>REG_QSPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Interrupt Mask Register </p>

</div>
</div>
<a id="a20c1d0f1300d20703e296072c43be0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c1d0f1300d20703e296072c43be0a7">&sect;&nbsp;</a></span>REG_QSPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Mode Register </p>

</div>
</div>
<a id="af1f719c6bd46d8c46b5030bba7369f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f719c6bd46d8c46b5030bba7369f7a">&sect;&nbsp;</a></span>REG_QSPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_RDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Receive Data Register </p>

</div>
</div>
<a id="a848d4c5fb502de70a9ab84ff2d79a658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848d4c5fb502de70a9ab84ff2d79a658">&sect;&nbsp;</a></span>REG_QSPI_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Serial Clock Register </p>

</div>
</div>
<a id="a1a1295ff7a1c4be02a1783a8ac3a3e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1295ff7a1c4be02a1783a8ac3a3e9a">&sect;&nbsp;</a></span>REG_QSPI_SKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SKR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Scrambling Key Register </p>

</div>
</div>
<a id="abce89a470636552b3ba05ebca0225aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce89a470636552b3ba05ebca0225aac">&sect;&nbsp;</a></span>REG_QSPI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Scrambling Mode Register </p>

</div>
</div>
<a id="ac07c4b53a206bf0b6cc9d5c10fbfa04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07c4b53a206bf0b6cc9d5c10fbfa04a">&sect;&nbsp;</a></span>REG_QSPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_SR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Status Register </p>

</div>
</div>
<a id="a9cf5600c5340501b7cbb6da527851c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf5600c5340501b7cbb6da527851c52">&sect;&nbsp;</a></span>REG_QSPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_TDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4007C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Transmit Data Register </p>

</div>
</div>
<a id="a991b633f72c97756bf732a713c37081f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991b633f72c97756bf732a713c37081f">&sect;&nbsp;</a></span>REG_QSPI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4007C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Write Protection Mode Register </p>

</div>
</div>
<a id="ac722451d0fd9e82f058dbd7856a94ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac722451d0fd9e82f058dbd7856a94ea2">&sect;&nbsp;</a></span>REG_QSPI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_QSPI_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4007C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
