{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632888907453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632888907454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 11:15:07 2021 " "Processing started: Wed Sep 29 11:15:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632888907454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632888907454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hienthi8led -c hienthi8led " "Command: quartus_map --read_settings_files=on --write_settings_files=off hienthi8led -c hienthi8led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632888907454 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632888907747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hienthi8led.v 4 4 " "Found 4 design units, including 4 entities, in source file hienthi8led.v" { { "Info" "ISGN_ENTITY_NAME" "1 hienthi8led " "Found entity 1: hienthi8led" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888907785 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux3bit5to1 " "Found entity 2: mux3bit5to1" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888907785 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello " "Found entity 3: hello" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888907785 ""} { "Info" "ISGN_ENTITY_NAME" "4 TB_hienthi8led " "Found entity 4: TB_hienthi8led" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632888907785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632888907785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hienthi8led " "Elaborating entity \"hienthi8led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632888907810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit5to1 mux3bit5to1:H1 " "Elaborating entity \"mux3bit5to1\" for hierarchy \"mux3bit5to1:H1\"" {  } { { "hienthi8led.v" "H1" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632888907826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello hello:H2 " "Elaborating entity \"hello\" for hierarchy \"hello:H2\"" {  } { { "hienthi8led.v" "H2" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632888907833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(41) " "Verilog HDL assignment warning at hienthi8led.v(41): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907834 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(42) " "Verilog HDL assignment warning at hienthi8led.v(42): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907834 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(43) " "Verilog HDL assignment warning at hienthi8led.v(43): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(44) " "Verilog HDL assignment warning at hienthi8led.v(44): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(45) " "Verilog HDL assignment warning at hienthi8led.v(45): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(46) " "Verilog HDL assignment warning at hienthi8led.v(46): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(47) " "Verilog HDL assignment warning at hienthi8led.v(47): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(48) " "Verilog HDL assignment warning at hienthi8led.v(48): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(52) " "Verilog HDL assignment warning at hienthi8led.v(52): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(53) " "Verilog HDL assignment warning at hienthi8led.v(53): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(54) " "Verilog HDL assignment warning at hienthi8led.v(54): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(55) " "Verilog HDL assignment warning at hienthi8led.v(55): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907835 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(56) " "Verilog HDL assignment warning at hienthi8led.v(56): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(57) " "Verilog HDL assignment warning at hienthi8led.v(57): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(58) " "Verilog HDL assignment warning at hienthi8led.v(58): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(59) " "Verilog HDL assignment warning at hienthi8led.v(59): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(63) " "Verilog HDL assignment warning at hienthi8led.v(63): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(64) " "Verilog HDL assignment warning at hienthi8led.v(64): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(65) " "Verilog HDL assignment warning at hienthi8led.v(65): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(66) " "Verilog HDL assignment warning at hienthi8led.v(66): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(67) " "Verilog HDL assignment warning at hienthi8led.v(67): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(68) " "Verilog HDL assignment warning at hienthi8led.v(68): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(69) " "Verilog HDL assignment warning at hienthi8led.v(69): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(70) " "Verilog HDL assignment warning at hienthi8led.v(70): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(74) " "Verilog HDL assignment warning at hienthi8led.v(74): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(75) " "Verilog HDL assignment warning at hienthi8led.v(75): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(76) " "Verilog HDL assignment warning at hienthi8led.v(76): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(77) " "Verilog HDL assignment warning at hienthi8led.v(77): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(78) " "Verilog HDL assignment warning at hienthi8led.v(78): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907836 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(79) " "Verilog HDL assignment warning at hienthi8led.v(79): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(80) " "Verilog HDL assignment warning at hienthi8led.v(80): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(81) " "Verilog HDL assignment warning at hienthi8led.v(81): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(86) " "Verilog HDL assignment warning at hienthi8led.v(86): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(87) " "Verilog HDL assignment warning at hienthi8led.v(87): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(88) " "Verilog HDL assignment warning at hienthi8led.v(88): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(89) " "Verilog HDL assignment warning at hienthi8led.v(89): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(90) " "Verilog HDL assignment warning at hienthi8led.v(90): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(91) " "Verilog HDL assignment warning at hienthi8led.v(91): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(92) " "Verilog HDL assignment warning at hienthi8led.v(92): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907837 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(93) " "Verilog HDL assignment warning at hienthi8led.v(93): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(97) " "Verilog HDL assignment warning at hienthi8led.v(97): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(98) " "Verilog HDL assignment warning at hienthi8led.v(98): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(99) " "Verilog HDL assignment warning at hienthi8led.v(99): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(100) " "Verilog HDL assignment warning at hienthi8led.v(100): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(101) " "Verilog HDL assignment warning at hienthi8led.v(101): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(102) " "Verilog HDL assignment warning at hienthi8led.v(102): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(103) " "Verilog HDL assignment warning at hienthi8led.v(103): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(104) " "Verilog HDL assignment warning at hienthi8led.v(104): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(108) " "Verilog HDL assignment warning at hienthi8led.v(108): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(109) " "Verilog HDL assignment warning at hienthi8led.v(109): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(110) " "Verilog HDL assignment warning at hienthi8led.v(110): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(111) " "Verilog HDL assignment warning at hienthi8led.v(111): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(112) " "Verilog HDL assignment warning at hienthi8led.v(112): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(113) " "Verilog HDL assignment warning at hienthi8led.v(113): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(114) " "Verilog HDL assignment warning at hienthi8led.v(114): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907838 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(115) " "Verilog HDL assignment warning at hienthi8led.v(115): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(119) " "Verilog HDL assignment warning at hienthi8led.v(119): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(120) " "Verilog HDL assignment warning at hienthi8led.v(120): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(121) " "Verilog HDL assignment warning at hienthi8led.v(121): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(122) " "Verilog HDL assignment warning at hienthi8led.v(122): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(123) " "Verilog HDL assignment warning at hienthi8led.v(123): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(124) " "Verilog HDL assignment warning at hienthi8led.v(124): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(125) " "Verilog HDL assignment warning at hienthi8led.v(125): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hienthi8led.v(126) " "Verilog HDL assignment warning at hienthi8led.v(126): truncated value with size 8 to match size of target (7)" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632888907839 "|hienthi8led|hello:H2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1632888908082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X0\[7\] GND " "Pin \"X0\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X1\[7\] GND " "Pin \"X1\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X2\[7\] GND " "Pin \"X2\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X3\[7\] GND " "Pin \"X3\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X4\[7\] GND " "Pin \"X4\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X5\[7\] GND " "Pin \"X5\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X6\[7\] GND " "Pin \"X6\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X7\[7\] GND " "Pin \"X7\[7\]\" is stuck at GND" {  } { { "hienthi8led.v" "" { Text "E:/HDL/led7hienthitren8led/hienthi8led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1632888908108 "|hienthi8led|X7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1632888908108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632888908306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632888908306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632888908339 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632888908339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632888908339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632888908339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632888908367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 11:15:08 2021 " "Processing ended: Wed Sep 29 11:15:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632888908367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632888908367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632888908367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632888908367 ""}
