
*** Running vivado
    with args -log miniRV_SoC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source miniRV_SoC.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source miniRV_SoC.tcl -notrace
Command: synth_design -top miniRV_SoC -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 476.102 ; gain = 101.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miniRV_SoC' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/.Xil/Vivado-10544-ClientOrchid/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/.Xil/Vivado-10544-ClientOrchid/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'myCPU' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'NPC' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/NPC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (2#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/NPC.v:27]
WARNING: [Synth 8-350] instance 'myNPC' of module 'NPC' requires 7 connections, but only 6 given [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
INFO: [Synth 8-6157] synthesizing module 'PC' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'din' does not match port width (1) of module 'PC' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:64]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/SEXT.v:30]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (4#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/SEXT.v:30]
INFO: [Synth 8-6157] synthesizing module 'WSEL' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WSEL.v:28]
INFO: [Synth 8-226] default block is never used [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WSEL.v:37]
INFO: [Synth 8-6155] done synthesizing module 'WSEL' (5#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/WSEL.v:28]
INFO: [Synth 8-6157] synthesizing module 'Controller' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:24]
WARNING: [Synth 8-153] case item 17'b0000000xxx0110011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxx1010010011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0010011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0000011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxx0001100111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx1100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0110111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:37]
WARNING: [Synth 8-153] case item 17'bxxxxxxx0110010011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0010011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0000011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx1100111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx1100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0x10111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx1101111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:50]
WARNING: [Synth 8-153] case item 17'bxxxxxxx0001100111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:63]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx1100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:63]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx1100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:70]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0110011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:77]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:84]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx1100011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:84]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx110x111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:91]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0110111 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:91]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0x10011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:91]
WARNING: [Synth 8-153] case item 17'bxxxxxxxxxx0000011 will never be executed [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:91]
WARNING: [Synth 8-3848] Net rf_wsel in module/entity Controller does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (6#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'RF' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/RF.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'regs_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid driver of address port for RAM 
	2: Encountered Fanout > 1 after ram read before register. 
	3: No valid read/write found for RAM. 
RAM "regs_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'RF' (7#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/RF.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'wR' does not match port width (1) of module 'RF' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:97]
WARNING: [Synth 8-689] width (32) of port connection 'wD' does not match port width (1) of module 'RF' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:99]
WARNING: [Synth 8-689] width (32) of port connection 'rD1' does not match port width (1) of module 'RF' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:100]
WARNING: [Synth 8-689] width (32) of port connection 'rD2' does not match port width (1) of module 'RF' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:101]
INFO: [Synth 8-6157] synthesizing module 'ALU_B' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU_B.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_B' (8#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU_B.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'myCPU' (10#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:5]
INFO: [Synth 8-6157] synthesizing module 'IROM' [F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/.Xil/Vivado-10544-ClientOrchid/realtime/IROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (11#1) [F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/.Xil/Vivado-10544-ClientOrchid/realtime/IROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Bridge' [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Bridge' (12#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/Bridge.v:5]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/.Xil/Vivado-10544-ClientOrchid/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (13#1) [F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/.Xil/Vivado-10544-ClientOrchid/realtime/DRAM_stub.v:6]
WARNING: [Synth 8-3848] Net dig_en in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:11]
WARNING: [Synth 8-3848] Net DN_A in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:12]
WARNING: [Synth 8-3848] Net DN_B in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:13]
WARNING: [Synth 8-3848] Net DN_C in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:14]
WARNING: [Synth 8-3848] Net DN_D in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:15]
WARNING: [Synth 8-3848] Net DN_E in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:16]
WARNING: [Synth 8-3848] Net DN_F in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:17]
WARNING: [Synth 8-3848] Net DN_G in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:18]
WARNING: [Synth 8-3848] Net DN_DP in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:19]
WARNING: [Synth 8-3848] Net led in module/entity miniRV_SoC does not have driver. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:20]
INFO: [Synth 8-6155] done synthesizing module 'miniRV_SoC' (14#1) [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:5]
WARNING: [Synth 8-3331] design RF has unconnected port rR1[4]
WARNING: [Synth 8-3331] design RF has unconnected port rR1[3]
WARNING: [Synth 8-3331] design RF has unconnected port rR1[2]
WARNING: [Synth 8-3331] design RF has unconnected port rR1[1]
WARNING: [Synth 8-3331] design RF has unconnected port rR1[0]
WARNING: [Synth 8-3331] design RF has unconnected port rR2[4]
WARNING: [Synth 8-3331] design RF has unconnected port rR2[3]
WARNING: [Synth 8-3331] design RF has unconnected port rR2[2]
WARNING: [Synth 8-3331] design RF has unconnected port rR2[1]
WARNING: [Synth 8-3331] design RF has unconnected port rR2[0]
WARNING: [Synth 8-3331] design Controller has unconnected port rf_wsel[1]
WARNING: [Synth 8-3331] design Controller has unconnected port rf_wsel[0]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[7]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[6]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[5]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[4]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[3]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[2]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[1]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[0]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_A
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_B
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_C
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_D
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_E
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_F
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_G
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_DP
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[23]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[22]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[21]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[20]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[19]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[18]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[17]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[16]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[15]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[14]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[13]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[12]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[11]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[10]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[9]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[8]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[7]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[6]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[5]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[4]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[3]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[2]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[1]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[0]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[23]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[22]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[21]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[20]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[19]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[18]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[17]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[16]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[15]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[14]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[13]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[12]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[11]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[10]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[9]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[8]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[7]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[6]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[5]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[4]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[3]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[2]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[1]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port sw[0]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port button[4]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port button[3]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port button[2]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port button[1]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port button[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 531.324 ; gain = 156.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[31] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[30] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[29] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[28] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[27] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[26] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[25] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[24] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[23] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[22] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[21] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[20] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[19] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[18] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[17] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[16] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[15] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[14] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[13] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[12] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[11] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[10] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[9] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[8] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[7] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[6] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[5] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[4] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[3] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[2] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[1] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin myNPC:pc_offset[0] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/myCPU.v:53]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[31] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[30] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[29] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[28] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[27] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[26] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[25] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[24] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[23] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[22] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[21] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[20] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[19] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[18] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[17] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[16] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[15] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[14] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[13] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[12] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[11] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[10] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[9] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[8] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[7] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[6] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[5] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[4] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[3] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[2] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[1] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_sw[0] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[31] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[30] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[29] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[28] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[27] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[26] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[25] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[24] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[23] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[22] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[21] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[20] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[19] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[18] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[17] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[16] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[15] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[14] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[13] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[12] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[11] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[10] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[9] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[8] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[7] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[6] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[5] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[4] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[3] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[2] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[1] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
WARNING: [Synth 8-3295] tying undriven pin Bridge:rdata_from_btn[0] to constant 0 [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/sources_1/new/miniRV_SoC.v:107]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 531.324 ; gain = 156.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 531.324 ; gain = 156.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Finished Parsing XDC File [f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'Clkgen'
Parsing XDC File [f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Finished Parsing XDC File [f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/IROM/IROM/IROM_in_context.xdc] for cell 'Mem_IROM'
Parsing XDC File [f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Finished Parsing XDC File [f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/DRAM/DRAM/DRAM_in_context.xdc] for cell 'Mem_DRAM'
Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'fpga_clk' already exists, overwriting the previous clock with the same name. [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc:2]
Finished Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_clock.xdc]
Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_SoC.xdc]
Finished Parsing XDC File [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_SoC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/miniRV-HITSZ/miniRV-HITSZ.srcs/constrs_1/new/miniRV_SoC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/miniRV_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/miniRV_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.043 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.043 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 874.043 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Mem_DRAM' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 874.043 ; gain = 499.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 874.043 ; gain = 499.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  f:/comp2012/Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mem_IROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Mem_DRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 874.043 ; gain = 499.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 874.043 ; gain = 499.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module WSEL 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU_B 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module Bridge 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Bridge/access_btn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_sw" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Bridge/access_dig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Controller has unconnected port rf_wsel[1]
WARNING: [Synth 8-3331] design Controller has unconnected port rf_wsel[0]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[7]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[6]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[5]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[4]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[3]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[2]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[1]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port dig_en[0]
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_A
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_B
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_C
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_D
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_E
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_F
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_G
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port DN_DP
WARNING: [Synth 8-3331] design miniRV_SoC has unconnected port led[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 874.043 ; gain = 499.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clkgen/clk_out1' to pin 'Clkgen/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'fpga_clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 874.043 ; gain = 499.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_2/i_1183/Z'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |IROM          |         1|
|3     |DRAM          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DRAM   |     1|
|2     |IROM   |     1|
|3     |cpuclk |     1|
|4     |LUT2   |     1|
|5     |OBUFT  |    40|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 976.129 ; gain = 258.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.129 ; gain = 601.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 244 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 976.129 ; gain = 612.793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/miniRV-HITSZ/miniRV-HITSZ.runs/synth_1/miniRV_SoC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miniRV_SoC_utilization_synth.rpt -pb miniRV_SoC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 23:19:29 2024...
