Simulator report for test2
Tue Dec 17 11:16:50 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 196 nodes    ;
; Simulation Coverage         ;      82.55 % ;
; Total Number of Transitions ; 42996659     ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      82.55 % ;
; Total nodes checked                                 ; 196          ;
; Total output ports checked                          ; 212          ;
; Total output ports with complete 1/0-value coverage ; 175          ;
; Total output ports with no 1/0-value coverage       ; 37           ;
; Total output ports with no 1-value coverage         ; 37           ;
; Total output ports with no 0-value coverage         ; 37           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                       ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                                 ; Output Port Type ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |test2|count[13]                                                            ; |test2|count[13]                                                                 ; regout           ;
; |test2|count[12]                                                            ; |test2|count[12]                                                                 ; regout           ;
; |test2|count[11]                                                            ; |test2|count[11]                                                                 ; regout           ;
; |test2|count[10]                                                            ; |test2|count[10]                                                                 ; regout           ;
; |test2|count[9]                                                             ; |test2|count[9]                                                                  ; regout           ;
; |test2|trig~0                                                               ; |test2|trig~0                                                                    ; out              ;
; |test2|count[8]                                                             ; |test2|count[8]                                                                  ; regout           ;
; |test2|count[7]                                                             ; |test2|count[7]                                                                  ; regout           ;
; |test2|count[6]                                                             ; |test2|count[6]                                                                  ; regout           ;
; |test2|count[5]                                                             ; |test2|count[5]                                                                  ; regout           ;
; |test2|count[4]                                                             ; |test2|count[4]                                                                  ; regout           ;
; |test2|count[3]                                                             ; |test2|count[3]                                                                  ; regout           ;
; |test2|count[2]                                                             ; |test2|count[2]                                                                  ; regout           ;
; |test2|count[1]                                                             ; |test2|count[1]                                                                  ; regout           ;
; |test2|count[0]                                                             ; |test2|count[0]                                                                  ; regout           ;
; |test2|trig~reg0                                                            ; |test2|trig~reg0                                                                 ; regout           ;
; |test2|count~0                                                              ; |test2|count~0                                                                   ; out              ;
; |test2|count~1                                                              ; |test2|count~1                                                                   ; out              ;
; |test2|count~2                                                              ; |test2|count~2                                                                   ; out              ;
; |test2|count~3                                                              ; |test2|count~3                                                                   ; out              ;
; |test2|count~4                                                              ; |test2|count~4                                                                   ; out              ;
; |test2|count~5                                                              ; |test2|count~5                                                                   ; out              ;
; |test2|count~6                                                              ; |test2|count~6                                                                   ; out              ;
; |test2|count~7                                                              ; |test2|count~7                                                                   ; out              ;
; |test2|count~8                                                              ; |test2|count~8                                                                   ; out              ;
; |test2|count~9                                                              ; |test2|count~9                                                                   ; out              ;
; |test2|count~10                                                             ; |test2|count~10                                                                  ; out              ;
; |test2|count~11                                                             ; |test2|count~11                                                                  ; out              ;
; |test2|count~12                                                             ; |test2|count~12                                                                  ; out              ;
; |test2|count~13                                                             ; |test2|count~13                                                                  ; out              ;
; |test2|count~14                                                             ; |test2|count~14                                                                  ; out              ;
; |test2|count~15                                                             ; |test2|count~15                                                                  ; out              ;
; |test2|count~16                                                             ; |test2|count~16                                                                  ; out              ;
; |test2|trig~1                                                               ; |test2|trig~1                                                                    ; out              ;
; |test2|count[14]                                                            ; |test2|count[14]                                                                 ; regout           ;
; |test2|count[15]                                                            ; |test2|count[15]                                                                 ; regout           ;
; |test2|count[16]                                                            ; |test2|count[16]                                                                 ; regout           ;
; |test2|clk                                                                  ; |test2|clk                                                                       ; out              ;
; |test2|trig                                                                 ; |test2|trig                                                                      ; pin_out          ;
; |test2|Equal0~0                                                             ; |test2|Equal0~0                                                                  ; out0             ;
; |test2|Equal1~0                                                             ; |test2|Equal1~0                                                                  ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[0]                                      ; |test2|lpm_add_sub:Add0|result_node[0]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[1]                                      ; |test2|lpm_add_sub:Add0|result_node[1]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[2]                                      ; |test2|lpm_add_sub:Add0|result_node[2]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[3]                                      ; |test2|lpm_add_sub:Add0|result_node[3]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[4]                                      ; |test2|lpm_add_sub:Add0|result_node[4]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[5]                                      ; |test2|lpm_add_sub:Add0|result_node[5]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[6]                                      ; |test2|lpm_add_sub:Add0|result_node[6]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[7]                                      ; |test2|lpm_add_sub:Add0|result_node[7]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[8]                                      ; |test2|lpm_add_sub:Add0|result_node[8]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[9]                                      ; |test2|lpm_add_sub:Add0|result_node[9]                                           ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[10]                                     ; |test2|lpm_add_sub:Add0|result_node[10]                                          ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[11]                                     ; |test2|lpm_add_sub:Add0|result_node[11]                                          ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[12]                                     ; |test2|lpm_add_sub:Add0|result_node[12]                                          ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[13]                                     ; |test2|lpm_add_sub:Add0|result_node[13]                                          ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[14]                                     ; |test2|lpm_add_sub:Add0|result_node[14]                                          ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[15]                                     ; |test2|lpm_add_sub:Add0|result_node[15]                                          ; out0             ;
; |test2|lpm_add_sub:Add0|result_node[16]                                     ; |test2|lpm_add_sub:Add0|result_node[16]                                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                   ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                        ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~0                                   ; |test2|lpm_add_sub:Add0|addcore:adder|_~0                                        ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~3                                   ; |test2|lpm_add_sub:Add0|addcore:adder|_~3                                        ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~1                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]~1                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~2                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]~2                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]~3                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]~3                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]~4                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]~4                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]~5                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]~5                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]~6                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]~6                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]~7                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]~7                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]~8                   ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]~8                        ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~9                   ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]~9                        ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~10                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~10                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~11                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~11                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~12                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~12                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~13                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~13                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~14                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~14                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~15                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~15                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~16                  ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~16                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                    ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[16]                         ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                    ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[15]                         ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                    ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[14]                         ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                    ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[13]                         ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                    ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[12]                         ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                    ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[11]                         ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                    ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[10]                         ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[9]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[8]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                     ; |test2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                          ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~20                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~20                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~21                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~21                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~22                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~22                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~23                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~23                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~24                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~24                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~25                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~25                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~26                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~26                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~27                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~27                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~28                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~28                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~29                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~29                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~30                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~30                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~31                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~31                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~32                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~32                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~33                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~33                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~34                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~34                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~35                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~35                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~36                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~36                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~37                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~37                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~38                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~38                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~39                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~39                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~40                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~40                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~41                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~41                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~42                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~42                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~43                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~43                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~44                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~44                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~45                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~45                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~46                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~46                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~47                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~47                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~48                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~48                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~49                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~49                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~50                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~50                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~51                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~51                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~52                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~52                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~53                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~53                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~54                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~54                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~55                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~55                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~56                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~56                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~57                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~57                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~58                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~58                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~59                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~59                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~60                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~60                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~61                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~61                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~62                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~62                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~63                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~63                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~64                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~64                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~65                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~65                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~66                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~66                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~67                                  ; |test2|lpm_add_sub:Add0|addcore:adder|_~67                                       ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]      ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]      ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]      ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]      ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]      ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]      ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10] ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]      ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]       ; sout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT  ; cout             ;
; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]  ; |test2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]       ; sout             ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0  ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0  ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~1              ; |test2|lpm_add_sub:Add0|addcore:adder|_~1              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~2              ; |test2|lpm_add_sub:Add0|addcore:adder|_~2              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]~1 ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]~1 ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[15]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[15]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[14]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[14]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[13]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[13]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[12]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[12]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[11]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[11]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[10]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[10]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[9]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[9]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[8]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[8]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[7]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[7]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[6]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[6]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[5]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[5]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[4]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[4]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[3]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[3]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[2]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[2]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[1]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[1]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~4              ; |test2|lpm_add_sub:Add0|addcore:adder|_~4              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~5              ; |test2|lpm_add_sub:Add0|addcore:adder|_~5              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~6              ; |test2|lpm_add_sub:Add0|addcore:adder|_~6              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~7              ; |test2|lpm_add_sub:Add0|addcore:adder|_~7              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~8              ; |test2|lpm_add_sub:Add0|addcore:adder|_~8              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~9              ; |test2|lpm_add_sub:Add0|addcore:adder|_~9              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~10             ; |test2|lpm_add_sub:Add0|addcore:adder|_~10             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~11             ; |test2|lpm_add_sub:Add0|addcore:adder|_~11             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~12             ; |test2|lpm_add_sub:Add0|addcore:adder|_~12             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~13             ; |test2|lpm_add_sub:Add0|addcore:adder|_~13             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~14             ; |test2|lpm_add_sub:Add0|addcore:adder|_~14             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~15             ; |test2|lpm_add_sub:Add0|addcore:adder|_~15             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~16             ; |test2|lpm_add_sub:Add0|addcore:adder|_~16             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~17             ; |test2|lpm_add_sub:Add0|addcore:adder|_~17             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~18             ; |test2|lpm_add_sub:Add0|addcore:adder|_~18             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~19             ; |test2|lpm_add_sub:Add0|addcore:adder|_~19             ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0  ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0  ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[0]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~1              ; |test2|lpm_add_sub:Add0|addcore:adder|_~1              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~2              ; |test2|lpm_add_sub:Add0|addcore:adder|_~2              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]~1 ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]~1 ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[16]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[15]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[15]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[14]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[14]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[13]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[13]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[12]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[12]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[11]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[11]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[10]   ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[10]   ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[9]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[9]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[8]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[8]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[7]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[7]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[6]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[6]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[5]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[5]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[4]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[4]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[3]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[3]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[2]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[2]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[1]    ; |test2|lpm_add_sub:Add0|addcore:adder|datab_node[1]    ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~4              ; |test2|lpm_add_sub:Add0|addcore:adder|_~4              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~5              ; |test2|lpm_add_sub:Add0|addcore:adder|_~5              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~6              ; |test2|lpm_add_sub:Add0|addcore:adder|_~6              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~7              ; |test2|lpm_add_sub:Add0|addcore:adder|_~7              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~8              ; |test2|lpm_add_sub:Add0|addcore:adder|_~8              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~9              ; |test2|lpm_add_sub:Add0|addcore:adder|_~9              ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~10             ; |test2|lpm_add_sub:Add0|addcore:adder|_~10             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~11             ; |test2|lpm_add_sub:Add0|addcore:adder|_~11             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~12             ; |test2|lpm_add_sub:Add0|addcore:adder|_~12             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~13             ; |test2|lpm_add_sub:Add0|addcore:adder|_~13             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~14             ; |test2|lpm_add_sub:Add0|addcore:adder|_~14             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~15             ; |test2|lpm_add_sub:Add0|addcore:adder|_~15             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~16             ; |test2|lpm_add_sub:Add0|addcore:adder|_~16             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~17             ; |test2|lpm_add_sub:Add0|addcore:adder|_~17             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~18             ; |test2|lpm_add_sub:Add0|addcore:adder|_~18             ; out0             ;
; |test2|lpm_add_sub:Add0|addcore:adder|_~19             ; |test2|lpm_add_sub:Add0|addcore:adder|_~19             ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 17 11:16:31 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off test2 -c test2
Info: Using vector source file "C:/Users/pigpigpang/Desktop/test/test2/test2.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "trigOut" in design.
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      82.55 %
Info: Number of transitions in simulation is 42996659
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Tue Dec 17 11:16:50 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:19


