*UltraFet  HUF75307 Nom Temp=25 deg C
*Reviewed 11 Feb 99
.SUBCKT HUF75307_IS  2 1 3

Ca 12 8  4.5e-10
Cb 15 14 4.1e-10
Cin 6 8 2.154e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 56
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 5.97e-10
Ldrain 2 5 1e-9
Lsource 3 7 2.39e-9
K1 LGATE LSOURCE 0.131

RLgate 1 9 60
RLdrain 2 5 10
RLsource 3 7 24

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1e-3
Rgate 9 20 1.9
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD .055
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*35),4))}
.MODEL DbodyMOD D (IS=1.6E-13  RS=12.75e-3 IKF=5.5 N=0.985 TRS1=2.9e-3 TRS2=-4e-6
+ CJO=3.5e-10 TT=31e-9 M=.45 XTI=6)
.MODEL DbreakMOD D (RS=0.25 IKF=.1 N=1 TRS1=-4e-3 TRS2=3e-5)
.MODEL DplcapMOD D (CJO=5e-10 IS=1e-30 N=10 M=.95)

.MODEL MmedMOD NMOS (VTO=3.25 KP=2.2 lambda=.001 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1)
.MODEL MstroMOD NMOS (VTO=3.75 KP=14.75 lambda=.001 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.88 kp=.03 lambda=.001 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10 RS=.1)

.MODEL RbreakMOD RES (TC1=1.12e-3 TC2=1e-6)
.MODEL RdrainMOD RES (TC1=2.3e-1 TC2=6e-4)
.MODEL RSLCMOD RES (TC1=4e-3 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=10e-4 TC2=6e-6)
.MODEL RvthresMOD RES (TC1=-3.31e-3 TC2=-1.49e-5)
.MODEL RvtempMOD RES  (TC1=-1.4e-3 TC2=1e-9)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-8.1 VOFF=-4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-8.1)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0   VOFF=2)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*T75307
*11 Feb 99
.subckt t75307_IS junction ambient

CTHERM1 Junction c2 8e-4
CTHERM2 c2 c3 1.6e-3
CTHERM3 c3 c4 1.9E-3
CTHERM4 c4 c5 2.6e-3
CTHERM5 c5 c6 5.5E-3
CTHERM6 c6 ambient 1.8e-2

RTHERM1 Junction c2 8e-3
RTHERM2 c2 c3 2.1e-2
RTHERM3 c3 c4 2.2e-1
RTHERM4 c4 c5 6.4e-1
RTHERM5 c5 c6 7.7e-1
RTHERM6 c6 ambient 1.0
.ends
*UltraFet  HUF75307 SOT-223 Nom Temp=25 deg C
.SUBCKT HUF75307T_IS  2 1 3
*19Mar98

Ca 12 8  3.5e-10
Cb 15 14 3.7e-10
Cin 6 8 2.258e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 57.4
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1.4e-9
Ldrain 2 5 1e-9
Lsource 3 7 3.1e-10
K1 LGATE LSOURCE 0.131

RLgate 1 9 14
RLdrain 2 5 10
RLsource 3 7 3

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 7e-3
Rgate 9 20 1.9
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD .056
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*50),3))}
.MODEL DbodyMOD D (IS=2.6E-13  RS=23.4e-3 IKF=5.5 N=0.995 TRS1=2.8e-3 TRS2=1.1e-5
+ CJO=3.7e-10 TT=35e-9 M=.46 XTI=5.5)
.MODEL DbreakMOD D (RS=0.5 IKF=.1 N=1 TRS1=3.0E-3 TRS2=-5e-5)
.MODEL DplcapMOD D (CJO=5.6e-10 IS=1e-30 N=10 M=.92)

.MODEL MmedMOD NMOS (VTO=3.25 KP=1.8 lambda=.001 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.9)
.MODEL MstroMOD NMOS (VTO=3.68 KP=13.5 lambda=.001 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.83 kp=.03 lambda=.001 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=19 RS=.1)

.MODEL RbreakMOD RES (TC1=1.08e-3 TC2=5e-7)
.MODEL RdrainMOD RES (TC1=17e-3 TC2=1e-4)
.MODEL RSLCMOD RES (TC1=1e-9 TC2=1e-4)
.MODEL RsourceMOD RES (TC1=3.3e-3 TC2=1e-9)
.MODEL RvthresMOD RES (TC1=-1.9e-3 TC2=-4.0e-6)
.MODEL RvtempMOD RES  (TC1=-2.9e-3 TC2=2.2e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-7.1 VOFF=-4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-7.1)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=.01   VOFF=1.9)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.9 VOFF=.01)

.ENDS

*Thermal Model Subcircuit
*HUF75307 SOT-223
.SUBCKT HUF75307TT_IS 7  1
*19Mar98

CTHERM1 7  6 7.5E-5
CTHERM2 6  5 3.5E-4
CTHERM3 5  4 1.2E-3
CTHERM4 4  3 1.5E-2
CTHERM5 3  2 6.9E-2
CTHERM6 2  1 4.5e-1


RTHERM1 7  6 7.5e-2
RTHERM2 6  5 2.0e-1
RTHERM3 5  4 1.2
RTHERM4 4  3 3.3
RTHERM5 3  2 28
RTHERM6 2  1 90

.ENDS
.SUBCKT HUF75309_IS  2 1 3
*Nom Temp=25 deg C    TA75309 19a 70milliohm 55vds
*30Jun97
*Revised 2/9/99

Ca 12 8 3.85e-10
Cb 15 14 4.15e-10
Cin 6 8 3.17e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 59.22
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.24e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 2.09e-9


RLgate 1 9 22.4
RLdrain 2 5 10
RLsource 3 7 20.9

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 9.1e-3
Rgate 9 20 1.27
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 4.0e-2
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*43),4.5))}

.MODEL DbodyMOD D (IS=3.00E-13  RS=1.04e-2 TRS1=1.89e-3 TRS2=0
+ CJO=5.25e-10 TT=3.09e-8 M=0.50)
.MODEL DbreakMOD D (RS=2.66e-1 TRS1=1.31e-4 TRS2=1.34e-5)
.MODEL DplcapMOD D (CJO=3.80e-10 IS=1e-30 N=10 M=0.79)

.MODEL MmedMOD NMOS (VTO=3.45 KP=2.00 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.27)
.MODEL MstroMOD NMOS (VTO=3.95 KP=19.00 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=3.05 kp=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=12.7 RS=.1)

.MODEL RbreakMOD RES (TC1=1.05e-3 TC2=1.21e-7)
.MODEL RdrainMOD RES (TC1=3.1e-2 TC2=3.7e-5)
.MODEL RSLCMOD RES (TC1=2.71e-3 TC2=1.07e-5)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-3.31e-3 TC2=-4.31e-6)
.MODEL RvtempMOD RES (TC1=-1.62e-3  TC2=1.29e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.00 VOFF=-3.00)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.00 VOFF=-6.00)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.90 VOFF=4.90)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=4.90 VOFF=1.90)

.ENDS

*Thermal Model Subcircuit
*T75309  date: 2/9/99
.SUBCKT T75309_IS Junction Ambient

CTHERM1 Junction c2 8e-4
CTHERM2 c2 c3 1e-3
CTHERM3 c3 c4 2E-3
CTHERM4 c4 c5 2.8e-3
CTHERM5 c5 c6 5.5E-3
CTHERM6 c6 ambient 1.6e-2

RTHERM1 Junction c2 1e-3
RTHERM2 c2 c3 7e-3
RTHERM3 c3 c4 9e-2
RTHERM4 c4 c5 4e-1
RTHERM5 c5 c6 6e-1
RTHERM6 c6 ambient 9.5e-1

.ends
.SUBCKT HUF75309T_IS  2 1 3
*Nom Temp=25 deg C    Ta-75309 in package sot-223
* 8Jan98

Ca 12 8 5.0e-10
Cb 15 14 5.0e-10
Cin 6 8 3.27e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 58.46
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.71e-9
Ldrain 2 5 1e-9
Lsource 3 7 0.56e-9


RLgate 1 9 27.1
RLdrain 2 5 10
RLsource 3 7 5.6

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 5e-3
Rgate 9 20 2.2
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 48e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*50),3))}

.MODEL DbodyMOD D (IS=3.4E-13  RS=2.3e-2 TRS1=2.2e-3 TRS2=1.03e-6
+ CJO=6.55e-10 TT=3.6e-8 M=0.57)
.MODEL DbreakMOD D (RS= 2.80e-1 TRS1=1e-4 TRS2=2.25e-5)
.MODEL DplcapMOD D (CJO=4.0e-10 IS=1e-30 N=10 M=0.75)

.MODEL MmedMOD NMOS (VTO=3.35 KP=3.0 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.2)
.MODEL MstroMOD NMOS (VTO=3.65 KP=16 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.97 kp=0.125 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=22 RS=.1)

.MODEL RbreakMOD RES (TC1=1.07e-3 TC2=-5.2e-7)
.MODEL RdrainMOD RES (TC1=5.25e-2 TC2=1.08e-4)
.MODEL RSLCMOD RES (TC1=3.3e-3 TC2=1.03e-7)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-3.15e-3 TC2=-9.41e-6)
.MODEL RvtempMOD RES (TC1=-1.61e-3 TC2=1.37e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-7.25 vOFF=-4.25)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.25 VOFF=-7.25)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=2.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.5 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*TA75309T3 8Jan98
.SUBCKT HUF75309TT_IS 7 1

CTHERM1 7  6 7.5E-5
CTHERM2 6  5 4E-4
CTHERM3 5  4 1.7E-3
CTHERM4 4  3 1.5E-2
CTHERM5 3  2 7.1E-2
CTHERM6 2  1 5.9e-1

RTHERM1 7  6 7e-2
RTHERM2 6  5 2.7e-1
RTHERM3 5  4 2
RTHERM4 4  3 3.5
RTHERM5 3  2 30
RTHERM6 2  1 80


.ENDS
.SUBCKT HUF75321D_IS  2 1 3
*Nom Temp=25 deg C    TA75321
*30Apr98


Ca 12 8 9.05e-10
Cb 15 14 8.95e-10
Cin 6 8 6.28e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 58.39
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.40e-9
Ldrain 2 5 1e-9
Lsource 3 7 3.14e-9


RLgate 1 9 24
RLdrain 2 5 10
RLsource 3 7 31.4

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 7.49e-3
Rgate 9 20 1.24
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 19.35e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*118),2.5))}

.MODEL DbodyMOD D (IS=1.14E-12  RS=9.51e-3 TRS1=1.96e-3 TRS2=2.64e-6
+ CJO=1.10e-9 TT=3.45e-8 M=0.53)
.MODEL DbreakMOD D (RS=1.65e-1 TRS1=4.83e-3 TRS2=0)
.MODEL DplcapMOD D (CJO=9.00e-10 IS=1e-30 N=10 M=0.85)

.MODEL MmedMOD NMOS (VTO=3.25 KP=1.75 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.24)
.MODEL MstroMOD NMOS (VTO=3.65 KP=32.00 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.91 kp=0.07 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=12.4 RS=.1)

.MODEL RbreakMOD RES (TC1=9.16e-4 TC2=1.45e-6)
.MODEL RdrainMOD RES (TC1=1.48e-2 TC2=8.64e-5)
.MODEL RSLCMOD RES (TC1=3.86e-3 TC2=1.26e-5)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-3.37e-3 TC2=-9.72e-6)
.MODEL RvtempMOD RES (TC1=-1.72e-3 TC2=1.31e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-8.15 VOFF=-5.15)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.15 VOFF=-8.15)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON= 1.00 VOFF= 4.00)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON= 4.00 VOFF= 1.00)

.ENDS

*Thermal Model Subcircuit
*TA75321
.subckt HUF75321DT_IS th tl
*30Apr98

CTHERM1 th 6 4.75e-7
CTHERM2 6  5 4.60e-4
CTHERM3 5  4 2.06e-3
CTHERM4 4  3 1.30e-2
CTHERM5 3  2 2.00e-1
CTHERM6 2  tl 8.05e-1

RTHERM1 th 6 2.65e-2
RTHERM2 6  5 9.00e-2
RTHERM3 5  4 6.60e-1
RTHERM4 4  3 8.80e-1
RTHERM5 3  2 4.60e-1
RTHERM6 2  tl 4.40e-1

.ends
.SUBCKT HUF75321P_IS  2 1 3
*Nom Temp=25 deg C    TA75321
*29Apr98

Ca 12 8 9.96e-10
Cb 15 14 9.83e-10
Cin 6 8 6.18e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 59.54
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 3.57e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 4.25e-9


RLgate 1 9 35.7
RLdrain 2 5 10
RLsource 3 7 42.5

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 5.5e-3
Rgate 9 20 2.25
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 16.30e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*101),2.5))}

.MODEL DbodyMOD D (IS=7.47E-13  RS=6.45e-3 TRS1=2.01e-3 TRS2=1.21e-6
+ CJO=1.02e-9 TT=3.21e-8 M=0.50)
.MODEL DbreakMOD D (RS=2.01e-1 TRS1=3.62e-3 TRS2=6.01e-7)
.MODEL DplcapMOD D (CJO=9e-10 IS=1e-30 N=10 M=0.85)

.MODEL MmedMOD NMOS (VTO=3.25 KP=1.75 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.25)
.MODEL MstroMOD NMOS (VTO=3.65 KP=32.00 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.91 kp=0.07 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=22.5 RS=.1)

.MODEL RbreakMOD RES (TC1=1.05e-3 TC2=1.21e-7)
.MODEL RdrainMOD RES (TC1=2.40e-2 TC2=1.02e-6)
.MODEL RSLCMOD RES (TC1=2.07e-4 TC2=4.67e-5)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-3.01e-3 TC2=-8.85e-6)
.MODEL RvtempMOD RES (TC1=-1.96e-3 TC2=1.39e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-7.85 VOFF=-4.85)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.85 VOFF=-7.85)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0 VOFF=3.0)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.0 VOFF=-0)

.ENDS

*Thermal Model Subcircuit
*TA75321
.subckt HUF75321T_IS 7 1
*29Apr98

CTHERM1 7  6 4.90e-7
CTHERM2 6  5 4.50e-4
CTHERM3 5  4 1.62e-3
CTHERM4 4  3 1.30e-2
CTHERM5 3  2 1.20e-1
CTHERM6 2  1 1.20


RTHERM1 7  6 2.40e-2
RTHERM2 6  5 7.80e-2
RTHERM3 5  4 4.55e-1
RTHERM4 4  3 6.80e-1
RTHERM5 3  2 4.10e-1
RTHERM6 2  1 3.90e-1

.ends
.SUBCKT HUF75329P3_IS  2 1 3
*Nom Temp=25 deg C
*21Sep98

Ca 12 8 1.720e-9
Cb 15 14 1.52e-9
Cin 6 8 9.61e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 58.13
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.86e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 2.69e-9

RLgate 1 9 26.9
RLdrain 2 5 10
RLsource 3 7 28.6

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.00e-3
Rgate 9 20 1.52
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 13.85e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*135),3.5))}

.MODEL DbodyMOD D (IS=7.50E-13  RS=5.05e-3 TRS1=2.210e-3 TRS2=1.02e-6
+ CJO=1.51e-9 TT=4.05e-8 M=0.50)
.MODEL DbreakMOD D (RS=2.14e-1 TRS1=9.62e-4 TRS2=1.23e-6)
.MODEL DplcapMOD D (CJO=13.5e-10 IS=1e-30 N=10 M=0.85)

.MODEL MmedMOD NMOS (VTO=3.250 KP=2.50 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.52)
.MODEL MstroMOD NMOS (VTO=3.80 KP=70.00 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.91 kp=0.06 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=15.20 RS=.1)

.MODEL RbreakMOD RES (TC1=1.05E-3 TC2=1.94E-7)
.MODEL RdrainMOD RES (TC1=8.04E-2 TC2=1.37E-4)
.MODEL RSLCMOD RES (TC1=4.83E-3 TC2=1.16E-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-3.43E-3 TC2=-1.63E-5)
.MODEL RvtempMOD RES (TC1=-1.35E-3 TC2=1.16E-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-7.90 VOFF=-4.90)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.90 VOFF=-7.90)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.50 VOFF=2.50)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.50 VOFF=-0.50)

.ENDS

*Thermal Model Subcircuit
.SUBCKT t75329p3_IS TH TL

CTHERM1 th 6 2.80e-3
CTHERM2 6 5 1.00e-2
CTHERM3 5 4 6.80e-3
CTHERM4 4 3 7.00e-3
CTHERM5 3 2 2.2e-2
CTHERM6 2 tl 5.1e-2

RTHERM1 th 6 7.94e-3
RTHERM2 6 5 1.98e-2
RTHERM3 5 4 5.57e-2
RTHERM4 4 3 3.13e-1
RTHERM5 3 2 4.61e-1
RTHERM6 2 tl 7.26e-2

.ENDS

.SUBCKT HUF75332_IS  2 1 3
*Nom Temp=25 deg C
* Last Revision Aug 21, 1997
* revised 17Feb99

Ca 12 8 1.8e-9
Cb 15 14 1.73e-9
Cin 6 8 1.19e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 58.85
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1e-9
Ldrain 2 5 1e-9
Lsource 3 7 1e-9
K1 Lsource Lgate 0.0085

RLgate 1 9 10
RLdrain 2 5 10
RLsource 3 7 10

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 4.5e-3
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rgate 9 20 1.3
Rsource 8 7 RsourceMOD 5.95e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*180),4.6))}

.MODEL DbodyMOD D (IS=1.3E-12 RS=3.0e-3 IKF=20 XTI=6 TRS1=2.7e-3 TRS2=7e-7 CJO=1.7e-9 TT=4.0e-8 M=0.45 vj=0.75)
.MODEL DbreakMOD D (RS=1.71e-2 IKF=1e-5 TRS1=-4e-4 TRS2=-1.55e-5)
.MODEL DplcapMOD D (CJO=1.8e-9 IS=1e-30 M=0.9 vj=1.45 )


.MODEL MmedMOD NMOS (VTO=3.183 KP=2 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.3)
.MODEL MstroMOD NMOS (VTO=3.66 KP=51.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.703 KP=0.008 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=13)


.MODEL RbreakMOD RES (TC1=1.05e-3 TC2=4.5e-7)
.MODEL RdrainMOD RES (TC1=1.16e-2 TC2=1.7e-5)
.MODEL RSLCMOD RES (TC1=3.96e-3 TC2=2.7e-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-5)
.MODEL RvthresMOD RES (TC1=-2.8e-3 TC2=-1.0e-5)
.MODEL RvtempMOD RES (TC1=-2.75e-3 TC2= 5.0e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-8 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-8)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*11Feb99
.SUBCKT HUF75332T_IS TH TL

CTHERM1 TH c2 4.00E-3
CTHERM2 c2 c3 7.00E-3
CTHERM3 c3 c4 7.50E-3
CTHERM4 c4 c5 8.00E-3
CTHERM5 c5 c6 1.85E-2
CTHERM6 c6 TL 12.55


RTHERM1 TH c2 7.09e-3
RTHERM2 c2 c3 1.77e-2
RTHERM3 c3 c4 4.97e-2
RTHERM4 c4 c5 2.79e-1
RTHERM5 c5 c6 4.21e-1
RTHERM6 c6 TL 5.58e-2
.ENDS
.SUBCKT HUF75333P3_IS  2 1 3
*Nom Temp=25 deg C
* Last Revision Aug 21, 1997

Ca 12 8 1.8e-9
Cb 15 14 1.73e-9
Cin 6 8 1.19e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 58.85
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1e-9
Ldrain 2 5 1e-9
Lsource 3 7 1e-9

RLgate 1 9 10
RLdrain 2 5 10
RLsource 3 7 10

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 4.5e-3
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rgate 9 20 1
Rsource 8 7 RsourceMOD 5.95e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*180),4))}

.MODEL DbodyMOD D (IS=1.3E-12 RS=0.003 IKF=20 XTI=6 TRS1=2.7e-3 TRS2=7e-7 CJO=1.7e-9 TT=40e-8 M=0.45 vj=0.75)
.MODEL DbreakMOD D (RS=.11 IKF=1e-5 TRS1=-4e-4 TRS2=-1.55e-5)
.MODEL DplcapMOD D (CJO=1.8e-9 IS=1e-30 N=1 M=0.9 vj=1.45 FC=0.5)


.MODEL MmedMOD NMOS (VTO=3.183 KP=2 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1)
.MODEL MstroMOD NMOS (VTO=3.66 KP=51.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.703 KP=0.008 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10)

.MODEL RbreakMOD RES (TC1=1.05e-3 TC2=4.5e-7)
.MODEL RdrainMOD RES (TC1=1.16e-2 TC2=1.7e-5)
.MODEL RSLCMOD RES (TC1=3.96e-3 TC2=2.7e-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-5)
.MODEL RvthresMOD RES (TC1=-2.8e-3 TC2=-1.0e-5)
.MODEL RvtempMOD RES (TC1=-2.75e-3 TC2=0.5e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-8 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-8)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*HUF75333
.SUBCKT HUF75333_ISt Junction Ambient

CTHERM1 Junction c2 4.9E-4
CTHERM2 c2 c3 4.5E-3
CTHERM3 c3 c4 6E-3
CTHERM4 c4 c5 8.5E-3
CTHERM5 c5 c6 1E-2
CTHERM6 c6 Ambient 5E-2

RTHERM1 Junction c2 6e-4
RTHERM2 c2 c3 6.8e-3
RTHERM3 c3 c4 3.3e-2
RTHERM4 c4 c5 9.7e-2
RTHERM5 c5 c6 3.3e-1
RTHERM6 c6 Ambient 3.6e-1

.ENDS

.SUBCKT HUF75337_IS  2 1 3
*Nom Temp=25 deg C    3 Nmos no ESD model
* Last Revision August 15, 1997

Ca 12 8 2.4e-9
Cb 15 14 2.4e-9
Cin 6 8 1.63e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 58.5
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 3.58e-9
Ldrain 2 5 1e-9
Lsource 3 7 7.7e-10

RLgate 1 9 35.8
RLdrain 2 5 10
RLsource 3 7 7.7

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.3e-3
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rgate 9 20 1
Rin   6  8 1e9
Rsource 8 7 RsourceMOD 6.0e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*180),5.3))}

.MODEL DbodyMOD D (IS=1.8E-12 RS=0.003 IKF=20 N=.99 XTI=4.5 TRS1=2e-3 TRS2=9e-9 CJO=2.6e-9 TT=1.1e-7 M=0.48 vj=0.75)
.MODEL DbreakMOD D (RS=.096 IKF=0.9e-5 TRS1=1.5e-3 TRS2=-4.7e-5)
.MODEL DplcapMOD D (CJO=2.5e-9 IS=1e-30 N=1 M=.97 vj=1.45 FC=0.5)


.MODEL MmedMOD NMOS (VTO=3.2 KP=2 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1)
.MODEL MstroMOD NMOS (VTO=3.71 KP=63 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.7 KP=0.008 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10)


.MODEL RbreakMOD RES (TC1=1.17e-3 TC2=-1.25e-6)
.MODEL RdrainMOD RES (TC1=1.9e-2 TC2=0.5e-5)
.MODEL RSLCMOD RES (TC1=2.8e-3 TC2=1e-9)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-5)
.MODEL RvthresMOD RES (TC1=-3e-3 TC2=-3e-6)
.MODEL RvtempMOD RES (TC1=-2.8e-3 TC2=1e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-8 VOFF=-4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-8)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=1.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.5 VOFF=0)

.ENDS


*Thermal Model Subcircuit
*Based on 76137 Data and thermal model
* 2/8/99
.SUBCKT T75337_IS Junction Case

CTHERM1 Junction c2 .8e-6
CTHERM2 c2 c3 1.6E-6
CTHERM3 c3 c4 4.8e-3
CTHERM4 c4 c5 .76e-2
CTHERM5 c5 c6 2.4e-2
CTHERM6 c6 Case 1.5

RTHERM1 Junction c2 1.3E-4
RTHERM2 c2 c3 1.8e-3
RTHERM3 c3 c4 3.7e-2
RTHERM4 c4 c5 2.3e-1
RTHERM5 c5 c6 3.4e-1
RTHERM6 c6 Case 6.4e-2
.ends
.SUBCKT HUF75339_IS  2 1 3
*Nom Temp=25 deg C UltraFET 75A 12milliohm
*Date rev. 23Feb99 (orig. 10-17-97)

Ca 12 8 2.8e-9
Cb 15 14 2.8e-9
Cin 6 8 1.77e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 59.2
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.0e-9
Ldrain 2 5 1e-9
Lsource 3 7 4.7e-10
K1 Lsource Lgate .0302

RLgate 1 9 20
RLdrain 2 5 10
RLsource 3 7 4.7

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.95e-3
Rgate 9 20 .34
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 6.0e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*230),4))}

.MODEL DbodyMOD D (IS=3.5E-12 N=1.02 RS=3.02e-3 XTI=5.5 TRS1=3e-3 TRS2=4e-6 CJO=2.9e-9 TT=4.35e-8 M=0.5)
.MODEL DbreakMOD D (RS=8.5e-2 TRS1=8e-4 TRS2=1e-7)
.MODEL DplcapMOD D (CJO=2.25e-9 IS=1e-30 N=10 M= 0.8)

.MODEL MmedMOD NMOS (VTO=3.1 KP=1.5 IS=1e-30 N=10 TOX=1 L=1u W=1u Rg=0.34)
.MODEL MstroMOD NMOS (VTO=3.73 KP=86.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.7 kp=0.01 IS=1e-30 N=10 TOX=1 L=1u W=1u Rg=3.4)

.MODEL RbreakMOD RES (TC1=1.08e-3 TC2=-2.5e-7)
.MODEL RdrainMOD RES (TC1=2.05e-2 TC2=1.6e-5)
.MODEL RSLCMOD RES (TC1=6e-3 TC2=-2.8e-6)
.MODEL RsourceMOD RES (TC1=5.5e-4 TC2=1.75e-5)
.MODEL RvthresMOD RES (TC1=-3.65e-3 TC2=-6e-6)
.MODEL RvtempMOD RES (TC1=-2.3e-3 TC2=-4e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-9 VOFF=-5.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.5 VOFF=-9)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=2.1)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.1 VOFF=0)

.ENDS


*Thermal Model Subcircuit
*11Feb99
.SUBCKT HUF75339T_IS TH TL

CTHERM1 TH c2 5.00e-3
CTHERM2 c2 c3 1.90e-2
CTHERM3 c3 c4 7.95e-3
CTHERM4 c4 c5 9.00e-3
CTHERM5 c5 c6 2.95e-2
CTHERM6 c6 TL 12.55

RTHERM1 TH c2 5.04e-3
RTHERM2 c2 c3 1.25e-2
RTHERM3 c3 c4 3.54e-2
RTHERM4 c4 c5 1.98e-1
RTHERM5 c5 c6 2.99e-1
RTHERM6 c6 TL 3.97e-2

.ends
.SUBCKT HUF75343_IS  2 1 3
*Nom Temp=25 deg C    TA75343 75a 9milliohm 55vds
*Updated 9Feb99  (orig 17Jun97)

Ca 12 8 3.95e-9
Cb 15 14 5.05e-9
Cin 6 8 2.68e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 58.39
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.60e-9
Ldrain 2 5 1e-9
Lsource 3 7 1.10e-9
KGATE LSOURCE LGATE 0.0085

RLgate 1 9 26.0
RLdrain 2 5 10.0
RLsource 3 7 11.0

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 0.70e-3
Rgate 9 20 0.36
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 4.79e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*609),2.5))}

.MODEL DbodyMOD D (IS=2.35E-12  RS=2.21e-3 TRS1=2.47e-3 TRS2=3.97e-11
+ CJO=6.34e-9 TT=3.95e-8 M=0.6)
.MODEL DbreakMOD D (RS=9.1e-2 TRS1=-2.24e-4 TRS2=5.23e-6)
.MODEL DplcapMOD D (CJO=2.15e-9 IS=1e-30 N=10 M=0.73)

.MODEL MmedMOD NMOS (VTO=3.30 KP=5.49 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=0.36)
.MODEL MstroMOD NMOS (VTO=3.87 KP=145 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.92 kp=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.6 RS=.1)

.MODEL RbreakMOD RES (TC1=1.04e-3 TC2=3.43e-7)
.MODEL RdrainMOD RES (TC1=4.44e-2 TC2=8.04e-5)
.MODEL RSLCMOD RES (TC1=1.02e-4 TC2=2.07e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-3.49e-3 TC2=-1.27e-5)
.MODEL RvtempMOD RES (TC1=-1.93e-3 TC2=1.38e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.90 VOFF=-3.90)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.90 VOFF=-6.90)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.39 VOFF=3.39)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.39 VOFF=0.39)

.ENDS


*Thermal Model Subcircuit
*12Feb99
.SUBCKT HUF75343T_IS TH TL

CTHERM1 TH c2 6.15e-3
CTHERM2 c2 c3 2.50e-2
CTHERM3 c3 c4 1.40E-2
CTHERM4 c4 c5 1.25E-2
CTHERM5 c5 c6 4.85E-2
CTHERM6 c6 TL 12.55

RTHERM1 TH c2 3.76E-3
RTHERM2 c2 c3 9.35e-3
RTHERM3 c3 c4 2.64e-2
RTHERM4 c4 c5 1.48e-1
RTHERM5 c5 c6 2.23e-1
RTHERM6 c6 TL 2.96e-2
.ENDS
.SUBCKT HUF75344p3_IS 2 1 3 ;rev 3Feb98

CA 12 8 4.9e-9
CB 15 14 4.75e-9
CIN 6 8 2.85e-9

DBODY 7 5 DBODYMOD
DBREAK 5 11 DBREAKMOD
DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 59.7
EDS 14 8 5 8 1
EGS 13 8 6 8 1
ESG 6 10 6 8 1
EVTHRES 6 21 19 8 1
EVTEMP 20 6 18 22 1

IT 8 17 1

LGATE 1 9 2.6e-9
LDRAIN 2 5 1e-9
LSOURCE 3 7 1.1e-9

RLGATE 1 9 26
RLDRAIN 2 5 10
RLSOURCE 3 7 11

MMED 16 6 8 8 MMEDMOD
MSTRO 16 6 8 8 MSTROMOD
MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1
RDRAIN 50 16 RDRAINMOD 1.94e-3
RGATE 9 20 0.36
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
RSOURCE 8 7 RSOURCEMOD 3.5e-3
RVTHRES 22 8 RVTHRESMOD 1
RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD
S1B 13 12 13 8 S1BMOD
S2A 6 15 14 13 S2AMOD
S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*400),3))}

.MODEL DBODYMOD D (IS=2.95e-12 RS=2.6e-3 TRS1=1.05e-3 TRS2=5e-7
+CJO=5.19e-9 TT=5.9e-8 M=0.55)
.MODEL DBREAKMOD D (RS=1.65e-1 IKF=30 TRS1=1.15e-4 TRS2=2.27e-6)
.MODEL DPLCAPMOD D (CJO=5.40e-9 IS=1e-30 N=1 M=0.88 )

.MODEL MMEDMOD NMOS (VTO=3.29 KP=5.5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=.36)
.MODEL MSTROMOD NMOS (VTO=3.83 KP=123 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MWEAKMOD NMOS (VTO=2.9 KP=0.04 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.6)

.MODEL RBREAKMOD RES (TC1=1.15e-3 TC2=2e-7)
.MODEL RDRAINMOD RES (TC1=1.37e-2 TC2=3.85e-5)
.MODEL RSLCMOD RES (TC1=1.45e-4 TC2=2.11e-6)
.MODEL RSOURCEMOD RES (TC1=0 TC2=0)
.MODEL RVTHRESMOD RES (TC1=-3.7e-3  TC2=-1.6e-5)
.MODEL RVTEMPMOD RES (TC1=-2.4e-3  TC2=7e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.9 VOFF= -3.9)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.9 VOFF= -6.9)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.99 VOFF= 2.39)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.39 VOFF= -2.99)
.ENDS

.SUBCKT t75344p3_IS TH TL
*Thermal Model Subcircuit
*5Feb99

CTHERM1 TH c2 5.0e-3
CTHERM2 c2 c3 1.0e-2
CTHERM3 c3 c4 1.30E-2
CTHERM4 c4 c5 1.5E-2
CTHERM5 c5 c6 2.2E-2
CTHERM6 c6 TL 8.5e-2

RTHERM1 TH c2 6.0E-4
RTHERM2 c2 c3 3.5e-3
RTHERM3 c3 c4 2.5e-2
RTHERM4 c4 c5 4.8e-2
RTHERM5 c5 c6 1.6e-1
RTHERM6 c6 TL 1.8e-1
.ENDS


.SUBCKT HUF75345_IS  2 1 3
*Nom Temp=25 deg C
* Last Revision  3 Feb 1999

Ca 12 8 5.55e-9
Cb 15 14 5.55e-9
Cin 6 8 3.45e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 56.7
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.6e-9
Ldrain 2 5 1e-9
Lsource 3 7 1.1e-9
Kgate Lsource Lgate 0.0085


RLgate 1 9 26
RLdrain 2 5 10
RLsource 3 7 11

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1e-4
Rgate 9 20 0.36
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 3.15e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*500),3.5))}


.MODEL DbodyMOD D (IS=6E-12 RS=1.4e-3 IKF=20 XTI=5 TRS1=2.75e-3 TRS2=5e-6 CJO=5.5e-9 TT=5.9e-8 M=0.5 vj=0.75)
.MODEL DbreakMOD D (RS= 2.8e-2 IKF=30 TRS1=-4e-3 TRS2=1e-6)
.MODEL DplcapMOD D (CJO=6.75e-9 IS=1e-30 M=0.88 vj=1.45 FC=0.5)
.MODEL MmedMOD NMOS (VTO=2.93 KP=13.75 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=0.36)
.MODEL MstroMOD NMOS (VTO=3.23 KP=96 IS=1e-30 N=10 TOX=1 L=1u W=1u Lambda=0.06)
.MODEL MweakMOD NMOS (VTO=2.35 KP=0.02 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.6)


.MODEL RbreakMOD RES (TC1=8e-4 TC2=4e-6)
.MODEL RdrainMOD RES (TC1=1.5e-1 TC2=6.5e-4)
.MODEL RSLCMOD RES (TC1=1E-4 TC2=1.05E-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.5e-3 TC2=-2.6e-5)
.MODEL RvtempMOD RES (TC1=-2.75e-3 TC2=1.45e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-9 VOFF=-4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-9)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*5Feb99
.SUBCKT HUF75345T_IS TH TL

CTHERM1 TH c2 6.45e-3
CTHERM2 c2 c3 3.00e-2
CTHERM3 c3 c4 1.40E-2
CTHERM4 c4 c5 1.65E-2
CTHERM5 c5 c6 4.85e-2
CTHERM6 c6 TL 12.55

RTHERM1 TH c2 3.20E-3
RTHERM2 c2 c3 7.80e-3
RTHERM3 c3 c4 2.22e-2
RTHERM4 c4 c5 1.24e-1
RTHERM5 c5 c6 1.88e-1
RTHERM6 c6 TL 2.64e-2
.ENDS
.SUBCKT huf75545_IS  2 1 3
*Nom Temp=25 deg C
*21 May 99

Ca 12 8 5.4e-9
Cb 15 14 5.3e-9
Cin 6 8 3.4e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 87.4
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 5.1e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 4.4e-9

RLgate 1 9 51
RLdrain 2 5 10
RLsource 3 7 44

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 4.8e-3
Rgate 9 20 0.87
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.6e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*320),3))}

.MODEL DbodyMOD D (IS=3.6E-12 RS=2.1e-3 TRS1=1.5e-3 TRS2=5.1e-6
+ CJO=4.6e-9 TT=3.3e-8 M=0.55)
.MODEL DbreakMOD D (RS=2.3e-1 TRS1=0 TRS2=-1.8e-5)
.MODEL DplcapMOD D (CJO=4.8e-9 IS=1e-30 vj=1.0 N=10 M=0.8)

.MODEL MmedMOD NMOS (VTO=3.04 KP=6 IS=1e-30 N=10 TOX=1 L=1u W=1u RG= 0.87)
.MODEL MstroMOD NMOS (VTO=3.5 KP=105 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.65 kp=0.12 IS=1e-30 N=10 TOX=1 L=1u W=1u RG= 8.7 RS=.1)

.MODEL RbreakMOD RES (TC1=1.3e-3 TC2=-1.0e-6)
.MODEL RdrainMOD RES (TC1=9e-3 TC2=2.8e-5)
.MODEL RSLCMOD RES (TC1=1.53e-3 TC2=20e-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2.3e-3 TC2=-1.2e-5)
.MODEL RvtempMOD RES (TC1=-2.9e-3 TC2=0.5e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.0 VOFF=-3.0)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.0 VOFF=-5.0)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1.5)

.ENDS

*Thermal Model Subcircuit
.SUBCKT huf75545_ISt TH TL
*21 May 99

CTHERM1 TH c2 6.4e-3
CTHERM2 c2 c3 3.0e-2
CTHERM3 c3 c4 1.4E-2
CTHERM4 c4 c5 1.6E-2
CTHERM5 c5 c6 5.5E-2
CTHERM6 c6 TL 1.5

RTHERM1 TH c2 3.2E-3
RTHERM2 c2 c3 8.1e-3
RTHERM3 c3 c4 2.3e-2
RTHERM4 c4 c5 1.3e-1
RTHERM5 c5 c6 1.8e-1
RTHERM6 c6 TL 3.8e-2
.ENDS

.SUBCKT huf75623_IS  2 1 3
*Nom Temp=25 deg C
*25 Oct 99
Ca 12 8 1.27e-9
Cb 15 14 1.27e-9
Cin 6 8 7.2e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 117.8
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 5.53e-9
Ldrain 2 5 1e-9
Lsource 3 7 4.35e-9

RLgate 1 9 55.3
RLdrain 2 5 10
RLsource 3 7 43.5

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.7e-2
Rgate 9 20 2.50
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.77e-2
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*43.5),3.5))}


.MODEL DbodyMOD D (IS=6.0e-13 RS=6.2e-3 TRS1=2.1e-3 TRS2=2e-6 TT=6.30e-8 XTI=5.5
+ CJO=8.5e-10 M=0.54)
.MODEL DbreakMOD D (RS=5.6e-1 TRS1=8e-4 TRS2=3e-6)
.MODEL DplcapMOD D (CJO=9.29e-10 IS=1e-30 M=0.79)
.MODEL MmedMOD NMOS (VTO=3.21 KP=5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.50)
.MODEL MstroMOD NMOS (VTO=3.60 KP=37 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.77 KP=0.09 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=25.0)


.MODEL RbreakMOD RES (TC1=1.05e-3 TC2=-5e-7)
.MODEL RdrainMOD RES (TC1=1.20e-2 TC2=3.00e-5)
.MODEL RSLCMOD RES (TC1=3.2E-3 TC2=3.0E-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2.2e-3 TC2=-9.0e-6)
.MODEL RvtempMOD RES (TC1=-2.4e-3 TC2=1.8e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.2 VOFF=-3.1)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.1 VOFF=-6.2)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.0 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1.0)

.ENDS

.SUBCKT ta75623_ISt TH TL
*Thermal Model Subcircuit
*HUF75623
*10/19/99

CTHERM1 TH c2 1.40e-3
CTHERM2 c2 c3 5.55e-3
CTHERM3 c3 c4 5.65e-3
CTHERM4 c4 c5 6.10e-3
CTHERM5 c5 c6 9.80e-3
CTHERM6 c6 TL 7.70e-2


RTHERM1 TH c2 1.10e-2
RTHERM2 c2 c3 5.80e-2
RTHERM3 c3 c4 1.35e-1
RTHERM4 c4 c5 3.60e-1
RTHERM5 c5 c6 4.13e-1
RTHERM6 c6 TL 4.30e-1
.ENDS
.SUBCKT huf75631_IS  2 1 3
*Nom Temp=25 deg C
*19 July 99
Ca 12 8 1.95e-9
Cb 15 14 1.9e-9
Cin 6 8 1.12e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 112.8
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 6.19e-9
Ldrain 2 5 1e-9
Lsource 3 7 2.18e-9

RLgate 1 9 26
RLdrain 2 5 10
RLsource 3 7 11

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 20e-3
Rgate 9 20 1.77
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 6.5e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*71),3.5))}


.MODEL DbodyMOD D (IS=1.2e-12 RS=4.2e-3 TRS1=1.3e-3 TRS2=8e-6 TT=7.47e-8 XTI=5
+ CJO=1.5e-9 M=0.63)
.MODEL DbreakMOD D (RS=4.2e-1 TRS1=8e-4 TRS2=3e-6)
.MODEL DplcapMOD D (CJO=1.45e-9 IS=1e-30 M=0.82)
.MODEL MmedMOD NMOS (VTO=3.11 KP=5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.77)
.MODEL MstroMOD NMOS (VTO=3.57 KP=33.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.68 KP=0.09 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=17.7)


.MODEL RbreakMOD RES (TC1=1.05e-3 TC2=-5e-7)
.MODEL RdrainMOD RES (TC1=9.40e-3 TC2=2.93e-5)
.MODEL RSLCMOD RES (TC1=3.5E-3 TC2=2.0E-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-1.8e-3 TC2=-8.6e-6)
.MODEL RvtempMOD RES (TC1=-3.0e-3 TC2=1.5e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.2 VOFF=-3.1)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.1 VOFF=-6.2)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.0 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1.0)

.ENDS

.SUBCKT t75631_IS TH TL
*Thermal Model Subcircuit
*HUF75631
*7/26/99

CTHERM1 TH c2 2.60e-3
CTHERM2 c2 c3 8.85e-3
CTHERM3 c3 c4 7.60e-3
CTHERM4 c4 c5 7.65e-3
CTHERM5 c5 c6 1.22e-2
CTHERM6 c6 TL 8.70e-2


RTHERM1 TH c2 9.00e-3
RTHERM2 c2 c3 1.80e-2
RTHERM3 c3 c4 9.15e-2
RTHERM4 c4 c5 2.43e-1
RTHERM5 c5 c6 3.10e-1
RTHERM6 c6 TL 3.21e-1
.ENDS

.SUBCKT huf75631sk8_IS  2 1 3
*Nom Temp=25 deg C    tA75631
*29July99

Ca 12 8 1.88e-9
Cb 15 14 1.88e-9
Cin 6 8 1.12e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD




Ebreak 11 7 17 18 114.8
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1.12e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 1.29e-10

RLgate 1 9 11.2
RLdrain 2 5 10
RLsource 3 7 1.29

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.86e-2
Rgate 9 20 1.88
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 7.55e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*76),2))}

.MODEL DbodyMOD D (IS=1.02E-12 RS=5.39e-3 TRS1=1.01e-3 TRS2=9.97e-7
+ CJO=1.49e-9 TT=9.98e-8 M=0.58)
.MODEL DbreakMOD D (RS=3.03e-1 TRS1=2.37e-3 TRS2=0)
.MODEL DplcapMOD D (CJO=1.44e-9 IS=1e-30 M=0.80)


.MODEL MmedMOD NMOS (VTO=3.04 KP=1.75 IS=1e-30 N=10 TOX=1 L=1u W=1u RG= 1.88)
.MODEL MstroMOD NMOS (VTO=3.47 KP=40 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.71 kp=0.08 IS=1e-30 N=10 TOX=1 L=1u W=1u RG= 18.8 RS=.1)

.MODEL RbreakMOD RES (TC1=1.09e-3 TC2=0)
.MODEL RdrainMOD RES (TC1=9.09e-3 TC2=2.74e-5)
.MODEL RSLCMOD RES (TC1=5e-3 TC2=0)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=0)
.MODEL RvthresMOD RES (TC1=-2.66e-3 TC2=-1.01e-5)
.MODEL RvtempMOD RES (TC1=-2.38e-3 TC2=1.39e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.5 VOFF=-4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-5.5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1 VOFF=0)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=-1)

.ENDS

.SUBCKT HUF75631SK8_76T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 0.76in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 13
RTHERM7 c7 c8 19
RTHERM8 c8 Ambient 29.7
.ends

.SUBCKT HUF75631SK8_04T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 0.04in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .12
CTHERM7 c7 c8 .5
CTHERM8 c8 Ambient 1.3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 26
RTHERM7 c7 c8 39
RTHERM8 c8 Ambient 55
.ends

.SUBCKT HUF75631SK8_28T_IS Junction Ambient
*Thermal Model Subcircuit 31July99
*Area = 0.28in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .15
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 2.8

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 20
RTHERM7 c7 c8 24
RTHERM8 c8 Ambient 38.7
.ends

.SUBCKT HUF75631SK8_52T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 0.52in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 15
RTHERM7 c7 c8 21
RTHERM8 c8 Ambient 31.3
.ends

.SUBCKT HUF75631SK8_1T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 1in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 12
RTHERM7 c7 c8 18
RTHERM8 c8 Ambient 25
.ends



*$
.SUBCKT huf75637  2 1 3
*Nom Temp=25 deg C
*23 June 99
Ca 12 8 2.70e-9
Cb 15 14 2.70e-9
Cin 6 8 1.56e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 113.5
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 6.5e-9
Ldrain 2 5 1e-9
Lsource 3 7 2.3e-9

RLgate 1 9 26
RLdrain 2 5 10
RLsource 3 7 11

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.68e-2
Rgate 9 20 0.86
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.65e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*98),3.5))}


.MODEL DbodyMOD D (IS=1.30e-12 RS=2.86e-3 IKF=19 XTI=5 TRS1=2.25e-3 TRS2=1e-6 CJO=1.90e-9 TT=6.5e-8 M=0.55)
.MODEL DbreakMOD D (RS=3.05e-1 IKF=1 TRS1=8e-4 TRS2=3e-6)
.MODEL DplcapMOD D (CJO=2.20e-9 IS=1e-30 M=0.83)
.MODEL MmedMOD NMOS (VTO=3.21 KP=5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=0.86)
.MODEL MstroMOD NMOS (VTO=3.58 KP=37.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.81 KP=0.07 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=8.60)


.MODEL RbreakMOD RES (TC1=1.08e-3 TC2=-8.6e-7)
.MODEL RdrainMOD RES (TC1=7.70e-3 TC2=2.20e-5)
.MODEL RSLCMOD RES (TC1=4.25E-3 TC2=1.00E-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2.07e-3 TC2=-6.65e-6)
.MODEL RvtempMOD RES (TC1=-3.20e-3 TC2=9.68e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.2 VOFF=-2.4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.4 VOFF=-6.2)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.8 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1.8)

.ENDS

*Thermal Model Subcircuit
*HUF75637
*8/2/99
.SUBCKT ta75637_ISt TH TL

CTHERM1 TH c2 3.10e-3
CTHERM2 c2 c3 1.60e-2
CTHERM3 c3 c4 1.34e-2
CTHERM4 c4 c5 1.22e-2
CTHERM5 c5 c6 1.40e-2
CTHERM6 c6 TL 1.05e-1

RTHERM1 TH c2 1.20e-2
RTHERM2 c2 c3 3.50e-2
RTHERM3 c3 c4 5.20e-2
RTHERM4 c4 c5 1.45e-1
RTHERM5 c5 c6 2.62e-1
RTHERM6 c6 TL 2.64e-1

.ENDS
.SUBCKT HUF75639P_IS  2 1 3
*Nom Temp=25 deg C    3 Nmos no Esd  model
*14 Oct 98
Ca 12 8 28.5e-10
Cb 15 14 26.5e-10
Cin 6 8 19e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 110
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1e-9
Ldrain 2 5 2.0e-9
Lsource 3 7 4.69e-10


RLgate 1 9 10
RLdrain 2 5 20
RLsource 3 7 4.69

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 13e-3
Rgate 9 20 .7
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 4.5e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*115),4))}

.MODEL DbodyMOD D (IS=1.4E-12  RS=3.3e-3  XTI=4.7 TRS1=2E-3  TRS2=.1E-5
+ CJO=27e-10 TT=6.1e-8 M=0.6)
.MODEL DbreakMOD D (RS=3.5e-1 TRS1=1E-3 TRS2=1E-6)
.MODEL DplcapMOD D (CJO=28.5e-10 IS=1e-30 N=10 M=0.95 vj=1.0)

.MODEL MmedMOD NMOS (VTO=3.5 KP=4.8 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=.7)
.MODEL MstroMOD NMOS (VTO=3.97 KP=56.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=3.11 kp=.285 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=7 RS=.1)

.MODEL RbreakMOD RES (TC1=.8E-3 TC2=1E-6)
.MODEL RdrainMOD RES (TC1=1.0e-2 TC2=1.75e-5)
.MODEL RSLCMOD RES (TC1=2.80e-3 TC2=14e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-2e-3 TC2=-1.75e-5)
.MODEL RvtempMOD RES (TC1=-2.75e-3 TC2=.05e-9)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.0 VOFF=-3.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3.5 VOFF=-6.0)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.5 VOFF=4.95)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=4.95 VOFF=-2.5)

.ENDS

*Thermal Model Subcircuit
*TA75639
.SUBCKT HUF75639T_IS th tl

CTHERM1 th 6  5.0
CTHERM2 6  5 3.0E-2
CTHERM3 5  4 1.0E-2
CTHERM4 4  3 3.0E-2
CTHERM5 3  2 3.5E-2
CTHERM6 2  tl 1

RTHERM1 th 6 2.5E-4
RTHERM2 6  5 5.0E-4
RTHERM3 5  4 2.8e-3
RTHERM4 4  3 8.8e-2
RTHERM5 3  2 1.8e-1
RTHERM6 2  tl 5.0e-2

.ENDS
.SUBCKT huf75645_IS  2 1 3
*Nom Temp=25 deg C
*21 May 99
Ca 12 8 5.31e-9
Cb 15 14 5.31e-9
Cin 6 8 3.56e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 115.5
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 5.1e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 4.4e-9

RLgate 1 9 26
RLdrain 2 5 10
RLsource 3 7 11

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 7.8e-3
Rgate 9 20 0.83
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.65e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*205),3.5))}


.MODEL DbodyMOD D (IS=3.00e-12 RS=1.78e-3 IKF=19 XTI=5 TRS1=2.25e-3 TRS2=1e-5 CJO=5.32e-9 TT=7.4e-8 M=0.68)
.MODEL DbreakMOD D (RS=2.15e-1 IKF=1 TRS1=8e-4 TRS2=3e-6)
.MODEL DplcapMOD D (CJO=5.55e-9 IS=1e-30 M=0.98)
.MODEL MmedMOD NMOS (VTO=3.13 KP=10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=0.83)
.MODEL MstroMOD NMOS (VTO=3.51 KP=93 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.65 KP=0.11 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=8.33)


.MODEL RbreakMOD RES (TC1=9.9e-4 TC2=-1.3e-6)
.MODEL RdrainMOD RES (TC1=9.40e-3 TC2=2.93e-5)
.MODEL RSLCMOD RES (TC1=2.63E-3 TC2=1.05E-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2.57e-3 TC2=-7.05e-6)
.MODEL RvtempMOD RES (TC1=-2.87e-3 TC2=-2.21e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.2 VOFF=-2.4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.4 VOFF=-6.2)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.8 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1.8)

.ENDS

*Thermal Model Subcircuit
*HUF75645
*7/28/99
.SUBCKT ta75645_ISt TH TL

CTHERM1 TH c2 8.8e-3
CTHERM2 c2 c3 2.5e-2
CTHERM3 c3 c4 2.7E-2
CTHERM4 c4 c5 3.7E-2
CTHERM5 c5 c6 4.4E-2
CTHERM6 c6 TL 3.4e-1

RTHERM1 TH c2 1.2E-2
RTHERM2 c2 c3 3.0e-2
RTHERM3 c3 c4 4.3e-2
RTHERM4 c4 c5 8.8e-2
RTHERM5 c5 c6 9.9e-2
RTHERM6 c6 TL 1.1e-1
.ENDS


.SUBCKT HUF75652_IS 2 1 3 ;rev 11May99

CA 12 8 11.0e-9
CB 15 14 11.4e-9
CIN 6 8 6.95e-9

DBODY 7 5 DBODYMOD
DBREAK 5 11 DBREAKMOD
DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 117.5
EDS 14 8 5 8 1
EGS 13 8 6 8 1
ESG 6 10 6 8 1
EVTHRES 6 21 19 8 1
EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1.0e-9
LGATE 1 9 5.74e-9
LSOURCE 3 7 4.65e-9


MMED 16 6 8 8 MMEDMOD
MSTRO 16 6 8 8 MSTROMOD
MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1
RDRAIN 50 16 RDRAINMOD 2.80e-3
RGATE 9 20 0.85
RLDRAIN 2 5 10
RLGATE 1 9 57.4
RLSOURCE 3 7 46.5
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
RSOURCE 8 7 RSOURCEMOD 2.50e-3
RVTHRES 22 8 RVTHRESMOD 1
RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD
S1B 13 12 13 8 S1BMOD
S2A 6 15 14 13 S2AMOD
S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*455),2))}

.MODEL DBODYMOD D (IS=6.55e-12 Ikf=30 RS=1.69e-3 TRS1=1.95e-3 TRS2=1.05e-6
+CJO=8.71e-9 TT=7.81e-8 M=0.50)
.MODEL DBREAKMOD D (RS=1.45e-1  TRS1=1.02E-4 TRS2=1.11E-7)
.MODEL DPLCAPMOD D (CJO=10.0e-9 IS=1e-30 N=1 M=0.85 )

.MODEL MMEDMOD NMOS (VTO=2.91 KP=6.5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=0.85)
.MODEL MSTROMOD NMOS (VTO=3.37 KP=205 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MWEAKMOD NMOS (VTO=2.56 KP=0.1 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=8.5)

.MODEL RBREAKMOD RES (TC1=1.09e-3 TC2=1.04e-7)
.MODEL RDRAINMOD RES (TC1=1.38e-2 TC2=3.75e-5)
.MODEL RSLCMOD RES (TC1=1.05E-4 TC2=2.13e-7)
.MODEL RSOURCEMOD RES (TC1=0 TC2=0)
.MODEL RVTHRESMOD RES (TC1=-2.92e-3 TC2=-1.48e-5)
.MODEL RVTEMPMOD RES (TC1=-3e-3 TC2=1.21e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5 VOFF= -3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF= -5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=0)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=-2)
.ENDS



*Thermal Model Subcircuit
*1Apr99
.SUBCKT HUF75652T_IS TH TL

CTHERM1 TH c2 9.75e-3
CTHERM2 c2 c3 3.90e-2
CTHERM3 c3 c4 2.50E-2
CTHERM4 c4 c5 2.95E-2
CTHERM5 c5 c6 6.55E-2
CTHERM6 c6 TL 12.55

RTHERM1 TH c2 1.96E-3
RTHERM2 c2 c3 4.89e-3
RTHERM3 c3 c4 1.38e-2
RTHERM4 c4 c5 7.73e-2
RTHERM5 c5 c6 1.17e-1
RTHERM6 c6 TL 1.55e-2
.ENDS

.SUBCKT huf75842_IS  2 1 3
*Nom Temp=25 deg C
*13 Oct 99
Ca 12 8 4.10e-9
Cb 15 14 4.10e-9
Cin 6 8 2.50e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 157.5
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 4.86e-9
Ldrain 2 5 1.0e-9
Lsource 3 7 2.01e-9

RLgate 1 9 48.6
RLdrain 2 5 10
RLsource 3 7 20.1

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.72e-2
Rgate 9 20 0.73
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 3.58e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*88),3.5))}


.MODEL DbodyMOD D (IS=2.25e-12 RS=2.45e-3 IKF=14 XTI=5 TRS1=2.7e-3 TRS2=0 CJO=2.60e-9 TT=1.22e-7 M=0.55)
.MODEL DbreakMOD D (RS=6.50e-1 TRS1=1e-3 TRS2=1e-6)
.MODEL DplcapMOD D (CJO=3.30e-9 IS=1e-30 M=0.82)
.MODEL MmedMOD NMOS (VTO=3.20 KP=6 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=0.73)
.MODEL MstroMOD NMOS (VTO=3.63 KP=86 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=2.78 KP=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=7.3)


.MODEL RbreakMOD RES (TC1=1.02e-3 TC2=0)
.MODEL RdrainMOD RES (TC1=9.40e-3 TC2=2.70e-5)
.MODEL RSLCMOD RES (TC1=4.10E-3 TC2=4.00E-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-2.57e-3 TC2=-7.05e-6)
.MODEL RvtempMOD RES (TC1=-2.75e-3 TC2=9.00e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.8 VOFF=-2.4)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.4 VOFF=-5.8)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.8 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1.8)

.ENDS

*Thermal Model Subcircuit
*HUF75842
*10/13/99
.SUBCKT ta75842_ISt TH TL

CTHERM1 TH c2 5.2e-3
CTHERM2 c2 c3 2.4e-2
CTHERM3 c3 c4 2.0E-2
CTHERM4 c4 c5 1.8E-2
CTHERM5 c5 c6 2.4E-2
CTHERM6 c6 TL 1.8e-1

RTHERM1 TH c2 1.0E-2
RTHERM2 c2 c3 2.0e-2
RTHERM3 c3 c4 6.4e-2
RTHERM4 c4 c5 1.0e-1
RTHERM5 c5 c6 1.56e-1
RTHERM6 c6 TL 1.65e-1
.ENDS

.subckt HUF76105DK8_IS  2 1 3
*Nom Temp=25 deg C
*June98

Ca 12 8 4.95e-10
Cb 15 14 5.15e-10
Cin 6 8 2.90e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.87
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 0.920e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 0.32e-9

RLgate 1 9 9.2
RLdrain 2 5 10
RLsource 3 7 3.2

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 9e-3
Rgate 9 20 3.39
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 22.0e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*42),6))}

.MODEL DbodyMOD D (IS=3.01E-13 RS=1.47e-2 IKF=20.00 TRS1=-1.7e-3 TRS2=4e-5
+ CJO=5.74e-10 TT=2.88e-8 M=0.43)
.MODEL DbreakMOD D (RS=3.94e-1 TRS1=9.94e-4 TRS2=9.12e-7)
.MODEL DplcapMOD D (CJO=2.55e-10 IS=1e-30 N=10 M=0.60)

.MODEL MmedMOD NMOS (VTO=1.92 KP=2.1 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.39)
.MODEL MstroMOD NMOS (VTO=2.26 KP=19.0 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.7 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=33.9 RS=.1)

.MODEL RbreakMOD RES (TC1=9.94e-4 TC2=9.84e-8)
.MODEL RdrainMOD RES (TC1=8e-3 TC2=5.3e-5)
.MODEL RSLCMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.87e-3 TC2=-1.2e-6)
.MODEL RvtempMOD RES (TC1=-1.5e-3 TC2=1.7e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.20 VOFF=-2.00)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.00 VOFF=-6.20)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-.50 VOFF=0.50)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.50 VOFF=-0.50)

.ENDS

*Thermal Model Subcircuit
*TA76105  Copper Area = .02 insq
.subckt HUF76105D8_ISt th tl
*Jun98

CTHERM1 th 8 8.5e-4
CTHERM2 8  7 1.8e-3
CTHERM3 7  6 5e-3
CTHERM4 6  5 1.3e-2
CTHERM5 5  4 .4e-1
CTHERM6 4  3 .09
CTHERM7  3  2 .4
CTHERM8  2  tl  1.4

RTHERM1 th 8 3.5e-2
RTHERM2 8  7 6e-1
RTHERM3 7  6 2
RTHERM4 6  5 8
RTHERM5 5  4 18
RTHERM6 4  3 39
RTHERM7  3  2 42
RTHERM8  2  tl 48
.ends
.subckt huf76105sk8_IS  2 1 3
*Nom Temp=25 deg C
*22June98

Ca 12 8 4.95e-10
Cb 15 14 5.15e-10
Cin 6 8 2.90e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.87
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 0.920e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 0.32e-9

RLgate 1 9 9.2
RLdrain 2 5 10
RLsource 3 7 3.2

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 9e-3
Rgate 9 20 3.39
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 22.0e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*42),6))}

.MODEL DbodyMOD D (IS=3.01E-13 RS=1.47e-2 IKF=20.00 TRS1=-1.7e-3 TRS2=4e-5
+ CJO=5.74e-10 TT=2.88e-8 M=0.43)
.MODEL DbreakMOD D (RS=3.94e-1 TRS1=9.94e-4 TRS2=9.12e-7)
.MODEL DplcapMOD D (CJO=2.55e-10 IS=1e-30 N=10 M=0.60)

.MODEL MmedMOD NMOS (VTO=1.92 KP=2.1 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.39)
.MODEL MstroMOD NMOS (VTO=2.26 KP=19.0 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.7 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=33.9 RS=.1)

.MODEL RbreakMOD RES (TC1=9.94e-4 TC2=9.84e-8)
.MODEL RdrainMOD RES (TC1=8e-3 TC2=5.3e-5)
.MODEL RSLCMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.87e-3 TC2=-1.2e-6)
.MODEL RvtempMOD RES (TC1=-1.5e-3 TC2=1.7e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.20 VOFF=-2.00)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.00 VOFF=-6.20)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-.50 VOFF=0.50)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.50 VOFF=-0.50)

.ENDS


.SUBCKT T76105_04_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.04in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .12
CTHERM7 c7 c8 .5
CTHERM8 c8 Ambient 1.3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 26
RTHERM7 c7 c8 39
RTHERM8 c8 Ambient 55
.ends

.SUBCKT T76105_28_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.28in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .15
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 2.8

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 20
RTHERM7 c7 c8 24
RTHERM8 c8 Ambient 38.7
.ends
*$

.SUBCKT T76105_52_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.52in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 15
RTHERM7 c7 c8 21
RTHERM8 c8 Ambient 31.3
.ends
*$

.SUBCKT T76105_76_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.76in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 13
RTHERM7 c7 c8 19
RTHERM8 c8 Ambient 29.7
.ends
*$

.SUBCKT T76105_1_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 1in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 12
RTHERM7 c7 c8 18
RTHERM8 c8 Ambient 25
.ends
.subckt HUF76107D_IS  2 1 3
*Nom Temp=25 deg C
*June98

Ca 12 8 4.2e-10
Cb 15 14 4.9e-10
Cin 6 8 2.85e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 35.7
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 3.61e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 3.61e-9

RLgate 1 9 36.1
RLdrain 2 5 10
RLsource 3 7 36.1

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 3.7e-3
Rgate 9 20 3.39
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e1
Rsource 8 7 RsourceMOD 30e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*50),7))}

.MODEL DbodyMOD D (IS=2.8E-13 RS=1.37e-2 IKF=5.00 TRS1=2e-4 TRS2=2e-6
+ CJO=4.9e-10 TT=2.88e-8 XTI=4.75 M=0.39)
.MODEL DbreakMOD D (RS=2.5e-1 TRS1=9.94e-4 TRS2=9.12e-7)
.MODEL DplcapMOD D (CJO=3.2e-10 IS=1e-30 N=10 M=0.74)

.MODEL MmedMOD NMOS (VTO=2.07 KP=1.25 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.39)
.MODEL MstroMOD NMOS (VTO=2.4 KP=19.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.8 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=33.9 RS=.1)

.MODEL RbreakMOD RES (TC1=9.94e-4 TC2=9.84e-8)
.MODEL RdrainMOD RES (TC1=3.9e-2 TC2=5.5e-5)
.MODEL RSLCMOD RES (TC1=1e-4 TC2=3.2e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=6E-6)
.MODEL RvthresMOD RES (TC1=-1.9e-3 TC2=-5.96e-6)
.MODEL RvtempMOD RES (TC1=-1.4e-3 TC2=1e-10)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.2 VOFF=-.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-.5 VOFF=-4.2)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-.80 VOFF=.0)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=.0 VOFF=-0.80)

.ENDS

*Thermal Model Subcircuit
*T76107
.subckt HUF76107DT_IS th tl
*18May98

CTHERM1 th 6 5.00e-5
CTHERM2 6  5 9.00e-4
CTHERM3 5  4 13.0e-4
CTHERM4 4  3 1.3e-3
CTHERM5 3  2 2.20e-2
CTHERM6 2  tl 7.90e-3

RTHERM1 th 6 2.00e-4
RTHERM2 6  5 6e-3
RTHERM3 5  4 3.5e-2
RTHERM4 4  3 8.5e-1
RTHERM5 3  2 5.1e-1
RTHERM6 2  tl 1
.ends
.SUBCKT HUF76113DK8_IS  2 1 3
*Nom Temp=25 deg C    tA76113 dual SOP8
*Jul98

Ca 12 8 8.50e-10
Cb 15 14 8.05e-10
Cin 6 8 5.71e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 38.7
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 9.67e-10
Ldrain 2 5 1e-9
Lsource 3 7 3.27e-10

RLgate 1 9 9.67
RLdrain 2 5 10
RLsource 3 7 3.27

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 3.04e-3
Rgate 9 20 2.65
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 25.00e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*256),2))}

.MODEL DbodyMOD D (IS=8.35E-13 RS=1.39e-2  TRS1=1.03e-3 TRS2=6.85e-6
 + CJO=9.11e-10 TT=2.14e-8 M=0.42)
.MODEL DbreakMOD D (RS=8.21e-2 TRS1=2.25e-3 TRS2=4.14e-5)
.MODEL DplcapMOD D (CJO=3.76e-10 IS=1e-30 N=10 M=0.68)

.MODEL MmedMOD NMOS (VTO=2.03 KP=3.75 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.65)
.MODEL MstroMOD NMOS (VTO=2.36 KP=50 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.77 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=26.5 RS=.1)

.MODEL RbreakMOD RES (TC1=1e-3 TC2=1e-7)
.MODEL RdrainMOD RES (TC1=3.67e-2 TC2=4.11E-5)
.MODEL RSLCMOD RES (TC1=2.26e-3 TC2=1.23e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-2.97e-3 TC2=-5.91e-6)
.MODEL RvtempMOD RES (TC1=-7.41e-4 TC2=9.41e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.05 VOFF=-2.00)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.00 VOFF=-6.05)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=0.60)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.60 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*TA76113D8
.SUBCKT HUF76113D8_ISt th tl
*Jun98

CTHERM1 th 8 8.5e-4
CTHERM2 8  7 1.8e-3
CTHERM3 7  6 5.0e-3
CTHERM4 6  5 1.3e-2
CTHERM5 5  4 4.0e-2
CTHERM6 4  3 9.0e-2
CTHERM7 3  2 4.0e-1
CTHERM8 2  tl 1.4

RTHERM1 th 8 3.5e-2
RTHERM2 8  7 6.0e-1
RTHERM3 7  6 2
RTHERM4 6  5 8
RTHERM5 5  4 18
RTHERM6 4  3 39
RTHERM7 3  2 42
RTHERM8 2  tl 48
.ends
.SUBCKT HUF76113S8_IS  2 1 3
*Nom Temp=25 deg C    tA76113 Single  SOP8
*4Jun98

Ca 12 8 9.60e-10
Cb 15 14 9.95e-10
Cin 6 8 5.01e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 32.3
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1.00e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 2.27e-10

RLgate 1 9 10
RLdrain 2 5 10
RLsource 3 7 2.27

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.01e-3
Rgate 9 20 2.94
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 17.50e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*180),2.5))}

.MODEL DbodyMOD D (IS=9.35E-13 RS=1.39e-2  TRS1=1.12e-6 TRS2=1.05e-6
 + CJO=9.85e-10 TT=2.82e-8 M=0.42)
.MODEL DbreakMOD D (RS=1.91e-1 TRS1=3.51e-3 TRS2=1.21e-6)
.MODEL DplcapMOD D (CJO=5.51e-10 IS=1e-30 N=10 M=0.60)

.MODEL MmedMOD NMOS (VTO=1.76 KP=3.55 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.94)
.MODEL MstroMOD NMOS (VTO=2.08 KP=37 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.48 kp=0.095 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=29.4 RS=.1)

.MODEL RbreakMOD RES (TC1=1.02e-3 TC2=1.10e-7)
.MODEL RdrainMOD RES (TC1=4.05e-2 TC2=1.12e-4)
.MODEL RSLCMOD RES (TC1=-9.92e-3 TC2=-2.06e-5)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.87e-3 TC2=-5.42e-6)
.MODEL RvtempMOD RES (TC1=-1.12e-3 TC2=1.12e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-7.00 VOFF=-1.55)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.55 VOFF=-7.00)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=1.05)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.05 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*HUF76113S 50c/W @ 10sec
.SUBCKT HUF76113S8T_IS Junction Ambient
*3Jun98

CTHERM1 Junction c2 3.75e-4
CTHERM2 c2 c3 3.05e-3
CTHERM3 c3 c4 3.70e-2
CTHERM4 c4 c5 2.52e-2
CTHERM5 c5 c6 8.50e-2
CTHERM6 c6 Sink1 7.95e-1
CSINK1  Sink1 Sink2    3
CSINK2  Sink2 Ambient  50

RTHERM1 Junction c2 3.95e-2
RTHERM2 c2 c3 2.50e-1
RTHERM3 c3 c4 4.00e-1
RTHERM4 c4 c5 6.35
RTHERM5 c5 c6 2.02e1
RTHERM6 c6 Sink1 4.80e1
RSINK1  Sink1 Sink2 0.07
Rsink2  Sink2 Ambient 0.085
.ends
.SUBCKT huf76113T3_IS  2 1 3
*Nom Temp=25 deg C    TA76113 SOT-223
*27 Oct 98

Ca 12 8 8.7e-10
Cb 15 14 8.7e-10
Cin 6 8 5.6e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 34.3
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1.69e-9
Ldrain 2 5 1e-9
Lsource 3 7 4.1e-10

RLgate 1 9 16.9
RLdrain 2 5 10
RLsource 3 7 4.1

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 9.2e-3
Rgate 9 20 2.5
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 12.50e-3
Rvthres 22 8 Rvthresmod 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*180),2.5))}

.MODEL DbodyMOD D (IS=9.35E-13 RS=1.39e-2  TRS1=1.12e-6 TRS2=1.05e-6
 + CJO=9.85e-10 TT=2.82e-8 M=0.42)
.MODEL DbreakMOD D (RS=1.5e-1 TRS1=3.51e-3 TRS2=-5.0e-5)
.MODEL DplcapMOD D (CJO=4.4e-10 IS=1e-30 N=10 M=0.60)

.MODEL MmedMOD NMOS (VTO=1.95 KP=3.55 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.5)
.MODEL MstroMOD NMOS (VTO=2.23 KP=29 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.68 kp=0.095 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=25 RS=.1)

.MODEL RbreakMOD RES (TC1=9.7e-4 TC2=-5e-7)
.MODEL RdrainMOD RES (TC1=5.8e-3 TC2=1.12e-5)
.MODEL RSLCMOD RES (TC1=-9.92e-3 TC2=-2.06e-5)
.MODEL RsourceMOD RES (TC1=3e-3 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.2e-3 TC2=-5.42e-6)
.MODEL RvtempMOD RES (TC1=-1.9e-3 TC2=1.0e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-7.0 VOFF=-1.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-7.0)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-.8 VOFF=.6)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=.6 VOFF=-.8)

.ENDS

*Thermal Model Subcircuit
*TA76113t3 SOT-223 Area = 0.077 in2
.SUBCKT Ta76113_ISt3t Junction Ambient
*19Aug98

CTHERM1 Junction 8 1.9e-5
CTHERM2 8 7 9.5e-4
CTHERM3 7 6 1.9e-3
CTHERM4 6 5 3.5e-3
CTHERM5 5 4 2.0e-2
CTHERM6 4 Sink1 6.5e-2
CSINK1 Sink1 Sink2 2.4e-1
CSINK2 Sink2 Ambient .9

RTHERM1 Junction 8 3.5e-3
RTHERM2 8 7 3.1e-2
RTHERM3 7 6 2.0e-1
RTHERM4 6 5 .8
RTHERM5 5 4 2.1
RTHERM6 4 Sink1 11
RSINK1 Sink1 Sink2 32
Rsink2 Sink2 Ambient 66

.ends
.SUBCKT HUF76121D_IS  2 1 3
*Nom Temp=25 deg C    UltraFET 30v Logic Level
*May 5, 1998

Ca 12 8 1.3e-9
Cb 15 14 1.25e-9
Cin 6 8 7.5e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.4
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.4e-9
Ldrain 2 5 1e-9
Lsource 3 7 31.4e-9


RLgate 1 9 24
RLdrain 2 5 10
RLsource 3 7 31.4

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.6e-3
Rgate 9 20 4
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 12.5e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*155),4))}

.MODEL DbodyMOD D (IS=3.5E-13 n=.95 RS=8.7e-3 TRS1=2.2e-3 TRS2=2.0e-6
+ CJO=1.34e-9 ikf=3.7 TT=2.8e-8 xti=4.3 M=0.4)
.MODEL DbreakMOD D (RS=1.3e-1 TRS1=2e-3 TRS2=-2e-5)
.MODEL DplcapMOD D (CJO=7.7e-10 IS=1e-30 N=10 M=0.63)

.MODEL MmedMOD NMOS (VTO=1.9 KP=3.5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=4)
.MODEL MstroMOD NMOS (VTO=2.23 KP=55 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.64 kp=0.1 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=40 RS=.1)

.MODEL RbreakMOD RES (TC1=9.7e-4 TC2=0)
.MODEL RdrainMOD RES (TC1=2.0e-2 TC2=2.4e-5)
.MODEL RSLCMOD RES (TC1=5e-3 TC2=8e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.9e-3 TC2=-5.5e-6)
.MODEL RvtempMOD RES (TC1=-1.2e-3 TC2=1e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.5 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-5.5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1 VOFF=1.8)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.8 VOFF=-1)

.ENDS

*Thermal Model Subcircuit
*76121D
.SUBCKT HUF76121DT_IS th tl

CTHERM1 th 6 1.1E-3
CTHERM2 6  5 2.5E-3
CTHERM3 5  4 3.2E-3
CTHERM4 4  3 8.5E-3
CTHERM5 3  2 4E-2
CTHERM6 2  tl 2.2

RTHERM1 th 6 1.8E-3
RTHERM2 6  5 1.5E-2
RTHERM3 5  4 2.4e-1
RTHERM4 4  3 4.5e-1
RTHERM5 3  2 3.4e-1
RTHERM6 2  tl 7e-2
.ends
.SUBCKT HUF76121P_IS  2 1 3
*Nom Temp=25 deg C    UltraFET 30v Logic Level
*April 98

Ca 12 8 1.2e-9
Cb 15 14 1.23e-9
Cin 6 8 7.6e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.4
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 3.57e-9
Ldrain 2 5 1e-9
Lsource 3 7 4.25e-9


RLgate 1 9 35.7
RLdrain 2 5 10
RLsource 3 7 42.5

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.5e-3
Rgate 9 20 4
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 10e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*181),4))}

.MODEL DbodyMOD D (IS=4E-13 n=.95 RS=6.3e-3 TRS1=1e-3 TRS2=3e-6
+ CJO=1.33e-9 ikf=5 TT=2.8e-8 xti=4.3 M=0.4)
.MODEL DbreakMOD D (RS=1.05e-1 TRS1=0 TRS2=2.5e-5)
.MODEL DplcapMOD D (CJO=7.8e-10 IS=1e-30 N=10 M=0.63)

.MODEL MmedMOD NMOS (VTO=1.8 KP=3.5 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=4)
.MODEL MstroMOD NMOS (VTO=2.08 KP=65 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.54 kp=0.1 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=40 RS=.1)

.MODEL RbreakMOD RES (TC1=9.7e-4 TC2=7e-7)
.MODEL RdrainMOD RES (TC1=1.6e-2 TC2=4e-5)
.MODEL RSLCMOD RES (TC1=5e-3 TC2=8e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.7e-3 TC2=-4e-6)
.MODEL RvtempMOD RES (TC1=-1.2e-3 TC2=1e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=2)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2 VOFF=-0.5)

.ENDS

*Thermal Model Subcircuit
*HUF76121T
.SUBCKT HUF76121T_IS th tl

CTHERM1 th 6 1.1E-3
CTHERM2 6  5 2.9E-3
CTHERM3 5  4 3.2E-3
CTHERM4 4  3 1.5E-2
CTHERM5 3  2 3.9E-1
CTHERM6 2  tl 2.2

RTHERM1 th 6 .1E-3
RTHERM2 6  5 .2E-2
RTHERM3 5  4 3.4e-1
RTHERM4 4  3 4.6e-1
RTHERM5 3  2 1.8e-1
RTHERM6 2  tl 7e-2
.ends

.SUBCKT huf76121sk8_IS  2 1 3
*Nom Temp=25 deg C    UltraFET 30v Logic Level
*March 10, 99

Ca 12 8 1.3e-9
Cb 15 14 1.28e-9
Cin 6 8 7.6e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.4
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.98e-9
Ldrain 2 5 1e-9
Lsource 3 7 6.8e-10


RLgate 1 9 29.8
RLdrain 2 5 10
RLsource 3 7 6.8

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 5.7e-3
Rgate 9 20 4
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 9.8e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*181),4))}

.MODEL DbodyMOD D (IS=2E-13 n=.95 RS=9.5e-3 TRS1=1e-3 TRS2=3e-6
+ CJO=1.33e-9 ikf=5 TT=2.8e-8 xti=4.3 M=0.4)
.MODEL DbreakMOD D (RS=1.05e-1 TRS1=0 TRS2=2.5e-5)
.MODEL DplcapMOD D (CJO=8.2e-10 IS=1e-30 N=10 M=0.63)

.MODEL MmedMOD NMOS (VTO=1.9 KP=3.99 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=4)
.MODEL MstroMOD NMOS (VTO=2.23 KP=42.5 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.64 kp=0.1 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=40 RS=.1)

.MODEL RbreakMOD RES (TC1=9.7e-4 TC2=7e-7)
.MODEL RdrainMOD RES (TC1=6.5e-3 TC2=1.8e-5)
.MODEL RSLCMOD RES (TC1=5e-3 TC2=8e-6)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-1.5e-3 TC2=-4.8e-6)
.MODEL RvtempMOD RES (TC1=-1.6e-3 TC2=1e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5 VOFF=-3)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1 VOFF=1.2)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.2 VOFF=-1)

.ENDS

.SUBCKT T76121_04_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.04in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .12
CTHERM7 c7 c8 .5
CTHERM8 c8 Ambient 1.3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 26
RTHERM7 c7 c8 39
RTHERM8 c8 Ambient 55
.ends


.SUBCKT T76121_28_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.28in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .15
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 2.8

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 20
RTHERM7 c7 c8 24
RTHERM8 c8 Ambient 38.7
.ends


.SUBCKT T76121_52_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.52in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 15
RTHERM7 c7 c8 21
RTHERM8 c8 Ambient 31.3
.ends


.SUBCKT T76121_76_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.76in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 13
RTHERM7 c7 c8 19
RTHERM8 c8 Ambient 29.7
.ends

.SUBCKT T76121_1_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 1in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 12
RTHERM7 c7 c8 18
RTHERM8 c8 Ambient 25
.ends

.SUBCKT HUF76129D_IS  2 1 3
*Nom Temp=25 deg C    3 Nmos no ESD model
* Last Revision  Apr 1998

Ca 12 8 1.95e-9
Cb 15 14 1.85e-9
Cin 6 8 1.31e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 32.0
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.20e-9
Ldrain 2 5 1e-9
Lsource 3 7 3.03e-9

RLgate 1 9 28.6
RLdrain 2 5 10
RLsource 3 7 26.9

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.9e-3
Rgate 9 20 0.36
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 10e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*1000),3.5))}


.MODEL DbodyMOD D (IS=1.2E-12 RS=0.0077 IKF=8 N=0.99 XTI=4.75 TRS1=2.5e-3 TRS2=1e-6
+CJO=2.23e-9 TT=35e-9 M=0.4 vj=0.75)
.MODEL DbreakMOD D (RS=.095 IS=1e-14 IKF=.10 TRS1=4e-3 TRS2=.3e-4)
.MODEL DplcapMOD D (CJO=1.12e-9 IS=1e-30 N=10 M=0.65 vj=1.45 FC=0.5)
.MODEL MmedMOD NMOS (VTO=1.87 KP=5.75 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1)
.MODEL MstroMOD NMOS (VTO=2.15 KP=90 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.49 KP=0.02 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10)


.MODEL RbreakMOD RES (TC1=.98E-3  TC2=-0.1e-9)
.MODEL RdrainMOD RES (TC1=1e-2 TC2=1e-5)
.MODEL RSLCMOD RES (TC1=1E-6 TC2=1.05E-6)
.MODEL RsourceMOD RES (TC1=2.5e-3 TC2=2e-6)
.MODEL RvthresMOD RES (TC1=-1.8e-3 TC2=-1.1e-5)
.MODEL RvtempMOD RES (TC1=-1.65e-3 TC2=1.45e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-10 VOFF=-0.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-10)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=0)

.ENDS


*T76129D
*Thermal Model Subcircuit
.SUBCKT HUF76129DT_IS th tl

CTHERM1 th 6 1.1e-5
CTHERM2 6  5 2.70E-2
CTHERM3 5  4 3.9e-2
CTHERM4 4  3 1.0e-2
CTHERM5 3  2 2.3e-2
CTHERM6 2  tl 1.8

RTHERM1 th 6 .1E-3
RTHERM2 6  5 .5e-3
RTHERM3 5  4 2.9e-2
RTHERM4 4  3 4.8e-1
RTHERM5 3  2 2.8e-1
RTHERM6 2  tl 10e-2
.ends

.SUBCKT HUF76129_IS  2 1 3
*Nom Temp=25 deg C   T0220/262/263 3 Nmos no ESD model
* Last Revision  AUG 98

Ca 12 8 1.95e-9
Cb 15 14 2.06e-9
Cin 6 8 1.18e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.5
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 4.02e-9
Ldrain 2 5 1e-9
Lsource 3 7 3.45e-9

RLgate 1 9 40.2
RLdrain 2 5 10
RLsource 3 7 34.5

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.3e-3
Rgate 9 20 3.5
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 8e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*1000),3.5))}


.MODEL DbodyMOD D (IS=1.0E-12 RS=0.0056 IKF=10 N=0.99 XTI=4.75 TRS1=5e-4 TRS2=1e-6
+CJO=2.23e-9 TT=2.0e-8 M=0.4 vj=0.75)
.MODEL DbreakMOD D (RS=.15 IS=1e-14 IKF=.10 TRS1=9e-4 TRS2=-2e-5)
.MODEL DplcapMOD D (CJO=1.12e-9 IS=1e-30 N=10 M=0.67 vj=1.45)
.MODEL MmedMOD NMOS (VTO=2.0 KP=5.75 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.6)
.MODEL MstroMOD NMOS (VTO=2.3 KP=80 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.62 KP=0.02 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=36)


.MODEL RbreakMOD RES (TC1=.98E-3  TC2=-0.1e-9)
.MODEL RdrainMOD RES (TC1=2e-2 TC2=1e-7)
.MODEL RSLCMOD RES (TC1=1E-6 TC2=1.05E-6)
.MODEL RsourceMOD RES (TC1=5e-4 TC2=1e-5)
.MODEL RvthresMOD RES (TC1=-2e-3 TC2=-1.1e-5)
.MODEL RvtempMOD RES (TC1=-1.65e-3 TC2=1.45e-9)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.3 VOFF=-2)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-4.3)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-.8 VOFF=.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=.5 VOFF=-.8)

.ENDS


*T76129B
*Thermal Model Subcircuit
.SUBCKT T76129B_IS Junction Ambient

CTHERM1 Junction c2 1.1e-5
CTHERM2 c2 c3 2.70E-2
CTHERM3 c3 c4 3.9e-2
CTHERM4 c4 c5 1.0e-2
CTHERM5 c5 c6 2.3e-2
CTHERM6 c6 Sink1 1.8
CSINK1 Sink1 Sink2 3
CSINK2 Sink2 Ambient 50

RTHERM1 Junction c2 .1E-3
RTHERM2 c2 c3 .5e-3
RTHERM3 c3 c4 2.9e-2
RTHERM4 c4 c5 4.8e-1
RTHERM5 c5 c6 2.8e-1
RTHERM6 c6 Sink1 10e-2
RSINK1 Sink1 Sink2 0.07
Rsink2 Sink2 Ambient 0.06
.ends

.SUBCKT HUF76131SK8_IS  2 1 3
*Nom Temp=25 deg C
*31Dec97

Ca 12 8 2.22e-9
Cb 15 14 2.13e-9
Cin 6 8 1.52e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 37.4
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1.04e-9
Ldrain 2 5 1e-9
Lsource 3 7 1.29e-10

RLgate 1 9 10.4
RLdrain 2 5 10
RLsource 3 7 1.29

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.94e-3
Rgate 9 20 2.20
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 8.75e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*275),3))}

.MODEL DbodyMOD D (IS=2.25E-12 RS=6.05e-3 IKF=16.00 TRS1=1.14e-4 TRS2=1.23e-6
+ CJO=2.35e-9 TT=2.71e-8 M=0.44)
.MODEL DbreakMOD D (RS=1.05e-1 TRS1=1.01e-4 TRS2=1.11e-7)
.MODEL DplcapMOD D (CJO=1.08e-9 IS=1e-30 N=10 M=0.69)

.MODEL MmedMOD NMOS (VTO=1.89 KP=5.50 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.20)
.MODEL MstroMOD NMOS (VTO=2.22 KP=125 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.62 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=22 RS=.1)

.MODEL RbreakMOD RES (TC1=9.54e-4 TC2=1.07e-7)
.MODEL RdrainMOD RES (TC1=1.61e-2 TC2=5.17e-5)
.MODEL RSLCMOD RES (TC1=1.03E-5 TC2=7.67E-7)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-2.81e-3 TC2=-8.75e-6)
.MODEL RvtempMOD RES (TC1=-6.68e-4 TC2=8.80e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.80 VOFF=-1.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-5.80)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=0)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=-0.5)

.ENDS

*Thermal Model Subcircuit
*HUF76131 50c/w@ 10Sec
.SUBCKT HUF76131S8T_IS 7 1
*20FEB98

CTHERM1 7  6 3.75e-4
CTHERM2 6  5 3.05e-3
CTHERM3 5  4 3.70e-2
CTHERM4 4  3 2.52e-2
CTHERM5 3  2 8.50e-2
CTHERM6 2  1 7.95e-1

RTHERM1 7  6 3.95e-2
RTHERM2 6  5 2.50e-1
RTHERM3 5  4 4.00e-1
RTHERM4 4  3 6.35
RTHERM5 3  2 2.02e1
RTHERM6 2  1 4.80e1
.ends
.subckt HUF76132P_IS  2 1 3
*Nom Temp=25 deg C
*11May98

Ca 12 8 2.35e-9
Cb 15 14 2.35e-9
Cin 6 8 1.45e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.34
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 5.42e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 4.16e-9

RLgate 1 9 54.2
RLdrain 2 5 10
RLsource 3 7 41.6

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 0.35e-3
Rgate 9 20 2.61
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 6.5e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*450),3))}

.MODEL DbodyMOD D (IS=1.79E-12 RS=3.8e-3 IKF=20.00 TRS1=7.0e-4 TRS2=1.21e-6
+ CJO=2.65e-9 TT=3.24e-8 M=0.42 XTI=6)
.MODEL DbreakMOD D (RS=8.25e-2 TRS1=9.12e-4 TRS2=8.14e-7)
.MODEL DplcapMOD D (CJO=1.30e-9 IS=1e-30 N=10 M=0.61)

.MODEL MmedMOD NMOS (VTO=1.86 KP=4.00 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.61)
.MODEL MstroMOD NMOS (VTO=2.2 KP=120 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.63 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=26.1 RS=.1)


.MODEL RbreakMOD RES (TC1=9.97e-4 TC2=1.24e-7)
.MODEL RdrainMOD RES (TC1=7.2e-2 TC2=1e-4)
.MODEL RSLCMOD RES (TC1=1.07e-3 TC2=1.25e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-2.0e-3 TC2=-9.2e-6)
.MODEL RvtempMOD RES (TC1=-1.08e-3 TC2=9.73e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.00 VOFF=-1.00)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.00 VOFF=-6.00)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.00 VOFF=1.65)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.65 VOFF=0.00)

.ENDS

*Thermal Model Subcircuit
*TA76132
.subckt HUF76132T_IS th tl
*11May98

CTHERM1 th 6 5.0e-3
CTHERM2 6  5 11.8e-3
CTHERM3 5  4 15.50e-3
CTHERM4 4  3 18.50e-3
CTHERM5 3  2 20.0e-3
CTHERM6 2  tl 2.5e-2

RTHERM1 th 6 1.51e-2
RTHERM2 6  5 1.51e-2
RTHERM3 5  4 3.03e-2
RTHERM4 4  3 6.05e-2
RTHERM5 3  2 1.81e-1
RTHERM6 2  tl 2.45e-1
.ENDS

.SUBCKT huf76132sk8_IS  2 1 3
*Nom Temp=25 deg C HUF76132 SOP8
*29 April 99

Ca 12 8 2.22e-9
Cb 15 14 2.3e-9
Cin 6 8 1.42e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 37.4
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1.04e-9
Ldrain 2 5 1e-9
Lsource 3 7 1.29e-10

RLgate 1 9 10.4
RLdrain 2 5 10
RLsource 3 7 1.29

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.94e-3
Rgate 9 20 2.20
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 7.8e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*275),3))}

.MODEL DbodyMOD D (IS=2.25E-12 RS=6.05e-3 IKF=16.00 TRS1=1.14e-4 TRS2=1.23e-6
+ CJO=2.5e-9 TT=2.71e-8 M=0.44)
.MODEL DbreakMOD D (RS=1.05e-1 TRS1=1.01e-4 TRS2=1.11e-7)
.MODEL DplcapMOD D (CJO=1.4e-9 IS=1e-30 N=10 M=0.69)

.MODEL MmedMOD NMOS (VTO=1.89 KP=5.50 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=2.20)
.MODEL MstroMOD NMOS (VTO=2.22 KP=125 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.62 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=22 RS=.1)

.MODEL RbreakMOD RES (TC1=9.54e-4 TC2=1.07e-7)
.MODEL RdrainMOD RES (TC1=1.61e-2 TC2=5.17e-5)
.MODEL RSLCMOD RES (TC1=1.03E-5 TC2=7.67E-7)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-2.81e-3 TC2=-8.75e-6)
.MODEL RvtempMOD RES (TC1=-6.68e-4 TC2=8.80e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.80 VOFF=-1.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-5.80)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=0.2)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.2 VOFF=-0.5)

.ENDS

.SUBCKT T76105_76_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.76in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 13
RTHERM7 c7 c8 19
RTHERM8 c8 Ambient 29.7
.ends

.SUBCKT T76105_04_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.04in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .12
CTHERM7 c7 c8 .5
CTHERM8 c8 Ambient 1.3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 26
RTHERM7 c7 c8 39
RTHERM8 c8 Ambient 55
.ends

.SUBCKT T76105_28_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.28in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .15
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 2.8

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 20
RTHERM7 c7 c8 24
RTHERM8 c8 Ambient 38.7
.ends

.SUBCKT T76105_52_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.52in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 15
RTHERM7 c7 c8 21
RTHERM8 c8 Ambient 31.3
.ends

.SUBCKT T76105_1_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 1in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 12
RTHERM7 c7 c8 18
RTHERM8 c8 Ambient 25
.ends

.SUBCKT HUF76137P_IS  2 1 3
*Nom Temp=25 deg C
*April 1998

Ca 12 8 3.1e-9
Cb 15 14 3.1e-9
Cin 6 8 1.88e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.7
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 6e-9
Ldrain 2 5 4e-9
Lsource 3 7 3e-9


RLgate 1 9 60
RLdrain 2 5 40
RLsource 3 7 30

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.2e-3
Rgate 9 20 1
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 5.1e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*500),4))}

.MODEL DbodyMOD D (IS=2.5E-12  XTI=5.2 RS=3.65e-3 TRS1=3e-4 TRS2=6e-6 ikf=15
+ CJO=3.1e-9 TT=9e-8 M=0.4)
.MODEL DbreakMOD D (RS=1.25e-2  TRS1=3e-3 TRS2=-3.5e-5)
.MODEL DplcapMOD D (CJO=2.5e-9 IS=1e-30 N=10 M=.75)

.MODEL MmedMOD NMOS (VTO=1.73 KP=2 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1)
.MODEL MstroMOD NMOS (VTO=2.08 KP=130 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.38 kp=.01 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10 RS=.1)

.MODEL RbreakMOD RES (TC1=1.0e-3 TC2=-1e-9)
.MODEL RdrainMOD RES (TC1=1.1e-2 TC2=1e-5)
.MODEL RSLCMOD RES (TC1=7e-3 TC2=-7e-9)
.MODEL RsourceMOD RES (TC1=1e-3 TC2=8e-6)
.MODEL RvthresMOD RES (TC1=-1.8e-3 TC2=-1e-5)
.MODEL RvtempMOD RES (TC1=-1.65e-3 TC2=-1e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.5 VOFF=-0.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-6.5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1.5)

.ENDS

*Thermal Model Subcircuit
*T76137
.SUBCKT HUF76137T_IS th tl

CTHERM1 th 6 1e-6
CTHERM2 6  5 2.0E-6
CTHERM3 5  4 6e-3
CTHERM4 4  3 .95e-2
CTHERM5 3  2 3e-2
CTHERM6 2  tl 1.8

RTHERM1 th 6 .1E-3
RTHERM2 6  5 1.4e-3
RTHERM3 5  4 2.9e-2
RTHERM4 4  3 1.8e-1
RTHERM5 3  2 2.6e-1
RTHERM6 2  tl 4e-2
.ends
.SUBCKT HUF76139P_IS  2 1 3
*Nom Temp=25 deg C
*Apr98

Ca 12 8 3.15e-9
Cb 15 14 3.15e-9
Cin 6 8 2.3e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.45
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 6e-9
Ldrain 2 5 4e-9
Lsource 3 7 3e-9


RLgate 1 9 60
RLdrain 2 5 40
RLsource 3 7 30

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 0.25e-3
Rgate 9 20 1
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 5.35e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*643),8.4))}

.MODEL DbodyMOD D (IS=3.4E-12  XTI=5.2 RS=3.25e-3 TRS1=1.5e-3 TRS2=5e-6 ikf=13
+ CJO=3.75e-9 TT=3.8e-8 M=0.40)
.MODEL DbreakMOD D (RS=7.5e-2  IKF=0.1 TRS1=2e-3 TRS2=1e-6)
.MODEL DplcapMOD D (CJO=2.05e-9 IS=1e-30 N=10 VJ=1.1 M=0.65)

.MODEL MmedMOD NMOS (VTO=1.85 KP=15 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1)
.MODEL MstroMOD NMOS (VTO=2.18 KP=155 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.35 kp=.01 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=10 RS=.1)

.MODEL RbreakMOD RES (TC1=1.0e-3 TC2=0)
.MODEL RdrainMOD RES (TC1=4.75e-2 TC2=1e-4)
.MODEL RSLCMOD RES (TC1=2e-3 TC2=4e-5)
.MODEL RsourceMOD RES (TC1=1.45e-3 TC2=5e-6)
.MODEL RvthresMOD RES (TC1=-2e-3 TC2=-9e-6)
.MODEL RvtempMOD RES (TC1=-1.5e-3 TC2=0.5e-9)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-5.5 VOFF=-2.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.5 VOFF=-5.5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=0)

.ENDS

*Thermal Model Subcircuit
*T76139
.SUBCKT HUF76139T_IS th tl

CTHERM1 th 6 500e-2
CTHERM2 6  5 3e-2
CTHERM3 5  4 1E-2
CTHERM4 4  3 3e-2
CTHERM5 3  2 .35E-1
CTHERM6 2  tl 1

RTHERM1 th 6 2.5e-4
RTHERM2 6  5 5e-4
RTHERM3 5  4 2.8e-3
RTHERM4 4  3 88e-3
RTHERM5 3  2 18e-2
RTHERM6 2  tl .5e-1

.ends

.subckt HUF76145_IS  2 1 3
*Nom Temp=25 deg C
*6Apr98

Ca 12 8 7.75e-9
Cb 15 14 7.45e-9
Cin 6 8 4.47e-9

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 33.5
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 2.60e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 1.10e-9
KGate LSource Lgate 0.0085

RLgate 1 9 26
RLdrain 2 5 10
RLsource 3 7 11

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 0.59e-3
Rgate 9 20 0.898
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 2.20e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*750),3))}

.MODEL DbodyMOD D (IS=6.01E-12 RS=1.72e-3 IKF=20.00 TRS1=1.01e-3 TRS2=1.21e-6
+ CJO=8.41e-9 TT=4.84e-8 M=0.45)
.MODEL DbreakMOD D (RS=0.068 TRS1=1.12e-3 TRS2=1.25e-6)
.MODEL DplcapMOD D (CJO=4.25e-9 IS=1e-30 N=10 M=0.61)

.MODEL MmedMOD NMOS (VTO=1.74 KP=5.00 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=0.898)
.MODEL MstroMOD NMOS (VTO=2.10 KP=245 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD NMOS (VTO=1.48 kp=0.10 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=8.98 RS=.1)

.MODEL RbreakMOD RES (TC1=1.01e-3 TC2=1.07e-7)
.MODEL RdrainMOD RES (TC1=1.58e-2 TC2=3.76e-5)
.MODEL RSLCMOD RES (TC1=1.02E-4 TC2=-1.13E-4)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=-2.73e-3 TC2=-1.01e-5)
.MODEL RvtempMOD RES (TC1=-1.50e-3 TC2=1.25e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.00 VOFF=-1.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.5 VOFF=-6.00)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.00 VOFF=0.45)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.45 VOFF=0.00)

.ENDS

*Thermal Model Subcircuit
*TA76145  0.46 c/w
.subckt ta76145_ISt junction ambient
*14Apr98

CTHERM1 Junction c2 5.00e-5
CTHERM2 c2 c3 1.00e-3
CTHERM3 c3 c4 2.50e-3
CTHERM4 c4 c5 9.00e-3
CTHERM5 c5 c6 3.30e-2
CTHERM6 c6 Sink1 7.00e-2
CSINK1  Sink1 Sink2    7.5e-1
CSINK2  Sink2 Ambient  5

RTHERM1 Junction c2 2.00e-5
RTHERM2 c2 c3 2.06e-3
RTHERM3 c3 c4 6.71e-3
RTHERM4 c4 c5 2.07e-2
RTHERM5 c5 c6 4.12e-2
RTHERM6 c6 Sink1 10.6e-2
RSINK1  Sink1 Sink2 0.07
Rsink2  Sink2 Ambient 0.085
.ends
.SUBCKT ITF86172SK8T_IS  2 1 3
*Nom Temp=25 deg C    3 Pmos Esd model
*Nov 24 1999

Ca 12 8 1.7e-9
Cb 15 14 1.7e-9
Cin 6 8 1.8e-9

Dbody 5 7 DbodyMOD
Dbreak 7 11 DbreakMOD
DESD1 91 9 DESD1MOD
DESD2 91 7 DESD2MOD
Dplcap 10 6 DplcapMOD

Ebreak 5 11 17 18 -35.25
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 5 10 8 6 1
Evthres 6 21 19 8 1
Evtemp 6 20 18 22 1

It 8 17 1

Lgate 1 9 1.04e-9
Ldrain 2 5 1e-9
Lsource 3 7 1.29e-10


RLgate 1 9 10.4
RLdrain 2 5 10
RLsource 3 7 1.29

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.9e-3
Rgate 9 20 5.2
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 7.75e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*70),9))}

.MODEL DbodyMOD D (IS=3.00E-12 RS=7.15e-3 TRS1=1.54e-3 TRS2=-2.48e-6 CJO=1.25e-9 TT=6.5e-10 VJ=0.65 M=0.44)
.MODEL DbreakMOD D (RS=1.5e-1 TRS1=1e-3 TRS2=1e-6)
.MODEL DESD1MOD D (BV=18.3 TBV1=-1.43e-3 TBV2=0 RS=100 N=13)
.MODEL DESD2MOD D (BV=18.15 TBV1=-1.43e-3 TBV2=0 RS=100 N=13)
.MODEL DplcapMOD D (CJO=9.20e-10 IS=1e-30 N=10 VJ=0.4 M=0.36)

.MODEL MmedMOD PMOS (VTO=-1.61 KP=2.6 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=5.2)
.MODEL MstroMOD PMOS (VTO=-1.94 KP=55 IS=1e-30 N=10 TOX=1 L=1u W=1u LAMBDA=0.014)
.MODEL MweakMOD PMOS (VTO=-1.35 kp=0.08 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=52.0)

.MODEL RbreakMOD RES (TC1=6.7e-4 TC2=-1.02e-6)
.MODEL RdrainMOD RES (TC1=1.24e-2 TC2=7e-6)
.MODEL RSLCMOD RES (TC1=2e-3 TC2=-3e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=1.5e-3 TC2=6.2e-6)
.MODEL RvtempMOD RES (TC1=-1.0e-3 TC2=0)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=6.2 VOFF=3.1)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.1 VOFF=6.2)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.0 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=1.0)

.ENDS

.SUBCKT ITF86172SK8_76T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 0.76in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 13
RTHERM7 c7 c8 19
RTHERM8 c8 Ambient 29.7
.ends

.SUBCKT ITF86172SK8_04T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 0.04in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .12
CTHERM7 c7 c8 .5
CTHERM8 c8 Ambient 1.3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 26
RTHERM7 c7 c8 39
RTHERM8 c8 Ambient 55
.ends

.SUBCKT ITF86172SK8_28T_IS Junction Ambient
*Thermal Model Subcircuit 31July99
*Area = 0.28in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .15
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 2.8

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 20
RTHERM7 c7 c8 24
RTHERM8 c8 Ambient 38.7
.ends

.SUBCKT ITF86172SK8_52T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 0.52in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 15
RTHERM7 c7 c8 21
RTHERM8 c8 Ambient 31.3
.ends

.SUBCKT ITF86172SK8_1T_IS Junction Ambient
*Thermal Model Subcircuit  31July99
*Area = 1in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 12
RTHERM7 c7 c8 18
RTHERM8 c8 Ambient 25
.ends
.SUBCKT ITF86174SQT_IS  2 1 3
*Nom Temp=25 deg C    3 Pmos Esd model
*Dec 14 1999

Ca 12 8 1.65e-9
Cb 15 14 1.65e-9
Cin 6 8 1.82e-9

Dbody 5 7 DbodyMOD
Dbreak 7 11 DbreakMOD
DESD1 91 9 DESD1MOD
DESD2 91 7 DESD2MOD
Dplcap 10 6 DplcapMOD

Ebreak 5 11 17 18 -34.95
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 5 10 8 6 1
Evthres 6 21 19 8 1
Evtemp 6 20 18 22 1

It 8 17 1

Lgate 1 9 1.04e-9
Ldrain 2 5 1e-9
Lsource 3 7 1.29e-10


RLgate 1 9 10.4
RLdrain 2 5 10
RLsource 3 7 1.29

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 1.5e-3
Rgate 9 20 3.63
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 7.90e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*180),2))}

.MODEL DbodyMOD D (IS=2.75E-12 RS=4.90e-3 TRS1=1.30e-3 TRS2=-8.50e-6 XTI=4 IKF=3.4 CJO=1.25e-9 TT=6.5e-10 VJ=0.65 M=0.43)
.MODEL DbreakMOD D (RS=1.5e-1 TRS1=1e-3 TRS2=1e-6)
.MODEL DESD1MOD D (BV=18.45 TBV1=-1.43e-3 TBV2=0 RS=200 N=13)
.MODEL DESD2MOD D (BV=18.45 TBV1=-1.43e-3 TBV2=0 RS=200 N=13)
.MODEL DplcapMOD D (CJO=9.05e-10 IS=1e-30 N=10 VJ=0.372 M=0.34)

.MODEL MmedMOD PMOS (VTO=-1.94 KP=8 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.63 RS=0.1)
.MODEL MstroMOD PMOS (VTO=-2.20 KP=65 IS=1e-30 N=10 TOX=1 L=1u W=1u LAMBDA=0.15)
.MODEL MweakMOD PMOS (VTO=-1.51 kp=0.35 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=36.3 RS=0.1)

.MODEL RbreakMOD RES (TC1=7.10e-4 TC2=-1.02e-6)
.MODEL RdrainMOD RES (TC1=1.60e-2 TC2=3e-5)
.MODEL RSLCMOD RES (TC1=2e-3 TC2=-3e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=0)
.MODEL RvthresMOD RES (TC1=2.1e-3 TC2=6.2e-6)
.MODEL RvtempMOD RES (TC1=-5.0e-4 TC2=1.2e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=6.2 VOFF=3.1)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=3.1 VOFF=6.2)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.0 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=1.0)

.ENDS

.SUBCKT ITF86174SQT_100T_IS Junction Ambient
*Thermal Model Subcircuit  27Dec99
*Area = 1in sq

CTHERM1 Junction c2 1.5E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 2.0E-2
CTHERM5 c5 c6 5.0E-2
*---------------------------
CTHERM6 c6 c7 0.2
CTHERM7 c7 c8 0.5
CTHERM8 c8 Ambient 3.0

RTHERM1 Junction c2 0.15
RTHERM2 c2 c3 0.50
RTHERM3 c3 c4 1.25
RTHERM4 c4 c5 8.0
RTHERM5 c5 c6 12.0
*---------------------------
RTHERM6 c6 c7 12.0
RTHERM7 c7 c8 18.0
RTHERM8 c8 Ambient 25.0
.ends

.SUBCKT ITF86182sk8_IS  2 1 3
*Nom Temp=25 deg C
*23 Nov 99

Ca 12 8 2.2e-9
Cb 15 14 2.6e-9
Cin 6 8 2.9e-9
Dbody 5 7 DbodyMOD
Dbreak 7 11 DbreakMOD
DESD1 91 9 DESD1MOD
DESD2 91 7 DESD2MOD
Dplcap 10 6 DplcapMOD

Ebreak 5 11 17 18 -36.2
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 5 10 8 6 1
Evthres 6 21 19 8 1
Evtemp 6 20 18 22 1

It 8 17 1

Lgate 1 9 1.04e-9
Ldrain 2 5 1e-9
Lsource 3 7 1.29e-10

RLgate 1 9 10.4
RLdrain 2 5 10
RLsource 3 7 1.29

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.3e-3
Rgate 9 20 4.3
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 4e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*220),2.1))}

.MODEL DbodyMOD D (IS=1.1E-11 n=1.03 RS=5.0e-3 TRS1=1.75e-3 TRS2=5.08e-6
+ CJO=2.17e-9 TT=1e-10 M=0.5)
.MODEL DbreakMOD D (RS=1.9e-1 TRS1=1e-4 TRS2=-1e-6)
.MODEL DESD1MOD D (BV=17.2 TBV1=-2.5e-3 n=21 RS=500)
.MODEL DESD2MOD D (BV=17 TBV1=-2.5e-3 n=21 RS=0)
.MODEL DplcapMOD D (CJO=1.6e-9 IS=1e-30 N=10 M=.37 vj=.44)

.MODEL MmedMOD PMOS (VTO=-1.47 KP=4 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=4.3)
.MODEL MstroMOD PMOS (VTO=-1.82 KP=87 lambda=.01 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD PMOS (VTO=-1.19 kp=0.06 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=43 RS=.1)
.MODEL RbreakMOD RES (TC1=7.3e-4 TC2=-8e-7)
.MODEL RdrainMOD RES (TC1=1e-2 TC2=1e-6)
.MODEL RSLCMOD RES (TC1=2e-4 TC2=-2e-5)
.MODEL RsourceMOD RES (TC1=8e-4 TC2=1e-5)
.MODEL RvthresMOD RES (TC1=1.5e-3 TC2=4.1e-6)
.MODEL RvtempMOD RES (TC1=-1.2e-3 TC2=-1e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.5 VOFF=1.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.5 VOFF=2.5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.75 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=0.75)

.ENDS

.SUBCKT T86182_76_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.76in sq

CTHERM1 Junction c2 2E-3
CTHERM2 c2 c3 5.0E-3
CTHERM3 c3 c4 1.0E-2
CTHERM4 c4 c5 4.0E-2
CTHERM5 c5 c6 9E-2
CTHERM6 c6 c7 .2
CTHERM7 c7 c8 1
CTHERM8 c8 Ambient 3

RTHERM1 Junction c2 .1
RTHERM2 c2 c3 .5
RTHERM3 c3 c4 1
RTHERM4 c4 c5 5
RTHERM5 c5 c6 8
RTHERM6 c6 c7 13
RTHERM7 c7 c8 19
RTHERM8 c8 Ambient 29.7
.ends

.SUBCKT ITF87008DQT_IS  2 1 3
*Nom Temp=25 deg C
*18Jan00

Ca 12 8 1.17e-9
Cb 15 14 1.17e-9
Cin 6 8 8.15e-10

Dbody 7 5 DbodyMOD
Dbreak 5 11 DbreakMOD
Desd1 91 9 Desd1MOD
Desd2 91 7 Desd2MOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 27.05
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 6 10 6 8 1
Evthres 6 21 19 8 1
Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 1.04e-9
Ldrain 2 5 1.00e-9
Lsource 3 7 1.29e-10

RLgate 1 9 10.40
RLdrain 2 5 10
RLsource 3 7 1.29

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD


Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 2.8e-3
Rgate 9 20 118.9
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 12.8e-3
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*185),2))}

.MODEL DbodyMOD D (IS=2.0E-10 RS=1.34e-2 TRS1=1.10e-3 TRS2=2.00e-6 N=1.12 XTI=0 IKF=2.3
+ CJO=3.90e-10 TT=8.0e-9 M=0.43)
.MODEL DbreakMOD D (RS=2.3e-1 TRS1=4.00e-3 TRS2=-6.00e-6)
.MODEL Desd1MOD D(Bv=11.0 tbv1=-2.32e-3 n=12 Rs=35)
.MODEL Desd2MOD D(Bv=11.1 tbv1=-2.32e-3 n=12 Rs=35)
.MODEL DplcapMOD D (CJO=7.28e-10 IS=1e-30 VJ=0.40 M=0.46)

.MODEL MmedMOD NMOS (VTO=1.11 KP=19 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=118.9 RS=0.09)
.MODEL MstroMOD NMOS (VTO=1.39 KP=107 IS=1e-30 N=10 TOX=1 L=1u W=1u LAMBDA=0.018)
.MODEL MweakMOD NMOS (VTO=0.85 kp=0.21 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1189 RS=.1)

.MODEL RbreakMOD RES (TC1=6.4e-4 TC2=-9.35e-7)
.MODEL RdrainMOD RES (TC1=1.40e-2 TC2=5.0e-6)
.MODEL RSLCMOD RES (TC1=4.07e-3 TC2=2.25e-5)
.MODEL RsourceMOD RES (TC1=1.00e-3 TC2=0)
.MODEL RvthresMOD RES (TC1=-1.80e-3 TC2=-4.0e-6)
.MODEL RvtempMOD RES (TC1=-9.2e-4 TC2=1.7e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.8 VOFF=-1.9)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1.9 VOFF=-2.8)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-1 VOFF=0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.5 VOFF=-1)

.ENDS

.SUBCKT ITF87008DQT_38_ISt Junction Ambient
*Thermal Model Subcircuit 26Jan00
*Area = 0.38n sq

CTHERM1 Junction c2 6.7E-4
CTHERM2 c2 c3 2.2E-3
CTHERM3 c3 c4 5.0E-3
CTHERM4 c4 c5 8.6E-3
CTHERM5 c5 c6 2.2E-2
CTHERM6 c6 c7 0.07
CTHERM7 c7 c8 0.28
CTHERM8 c8 Ambient 2.0

RTHERM1 Junction c2 0.267
RTHERM2 c2 c3 0.893
RTHERM3 c3 c4 2.23
RTHERM4 c4 c5 14.28
RTHERM5 c5 c6 21.42
RTHERM6 c6 c7 25
RTHERM7 c7 c8 30
RTHERM8 c8 Ambient 34
.ends

.SUBCKT ITF87008DqT_02T_IS Junction Ambient
*Thermal Model Subcircuit  26Jan00
*Area = 0.02in sq

CTHERM1 Junction c2 6.7E-4
CTHERM2 c2 c3 2.2E-3
CTHERM3 c3 c4 5.0E-3
CTHERM4 c4 c5 8.6E-3
CTHERM5 c5 c6 2.2E-2
CTHERM6 c6 c7 0.07
CTHERM7 c7 c8 0.15
CTHERM8 c8 Ambient 0.68

RTHERM1 Junction c2 0.267
RTHERM2 c2 c3 0.893
RTHERM3 c3 c4 2.23
RTHERM4 c4 c5 14.28
RTHERM5 c5 c6 21.42
RTHERM6 c6 c7 22.8
RTHERM7 c7 c8 39.5
RTHERM8 c8 Ambient 56
.ends


.SUBCKT ITF87008DQT_14T_IS Junction Ambient
*Thermal Model Subcircuit 26Jan00
*Area = 0.14in sq

CTHERM1 Junction c2 6.7E-4
CTHERM2 c2 c3 2.2E-3
CTHERM3 c3 c4 5.0E-3
CTHERM4 c4 c5 8.6E-3
CTHERM5 c5 c6 2.2E-2
CTHERM6 c6 c7 0.05
CTHERM7 c7 c8 0.24
CTHERM8 c8 Ambient 1.3

RTHERM1 Junction c2 0.267
RTHERM2 c2 c3 0.893
RTHERM3 c3 c4 2.23
RTHERM4 c4 c5 14.28
RTHERM5 c5 c6 21.42
RTHERM6 c6 c7 21
RTHERM7 c7 c8 30
RTHERM8 c8 Ambient 45
.ends

.SUBCKT ITF87008DQT_26T_IS Junction Ambient
*Thermal Model Subcircuit  26Jan00
*Area = 0.26in sq

CTHERM1 Junction c2 6.7E-4
CTHERM2 c2 c3 2.2E-3
CTHERM3 c3 c4 5.0E-3
CTHERM4 c4 c5 8.6E-3
CTHERM5 c5 c6 2.2E-2
CTHERM6 c6 c7 0.06
CTHERM7 c7 c8 0.25
CTHERM8 c8 Ambient 1.6

RTHERM1 Junction c2 0.267
RTHERM2 c2 c3 0.893
RTHERM3 c3 c4 2.23
RTHERM4 c4 c5 14.28
RTHERM5 c5 c6 21.42
RTHERM6 c6 c7 21
RTHERM7 c7 c8 32
RTHERM8 c8 Ambient 38
.ends

.SUBCKT ITF87008DQT_50T_IS Junction Ambient
*Thermal Model Subcircuit  26Jan00
*Area = 0.5in sq

CTHERM1 Junction c2 6.7E-4
CTHERM2 c2 c3 2.2E-3
CTHERM3 c3 c4 5.0E-3
CTHERM4 c4 c5 8.6E-3
CTHERM5 c5 c6 2.2E-2
CTHERM6 c6 c7 0.08
CTHERM7 c7 c8 0.32
CTHERM8 c8 Ambient 1.9

RTHERM1 Junction c2 0.267
RTHERM2 c2 c3 0.893
RTHERM3 c3 c4 2.23
RTHERM4 c4 c5 14.28
RTHERM5 c5 c6 21.42
RTHERM6 c6 c7 23
RTHERM7 c7 c8 27
RTHERM8 c8 Ambient 29
.ends


.SUBCKT ITF87072dk8_IS  2 1 3
*Nom Temp=25 deg C
*13 Dec 99

Ca 12 8 1.15e-9
Cb 15 14 1.2e-9
Cin 6 8 1.09e-9
Dbody 5 7 DbodyMOD
Dbreak 7 11 DbreakMOD
DESD1 91 9 DESD1MOD
DESD2 91 7 DESD2MOD
Dplcap 10 6 DplcapMOD

Ebreak 5 11 17 18 -29.6
Eds 14 8 5 8 1
Egs 13 8 6 8 1
Esg 5 10 8 6 1
Evthres 6 21 19 8 1
Evtemp 6 20 18 22 1

It 8 17 1

Lgate 1 9 3.6e-9
Ldrain 2 5 1e-9
Lsource 3 7 4.3e-9

RLgate 1 9 36
RLdrain 2 5 10
RLsource 3 7 43

Mmed 16 6 8 8 MmedMOD
Mstro 16 6 8 8 MstroMOD
Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1
Rdrain 50 16 RdrainMOD 5.8e-3
Rgate 9 20 16.1
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
Rsource 8 7 RsourceMOD 1.1e-2
Rvthres 22 8 RvthresMOD 1
Rvtemp 18 19 RvtempMOD 1
S1a 6 12 13 8 S1AMOD
S1b 13 12 13 8 S1BMOD
S2a 6 15 14 13 S2AMOD
S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50  VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*100),2.1))}

.MODEL DbodyMOD D (IS=1.7E-10 ikf=3 n=1.18 RS=1.05e-2 TRS1=1.75e-3 TRS2=5.08e-6
+ CJO=6e-10 TT=5.1e-9 M=0.47)
.MODEL DbreakMOD D (RS=4e-1 TRS1=1e-3 TRS2=-2e-5)
.MODEL DESD1MOD D (BV=9.5 TBV1=-2.9e-3 n=12 RS=35)
.MODEL DESD2MOD D (BV=10.2 TBV1=-2.5e-3 n=13 RS=35)
.MODEL DplcapMOD D (CJO=4.7e-10 IS=1e-30 N=10 m=.4 vj=.45)

.MODEL MmedMOD PMOS (VTO=-1.15 KP=23 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=16.1 rs=.1)
.MODEL MstroMOD PMOS (VTO=-1.35 KP=30 LAMBDA=.05 IS=1e-30 N=10 TOX=1 L=1u W=1u)
.MODEL MweakMOD PMOS (VTO=-.82 kp=0.06 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=161 RS=.1)

.MODEL RbreakMOD RES (TC1=9e-4 TC2=1e-6)
.MODEL RdrainMOD RES (TC1=1.2e-2 TC2=1.2e-6)
.MODEL RSLCMOD RES (TC1=1e-3 TC2=1e-6)
.MODEL RsourceMOD RES (TC1=0 TC2=5e-6)
.MODEL RvthresMOD RES (TC1=1.3e-3 TC2=2.3e-6)
.MODEL RvtempMOD RES (TC1=-4e-4 TC2=-1e-7)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=2.5 VOFF=1.5)
.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=1.5 VOFF=2.5)
.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=0.75 VOFF=-0.5)
.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=0.75)

.ENDS

.SUBCKT T87072_02_IS Junction Ambient
*Thermal Model Subcircuit
*Area = 0.02in sq

CTHERM1 Junction c2 8.5E-4
CTHERM2 c2 c3 1.8E-3
CTHERM3 c3 c4 5.0E-3
CTHERM4 c4 c5 1.3E-2
CTHERM5 c5 c6 4.0E-2
CTHERM6 c6 c7 9.0e-2
CTHERM7 c7 c8 4.0e-1
CTHERM8 c8 Ambient 1.4

RTHERM1 Junction c2 3.5e-2
RTHERM2 c2 c3 6.0e-1
RTHERM3 c3 c4 2
RTHERM4 c4 c5 8
RTHERM5 c5 c6 18
RTHERM6 c6 c7 39
RTHERM7 c7 c8 42
RTHERM8 c8 Ambient 48
.ends

* EL1503C Macromodel
* High power differential line driver
* Revision C,  June 13th 2002
********************************************************************************* The AC Response is based on the RF=2K
* Applications Hint. Pins 4, 5, 6, 7, 14, 15, 16, & 17 must be connected to
* ground (node 0) for proper operation. Use resistors whose value is 1e-6 ohms. 
*
******************************************************************************
* Connections: 
* Vin- Dr+
*     |   Vout Dr+
*     |      |    V-      
*     |      |     |    Gnd
*     |      |     |      |   Gnd
*     |      |     |      |     |    Gnd
*.    |      |     |      |     |       |     Gnd
*     |      |     |      |     |       |        |    Vin+ Dr+
*     |      |     |      |     |       |        |       |        C1
*     |      |     |      |     |       |        |       |         |       C0
*     |      |     |      |     |       |        |       |         |       | 
*     1      2     3      4     5       6        7       8         9       10
*
*        NC    
*        |         IAdj   
*        |         |   Vin+ Dr-
*        |         |      |   Gnd
*        |         |      |      |    Gnd
*        |         |      |      |        |   Gnd
*        |         |      |      |        |       |   Gnd
*        |         |      |      |        |       |     |    V+
*        |         |      |      |        |       |     |      |    Vout Dr-
*        |         |      |      |        |       |     |      |        |    Vin-Dr-
*        |         |      |      |        |       |     |      |        |        |
*        11        12     13    14        15      16    17     18      19       20
.subckt EL1503C  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20    
*
*******************
* Driver+ (Amplifier A) 
*input stage
e1a  30 0 8 0 1.0
visa  30 43 0V
h2a   43 44 v1a 1.0
r1a   1 45  25  
l1a   45 44 2.5nH
i1a   8   0 1uA   
i2a   1   0 5uA
*SR stage
h1a   46  0 visa 1350
r2a   46 31 1k
d1a   31  0   dclamp
d2a    0  31  dclamp 
*
e2a   32 0 31 0 0.0016666
l3a   32 33 1.4uH
c1a   33  0 4pF
r5a   33 0 600
*transimpedance stage
g1a    0 34 33 0 1.0
rola  34  0 0.8Meg 
c2a   34 0 7.8pF 
*output stage 
q1a  3 34 35 qp 
q2a 18 34 36 qn 
q3a 18 35 37 qn 
q4a  3 36 38 qp 
r7a   37 2  6
r8a   38 2 6
Fi3a 18 35 VIsupply 0.113
Fi4a 36 3 VIsupply 0.113
ivosa 0 42 2mA
v1a   42  0 0V
********
* Driver- (Amplifier B) 
*
e1b  50 0 13 0 1.0
visb  50 63 0V
h2b  63 64 v1b 1.0
r1b    20 65  25  
l1b    65 64 2.5nH
i1b      13   0 1uA   
i2b      20   0 5uA
h1b   66  0 visb 1600
r2b   66 51 1k
d1b   51  0   dclamp
d2b    0  51  dclamp 
e2b   52 0 51 0 0.0016666
l3b   52 53 1.4uH
c1b   53  0 4pF
r5b   53 0 600
g1b    0 54 53 0 1.0
rolb  54  0 0.8Meg 
c2b   54 0 7.8pF  
q1b  3 54 55 qp 
q2b 18 54 56 qn 
q3b 18 55 57 qn 
q4b  3 56 58 qp 
r7b   57 19  6
r8b   58 19  6
Fi3b 18 55 VIsupply 0.113
Fi4b 56 3 VIsupply 0.113
ivosb  0 62 2mA
v1b  62  0 0V
********************
*Power Control Modeling, C0, C1, and Iadj
Vadj 100 0 0.6V
Radj 100 12 1K
FC0p 18 101 Vadj -8.6
FC1p 18 102 Vadj -17.2
Dclamp1 101 18 dclamp1
Dclamp2 102 18 dclamp1
FC0n 0 104 Vadj -8.6
FC1n 0 105 Vadj -17.2
SC0n 104 3 10 0 Switch
SC1n 105 3 9 0 Switch
Dclamp3 104 0 dclamp1
Dclamp4 105 0 dclamp1
Iq 18 103 1mA
SC0 101 103 10 0 Switch
SC1 102 103 9 0 Switch
RC0 10 0 100K
RC1 9 0 100K
VIsupply 103 0 0V
*
rpin1 4   5 1e-6
rpin2 5   6 1e-6
rpin3 6   7 1e-6
rpin4 7  14 1e-6
rpin5 14 15 1e-6
rpin6 15 16 1e-6
rpin7 16 17 1e-6
rpin11 11 17 1e-6
* Models
*
.model qn npn(is=5e-15 bf=130 tf=0.1nS)
.model qp pnp(is=5e-15 bf=130 tf=0.1nS)
.model dclamp d(is=1e-30 ibv=0.4 bv=15 n=4)
.model dclamp1 d(is=1e-30 ibv=0.266 bv=20 n=4)
.model Switch VSWITCH(ron=1E+6 roff=1 von=1.8 voff=1)
.ends EL1503C
*$
* EL1507C Macromodel
* Medium power differential line driver
* Revision A, May 2001
*********************************************************************************
* Applications Hint. Pins 4, 5, 7, 12 & 13 must be connected to
* ground (node 0) for proper operation. Use resistors whose value is 1e-6 ohms. 
*
******************************************************************************
* Connections (16-pin SOIC package): 
* 	NC
*    	 |   VOUTA
*    	 |     |    VIN-A      
*    	 |     |     |    Gnd
*    	 |     |     |     |   Gnd
*    	 |     |     |     |     |   VIN+A
*.   	 |     |     |     |     |     |    Gnd
*    	 |     |     |     |     |     |     |    VS-
*    	 |     |     |     |     |     |     |     |
*   	 1     2     3     4     5     6     7     8 	
*    C0    
*     |    C1       
*     |     |   VIN+B
*     |     |     |    Gnd
*     |     |     |     |    Gnd
*     |     |     |     |     |   VIN-B
*     |     |     |     |     |     |   VOUTB
*     |     |     |     |     |     |     |    VS+
*     |     |     |     |     |     |     |     |
*     9     10    11    12    13    14    15    16
.subckt EL1507C 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16   
*
*******************
* Driver+ (Amplifier A) 
*
e1a  30 0 6 0 1.0
visa  30 43 0V
h2a   43 44 v1a 1.0
r1a   3 45  100 
l1a   45 44 25nH
i1a   6   0 1uA   
i2a   3   0 5uA
R12a	6 0 2Meg
* Slew Rate Limiting
h1a   46  0 visa 1400
r2a   46 31 1k
d1a   31  0   dclamp
d2a    0  31  dclamp
* High Frequency Pole 
e2a   32 0 31 0 0.0016666
l3a   32 33 250nH
c1a   33  0 30pF
r5a   33  0 100
* Tranimpedance Stage
g1a    0 34 33 0 1.0
rola  34  0 1.9Meg 
c2a   34 0 8.5pF  
* Output Stage
q1a  8 34 35 qp 
q2a 16 34 36 qn 
q3a 16 35 37 qn 
q4a  8 36 38 qp 
r7a   37 2  4.5
r8a   38 2  4.5
Fi3a 16 35 VIsupply 0.113
Fi4a 36 8 VIsupply 0.113
* Error Terms (CMRR and PSRR)
ivosa 0 42 2mA
v1a   42  0 0V
e4a 24 0 6 0 1.0
e5a 25 0 16 0 1.0
e6a 26 0 8 0 1.0
r9a 24 42 316
r10a 25 42 3.2K
r11a 26 42 3.2K
********
** Driver+ (Amplifier B) 
*
e1b  3010 0 11 0 1.0
visb  3010 4310 0V
h2b   4310 4410 v1b 1.0
r1b   14 4510  100
l1b   4510 4410 25nH
i1b   11   0 1uA   
i2b   14   0 5uA
R12b	11 0 2Meg
* Slew Rate Limiting
h1b   4610  0 visb 1400
r2b   4610 3110 1k
d1b   3110  0   dclamp
d2b    0  3110  dclamp
* High Frequency Pole 
e2b   3210 0 3110 0 0.0016666
l3b   3210 3310 250nH
c1b   3310  0 30pF
r5b   3310  0 100

* Tranimpedance Stage
g1b    0 3410 3310 0 1.0
rolb  3410  0 1.9Meg 
c2b   3410 0 8.5pF  
* Output Stage
q1b  8 3410 3510 qp 
q2b 16 3410 3610 qn 
q3b 16 3510 3710 qn 
q4b  8 3610 3810 qp 
r7b   3710 15  4.5
r8b   3810 15  4.5
Fi3b 16 3510 VIsupply 0.113
Fi4b 3610 8 VIsupply 0.113
* Error Terms (CMRR and PSRR)
ivosb 0 4210 2mA
v1b   4210  0 0V
e4b 2410 0 11 0 1.0
e5b 2510 0 16 0 1.0
e6b 2610 0 8 0 1.0
r9b 2410 4210 316
r10b 2510 4210 3.2K
r11b 2610 4210 3.2K
********************
*Power Control Modeling, C0, C1
Vadj 100 0 0.6V
Radj 100 0 2.5k
FC0p 16 101 Vadj -10
FC1p 16 102 Vadj -20
Dclamp1 101 16 dclamp1
Dclamp2 102 16 dclamp1
FC0n 0 104 Vadj -10
FC1n 0 105 Vadj -20
SC0n 104 8 9 0 Switch
SC1n 105 8 10 0 Switch
Dclamp3 104 0 dclamp1
Dclamp4 105 0 dclamp1
Iq 16 103 2mA
SC0 101 103 9 0 Switch
SC1 102 103 10 0 Switch
RC0 9 0 100K
RC1 10 0 100K
VIsupply 103 0 0V
*
rpin0 1 0 1e-6
rpin1 4 5 1e-6
rpin2 5 0 1e-6
rpin4 7  0 1e-6
rpin6 0 13 1e-6
rpin7 13 12 1e-6
rpin11 11 0 1e-6
* Models
*
.model qn npn(is=1e-15 bf=220 tf=0.1nS)
.model qp pnp(is=1e-15 bf=220 tf=0.1nS)
.model dclamp d(is=1e-30 ibv=0.266 bv=10 n=4)
.model dclamp1 d(is=1e-30 ibv=0.266 bv=20 n=4)
.model Switch VSWITCH(ron=1e6 roff=1 von=1.8 voff=1)
.ends EL1507C
*$
* EL1508C Macromodel
* Differential DSL line driver
* Revision B, June 13th 2002
*********************************************************************************
* Applications Hint. Pins 4, 5, 6, 7, 14, 15, 16, & 17 must be connected to
* ground (node 0) for proper operation. Use resistors whose value is 1e-6 ohms. 
*
******************************************************************************
* Connections: 
* Vin- Dr+
*     |   Vout Dr+
*     |      |    V-      
*     |      |     |    Gnd
*     |      |     |      |   Gnd
*     |      |     |      |     |    Gnd
*.    |      |     |      |     |       |     Gnd
*     |      |     |      |     |       |        |    Vin+ Dr+
*     |      |     |      |     |       |        |       |        C1
*     |      |     |      |     |       |        |       |         |       C0
*     |      |     |      |     |       |        |       |         |       | 
*     1      2     3      4     5       6        7       8         9       10
*
*        NC    
*        |         IAdj   
*        |         |   Vin+ Dr-
*        |         |      |   Gnd
*        |         |      |      |    Gnd
*        |         |      |      |        |   Gnd
*        |         |      |      |        |       |   Gnd
*        |         |      |      |        |       |     |    V+
*        |         |      |      |        |       |     |      |    Vout Dr-
*        |         |      |      |        |       |     |      |        |    Vin-Dr-
*        |         |      |      |        |       |     |      |        |        |
*        11        12     13    14        15      16    17     18      19       20
.subckt EL1508C  1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20    
*
*******************
* Driver+ (Amplifier A) 
*
e1a  30 0 8 0 1.0
visa  30 43 0V
h2a   43 44 v1a 1.0
r1a   1 45  25  
l1a   45 44 2.5nH
i1a   8   0 1uA   
i2a   1   0 5uA
h1a   46  0 visa 1600
r2a   46 31 1000
d1a   31  0   dclamp
d2a    0  31  dclamp 
e2a   32 0 31 0 0.0016666
l3a   32 33 2.5uH
c1a   33  0 2pF
r5a   33 0 500
g1a    0 34 33 0 1.0
rola  34  0 2.9Meg 
c2a   34 0 3pF  
q1a  3 34 35 qp 
q2a 18 34 36 qn 
q3a 18 35 37 qn 
q4a  3 36 38 qp 
r7a   37 2  4.5
r8a   38 2  4.5
Fi3a 18 35 VIsupply 0.113
Fi4a 36 3 VIsupply 0.113
ivosa 0 42 2mA
v1a   42  0 0V
********
* Driver- (Amplifier B) 
*
e1b  50 0 13 0 1.0
visb  50 63 0V
h2b  63 64 v1b 1.0
r1b    20 65  25  
l1b    65 64 2.5nH
i1b      13   0 1uA   
i2b      20   0 5uA
h1b   66  0 visb 1500
r2b   66 51 500
d1b   51  0   dclamp
d2b    0  51  dclamp 
e2b   52 0 51 0 0.0016666
l3b   52 53 2.5uH
c1b   53  0 2pF
r5b   53 0 500
g1b    0 54 53 0 1.0
rolb  54  0 0.8Meg 
c2b   54 0 7.75pF  
q1b  3 54 55 qp 
q2b 18 54 56 qn 
q3b 18 55 57 qn 
q4b  3 56 58 qp 
r7b   57 19  4.5
r8b   58 19  4.5
Fi3b 18 55 VIsupply 0.113
Fi4b 56 3 VIsupply 0.113
ivosb  0 62 2mA
v1b  62  0 0V
********************
*Power Control Modeling, C0, C1, and Iadj
Vadj 100 0 0.6V
Radj 100 12 1K
FC0p 18 101 Vadj -8.6
FC1p 18 102 Vadj -17.2
Dclamp1 101 18 dclamp1
Dclamp2 102 18 dclamp1
FC0n 0 104 Vadj -8.6
FC1n 0 105 Vadj -17.2
SC0n 104 3 10 0 Switch
SC1n 105 3 9 0 Switch
Dclamp3 104 0 dclamp1
Dclamp4 105 0 dclamp1
Iq 18 103 1mA
SC0 101 103 10 0 Switch
SC1 102 103 9 0 Switch
RC0 10 0 100K
RC1 9 0 100K
VIsupply 103 0 0V
*
rpin1 4   5 1e-6
rpin2 5   6 1e-6
rpin3 6   7 1e-6
rpin4 7  14 1e-6
rpin5 14 15 1e-6
rpin6 15 16 1e-6
rpin7 16 17 1e-6
* Models
*
.model qn npn(is=5e-15 bf=450 tf=0.1nS)
.model qp pnp(is=5e-15 bf=450 tf=0.1nS)
.model dclamp d(is=1e-30 ibv=0.266 bv=10 n=4)
.model dclamp1 d(is=1e-30 ibv=0.266 bv=20 n=4)
.model Switch VSWITCH(ron=1E+6 roff=1 von=1.8 voff=1)
.ends EL1508C
*$
* EL1509C Macromodel
* Medium power differential line driver
* Revision A, May 29th, 2002
*******************************************************************************
******************************************************************************
* Connections 
*	OutA
*  	|	INA-
* 	|	|	INA+
*     	|	|	|	GND
* 	|	|	|	|	INB+
*  	|	|	|	|	|	INB-
*     	|	|	|	|	|	|	OUTB
*    	|	|	|	|	|	|	|	VS
*   	|	|	|	|	|	|	|	|
*	1	2	3	4	5	6	7	8
.subckt EL1509C 1 2 3 4 5 6 7 8
*
*******************
* Driver+ (Amplifier A) 
*
e1a  30 0 3 0 1.0
visa  30 43 0V
h2a   43 44 v1a 1.0
r1a   2 45  25  
l1a   45 44 2.5nH
i1a   3   0 1uA   
i2a   2   0 5uA
R12a	6 0 2Meg
* Slew Rate Limiting
h1a   46  0 visa 1500
r2a   46 31 1k
d1a   31  0   dclamp
d2a    0  31  dclamp
* High Frequency Pole 
e2a   32 0 31 0 0.0016666
l3a   32 33 1uH
c1a   33  0 5pF
r5a   33 0 300
* Tranimpedance Stage
g1a    0 34 33 0 1.0
rola  34  0 1.3Meg 
c2a   34 0 8pF  
* Output Stage
q1a  4 34 35 qp 
q2a 8 34 36 qn 
q3a 8 35 37 qn 
q4a  4 36 38 qp 
r7a   37 1  10
r8a   38 1 10
I3a 8 35 3mA
I4a 36 4 3mA
* Error Terms (CMRR and PSRR)
ivosa 0 42 2mA
v1a   42  0 0V
e4a 24 0 3 0 1.0
e5a 25 0 8 0 1.0
e6a 26 0 4 0 1.0
r9a 24 42 316
r10a 25 42 3.2K
r11a 26 42 3.2K
********
** Driver+ (Amplifier B) 
*
e1b  3010 0 5 0 1.0
visb  3010 4310 0V
h2b   4310 4410 v1b 1.0
r1b   6 4510  25  
l1b   4510 4410 2.5nH
i1b   5   0 1uA   
i2b   6   0 5uA
R12b	5 0 2Meg
* Slew Rate Limiting
h1b   4610  0 visb 1500
r2b   4610 3110 1K
d1b   3110  0   dclamp
d2b    0  3110  dclamp
* High Frequency Pole 
e2b   3210 0 3110 0 0.001666666
l3b   3210 3310 1uH
c1b   3310  0 5pF
r5b   3310 0 300
* Tranimpedance Stage
g1b    0 3410 3310 0 1.0
rolb  3410  0 1.3Meg 
c2b   3410 0 8pF  
* Output Stage
q1b  4 3410 3510 qp 
q2b 8 3410 3610 qn 
q3b 8 3510 3710 qn 
q4b  4 3610 3810 qp 
r7b   3710 7  10
r8b   3810 7  10
I3b 8 3510 3mA
I4b 3610 4 3mA
* Error Terms (CMRR and PSRR)
ivosb 0 4210 2mA
v1b   4210  0 0V
e4b 2410 0 5 0 1.0
e5b 2510 0 8 0 1.0
e6b 2610 0 4 0 1.0
r9b 2410 4210 316
r10b 2510 4210 3.2K
r11b 2610 4210 3.2K
*******************
Ips 8 4 1uA
*******************
* Models
*
.model qn npn(is=5e-15 bf=130 tf=0.1nS)
.model qp pnp(is=5e-15 bf=130 tf=0.1nS)
.model dclamp d(is=1e-30 ibv=0.4 bv=3.5 n=4)
.model Switch VSWITCH(ron=1E+6 roff=1 von=1.8 voff=1)
.ends EL1509C
*$
* EL1510C Macromodel
* Medium power differential line driver
* Revision B, May 30, 2002
*******************************************************************************
******************************************************************************
* Connections 
*	OutA
*  	|	INA-
* 	|	|	INA+
*     	|	|	|	GND
* 	|	|	|	|	INB+
*  	|	|	|	|	|	INB-
*     	|	|	|	|	|	|	OUTB
*    	|	|	|	|	|	|	|	VS
*   	|	|	|	|	|	|	|	|
*	1	2	3	4	5	6	7	8
.subckt EL1510C 1 2 3 4 5 6 7 8
*
*******************
* Driver+ (Amplifier A) 
*
e1a  30 0 3 0 1.0
visa  30 43 0V
h2a   43 44 v1a 1.0
r1a   2 45  25  
l1a   45 44 2.5nH
i1a   3   0 1uA   
i2a   2   0 5uA
R12a	6 0 2Meg
* Slew Rate Limiting
h1a   46  0 visa 630
r2a   46 31 1k
d1a   31  0   dclamp
d2a    0  31  dclamp
* High Frequency Pole 
e2a   32 0 31 0 0.0016666
l3a   32 33 1uH
c1a   33  0 5pF
r5a   33 0 250
* Tranimpedance Stage
g1a    0 34 33 0 1.0
rola  34  0 2Meg 
c2a   34 0 4pF  
* Output Stage
q1a  4 34 35 qp 
q2a 8 34 36 qn 
q3a 8 35 37 qn 
q4a  4 36 38 qp 
r7a   37 1  10
r8a   38 1  10
I3a 8 35 3mA
I4a 36 4 3mA
* Error Terms (CMRR and PSRR)
ivosa 0 42 2mA
v1a   42  0 0V
e4a 24 0 3 0 1.0
e5a 25 0 8 0 1.0
e6a 26 0 4 0 1.0
r9a 24 42 316
r10a 25 42 3.2K
r11a 26 42 3.2K
********
** Driver+ (Amplifier B) 
*
e1b  3010 0 5 0 1.0
visb  3010 4310 0V
h2b   4310 4410 v1b 1.0
r1b   6 4510  25  
l1b   4510 4410 2.5nH
i1b   5   0 1uA   
i2b   6   0 5uA
R12b	5 0 2Meg
* Slew Rate Limiting
h1b   4610  0 visb 630
r2b   4610 3110 1k
d1b   3110  0   dclamp
d2b    0  3110  dclamp
* High Frequency Pole 
e2b   3210 0 3110 0 0.0016666
l3b   3210 3310 1uH
c1b   3310  0 5pF
r5b   3310 0 250
* Tranimpedance Stage
g1b    0 3410 3310 0 1.0
rolb  3410  0 2Meg 
c2b   3410 0 4pF  
* Output Stage
q1b  4 3410 3510 qp 
q2b 8 3410 3610 qn 
q3b 8 3510 3710 qn 
q4b  4 3610 3810 qp 
r7b   3710 7  10
r8b   3810 7  10
I3b 8 3510 3mA
I4b 3610 4 3mA
* Error Terms (CMRR and PSRR)
ivosb 0 4210 2mA
v1b   4210  0 0V
e4b 2410 0 5 0 1.0
e5b 2510 0 8 0 1.0
e6b 2610 0 4 0 1.0
r9b 2410 4210 316
r10b 2510 4210 3.2K
r11b 2610 4210 3.2K
*******************
Ips 8 4 1uA
*******************
* Models
*
.model qn npn(is=5e-15 bf=150 tf=0.1nS)
.model qp pnp(is=5e-15 bf=150 tf=0.1nS)
.model dclamp d(is=1e-30 ibv=0.4 bv=3.5 n=4)
.ends EL1510C
*$
* EL1528 Macromodel
* Revision A,  July 9th 2002
********************************************************************************This model only modes two Amplifiers.
*The AC Response is based on the RF=3K
*
******************************************************************************
* Connections: 
* VINA+
* |	VINB+
* |	|	IADJ
* |	|	|	VS+
* |	|	|	|	VOUTB
* |	|	|	|	|	VINB-
* |	|	|	|	|	|	VINA-
* |	|	|	|	|	|	|	VOUTA
* |	|	|	|	|	|	|	|	VS-
* |	|	|	|	|	|	|	|	|	COAB
* |	|	|	|	|	|	|	|	|	|	C1AB
* 1	2	4	10	17	18	19	20	22	23	24
*
.subckt EL1528C  1 2 4 10 17 18 19 20 22 23 24  
*
*******************
* Driver+ (Amplifier A) 
*input stage
e1   25 0 1 0 1.0
vis  25 26 0V
h2   26 28 vXX 1.0
r1   19 27  100  
l1   27 28 2.5nH
i1   27  0 1uA   
i2   1   0 5uA
*SR stage
h1   33  0 vis 1200
r2   33  34 1k
d1   34  0   dclamp
d2    0  34  dclamp 
*
e2   35 0 34 0 0.0016666
l3   35 36 0.5uH
c1   36 0 2pF
r5   36 0 150
*transimpedance stage
g1   0 37 36 0 1.0
rol  37 0 1.5Meg 
c2   37 0 6.5pF 
*output stage 
q1  22 37 38 qp 
q2  10 37 39 qn 
q3  10 38 40 qn 
q4  22 39 41 qp 
r7  40 20 4
r8  41 20 4
F1  10 38 VIsupply 1.25
F2  39 22 VIsupply 1.25
ivos 0 29 1mA
vxx   29 0 0V
********
* Driver+ (Amplifier B) 
*input stage
e1a   25a 0 2 0 1.0
visa  25a 26a 0V
h2a   26a 28a vXXa 1.0
r1a   18 27a  100  
l1a   27a 28a 2.5nH
i1a   2  0 1uA   
i2a   2   0 5uA
*SR stage
h1a   33a  0 visa 1200
r2a   33a  34a 1k
d1a   34a  0   dclamp
d2a    0  34a  dclamp 
*
e2a   35a 0 34a 0 0.0016666
l3a   35a 36a 0.5uH
c1a   36a 0 2pF
r5a   36a 0 150
*transimpedance stage
g1a   0 37a 36a 0 1.0
rola  37a 0 1.5Meg 
c2a   37a 0 6.5pF 
*output stage 
q1a  22 37a 38a qp 
q2a  10 37a 39a qn 
q3a  10 38a 40a qn 
q4a  22 39a 41a qp 
r7a  40a 17 4
r8a  41a 17 4
F1a  10 38a VIsupply 1.25
F2a  39a 22 VIsupply 1.25
ivosa 0 29a 1mA
vxxa   29a 0 0V
********************
*Power Control Modeling, C0, C1, and Iadj
Vadj 100 0 0.6V
Radj 100 4 1.5K
FC0p 200 101 Vadj -1
FC1p 200 102 Vadj -2
Dclamp1 101 200 dclamp1
Dclamp2 102 200 dclamp1
Iq 200 103 0.4mA
SC0 101 103 23 0 Switch
SC1 102 103 24 0 Switch
RC0 23 0 1000K
RC1 24 0 1000K
VIsupply 103 0 0V
Vref 200 0 5V
* Models
*
.model qn npn(is=5e-15 bf=200 tf=0.01nS)
.model qp pnp(is=5e-15 bf=200 tf=0.01nS)
.model dclamp d(is=1e-30 ibv=0.1 bv=2 n=4)
.model dclamp1 d(is=1e-30 ibv=0.266 bv=20 n=4)
.model Switch VSWITCH(ron=1E+6 roff=1 von=1.8 voff=1)
.ends EL1528C
*$
*EL2125C  Model Rev.A 
*SR, voltage noise and current noise are modeled.
*Ultra low noise, low power, widebanc amplifier
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL2125C         3    2    7    4    6
*
* Input stage
*
vos 9 5 0.6mV
ios 5 500 0.4uA
iee 34 10 100mA
e1 34 0 7 0 1
e2 35 0 4 0 1
r1 12 35 10
r2 11 35 10
q1 12 2 10 qp
q2 11 9 10 qp

* voltage noise generator
ie 0 30 3.121mA
ca 30 31 1GF
v1 31 0 dc 0V
de 30 0 den
h1 5 3 v1 12

* current noise generator
iin 0 32 3.121mA
di 32 0 din
cb 32 33 1GF
v2 33 0 dc 0V
f1 2 9 v2 1

*Gain stage
g1 13 500 11 12 1.18e-3
r3 13 500 1.11Meg
c1 13 500 4pF

*E3 and E4 stage
e3 14 500 13 500 1
r4 14 15 200
r5 15 16 200
c2 15 500 2pF
c3 16 500 2pF
e4 17 500 16 500 1
r6 17 18 200
r7 18 19 200
c4 18 500 2pF
c5 19 500 2pF
* pole stage
e5 20 500 19 500 3
r14 20 21 796
r8 21 500 398
c6 20 21 2pF
e6 22 500 21 500 2.65
r9 22 23 704
r10 23 500 426
c7 22 23 2pF
*E7 stage
e7 24 500 23 500 1
r11 24 25 150
c8 25 500 2pF
*
* Output Stage
*
ios1 7 26 1.5mA
ios2 27 4 1.5mA
q3  4 25 26 qp
q4  7 26 29 qn
q5  7 25 27 qn
q6  4 27 28 qp
r12 28 6 25
r13 6 29 25
*
* Power Supply Current
*
ips 7 4 7mA
*
*voltage reference
eref 500 0 poly(2) (34,0) (35,0) 0 0.5 0.5
* Models
*
.model qn  npn(bf=2.08e3)
.model qp pnp(bf=2.08e3)
.model din d(kf=1.922e-16 af=1)
.model den d(kf=6.408e-17 af=1)
.ends EL2125C
*$
*EL2126C  Model Rev.A 4/30/2002
*Ultra low noise, low power, widebanc amplifier
*The AC response for this model is based on Rf=180. Vs= +/-5V
*SR, voltage noise and current noise are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL2126C_ReA     3    2    7    4    6
*
*Input Stage
vos 9 5 0.2mV
ios 5 500 0.06uA
is1 7 10 1mA
r1 11 4 800
r2 12 4 800
q1 11 9 10 qp
q2 12 2 10 qp
*
* Input bias current
ibp 500 3 5.4uA
ibn 500 2 5.4uA
*
* voltage noise generator
ie 0 30 2.121uA
ca 30 31 1GF
v1 31 0 dc 0V
de 30 0 den
h1 5 3 v1 700
*
* current noise generator
iin 0 32 1uA
di 32 0 din
cb 32 33 1GF
v2 33 0 dc 0V
f1 2 9 v2 1
*
*Gain Stage
g1 13 500 11 12 2.55e-3
rp 13 500 801k
vb 13 14 0V
cp 14 500 8p
*
*Slew rate stage
*rising limit
d1 14 499 dx
d2 14 50 dx
d3 50 499 dx
fp1 50 499 poly(1) vb -10.8e-4 1
*falling limit
d4 498 14 dx
d5 51 14 dx
d6 498 51 dx
fn1 498 51 poly(1) vb -10.8e-4 -1
*E1 stages
e1 15 500 14 500 1
r3 15 16 300
r4 16 17 200
c1 16 500 2.5p
c2 17 500 2p
*
*Output satage
is2 7 21 1.5mA
is3 19 4 1.5mA
r5 22 6 40
r6 23 6 40
q3 7 17 19 qn
q4 4 17 21 qp
q5 7 21 22 qn
q6 4 19 23 qp
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
esp 499 500 poly(1) (7,4) 0 0.5
esn 498 500 poly(1) (4,7) 0 0.5 
*models
.model qn npn ( bf=300)
.model qp pnp ( bf=300)
.model din d(kf=2.24e-16 af=1)
.model den d(kf=6.408e-17 af=1)
.model dx d(N=0.001)
.ends EL2126C_ReA
*$
*EL2126C-- Model Rev.B 4/30/2002
*Ultra low noise, low power, widebanc amplifier
*The AC response for this model is based on Rf=180. Vs= +/-15V
*SR, voltage noise and current noise are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL2126c_ReB     3    2    7    4    6
*
*Input Stage
vos 9 5 0.2mV
ios 5 500 0.06uA
is1 7 10 1.6mA
r1 11 4 800
r2 12 4 800
q1 11 9 10 qp
q2 12 2 10 qp
*
* Input bias current
ibp 500 3 5.4uA
ibn 500 2 5.4uA
*
* voltage noise generator
ie 0 30 2.121uA
ca 30 31 1GF
v1 31 0 dc 0V
de 30 0 den
h1 5 3 v1 700
*
* current noise generator
iin 0 32 1uA
di 32 0 din
cb 32 33 1GF
v2 33 0 dc 0V
f1 2 9 v2 1
*
*Gain Stage
g1 13 500 11 12 2.55e-3
rp 13 500 801k
vb 13 14 0V
cp 14 500 8.2p
*
*Slew rate stage
*rising limit
d1 14 499 dx
d2 14 50 dx
d3 50 499 dx
fp1 50 499 poly(1) vb -15.4e-4 1
*falling limit
d4 498 14 dx
d5 51 14 dx
d6 498 51 dx
fn1 498 51 poly(1) vb -15.4e-4 -1
*E1 stages
e1 15 500 14 500 1
r3 15 16 250
r4 16 17 200
c1 16 500 2.5p
c2 17 500 2p
*
*Output satage
is2 7 21 1.5mA
is3 19 4 1.5mA
r5 22 6 24
r6 23 6 24
q3 7 17 19 qn
q4 4 17 21 qp
q5 7 21 22 qn
q6 4 19 23 qp
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
esp 499 500 poly(1) (7,4) 0 0.5
esn 498 500 poly(1) (4,7) 0 0.5
*
*models
.model qn npn ( bf=300)
.model qp pnp ( bf=300)
.model din d(kf=2.24e-16 af=1)
.model den d(kf=6.408e-17 af=1)
.model dx d(N=0.01)
.ends EL2126C_ReB
*$
*EL2227C  Model Rev.A 7/30/2002
*This is a single amplifier model for the EL2227
*The AC response for this model is based on Rf=620. Vs= +/-12V
*SR, voltage noise and current noise are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL2227C         3    2    7    4    6
*
*Input Stage
vos 9 5 0.2mV
ios 5 500 0.06uA
is1 7 10 1mA
r1 11 4 800
r2 12 4 800
q1 11 9 10 qp
q2 12 2 10 qp
*
* Input bias current
ibp 500 3 1.8uA
ibn 500 2 1.8uA
*
* voltage noise generator
ie 0 30 2.121uA
ca 30 31 1GF
v1 31 0 dc 0V
de 30 0 den
h1 5 3 v1 1500
*
* current noise generator
iin 0 32 1uA
di 32 0 din
cb 32 33 1GF
v2 33 0 dc 0V
f1 2 9 v2 1.5
*
*Gain Stage
g1 13 500 11 12 5e-4
rp 13 500 3.25e6
vb 13 14 0V
cp 14 500 8p
*
*Slew rate stage
*rising limit
d1 14 499 dx
d2 14 50 dx
d3 50 499 dx
fp1 50 499 poly(1) vb -30.8e-1 1
*falling limit
d4 498 14 dx
d5 51 14 dx
d6 498 51 dx
fn1 498 51 poly(1) vb -30.8e-1 -1
*E1 stages
e1 15 500 14 500 1
r3 15 16 200
r4 16 17 300
c1 16 500 2.5p
c2 17 500 2p
*
*Output satage
is2 7 21 1.5mA
is3 19 4 1.5mA
r5 22 6 45
r6 23 6 45
q3 7 17 19 qn
q4 4 17 21 qp
q5 7 21 22 qn
q6 4 19 23 qp
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
esp 499 500 poly(1) (7,4) 0 0.5
esn 498 500 poly(1) (4,7) 0 0.5 
Iss 7 4 0.23mA
*models
.model qn npn ( bf=300)
.model qp pnp ( bf=300)
.model din d(kf=2.24e-16 af=1)
.model den d(kf=6.408e-17 af=1)
.model dx d(N=0.001)
.ends EL2227C
*$
*EL5144C spice model. 
*This spice model modes the single amplifier for EL5144/6C, EL5244/6C and EL5444C
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5144C         3    2    8    4    1
*
*Input stage
m1 10 5 9 9 mod2 L=1e-6 W=48e-6
m2 11 2 9 9 mod2 L=1e-6 W=48e-6
r1 10 4 4k
r2 11 4 4k
ca 10 11 0.25p
is1 8 9 133uA
vos 5 6 4mV
*
*voltage noise
idn 0 25 3.121mA
cdn 25 26 1GF
vdn 26 0 0V
dn  25 0 den
h1 6 3 vdn 800
*
*G1 stage
g1 500 15 10 11 2.5e-4
rt 15 500 1.12e6
ct 15 1 0.5pF
d1 15 22 dx
d2 21 15 dx
*
*output stage
m5 1 17 8 8 mod2 L=1e-6 W=5000e-6
m6 1 18 4 4 mod1 L=1e-6 W=5000e-6
e1 19 17 500 15 1
e2 18 20 15 500 1
v1 8 19 0.9V
v2 20 4 0.9V
rco1 1 0 750
*
*Reference voltage
Eref 500 0 poly(2) (8,0) (4,0) 0 0.5 0.5
esp 22 500 poly(1) (8,4) 0 0.5
esn 21 500 poly(1) (4,8) 0 0.5
Iss 8 4 6.61mA
*
.model mod1 nmos (kp=10e-6,VTO=0.8V, lambda=0.01)
.model mod2 pmos (kp=10e-6,VTO=-0.8V, lambda=0.01)
.model dx d(Is=1e-18)
.model den d(kf=6.4e-15 af=1)
.ends EL5144C
*$
* EL5192C/EL5292C/EL5392C  Macromodel 
* Revision A, April 2002
* This Spice model models all gain settings except Gain=1. For Gain = 1, use model EL5192c_REB
* AC characteristics used Cin- (pin 2) = 0.5 pF; Rf = Rg = 375 ohms
* The Enable/Disable pin is not modeled
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5192C         3    2    7    4    6
*
* Input Stage 
*
e1  10 0 3 0 1.0
vis 10 9 0V
h2   9 12 vxx 1.0
r1   2 11 250 
l1  11  12 25nH
iinp 3  0 3uA   
iinm 2  0 2uA
r12  3  0 37k
cin  3  0 0.5pF 
*
* Slew Rate Limiting
*
h1 13  0 vis 600
r2 13 14 1K
d1 14  0  dclamp
d2  0 14  dclamp 
*
* High Frequency Pole  
*
e2 30 0 14 0 0.00166666666
l3 30 17 100nH
c5 17 0 0.8pF
r5 17 0 140
*
* Transimpedance Stage
* 
g1 0 18 17 0 1.0
rol 18 0 500K 
cdp 18 0 0.675pF  
*
* Output Stage 
*
q1 4 18 19 qp 
q2 7 18 20 qn 
q3 7 19 21 qn 
q4 4 20 22 qp 
r7 21 6  40
r8 22 6  40
ios1 7 19 2mA
ios2 20 4 2mA
*
* Supply Current
*
ips 7 4 1.33mA
*
* Error Terms
* 
ivos 0 23 0.5mA
vxx 23  0 0V
e4  24 0 3 0 1.0
e5  25 0 7 0 1.0
e6  26 0 4 0 -1.0
r9  24 23 316
r10 25 23 5.62K
r11 26 23 5.62K 
*
* Models
*
.model qn npn(is=5e-15 bf=200 tf=0.01nS)
.model qp pnp(is=5e-15 bf=200 tf=0.01nS)
.model dclamp d(is=1e-30 ibv=0.4 bv=4v n=4)
.ends EL5192C
*$
*
* EL5192C/EL5292C/EL5392C Gain=1  Macromodel 
* Revision B, April 2002
* This Spice model models Gain=1. For other gain settings, use model EL5192C
* AC characteristics used Cin- (pin 2) = 0.5 pF; Rf = 750 ohms
* The Enable/Disable pin is not modeled
* Connections:  	   +input
*  	                     |  -input
*	                     |    | +Vsupply
*  	                     |    |    | -Vsupply
*   	                     |    |    |    |  output
*  	                     |    |    |    |    |
.subckt EL5192C_REB          3    2    7    4    6
*
* Input Stage 
*
e1  10 0 3 0 1.0
vis 10 9 0V
h2   9 12 vxx 1.0
r1   2 11 50 
l1  11  12 25nH
iinp 3  0 3uA   
iinm 2  0 2uA
r12  3  0 37k
cin  3  0 0.5pF 
*
* Slew Rate Limiting
*
h1 13  0 vis 600
r2 13 14 1K
d1 14  0  dclamp
d2  0 14  dclamp 
*
* High Frequency Pole  
*
e2 30 0 14 0 0.00166666666
l3 30 17 50nH
c5 17 0 0.8pF
r5 17 0 140
*ra 30 0 165
*
* Transimpedance Stage
* 
*ga 0 18 30 0 1.0
g1 0 18 17 0 1.0
rol 18 0 420K 
cdp 18 0 0.4pF  
*
* Output Stage 
*
q1 4 18 19 qp 
q2 7 18 20 qn 
q3 7 19 21 qn 
q4 4 20 22 qp 
r7 21 6  40
r8 22 6  40
ios1 7 19 2mA
ios2 20 4 2mA
*
* Supply Current
*
ips 7 4 1.33mA
*
* Error Terms
* 
ivos 0 23 0.5mA
vxx 23  0 0V
e4  24 0 3 0 1.0
e5  25 0 7 0 1.0
e6  26 0 4 0 -1.0
r9  24 23 316
r10 25 23 5.62K
r11 26 23 5.62K 
*
* Models
*
.model qn npn(is=5e-15 bf=200 tf=0.01nS)
.model qp pnp(is=5e-15 bf=200 tf=0.01nS)
.model dclamp d(is=1e-30 ibv=0.4 bv=4v n=4)
.ends EL5192C_REB
*$
* EL5193C/EL5293C/EL5393C  Macromodel 
* Revision A, April 2002
* AC characteristics used Cin- (pin 2) = 0.5 pF; Rf = Rg = 750 ohms
* The Enable/Disable pin is not modeled
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5193C         3    2    7    4    6
*
* Input Stage 
*
e1  10 0 3 0 1.0
vis 10 9 0V
h2   9 12 vxx 1.0
r1   2 11 400 
l1  11  12 25nH
iinp 3  0 3uA   
iinm 2  0 2uA
r12  3  0 37k
cin  3  0 0.5pF 
*
* Slew Rate Limiting
*
h1 13  0 vis 600
r2 13 14 1K
d1 14  0  dclamp
d2  0 14  dclamp 
*
* High Frequency Pole  
*
e2 30 0 14 0 0.00166666666
l3 30 17 150nH
c5 17 0 0.8pF
r5 17 0 230
*
* Transimpedance Stage
* 
g1 0 18 17 0 1.0
rol 18 0 420K 
cdp 18 0 0.575pF  
*
* Output Stage 
*
q1 4 18 19 qp 
q2 7 18 20 qn 
q3 7 19 21 qn 
q4 4 20 22 qp 
r7 21 6  40
r8 22 6  40
ios1 7 19 1mA
ios2 20 4 1mA
*
* Supply Current
*
ips 7 4 1.53mA
*
* Error Terms
* 
ivos 0 23 0.5mA
vxx 23  0 0V
e4  24 0 3 0 1.0
e5  25 0 7 0 1.0
e6  26 0 4 0 -1.0
r9  24 23 316
r10 25 23 5.62K
r11 26 23 5.62K 
*
* Models
*
.model qn npn(is=5e-15 bf=200 tf=0.01nS)
.model qp pnp(is=5e-15 bf=200 tf=0.01nS)
.model dclamp d(is=1e-30 ibv=0.4 bv=4v n=4)
.ends EL5193C
*$
*EL5210C/EL5410C spice model. This spice model modes the single amplifier for EL5210C and EL5410C
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5210C         3    2    8    4    1
*
*Input stage
m1 10 5 9 9 mod2 L=1e-6 W=95e-6
m2 11 2 9 9 mod2 L=1e-6 W=95e-6
m3 12 5 14 14 mod1 L=1e-6 W=95e-6
m4 13 2 14 14 mod1 L=1e-6 W=95e-6
r1 10 4 4k
r2 11 4 4k
r3 12 8 4k
r4 13 8 4k
ca 10 11 0.1p
cb 12 13 0.1p
is1 8 9 66u
is2 14 4 66u
vos 5 6 3mV
*
*voltage noise
idn 500 25 3.121mA
cdn 25 26 1GF
vdn 26 500 0V
dn  25 500 den
h1 6 3 vdn 0
*
*G1,G2 stage
g1 500 15 10 11 2.0e-4
g2 500 15 12 13 2.0e-4 
rt 15 500 2.25e7
ct 15 1 2.6pF
d1 15 20 dx
d2 21 15 dx
*v3 8 20 0.1V
*v4 21 4 0.1V
*
*output stage
m5 1 17 8 8 mod2 L=1e-6 W=1000e-6
m6 1 18 4 4 mod1 L=1e-6 W=1000e-6
e1 8 17 poly(1) (500, 15) 0.9 1
e2 18 4 poly(1) (15, 500) 0.9 1
*
*Reference voltage
Eref 500 0 poly(2) (8,0) (4,0) 0 0.5 0.5
esp 20 500 poly(1) (8,4) -0.1 0.5
esn 21 500 poly(1) (4,8) 0.1 0.5
Iss 8 4 2.31mA
*
.model mod1 nmos (kp=10e-6,VTO=0.8V, lambda=0.01)
.model mod2 pmos (kp=10e-6,VTO=-0.8V, lambda=0.01)
.model dx d(N=0.01)
.model den d(kf=3.2e-13 af=1)
.ends EL5210C
*$
*EL7155C Spice Model
*Revision A, March 2002
*Connection	Vs+
*		|	OE
*		|	|	VIN
*		|	|	|	GND
*		|	|	|	|	VL
*		|	|	|	|	|	OUTL
*		|	|	|	|	|	|	OUTH
*		|	|	|	|	|	|	|	VH
*		|	|	|	|	|	|	|	|
.subckt EL7155C	1	2	3	4	5	6	7	8
c1 3 4 3.5pF
r1 3 4 10Meg
sp1 11 1 3 4 swp
rp1 11 4 10K
*
* OE pin input
c2 2 4 3.5p 
r2 2 4 10Meg
*
*Voutp path
e1 10 4 11 4 1
sp3 10 13 2 4 swp
r5 10 4 1k
r3 13 1 10K
sp9 7 8 4 13 swp1
r7 13 4 10k
d1 5 7 den
d3 7 1 den
clh 7 4 50pF
*
*VoutL path
e2 9 4 11 4 1
sp4 9 14 2 4 swp
r4 14 4 10K
r6 9 4 1k
sp10 6 5 14 4 swn
d2 5 6 den
d4 6 1 den
Cll 6 4 50pF
*Set the lowest VL --- -5V lower than gnd
V1 4 15 5
d5 15 5 den
*
* switch model
.model swp vswitch ron=4 roff=10Meg von=2.4 voff=2
.model swn vswitch ron=4 roff=10Meg von=5 voff =4
.model swp1 vswitch ron=4 roff=10Meg von=0 voff=-1
.model den D (n=1)
.ends EL7155C
*$
*EL7156C Spice Model
*Revision A, March 2002
*Connection	Vs+
*		|	OE
*		|	|	VIN
*		|	|	|	GND
*		|	|	|	|	VS-
*		|	|	|	|	|	VL
*		|	|	|	|	|	|	OUT
*		|	|	|	|	|	|	|	VH
*		|	|	|	|	|	|	|	|
.subckt EL7156C	1	2	3	4	5	6	7	8
c1 3 4 3.5pF
r1 3 4 10Meg
sp1 11 1 3 4 swp
rp1 11 4 10K
*
* OE pin input
c2 2 4 3.5p 
r2 2 4 10Meg
*
*Voutp path
e1 10 4 11 4 1
sp3 10 13 2 4 swp
r5 10 4 1k
r3 13 1 10K
sp9 7 8 4 13 swp1
r7 13 4 10k
d1 5 7 den
d3 7 1 den
clh 7 4 100pF
*
*VoutL path
e2 9 4 11 4 1
sp4 9 14 2 4 swp
r4 14 4 10K
r6 9 4 1k
sp10 6 7 14 4 swn
d2 5 6 den
*
* switch model
.model swp vswitch ron=4 roff=10Meg von=2.4 voff=2
.model swn vswitch ron=4 roff=10Meg von=5 voff =4
.model swp1 vswitch ron=4 roff=10Meg von=0 voff=-1
.model den D (n=1)
.ends EL7156C
*$
*EL7457C Spice Model
*Revision A, March 2002
*This spice model only models one channel.  
*Connection	INA
*		|	OE
*		|	|	VL
*		|	|	|	GND
*		|	|	|	|	VS-
*		|	|	|	|	|	VH
*		|	|	|	|	|	|	OUTA
*		|	|	|	|	|	|	|	VS+
*		|	|	|	|	|	|	|	|
.subckt EL7457C	1	2	4	5	9	12	15	16
*channel A
ca1 1 5 3.5pF
ra1 1 5 10Meg
spa1 17 16 1 5 swp
spa2 17 9 5 1 swp1
*
* OE pin input
c2 2 5 3.5p 
r2 2 5 10Meg
*
e1a 18 5 17 5 1
ra3 18 5 10k
spa3 18 19 2 5 swp
ra4 19 5 10k
spa4 15 12 19 5 swn
spa6 18 20 2 5 swp
ra6 20 16 10k
ra5 20 5 10k
spa5 15 4 5 20 swp1
d1a 15 12 den
d2a 15 16 den
d3 9 5 den
d4 9 4 den
cla 15 5 80pF
*
* switch model
.model swp vswitch ron=4 roff=10Meg von=2.4 voff=2
.model swn vswitch ron=4 roff=10Meg von=5 voff =4
.model swp1 vswitch ron=4 roff=10Meg von=0 voff=-1
.model den D (n=1)
*
.ends EL7457C
*$
* EL5104 Macromodel 
* Revision A, March 2004
* 
* Connections: +input
* | -input
* | | +Vsupply
* | | | -Vsupply
* | | | | output
* | | | | |
.subckt EL5104 3 2 7 4 6
*
* Input Stage 
*
e1 10 0 3 0 1.0
e7 31 0 2 0 1.0
vis 10 9 0V
h2 9 12 vxx 1.0
r1 31 11 550 
l1 11 12 5nH
iinp 3 0 1.5uA 
iinm 2 0 3uA
r12 3 0 2Meg
r13 2 0 2Meg
Cpara 2 0 2pF
*
* Slew Rate Limiting
*
h1 13 0 vis 600
r2 13 14 10
d1 14 0 dclamp
d2 0 14 dclamp 
*
* High Frequency Pole 
*
e2 30 0 14 0 0.00166666666
l3 30 17 5.75nH
c5 17 0 2.5pF
r5 17 0 55
*
* Transimpedance Stage
* 
g1 0 18 17 0 1.0
rol 18 0 1.26Meg 
cdp 18 0 1.0pF 
*
* Output Stage 
*
q1 4 18 19 qp 
q2 7 18 20 qn 
q3 7 19 21 qn 
q4 4 20 22 qp 
r7 21 6 4
r8 22 6 4
ios1 7 19 1mA
ios2 20 4 1mA
*
* Supply Current
*
ips 7 4 9.5mA
*
* Error Terms
* 
ivos 0 23 0.2mA
vxx 23 0 0V
e4 24 0 3 0 1.0
e5 25 0 7 0 1.0
e6 26 0 4 0 -1.0
r9 24 23 316
r10 25 23 3.2K
r11 26 23 3.2K 
*
* Models
*
.model qn npn(is=5e-15 bf=200 tf=0.01nS)
.model qp pnp(is=5e-15 bf=200 tf=0.01nS)
.model dclamp d(is=1e-30 ibv=0.266 bv=2.71v n=4)
.ends EL5104
*$
*EL5130-- Model Rev. A 2/013/2004
*low power, wide bandwidth amplifier---500MHz
*The AC response for this model is based on Vs=+/-5V
*SR,open loop gain and are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5130          3    2    7    4    6
*
*Input Stage
q3 11 3 13 npn5134
q4 12 2 13 npn5134
q1 7 10 11 npn5134
q2 7 10 12 npn5134
i1 13 4 0.6mA
r1 7 10 3.7k
i2 10 4 157u
*
* voltage noise generator
*ie 0 30 3.121uA
*ca 30 31 1GF
*v1 31 0 dc 0V
*de 30 0 den
*h1 5 3 v1 1.2k
*
* current noise generator
*iin 0 32 3.121uA
*di 32 0 din
*cb 32 33 1GF
*vcin 33 0 dc 0V
*f1 2 3 vcin 0.5
*
*Gain Stage
g1 14 500 12 11 0.04
r2 14 500 424k
vs1 14 14a 0V
c1  14a 500 4.1p
*Slew rate limit stage
*rising limit
vpl 7 23 dc 1V
d1 14a 23 dx
d2 14a 24 dx
d3 24 23 dx
fp1 24 23 poly(1) vs1 -10e-4 1
*falling limit
vnl 26 4 dc 1V
d4 25 14a dx
d5 26 14a dx
d6 25 26 dx
fn1 25 26 poly(1) vs1 -10e-4 -1
*G2 stage
g2 15 500 14a 500 0.01
r10 15 500 100
c5 15 500 1.3p
*
*positive feedback stage
c4 21 14 0.01p
r11 6 21 100
*
*Output stage
q8 4 15 17 pnp5134
q6 7 15 18 npn5134
q5 7 17 20 npn5134
q7 4 18 19 pnp5134
i4 7 17 1.5m
i3 18 4 1.5m
r3 20 6 10
r4 19 6 10
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
rref 500 0 1M
*
*Output swing and current limiting
* Supply current
idc 7 4 0.001m
*models
.model PNP5134 pnp  
+ BF=70 VAF=17 IS=5e-15
+ TF=4.5e-11 RB=0 RC=0 RE=0
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model NPN5134 npn 
+ BF=100 VAF=40 IS=5e-15
+ TF=4.5e-11 RB=0 RC=0 RE=0
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model din d(kf=1.92e-15 af=1)
.model den d(kf=1.28e-15 af=1)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5130

*EL5132-- Model Rev. A 2/09/2004
*low power, wide bandwidth amplifier---700MHz
*The AC response for this model is based on Vs=+/-5V
*SR,open loop gain and are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5132          3    2    7    4    6
*
*Input Stage
q3 11 3 13 npn5134
q4 12 2 13 npn5134
q1 7 10 11 npn5134
q2 7 10 12 npn5134
i1 13 4 2.6mA
r1 7 10 3.7k
i2 10 4 157u
*
* voltage noise generator
*ie 0 30 3.121uA
*ca 30 31 1GF
*v1 31 0 dc 0V
*de 30 0 den
*h1 5 3 v1 1.2k
*
* current noise generator
*iin 0 32 3.121uA
*di 32 0 din
*cb 32 33 1GF
*vcin 33 0 dc 0V
*f1 2 3 vcin 0.5
*
*Gain Stage
g1 14 500 12 11 0.02125
r2 14 500 424k
vs1 14 14a 0V
c1  14a 500 0.6p
*Slew rate limit stage
*rising limit
vpl 7 23 dc 1V
d1 14a 23 dx
d2 14a 24 dx
d3 24 23 dx
fp1 24 23 poly(1) vs1 -10e-4 1
*falling limit
vnl 26 4 dc 1V
d4 25 14a dx
d5 26 14a dx
d6 25 26 dx
fn1 25 26 poly(1) vs1 -10e-4 -1
*G2 stage
g2 15 500 14a 500 0.012
r10 15 500 100
c5 15 500 1.8p
*
*positive feedback stage
c4 21 14 0.16p
r11 6 21 100
*
*Output stage
q8 4 15 17 pnp5134
q6 7 15 18 npn5134
q5 7 17 20 npn5134
q7 4 18 19 pnp5134
i4 7 17 2m
i3 18 4 2m
r3 20 6 10
r4 19 6 10
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
rref 500 0 1M
*
*Output swing and current limiting
* Supply current
idc 7 4 0.2m
*models
.model PNP5134 pnp  
+ BF=70 VAF=17 IS=5e-15
+ TF=4.5e-11 RB=0 RC=0 RE=0
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model NPN5134 npn 
+ BF=100 VAF=40 IS=5e-15
+ TF=4.5e-11 RB=0 RC=0 RE=0
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model din d(kf=1.92e-15 af=1)
.model den d(kf=1.28e-15 af=1)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5132

*EL5134, EL5135, EL5234 and EL5235 -- Model Rev. A 2/09/2004
*low power, wide bandwidth amplifier---700MHz
*The AC response for this model is based on Vs=+/-5V
*SR,open loop gain and are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5134          3    2    7    4    6
*
*Input Stage
q3 11 3 13 npn5134
q4 12 2 13 npn5134
q1 7 10 11 npn5134
q2 7 10 12 npn5134
i1 13 4 1mA
r1 7 10 3.7k
i2 10 4 157u
*
* voltage noise generator
*ie 0 30 3.121uA
*ca 30 31 1GF
*v1 31 0 dc 0V
*de 30 0 den
*h1 5 3 v1 1.2k
*
* current noise generator
*iin 0 32 3.121uA
*di 32 0 din
*cb 32 33 1GF
*vcin 33 0 dc 0V
*f1 2 3 vcin 0.5
*
*Gain Stage
g1 14 500 12 11 0.02
r2 14 500 424k
vs1 14 14a 0V
c1  14a 500 1.28p
*Slew rate limit stage
*rising limit
vpl 7 23 dc 1V
d1 14a 23 dx
d2 14a 24 dx
d3 24 23 dx
fp1 24 23 poly(1) vs1 -10e-4 1
*falling limit
vnl 26 4 dc 1V
d4 25 14a dx
d5 26 14a dx
d6 25 26 dx
fn1 25 26 poly(1) vs1 -10e-4 -1
*G2 stage
g2 15 500 14a 500 0.01
r10 15 500 100
c5 15 500 1.8p
*
*positive feedback stage
c4 21 14 0.12p
r11 6 21 100
*
*Output stage
q8 4 15 17 pnp5134
q6 7 15 18 npn5134
q5 7 17 20 npn5134
q7 4 18 19 pnp5134
i4 7 17 2m
i3 18 4 2m
r3 20 6 10
r4 19 6 10
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
rref 500 0 1M
*
*Output swing and current limiting
* Supply current
idc 7 4 0.2m
*models
.model PNP5134 pnp  
+ BF=70 VAF=17 IS=5e-15
+ TF=4.5e-11 RB=0 RC=0 RE=0
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model NPN5134 npn 
+ BF=100 VAF=40 IS=5e-15
+ TF=4.5e-11 RB=0 RC=0 RE=0
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model din d(kf=1.92e-15 af=1)
.model den d(kf=1.28e-15 af=1)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5134
*$
* EL5164, EL5165, EL5364 Macromodel
* Revision A, November 2004
* AC characteristics used Cin- (pin 2) = 0.5 pF
* The Enable/Disable pin is not modeled
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5164C         3    2    7    4    6
*
* Input Stage
*
e1  10 0 3 0 1.0
vis 10 9 0V
h2   9 12 vxx 1.0
r1   2 11 1000 
l1  11  12 25nH
iinp 3  0 3uA   
iinm 2  0 2uA
r12  3  0 37k
cin  3  0 0.5pF
*
* Slew Rate Limiting
*
h1 13  0 vis 100
r2 13 14 100
d1 14  0  dclamp
d2  0 14  dclamp
*
* High Frequency Pole
*
e2 30 0 14 0 0.00166666666
l3 30 17 30nH
c5 17 0 0.6pF
r5 17 0 100
*
* Transimpedance Stage
*
g1 0 18 17 0 1.0
rol 18 0 12Meg
cdp 18 0 0.035pF
*
* Output Stage
*
q1 4 18 19 qp
q2 7 18 20 qn
q3 7 19 21 qn
q4 4 20 22 qp
r7 21 6  40
r8 22 6  40
ios1 7 19 1mA
ios2 20 4 1mA
*
* Supply Current
*
ips 7 4 0.75mA
*
* Error Terms
*
ivos 0 23 0.5mA
vxx 23  0 0V
e4  24 0 3 0 1.0
e5  25 0 7 0 1.0
e6  26 0 4 0 -1.0
r9  24 23 316
r10 25 23 5.62K
r11 26 23 5.62K
*
* Models
*
.model qn npn(is=5e-15 bf=200 tf=0.01nS) 
.model qp pnp(is=5e-15 bf=200 tf=0.01nS) 
.model dclamp d(is=1e-30 ibv=0.4 bv=4v n=4) 
.ends EL5164C 
*$
*EL5166  Macromodel 
* Revision A,7/01/03
* AC characteristics used Cin- (pin 2) = 0.5 pF; Rf = Rg = 375 ohms
* The Enable/Disable pin is not modeled
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5166          3    2    7    4    6
*
* Input Stage 
*
e1  10 0 3 0 1.0
vis 10 9 0V
h2   9 12 vxx 1.0
r1   2 11 250 
l1  11  12 25nH
iinp 3  0 3uA   
iinm 2  0 2uA
r12  3  0 37k
cin  3  0 0.5pF 
*
* Slew Rate Limiting
*
h1 13  0 vis 600
r2 13 14 1K
d1 14  0  dclamp
d2  0 14  dclamp 
*
* High Frequency Pole  
*
e2 30 0 14 0 0.00166666666
l3 30 17 3nH
c5 17 0 0.10pF
r5 17 0 20
*
* Transimpedance Stage
* 
g1 0 18 17 0 1.0
rol 18 0 200K 
cdp 18 0 0.120pF  
*
* Output Stage 
*
q1 4 18 19 qp 
q2 7 18 20 qn 
q3 7 19 21 qn 
q4 4 20 22 qp 
r7 21 6  20
r8 22 6  20
ios1 7 19 2mA
ios2 20 4 2mA
*
* Supply Current
*
ips 7 4 8.7mA
*
* Error Terms
* 
ivos 0 23 0.5mA
vxx 23  0 0V
e4  24 0 3 0 1.0
e5  25 0 7 0 1.0
e6  26 0 4 0 -1.0
r9  24 23 316
r10 25 23 5.62K
r11 26 23 5.62K 
*
* Models
*
.model qn npn(is=5e-15 bf=200 tf=0.01nS)
.model qp pnp(is=5e-15 bf=200 tf=0.01nS)
.model dclamp d(is=1e-30 ibv=0.4 bv=4v n=4)
.ends EL5166
*$
*EL5170 and EL5370 -- Model Rev. A 10/07/2003
*low power, wide bandwidth differential driver---110MHz for fixed gain of 2
*The AC response for this model is based on Vs=+/-5V and RLD=200
*SR and open loop gain are modeled. The enabled/disabled function is not modeled.
*The pinout is based on EL5170 package
*The output short circuit current is not modeled
* connections:         
*                      IN+
*                       |   IN-	
*                       |    |   REF
*                       |    |    |   OUT-
*                       |    |    |    |   VS+
*				|    |    |    |    |	VS-
*				|    |    |    |    |    |   OUT+
*				|    |    |    |    |    |	|    
.subckt EL5170         	1    3    4    5    6    7	8
*
*Differential Input Stage
i1 6 9a 515uA
i2 6 10a 515uA
r1 12 7 1.17k
r2 11 7 1.17k
rd1 9a 10a 4.4k
q1 11 2a 9a qp
q2 12 3 10a qp
vosd 2a 1 1mV
*
*Feedback Stage
q3 12 1a 13 qp
q4 11 5a 14 qp
rd2 13 14 4.4k
i3 6 13 515uA
i4 6 14 515uA
rfg 1a 5a 400
rfg1 8 1a 200
rfg2 5 5a 200
*
*Vop path
*Gain Stage
g1 15 500 12 11 -0.012
rc 15 500 80k
cc 15 500 12p
*
*output swing limit
v1 6 19 1.3V
v2 20 7 1.3V
d1 15 19 dx
d2 20 15 dx
rz 15 18 300
cz 18 16 1p
*
*G2 stage
g2 16 500 15 500 1.88e-3
r3 16 500 100
*
*G3 stage
g3 17 500 16 500 5.32e-3
r4 17 500 1k
*
*Output satage
e1 8 500 17 500 1
*
*Von path
*Gain Stage
g1n 15n 500 11 12 -0.012
rcn 15n 500 80k
ccn 15n 500 12p
*
*output swing limit
v1n 6 19n 1.3V
v2n 20n 7 1.3V
d1n 15n 19n dx
d2n 20n 15n dx
rzn 15n 18n 300
czn 18n 16n 1p
*
*G2 stage
g2n 16n 500 15n 500 1.88e-3
r3n 16n 500 100
*
*G3 stage
g3n 17n 500 16n 500 5.32e-3
r4n 17n 500 1k
*
*Output satage
e1n 5 500 17n 500 1
cln 5 8 2p
*
*Common Mode input stage
q5 55 56 52 qn
q6 54 50 51 qn
rcm1 6 55 1k
rcm2 6 54 1k
rcm3 52 53 600
rcm4 51 53 600
icm 53 7 200uA
rcf1 8 56 2k
rcf2 5 56 2k
voscm 50 4 50mV
gcm1 15 500 54 55 4e-3
gcm2 15n 500 54 55 4e-3
*
*voltage reference
eref 500 0 poly(2) (6,0) (7,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (6,7) 0 0.5
esn 498 500 poly(1) (7,6) 0 0.5
*
* Supply current
idc 6 7 5.2m
*models
.model qp pnp  (Is=1e-16  Vaf=40 Bf=70 
+		 RC=169 Tf=39.8p itf=0.5e-3)
.model qn	NPN(Is=1e-16  Vaf=40 Bf=100 		
+		  Tf=7.24p itf=0.25e-3)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5170
*$
*EL5176, EL5171 and EL5371 -- Model Rev. A 10/05/2003
*low power, wide bandwidth differential driver---250MHz for gain of 1
*The AC response for this model is based on Vs=+/-5V and RLD=1K
*SR and open loop gain are modeled. The enabled/disabled function is not modeled.
*For EL5171,the Ref pin and the In- should be tired together
*The pinout is based on EL5176 package
*The output short circuit current is not modeled
* connections:         FBP
*                       |    IN+
*                       |	|   REF	
*                       |	|    |   IN-
*                       |	|    |    |   FBN
*                       |	|    |    |    |   OUT-
*				|	|    |    |    |    |	VS+
*				|	|    |    |    |    |    |   VS-
*				|     |    |    |    |    |    |	|    OUT+
*				|	|    |    |    |    |    |	|	|
.subckt EL5176         	1	2    3    4    5    6    8    9     10
*
*Differential Input Stage
i1 8 9a 515uA
i2 8 10a 515uA
r1 12 9 1.17k
r2 11 9 1.17k
rd1 9a 10a 4.4k
q1 11 2a 9a qp
q2 12 4 10a qp
vosd 2a 2 1mV
*
*Feedback Stage
q3 12 1 13 qp
q4 11 5 14 qp
rd2 13 14 4.4k
i3 8 13 515uA
i4 8 14 515uA
*
*Vop path
*Gain Stage
g1 15 500 12 11 -0.012
rc 15 500 80k
cc 15 500 18p
*
*output swing limit
v1 8 19 1.3V
v2 20 9 1.3V
d1 15 19 dx
d2 20 15 dx
rz 15 18 100
cz 18 16 1p
*
*G2 stage
g2 16 500 15 500 1.88e-3
r3 16 500 100
*
*G3 stage
g3 17 500 16 500 5.32e-3
r4 17 500 1k
*
*Output satage
e1 10 500 17 500 1
*
*Von path
*Gain Stage
g1n 15n 500 11 12 -0.012
rcn 15n 500 80k
ccn 15n 500 18p
*
*output swing limit
v1n 8 19n 1.3V
v2n 20n 9 1.3V
d1n 15n 19n dx
d2n 20n 15n dx
rzn 15n 18n 100
czn 18n 16n 1p
*
*G2 stage
g2n 16n 500 15n 500 1.88e-3
r3n 16n 500 100
*
*G3 stage
g3n 17n 500 16n 500 5.32e-3
r4n 17n 500 1k
*
*Output satage
e1n 6 500 17n 500 1
cln 6 10 2p
*
*Common Mode input stage
q5 55 56 52 qn
q6 54 50 51 qn
rcm1 8 55 1k
rcm2 8 54 1k
rcm3 52 53 600
rcm4 51 53 600
icm 53 9 200uA
rcf1 10 56 2k
rcf2 6 56 2k
voscm 50 3 50mV
gcm1 15 500 54 55 4e-3
gcm2 15n 500 54 55 4e-3
*
*voltage reference
eref 500 0 poly(2) (8,0) (9,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (8,9) 0 0.5
esn 498 500 poly(1) (9,8) 0 0.5
*
* Supply current
idc 8 9 5.2m
*models
.model qp pnp  (Is=1e-16  Vaf=40 Bf=70 
+		 RC=169 Tf=39.8p itf=0.5e-3)
.model qn	NPN(Is=1e-16  Vaf=40 Bf=100 		
+		  Tf=7.24p itf=0.25e-3)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5176
*$
*EL5172 and EL5372 -- Model Rev. A 10/05/2003
*low power, wide bandwidth differential receiver---250MHz for gain of 1
*The AC response for this model is based on Vs=+/-5V and RL=500
*SR and open loop gain are modeled. The enabled/disabled function is not modeled.
*The output short circuit current is not modeled
* connections:         IN+
*                       |    IN-
*                       |	|   REF	
*                       |	|    |    FB
*                       |	|    |    |   VS+
*                       |	|    |    |    |   VS-
*				|	|    |    |    |    |	OUT
*				|	|    |    |    |    |    |
.subckt EL5172          2     3    4    1	   6    7    8
*
*Differential Input Stage
i1 6 9 515uA
i2 6 10 515uA
r1 11 7 1.17k
r2 12 7 1.17k
rd1 9 10 4.4k
q1 11 2 9 qp
q2 12 3 10 qp
*
*Common Mode and Feedback Stage
vos 4a 4 5mV
q3 11 4a 13 qp
q4 12 1 14 qp
rd2 13 14 4.4k
i3 6 13 515uA
i4 6 14 515uA
*
*Gain Stage
g1 15 500 11 12 0.012
rc 15 500 80k
cc 15 500 6p
*
*output swing limit
v1 6 19 1.3V
v2 20 7 1.3V
d1 15 19 dx
d2 20 15 dx
rz 15 18 400
cz 18 16 1p
*
*G2 stage
g2 16 500 15 500 1.88e-3
r3 16 500 100
*
*G3 stage
g3 17 500 16 500 5.32e-3
r4 17 500 1k
*
*Output satage
e1 8 500 17 500 1
cl 8 500 2p
*
*voltage reference
eref 500 0 poly(2) (6,0) (7,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (6,7) 0 0.5
esn 498 500 poly(1) (7,6) 0 0.5
*
* Supply current
idc 6 7 3.5m
*models
.model qp pnp  (Is=1e-16  Vaf=40 Bf=70 
+		 RC=169 Tf=39.8p itf=0.5e-3)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5172
*$
*EL5173 and EL5373 -- Model Rev. A 10/20/2003
*low power, wide bandwidth differential driver---110MHz for fixed gain of 2
*The AC response for this model is based on Vs=+/-5V and RLD=200
*SR and open loop gain are modeled. The enabled/disabled function is not modeled.
*The pinout is based on EL5173 package
*The output short circuit current is not modeled
* connections:         
*                      IN+
*                       |   IN-	
*                       |    |   REF
*                       |    |    |   OUT-
*                       |    |    |    |   VS+
*				|    |    |    |    |	VS-
*				|    |    |    |    |    |   OUT+
*				|    |    |    |    |    |	|    
.subckt EL5173         	1    3    4    5    6    7	8
*
*Differential Input Stage
i1 6 9a 985uA
i2 6 10a 985uA
r1 12 7 580
r2 11 7 580
rd1 9a 10a 2.2k
q1 11 2a 9a qp
q2 12 3 10a qp
vosd 2a 1 3mV
*
*Feedback Stage
q3 12 1a 13 qp
q4 11 5a 14 qp
rd2 13 14 2.2k
i3 6 13 985uA
i4 6 14 985uA
rfg 1a 5a 400
rfg1 8 1a 200
rfg2 5 5a 200
*
*Vop path
*Gain Stage
g1 15 500 12 11 -0.012
rc 15 500 80k
vap 15 15a 0
cc 15a 500 4.5p
*
*output swing limit
*v1 6 19 1.5V
*v2 20 7 1.5V
*d1 15 19 dx
*d2 20 15 dx
*rz 15 18 150
*cz 18 16 0.6p
*
*output swing and SR limit
v1 6 19 1.5V
v2 20 7 1.5V
d1 15a 19 dx
d2 20 15a dx
rz 15a 18 150
cz 18 16 0.6p
*SR+
dp1 15b 19 dx
dp2 15a 15b dx
f1 15b 19 poly(1) vap -27e-4 1
*SR-
dn1 20 15c dx
dn2 15c 15a dx
f2 20 15c poly(1) vap -27e-4 -1
*
*G2 stage
g2 16 500 15 500 1.88e-3
r3 16 500 100
*
*G3 stage
g3 17 500 16 500 5.32e-3
r4 17 500 1k
*
*Output satage
e1 8 500 17 500 1
*
*Von path
*Gain Stage
g1n 15n 500 11 12 -0.012
rcn 15n 500 80k
vna 15n 15na 0
ccn 15na 500 4.5p
*
*output swing limit
*v1n 6 19n 1.5V
*v2n 20n 7 1.5V
*d1n 15n 19n dx
*d2n 20n 15n dx
*rzn 15n 18n 150
*czn 18n 16n 0.6p
*
*output swing and SR limit
v1n 6 19n 1.5V
v2n 20n 7 1.5V
d1n 15na 19n dx
d2n 20 15na dx
rzn 15na 18n 150
czn 18n 16n 0.6p
*SR+
dp1n 15nb 19n dx
dp2n 15na 15nb dx
f1n 15nb 19n poly(1) vna -27e-4 1
*SR-
dn1n 20n 15nc dx
dn2n 15nc 15na dx
f2n 20n 15nc poly(1) vna -27e-4 -1
*
*G2 stage
g2n 16n 500 15n 500 1.88e-3
r3n 16n 500 100
*
*G3 stage
g3n 17n 500 16n 500 5.32e-3
r4n 17n 500 1k
*
*Output satage
e1n 5 500 17n 500 1
cln 5 8 2p
*
*Common Mode input stage
q5 55 56 52 qn
q6 54 50 51 qn
rcm1 6 55 600
rcm2 6 54 600
rcm3 52 53 300
rcm4 51 53 300
icm 53 7 400uA
rcf1 8 56 2k
rcf2 5 56 2k
voscm 50 4 50mV
gcm1 15 500 54 55 3e-3
gcm2 15n 500 54 55 3e-3
*
*voltage reference
eref 500 0 poly(2) (6,0) (7,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (6,7) 0 0.5
esn 498 500 poly(1) (7,6) 0 0.5
*
* Supply current
idc 6 7 7.7m
*models
.model qp pnp  (Is=1e-16  Vaf=40 Bf=70 
+		 RC=169 Tf=39.8p itf=0.5e-3)
.model qn	NPN(Is=1e-16  Vaf=40 Bf=100 		
+		  Tf=7.24p itf=0.25e-3)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5173
*$
*EL5177, EL5174 and EL5374 -- Model Rev. A 10/20/2003
*low power, wide bandwidth differential driver---550MHz for gain of 1
*The AC response for this model is based on Vs=+/-5V and RLD=1K
*SR and open loop gain are modeled. The enabled/disabled function is not modeled.
*For EL5174,the Ref pin and the In- should be tired together
*The pinout is based on EL5177 package
*The output short circuit current is not modeled
* connections:         FBP
*                       |    IN+
*                       |	|   REF	
*                       |	|    |   IN-
*                       |	|    |    |   FBN
*                       |	|    |    |    |   OUT-
*				|	|    |    |    |    |	VS+
*				|	|    |    |    |    |    |   VS-
*				|     |    |    |    |    |    |	|    OUT+
*				|	|    |    |    |    |    |	|	|
.subckt EL5177         	1	2    3    4    5    6    8    9     10
*
*Differential Input Stage
i1 8 9a 985uA
i2 8 10a 985uA
r1 12 9 580
r2 11 9 580
rd1 9a 10a 2.2k
q1 11 2a 9a qp
q2 12 4 10a qp
vosd 2a 2 1mV
*
*Feedback Stage
q3 12 1 13 qp
q4 11 5 14 qp
rd2 13 14 2.2k
i3 8 13 985uA
i4 8 14 985uA
*
*Vop path
*Gain Stage
g1 15 500 12 11 -0.012
rc 15 500 80k
vap 15 15a 0
cc 15a 500 8p
*
*output swing limit
*v1 8 19 1.3V
*v2 20 9 1.3V
*d1 15 19 dx
*d2 20 15 dx
*rz 15 18 150
*cz 18 16 0.5p
*
*output swing and SR limit
v1 8 19 1.3V
v2 20 9 1.3V
d1 15a 19 dx
d2 20 15a dx
rz 15a 18 150
cz 18 16 0.5p
*SR+
dp1 15b 19 dx
dp2 15a 15b dx
f1 15b 19 poly(1) vap -50e-4 1
*SR-
dn1 20 15c dx
dn2 15c 15a dx
f2 20 15c poly(1) vap -50e-4 -1
*
*G2 stage
g2 16 500 15a 500 1.88e-3
r3 16 500 100
*
*G3 stage
g3 17 500 16 500 5.32e-3
r4 17 500 1k
*
*Output satage
e1 10 500 17 500 1
*
*Von path
*Gain Stage
g1n 15n 500 11 12 -0.012
rcn 15n 500 80k
vna 15n 15na 0
ccn 15na 500 8p
*
*output swing limit
*v1n 8 19n 1.3V
*v2n 20n 9 1.3V
*d1n 15n 19n dx
*d2n 20n 15n dx
*rzn 15n 18n 150
*czn 18n 16n 0.5p
*
*output swing and SR limit
v1n 8 19n 1.3V
v2n 20n 9 1.3V
d1n 15na 19n dx
d2n 20 15na dx
rzn 15na 18n 150
czn 18n 16n 0.5p
*SR+
dp1n 15nb 19n dx
dp2n 15na 15nb dx
f1n 15nb 19n poly(1) vna -50e-4 1
*SR-
dn1n 20n 15nc dx
dn2n 15nc 15na dx
f2n 20n 15nc poly(1) vna -50e-4 -1
*
*G2 stage
g2n 16n 500 15na 500 1.88e-3
r3n 16n 500 100
*
*G3 stage
g3n 17n 500 16n 500 5.32e-3
r4n 17n 500 1k
*
*Output satage
e1n 6 500 17n 500 1
cln 6 10 2p
*
*Common Mode input stage
q5 55 56 52 qn
q6 54 50 51 qn
rcm1 8 55 600
rcm2 8 54 600
rcm3 52 53 300
rcm4 51 53 300
icm 53 9 400uA
rcf1 10 56 2k
rcf2 6 56 2k
voscm 50 3 50mV
gcm1 15a 500 54 55 4e-3
gcm2 15na 500 54 55 4e-3
*
*voltage reference
eref 500 0 poly(2) (8,0) (9,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (8,9) 0 0.5
esn 498 500 poly(1) (9,8) 0 0.5
*
* Supply current
idc 8 9 5.2m
*models
.model qp pnp  (Is=1e-16  Vaf=40 Bf=70 
+		 RC=169 Tf=39.8p itf=0.5e-3)
.model qn	NPN(Is=1e-16  Vaf=40 Bf=100 		
+		  Tf=7.24p itf=0.25e-3)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5177
*$
*EL5175 and EL5375 -- Model Rev. A 10/20/2003
*low power, wide bandwidth differential receiver---550MHz for gain of 1
*The AC response for this model is based on Vs=+/-5V and RL=500
*SR and open loop gain are modeled. The enabled/disabled function is not modeled.
*The output short circuit current is not modeled
* connections:         IN+
*                       |    IN-
*                       |	|   REF	
*                       |	|    |    FB
*                       |	|    |    |   VS+
*                       |	|    |    |    |   VS-
*				|	|    |    |    |    |	OUT
*				|	|    |    |    |    |    |
.subckt EL5175          2     3    4    1	   6    7    8
*
*Differential Input Stage
i1 6 9 985uA
i2 6 10 985uA
r1 11 7 580
r2 12 7 580
rd1 9 10 2.2k
q1 11 2 9 qp
q2 12 3 10 qp
*
*Common Mode and Feedback Stage
vos 4a 4 5mV
q3 11 4a 13 qp
q4 12 1 14 qp
rd2 13 14 2.2k
i3 6 13 985uA
i4 6 14 985uA
*
*Gain Stage
g1 15 500 11 12 0.012
rc 15 500 80k
cc 15a 500 3.6p
vbb 15 15a 0
*
*output swing and SR limit
v1 6 19 1.3V
v2 20 7 1.3V
d1 15a 19 dx
d2 20 15a dx
rz 15a 18 200
cz 18 16 0.6p
*SR+
dp1 15b 19 dx
dp2 15a 15b dx
f1 15b 19 poly(1) vbb -40e-4 1
*SR-
dn1 20 15c dx
dn2 15c 15a dx
f2 20 15c poly(1) vbb -40e-4 -1
*
*G2 stage
g2 16 500 15a 500 1.88e-3
r3 16 500 100
*
*G3 stage
g3 17 500 16 500 5.32e-3
r4 17 500 1k
*
*Output satage
e1 8 500 17 500 1
cl 8 500 2p
*
*
*voltage reference
eref 500 0 poly(2) (6,0) (7,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (6,7) 0 0.5
esn 498 500 poly(1) (7,6) 0 0.5
*
* Supply current
idc 6 7 5.7m
*models
.model qp pnp  (Is=1e-16  Vaf=40 Bf=70 
+		 RC=169 Tf=39.8p itf=0.5e-3)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.ends EL5175
*$
*EL8100, EL8200, EL8300 and EL8400 -- Model Rev. A 8/01/2003
*low power, wide bandwidth amplifier---200MHz
*The AC response for this model is based on Vs=5V and RL=1K
*SR,open loop gain, voltage noise and current noise are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL8100          3    2    7    4    6
*
*Input Stage
vos 9 5 0.8mV
ios 5 500 0.1uA
i1 7 14 200uA
i2 7 15 200uA
r1 14 12 600
r2 15 13 600
r3 14 15 480
r4 10 4 800
r5 11 4 800
q1 10 9 12 qp
q2 11 2 13 qp
*
* voltage noise generator
ie 0 30 3.121uA
ca 30 31 1GF
v1 31 0 dc 0V
de 30 0 den
h1 5 3 v1 6k
*
* current noise generator
iin 0 32 3.121uA
di 32 0 din
cb 32 33 1GF
v2 33 0 dc 0V
f1 2 9 v2 0.8
*
*Gain Stage
g1 16 500 11 10 1.67e-3
r6 16 500 50k
vs1 16 17 0V
cc1 17 20 2.1p
*
*G2 stage
g2 18 500 16 500 1e-3
r7 18 500 1k
*
*G3 stage
g3 19 500 18 500 5.22e-3
r8 19 500 2.73k
cc2 19 20 4.5p
*
*Output satage
g4 20 500 19 500 6.15e-2
r9 20 500 6.2k
l1 20 21 6nH
vs2 21 6 0V
c0 6 500 2p
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (7,4) 0 0.5
esn 498 500 poly(1) (4,7) 0 0.5
*
*Output swing and current limiting
* sourcing current
d9 6 100 dx
d10 100 101 dx
vm1 7 101 0.05
f3 100 101 poly(1) vs2 -0.08 1
*sinking current
d11 102 6 dx
d12 103 102 dx
vm2 103 4 0.05
f4 103 102 poly(1) vs2 -0.15 -1

* Supply current
idc 7 4 1.6m
*models
.model qp pnp  
+ BF=70 VAF=17 IS=5e-15
+ TF=2.5e-10 RB=2 RC=2 RE=2
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model din d(kf=1.92e-15 af=1)
.model den d(kf=1.28e-15 af=1)
.model dx d(N=0.001)
.ends EL8100

*EL8102/3, EL8202/3, EL8302 and EL8402 -- Model Rev. A 7/31/2003
*low power, wide bandwidth amplifier---500MHz
*The AC response for this model is based on Vs=5V
*SR,open loop gain, voltage noise and current noise are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL8102          3    2    7    4    6
*
*Input Stage
vos 9 5 0.8mV
ios 5 500 0.1uA
i1 7 14 400uA
i2 7 15 400uA
r1 14 12 600
r2 15 13 600
r3 14 15 480
r4 10 4 800
r5 11 4 800
q1 10 9 12 qp
q2 11 2 13 qp
*
* voltage noise generator
ie 0 30 3.121uA
ca 30 31 1GF
v1 31 0 dc 0V
de 30 0 den
h1 5 3 v1 9k
*
* current noise generator
iin 0 32 3.121uA
di 32 0 din
cb 32 33 1GF
v2 33 0 dc 0V
f1 2 9 v2 1
*
*Gain Stage
g1 16 500 11 10 1.67e-3
r6 16 500 50k
vs1 16 17 0V
cc1 17 20 1.2p
*G2 stage
g2 18 500 16 500 1e-3
r7 18 500 1k
*
*G3 stage
g3 19 500 18 500 5.22e-3
r8 19 500 2.73k
cc2 19 20 1p
*
*Output satage
g4 20 500 19 500 6.15e-2
r9 20 500 6.2k
l1 20 21 2.5nH
vs2 21 6 0V
c0 6 500 2p
*
*voltage reference
eref 500 0 poly(2) (7,0) (4,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (7,4) 0 0.5
esn 498 500 poly(1) (4,7) 0 0.5
*
*Output swing and current limiting
* sourcing current
d9 6 100 dx
d10 100 101 dx
vm1 7 101 0.05
f3 100 101 poly(1) vs2 -0.08 1
*sinking current
d11 102 6 dx
d12 103 102 dx
vm2 103 4 0.05
f4 103 102 poly(1) vs2 -0.15 -1

* Supply current
idc 7 4 4.8m
*models
.model qp pnp  
+ BF=70 VAF=17 IS=5e-15
+ TF=2.5e-10 RB=2 RC=2 RE=2
+ CJE=0.03p CJS=0.088p 
+ CJC=.03p 
.model din d(kf=1.92e-15 af=1)
.model den d(kf=1.28e-15 af=1)
.model dx d(N=0.001)
.ends EL8102
*$
*
*COPYRIGHT (C) 2001 INTERSIL CORPORATION
*ALL RIGHTS RESERVED
*
*HFA3046/3096/3127/3128 PSpice MODEL
*REV: 07-26-01 Only Changed Copyright Line
*
*      -----  BJT MODELS  -----
*
***** UHFN - LE=3 WE=50  *****
*
.model HFA3046N NPN 
+     ( IS= 1.840E-16    XTI= 3.000E+00     EG= 1.110E+00    VAF= 7.200E+01
+      VAR= 4.500E+00     BF= 1.036E+02    ISE= 1.686E-19     NE= 1.400E+00
+      IKF= 5.400E-02    XTB= 0.000E+00     BR= 1.000E+01    ISC= 1.605E-14
+       NC= 1.800E+00    IKR= 5.400E-02     RC= 1.140E+01    CJC= 3.980E-13
+      MJC= 2.400E-01    VJC= 9.700E-01     FC= 5.000E-01    CJE= 2.400E-13
+      MJE= 5.100E-01    VJE= 8.690E-01     TR= 4.000E-09     TF= 10.51E-12    
+      ITF= 3.500E-02    XTF= 2.300E+00    VTF= 3.500E+00    PTF= 0.000E+00
+     XCJC= 9.000E-01    CJS= 1.150E-13    VJS= 7.500E-01    MJS= 0.000E+00  
+       RE= 1.848E+00     RB= 5.007E+01    RBM= 1.974E+00     KF= 0.000E+00
+       AF= 1.000E+00  )       
*
***** UHFP - LE=3 WE=50  *****
*
.model HFA3046P PNP 
+     ( IS= 1.027E-16    XTI= 3.000E+00     EG= 1.110E+00    VAF= 3.000E+01
+      VAR= 4.500E+00     BF= 5.228E+01    ISE= 9.398E-20     NE= 1.400E+00
+      IKF= 5.412E-02    XTB= 0.000E+00     BR= 7.000E+00    ISC= 1.027E-14
+       NC= 1.800E+00    IKR= 5.412E-02     RC= 3.420E+01    CJC= 4.951E-13
+      MJC= 3.000E-01    VJC= 1.230E+00     FC= 5.000E-01    CJE= 2.927E-13
+      MJE= 5.700E-01    VJE= 8.800E-01     TR= 4.000E-09     TF= 20.05E-12    
+      ITF= 2.001E-02    XTF= 1.534E+00    VTF= 1.800E+00    PTF= 0.000E+00
+     XCJC= 9.000E-01    CJS= 1.150E-13    VJS= 7.500E-01    MJS= 0.000E+00  
+       RE= 1.848E+00     RB= 3.271E+01    RBM= 9.902E-01     KF= 0.000E+00
+       AF= 1.000E+00  )       
*
*$
*ISL28136, ISL28236 and ISL28436, ISL28146, ISL28246, ISL28446 Micromodels
* 5MHz, precision Rail to rail input and output amplifier
*The AC response for this model is based on Vs=5V
*SR,open loop gain, voltage noise and current noise are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28136     Vin+	Vin-    V+	V-	Vout
*
R_R1         $N_0002 $N_0001  800  
R_R2         $N_0001 $N_0003  800  
R_R8         $N_0005 $N_0004  200  
R_R5         0 $N_0006  1Meg  
R_R9         $N_0004 $N_0007  200  
V_V5         $N_0008 V+ 2V
I_Ie         $N_0008 $N_0001 DC 4uA  
E_E5         $N_0009 0 $N_0007 0 1
Q_Q11         $N_0010 Vin- $N_0003 Ipnp
E_E1         $N_0006 0 $N_0010 $N_0011 100
E_E2         $N_0005 0 $N_0012 0 1
Q_Q14         $N_0011 Vin+ $N_0002 Ipnp
R_R7         $N_0012 $N_0013  10k  
C_C3         0 $N_0004  0.15p  
C_C4         0 $N_0007  0.05p  
R_R4         V- $N_0010  850  
R_R3         V- $N_0011  850  
I_I4         V+ V- DC 2.7m  
D_D11         $N_0014 V+ 1N4148 
D_D15         V- $N_0015 1N4148 
M_M4         Vout $N_0009 V- V- N  
+ L=1u  
+ W=50u          
+ M=2
M_M5         Vout $N_0009 V+ V+ P  
+ L=1u  
+ W=150u          
+ M=2
D_D14         $N_0014 $N_0013 1N4099 5
D_D13         $N_0013 $N_0015 1N4099 5
C_C2         0 $N_0012  1p  
C_C11         Vin- 0  1p  
R_R6         0 $N_0013  2Meg  
G_G1         $N_0013 0 $N_0006 0 60m
C_C1         0 $N_0013  130nF  
*models
.model Inpn npn(is=800e-18 bf=200 tf=0.2nS)
.model Ipnp pnp(is=800e-18 bf=200 tf=0.2nS)
.model p pmos (level=2,kf=2.5e-26, kp=16e-6,VTO=-0.7V, lambda=0.001,rd=8)
.model n nmos (level=2,kf=3.5e-28, kp=52e-6,VTO=0.7V, lambda=0.001,rd=5)
.ends ISL28136

*$
*ISL28276 macromodel Rev A. 2008
*
* connections:   non-inverting input
*                | inverting input
*                | | positive power supply
*                | | | negative power supply
*                | | | | output
*                | | | | |
.subckt ISL28276   1 2 3 4 5
*
  c1   11 12 6.0000E-12
  c2    6  7 12.000E-12
  cee  10 99 92.308E-15
  dc    5 53 dy
  de   54  5 dy
  dlp  90 91 dx
  dln  92 90 dx
  dp    4  3 dx
  egnd 99  0 poly(2) (3,0) (4,0) 0 .5 .5
  fb    7 99 poly(5) vb vc ve vlp vln 0 677.73E6 -1E3 1E3 680E6 -680E6
  ga    6  0 11 12 30.159E-6
  gcm   0  6 10 99 60.319E-12
  iee   3 10 dc 1.5740E-6
  hlim 90  0 vlim 1K
  q1   11  2 13 qx1
  q2   12  1 14 qx2
  r2    6  9 100.00E3
  rc1   4 11 33.157E3
  rc2   4 12 33.157E3
  re1  13 10 250.89
  re2  14 10 250.89
  ree  10 99 127.06E6
  ro1   8  5 25
  ro2   7 99 25
  rp    3  4 85.577E3
  vb    9  0 dc 0
  vc    3 53 dc .81039
  ve   54  4 dc .81039
  vlim  7  8 dc 0
  vlp  91  0 dc 30
  vln   0 92 dc 30
.model dx D(Is=800.00E-18)
.model dy D(Is=800.00E-18 Rs=1m Cjo=10p)
.model qx1 PNP(Is=800.00E-18 Bf=628.80)
.model qx2 PNP(Is=801.8600E-18 Bf=1.0480E3)
.ends ISL28276
*$
*$
* ISL55001 Model
* Low power/Low voltage 120MHz unity gain stable OP-AMP
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL55001         3    2    7    4    6
*
* Input stage
*
ie 7 37 1mA
r6 36 37 800
r7 38 37 800
rc1 4 30 850
rc2 4 39 850
q1 30 3 36 qp
q2 39 2 38 qpa
ediff 33 0 39 30 1.0
rdiff 33 0 1Meg
*
* Compensation Section
*
ga 0 34 33 0 1m
rh 34 0 2Meg
ch 34 0 1.3pF
rc 34 40 1K
cc 40 0 1pF
*
* Poles
*
ep 41 0 40 0 1
rpa 41 42 200
cpa 42 0 2pF
rpb 42 43 200
cpb 43 0 1.5pF
*
* Output Stage
*
ios1 7 50 1.0mA
ios2 51 4 1.0mA
q3  4 43 50 qp
q4  7 43 51 qn
q5  7 50 52 qn
q6  4 51 53 qp
ros1 52 6 25
ros2 6 53 25
*
* Power Supply Current
*
ips 7 4 2.7mA
*
* Models
*
.model qn  npn(is=800e-18 bf=200 tf=0.2nS)
.model qpa pnp(is=864e-18 bf=100 tf=0.2nS)
.model qp  pnp(is=800e-18 bf=125 tf=0.2nS)
.ends ISL55001
*$
*$
* ISL55002 Macromodel
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL55002         3    2    7    4    6
*
* Input stage
*
ie 7 37 1mA
r6 36 37 800
r7 38 37 800
rc1 4 30 850
rc2 4 39 850
q1 30 3 36 qp
q2 39 2 38 qpa
ediff 33 0 39 30 1.0
rdiff 33 0 1Meg
*
* Compensation Section
*
ga 0 34 33 0 1m
rh 34 0 2Meg
ch 34 0 1.3pF
rc 34 40 1K
cc 40 0 1pF
*
* Poles
*
ep 41 0 40 0 1
rpa 41 42 200
cpa 42 0 1pF
rpb 42 43 200
cpb 43 0 1pF
*
* Output Stage
*
ios1 7 50 1.0mA
ios2 51 4 1.0mA
q3  4 43 50 qp
q4  7 43 51 qn
q5  7 50 52 qn
q6  4 51 53 qp
ros1 52 6 25
ros2 6 53 25
*
* Power Supply Current
*
ips 7 4 2.7mA
*
* Models
*
.model qn  npn(is=800e-18 bf=200 tf=0.2nS)
.model qpa pnp(is=864e-18 bf=100 tf=0.2nS)
.model qp  pnp(is=800e-18 bf=125 tf=0.2nS)
.ends ISL55002
*$
*$
* ISL55004 Macromodel
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL55004         3    2    7    4    6
*
* Input stage
*
ie 7 37 1mA
r6 36 37 800
r7 38 37 800
rc1 4 30 850
rc2 4 39 850
q1 30 3 36 qp
q2 39 2 38 qpa
ediff 33 0 39 30 1.0
rdiff 33 0 1Meg
*
* Compensation Section
*
ga 0 34 33 0 1m
rh 34 0 2Meg
ch 34 0 1.3pF
rc 34 40 1K
cc 40 0 1pF
*
* Poles
*
ep 41 0 40 0 1
rpa 41 42 200
cpa 42 0 1pF
rpb 42 43 200
cpb 43 0 1pF
*
* Output Stage
*
ios1 7 50 1.0mA
ios2 51 4 1.0mA
q3  4 43 50 qp
q4  7 43 51 qn
q5  7 50 52 qn
q6  4 51 53 qp
ros1 52 6 25
ros2 6 53 25
*
* Power Supply Current
*
ips 7 4 2.7mA
*
* Models
*
.model qn  npn(is=800e-18 bf=200 tf=0.2nS)
.model qpa pnp(is=864e-18 bf=100 tf=0.2nS)
.model qp  pnp(is=800e-18 bf=125 tf=0.2nS)
.ends ISL55004
*$
*EL7158I Spice Model
*Revision A, Septmeber 23, 2003
*Connection	Vs+
*		|	OE
*		|	|	VIN
*		|	|	|	GND
*		|	|	|	|	VS-
*		|	|	|	|	|	VL
*		|	|	|	|	|	|	OUT
*		|	|	|	|	|	|	|	VH
*	  	|	|	|	|	|	|	|	|
.subckt EL7158I	1	2	3	4	5	6	7	8
c1 3 4 3.5pF
r1 3 4 50Meg
sp1 11 1 3 4 swp
rp1 11 4 10K
*
* OE pin input
c2 2 4 3.5p 
r2 2 4 50Meg
*
*Voutp path
e1 10 4 11 4 1
sp3 10 13 2 4 swp
r5 10 4 1k
r3 13 1 10K
sp9 7 8 4 13 swp1
r7 13 4 10k
d1 5 7 den
d3 7 1 den
clh 7 4 200pF
*
*VoutL path
e2 9 4 11 4 1
sp4 9 14 2 4 swp
r4 14 4 10K
r6 9 4 1k
sp10 6 7 14 4 swn
d2 5 6 den
*
* switch model
.model swp vswitch ron=0.5 roff=10Meg von=2 voff=1.5
.model swn vswitch ron=0.5 roff=10Meg von=5 voff =4
.model swp1 vswitch ron=0.5 roff=10Meg von=0 voff=-1
.model den D (n=1)
.ends EL7158I
*$
*ISL55110 Spice Model
* Revision F, Aug 2008"
* Delays now simulated with Delay Lines instead of RC Time Constants
* Components Definitions
*Input PAD
.subckt IN_PAD55110 1 2
RIN  1  2  100e6
CIN  1  2  1e-12 
.ends
*$
* Output PAD (IN GND)
.subckt OUT_PAD55110 1 2 
RIN 1  2  100e6
* CIN should be adjusted  depending on the power down time.(PD time - 10 ns )
CIN 1  2  14e-12 
.ends
*$
*Comparator with hysterisis
*COMP_HS IN OUT VDD GND
.subckt COMP_HS55110 1 2 3 4
* Thresholds
VTHR1 7 4 1.2
VTHR2 8 4 1.4 
* VDD/2 Generation
R1 3 9 100e6
R2 4 9 100e6
*Delayed output
R3 2 21 3e3
C1 21 4 0.43e-12 
SW1 7 10 21 9 SWMOD
SW2 8 10 9  21 SWMOD
*COMPARISON
SW3 3 2 1 10  SWMOD
SW4 4 2 10 1  SWMOD
.model SWMOD VSWITCH ron=10 roff=100Meg von=+.1 voff=-.1
*$
.ends
*$
*Level shifter (IN OUT LV_SUPPLY GND HV_SUPPLY)
.subckt LS55110 1 2 3 4 5 
*Gnerating VDD/2 
R1 3 7 100e6
R2 4 7 100e6 
SW1 5 2 1 7 SWMOD
SW2 4 2 7 1 SWMOD
.model SWMOD VSWITCH ron=10 roff=100Meg von=+.1 voff=-.1
*$
.ends
*$
* Delay from LV(VDD) components in signal path
* LV comparator and level shifter give a delay of 3 ns(approx).
* T=0.69*R*C Obsolete, use delay line model instead
* Delay_LV IN OUT GND
.subckt Delay_LV55110 1 2 3
T1 1 3 2 3 Z0=100Meg TD=3n
R1 2 3 100Meg 
*C1 2 3 0.43e-12 
.ends
*$
* Delay from HV inverters in the signal path.
* though this delay vary with supply(VH) , modeled delay as 6 ns ."
* T=0.69*R*C Obsolete, use delay line model instead
.subckt Delay_HV55110 1 2 3
T1 1 3 2 3 Z0=100Meg TD=6n
R1 2 3 100Meg 
*C1 2 3 0.43e-12 							
.ends	

*$
*ISL55110 model							
*							
*		   	VDD PD IN_B 	IN_A 	OA VH GND OB ENABLEZ			
*			|   |  |	 |	 |  |  |   |    |
*			|   |  |	 |	 |  |  |   |    |
*			|   |  |	 |	 |  |  |   |    |
.subckt ISL55110	1   2  3     	 4   	5  6  7   8    9							
XPAD_INB  3  7 IN_PAD55110							
XPAD_INA  4  7 IN_PAD55110						
XPAD_PD   2  7 IN_PAD55110						
XPAD_ENZ 9  7 IN_PAD55110
*Input Clamp Diodes for IBIS
d5 7 3 den
d6 3 1 den
d7 7 4 den
d8 4 1 den
d9 7 2 den
d10 2 1 den
d11 7 9 den
d12 9 1 den
*
*
*							
R1 1 99 100e6							
R2 99 7 100e6							
R10 6 199 100e6							
R11 7 199 100e6							
XCOMP_A  4 10 1 7 COMP_HS55110							
XCOMP_B  3 11 1 7 COMP_HS55110							
XDELAY_LVA  10 12 7  Delay_LV55110						
XDELAY_LVB  11 13 7  Delay_LV55110						
XLEVEL_SHIFTERA  12 14 1 7 6  LS55110						
XLEVEL_SHIFTERB  13 15 1 7 6  LS55110						
XDELAY_HVA 14 16 7 Delay_HV55110
XDELAY_HVB 15 17 7 Delay_HV55110
*PD or ENABLEZ 
R3 18 7 100e6
SW1 1 18 2 99  SWMOD
*SW2 1 18 9 99 SWMOD 
SWA 16 19 99 18 SWMOD
SWB 17 20 99 18 SWMOD
V  210 7 -1
R4 19 210 100e6 
R5 20 210 100e6 
* OUTPUT SWITCHES 
*OA Switch
T1 9 7 230 7 Z0=100Meg TD=15n
R6 230 7 100Meg 
SWTPA 6 220 230 99  SWHIZ
*
SWPA 220 5 19 199  SWOUTP
SWNA 221 5 199 19    SWOUTN
*
SWTNA 7 221 230 99    SWHIZ
*
C1 5 7 100pF
d1 7 5 den
d2 5 6 den
XPAD_OUTA 5 7 OUT_PAD55110
*
*
* OB Switch
*HIZ High Side
SWTPB 6 222 230 99  SWHIZ
*
SWPB 222 8 20 199  SWOUTP
SWNB 223 8 199 20  SWOUTN
*HIX Low Side
SWTNB 7 223 230 99    SWHIZ
C2 8 7 100pF
d3 7 8 den
d4 8 6 den
XPAD_OUTB 8 7 OUT_PAD55110
.model SWMOD VSWITCH ron=10 roff=100Meg von=+.1 voff=-.1
.model SWOUTN VSWITCH ron=2.83 roff=100Meg von=+.2 voff=-.2
.model SWOUTP VSWITCH ron=2.6 roff=100Meg von=.2 voff=-.2
.model den D (n=1)
.model SWHIZ VSWITCH ron=100Meg roff=0.001 von=+.2 voff=-.2
*$
.ends
*$
*ISL55111 Spice Model
* Revision F, Aug 2008"
* Components Definitions
*Input PAD
.subckt IN_PAD55111 1 2
RIN  1  2  100e6
CIN  1  2  1e-12 
.ends
*$
* Output PAD (IN GND)
.subckt OUT_PAD55111 1 2 
RIN 1  2  100e6
* CIN should be adjusted  depending on the power down time.(PD time - 10 ns )
CIN 1  2  14e-12 
.ends
*$
*Comparator with hysterisis
*COMP_HS IN OUT VDD GND
.subckt COMP_HS55111 1 2 3 4
* Thresholds
VTHR1 7 4 1.2
VTHR2 8 4 1.4 
* VDD/2 Generation
R1 3 9 100e6
R2 4 9 100e6
*Delayed output
R3 2 21 3e3
C1 21 4 0.43e-12 
SW1 7 10 21 9 SWMOD
SW2 8 10 9  21 SWMOD
*COMPARISON
SW3 3 2 1 10  SWMOD
SW4 4 2 10 1  SWMOD
.model SWMOD VSWITCH ron=10 roff=100Meg von=+.1 voff=-.1
.ends
*$
*Level shifter (IN OUT LV_SUPPLY GND HV_SUPPLY)
.subckt LS55111 1 2 3 4 5 
*Gnerating VDD/2 
R1 3 7 100e6
R2 4 7 100e6 
SW1 5 2 1 7 SWMOD
SW2 4 2 7 1 SWMOD
.model SWMOD VSWITCH ron=10 roff=100Meg von=+.1 voff=-.1
.ends
*$
* Delay from LV(VDD) components in signal path
* LV comparator and level shifter give a delay of 3 ns(approx).
* T=0.69*R*C Obsolete, use delay line model instead
* Delay_LV IN OUT GND
.subckt Delay_LV55111 1 2 3
T1 1 3 2 3 Z0=100Meg TD=3n
R1 2 3 100Meg 
*C1 2 3 0.43e-12 
.ends
*$
* Delay from HV inverters in the signal path.
* though this delay vary with supply(VH) , modeled delay as 6 ns ."
* T=0.69*R*C Obsolete, use delay line model instead
.subckt Delay_HV55111 1 2 3
T1 1 3 2 3 Z0=100Meg TD=6n
R1 2 3 100Meg 
*C1 2 3 0.43e-12 							
.ends	

*$
*ISL55111 model							
*							
*		   	VDD PD IN_B 	IN_A 	OA VH GND OB ENABLEZ			
*			|   |  |	 |	 |  |  |   |    |
*			|   |  |	 |	 |  |  |   |    |
*			|   |  |	 |	 |  |  |   |    |
.subckt ISL55111	1   2  3     	 4   	5  6  7   8    9							
XPAD_INB  3  7 IN_PAD55111							
XPAD_INA  4  7 IN_PAD55111						
XPAD_PD   2  7 IN_PAD55111					
XPAD_ENZ 9  7 IN_PAD55111
*Input Clamp Diodes for IBIS
d5 7 3 den
d6 3 1 den
d7 7 4 den
d8 4 1 den
d9 7 2 den
d10 2 1 den
d11 7 9 den
d12 9 1 den
*
*
*							
R1 1 99 100e6							
R2 99 7 100e6							
R10 6 199 100e6							
R11 7 199 100e6							
XCOMP_A  4 10 1 7 COMP_HS55111						
XCOMP_B  3 11 1 7 COMP_HS55111				
XDELAY_LVA  10 12 7  Delay_LV55111				
XDELAY_LVB  11 13 7  Delay_LV55111				
XLEVEL_SHIFTERA  12 14 1 7 6  LS55111			
XLEVEL_SHIFTERB  13 15 1 7 6  LS55111			
XDELAY_HVA 14 16 7 Delay_HV55111
XDELAY_HVB 15 17 7 Delay_HV55111
*PD or ENABLEZ 
R3 18 7 100e6
SW1 1 18 2 99  SWMOD
*SW2 1 18 9 99 SWMOD 
SWA 16 19 99 18 SWMOD
SWB 17 20 99 18 SWMOD
V  210 7 -1
R4 19 210 100e6 
R5 20 210 100e6 
* OUTPUT SWITCHES 
*OA Switch
*HIZ Delay Time Set to 15nSec
T1 9 7 230 7 Z0=100Meg TD=15n 
R6 230 7 100Meg 
SWTPA 6 220 230 99  SWHIZ
*
SWPA 220 5 19 199  SWOUTP
SWNA 221 5 199 19    SWOUTN
*
SWTNA 7 221 230 99    SWHIZ
*
C1 5 7 100pF
d1 7 5 den
d2 5 6 den
XPAD_OUTA 5 7 OUT_PAD55111
*
*
* OB Switch
*HIZ High Side
SWTPB 6 222 230 99  SWHIZ
* Swap Control Inputs
SWPB 222 8 199 20  SWOUTP
SWNB 223 8 20 199  SWOUTN
*HIX Low Side
SWTNB 7 223 230 99    SWHIZ
C2 8 7 100pF
d3 7 8 den
d4 8 6 den
XPAD_OUTB 8 7 OUT_PAD55111
.model SWMOD VSWITCH ron=10 roff=100Meg von=+.1 voff=-.1
.model SWOUTN VSWITCH ron=2.83 roff=100Meg von=+.2 voff=-.2
.model SWOUTP VSWITCH ron=2.6 roff=100Meg von=.2 voff=-.2
.model den D (n=1)
.model SWHIZ VSWITCH ron=100Meg roff=0.001 von=+.2 voff=-.2
.ends
*$
*EL7202C Macromodel
*Revision A, 1/23/2004
*Connection     In
*               |       Gnd
*               |       |       Vcc
*               |       |       |       Out
.subckt EL7202C 2       3       6       7 
V1 12 3 1.6
R1 13 15 1k 
R2 14 15 5k  
R5 11 12 100 
C1 15 3 33.3pF
D1 14 13 dmod
X1 13 11 2 3 comp17202C
X2 16 15 12 3 comp17202C
sp 6 7 16 3 spmod
sn 7 3 16 3 snmod 
g1 11 0 15 0 -940u
.model dmod d
.model spmod vswitch ron=3 roff=2meg von=1 voff=1.5
.model snmod vswitch ron=4 roff=2meg von=3 voff=2
.ends EL7202C
.subckt comp17202C out inp inm vss
e1 out vss table {(v(inp)-v(inm))*5000} = (0,0) (3.2,3.2)
Rout out vss 10meg
Rinp inp vss 10meg
Rinm inm vss 10meg
.ends comp17202C
*$

*EL5101 Macromodel C also used for the following related devices
*EL5100 (EL5100 with disable feature C disable feature is not modeled)
*EL5300 (triple channel version)
*
*Revision History: Rev. 3,Oct. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5101          3    2    7    4    6
G_G7         7 6 7 VV4 -0.01 
D_DN2         104 103 Iden 
D_D7         4 15 DY 
Q_Q7         111 109 1002 Inpn
G_Gi2         5 9 5 9 0.001 
R_R22         0 103  2.5k  
D_D12         119 111 DX 
R_R34         111 7  1k  
R_R25         0 NI1  0.005  
C_C4         4 VV2  0.65p  
G_G2         VV2 4 12 4 0.002  
V_V11         7 119 1.5Vdc
D_D6         7 17 DX 
G_G1         7 VV2 7 11 0.002
G_Gi5         105 109 105 109 0.001
V_V16         104 0 0.4Vdc
D_D9         19 11 DX   
R_R13         6 7  100  
I_I3         108 4 DC 50uAdc  
C_C5         VV3 7  0.004p  
D_D3         13 7 DX 
R_R23         0 NI2  0.005  
C_Cin1         0 3  2p  
V_V15         102 0 0.4Vdc
V_V7         7 19 1.5Vdc
C_C11         109 7  0.001p  
R_R1         1003 1002  750  
G_G9         7 VV4 VV3 16 0.00001
R_R14         4 6  100  
I_I4         7 105 DC 50uAdc  
D_D5         7 15 DX 
C_C12         4 110  0.001p  
E_EN         1001 3 101 103 1
Q_Q4         12 10 1003 Ipnp
G_G10         4 VV4 VV3 16 0.00001
I_I2         7 5 DC 50uAdc  
G_Gn1         3 0 NI1 0 1
I_I1         8 4 DC 50uAdc  
C_Cin2         0 2  2p  
R_R10         4 VV3  100k  
G_G4         7 VV3 VV2 16 0.00001
G_Gi8         108 110 108 110 0.001
Q_Q5         112 110 1002 Ipnp
G_Gn2         2 0 NI2 0 1
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 2.25uAdc  
C_C3         VV2 7  0.65p  
R_R11         VV4 7  100k  
C_C6         4 VV3  0.004p  
G_G6         17 4 VV4 6 0.001
R_R26         0 NI1  0.005  
I_Ib2         7 2 DC 1.75uAdc  
D_D4         4 14 DX 
V_Vos         1 1001 1mVdc
D_DN1         102 101 Iden 
Q_Q8         4 2 105 Ipnp
V_V6         VV2 14 1.5Vdc
R_R16        14  0  1G
R_R12         4 VV4  100k  
Q_Q3         4 1 5 Ipnp
R_R24         0 NI2  0.005  
G_Gi1         8 10 8 10 0.001
G_G5         15 4 6 VV4 0.001
D_D10         12 18 DX 
C_C2         4 10  0.001p  
R_R21         0 101  2.5k  
C_C7         4 VV4  0.00001p  
D_D8         4 17 DY 
C_C1         9 7  0.001p  
G_Gi4         7 11 7 11 0.001
D_D11         112 118 DX 
G_Gi3         12 4 12 4 0.001
I_I5         7 4 DC 2mAdc  
R_R2         4 112  1k  
V_V8         18 4 1.5Vdc
R_R7         VV2 7  100Meg  
C_C8         VV4 7  0.00001p  
Q_Q2         11 9 1003 Inpn
G_G8         6 4 VV4 4 -0.01
V_V10         118 4 1.5Vdc
V_V5         13 VV2 1.5Vdc
R_R15        13 0   1G
R_R8         4 VV2  100Meg  
R_R9         VV3 7  100k  
G_G3         4 VV3 VV2 16 0.00001
Q_Q6         7 2 108 Inpn
Q_Q1         7 1 8 Inpn
R_R1035      17 0 1G
R_R1036      15 0 1G
* Models
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=100e-14 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends EL5101

*EL5103 Macromodel C also used for the following related devices
*EL5102 (EL5102 with disable feature C disable feature is not modeled)
*EL5202, EL5203 (dual channel versions)
*EL5302 (triple channel version)
*
*Revision History: Rev. 3,Oct. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5103          3    2    7    4    6
*
L_L2         4 N5466287  85uH  
G_G7         7 6 7 VV5 -0.02
D_DN2         104 103 Iden 
D_D7         4 15 DY 
R_R1037         4 N5466287  100k  
Q_Q7         111 109 1002 Inpn
G_Gi2         5 9 5 9 0.001
R_R22         0 103  3.8k  
D_D12         119 111 DX 
R_R34         111 7  1k  
R_R25         0 NI1  0.015  
C_C4         4 VV2  0.72p  
G_G2         VV2 4 12 4 0.002
V_V11         7 119 0.5Vdc
D_D6         7 17 DX 
G_G1         7 VV2 7 11 0.002
G_Gi5         105 109 105 109 0.001
V_V16         104 0 0.4Vdc
L_L1         N5467135 7  85uH  
D_D9         19 11 DX 
R_R13         6 7  50  
I_I3         108 4 DC 50uAdc  
C_C5         VV3 7  0.006p  
D_D3         13 7 DX1 
R_R23         0 NI2  0.015  
C_Cin1         0 3  1.6p  
V_V15         102 0 0.4Vdc
V_V7         7 19 0.5Vdc
C_C11         109 7  0.001p  
R_R1         1003 1002  750  
G_G9         7 VV4 VV3 16 0.00001
R_R14         4 6  50  
I_I4         7 105 DC 50uAdc  
D_D5         7 15 DX 
C_C12         4 110  0.001p  
E_EN         1001 3 101 103 1
Q_Q4         12 10 1003 Ipnp
G_G10         4 VV4 VV3 16 0.00001
I_I2         7 5 DC 50uAdc  
G_Gn1         3 0 NI1 0 1
G_G11         7 VV5 VV4 16 0.00001
I_I1         8 4 DC 50uAdc  
C_Cin2         0 2  1.6p  
R_R10         4 VV3  100k  
G_G4         7 VV3 VV2 16 0.00001
G_Gi8         108 110 108 110 0.001
Q_Q5         112 110 1002 Ipnp
G_Gn2         2 0 NI2 0 1
R_R1036         0 15  1G  
E_E3         16 4 7 4 0.5
G_G12         4 VV5 VV4 16 0.00001
I_Ib1         7 1 DC 2.5uAdc  
C_C3         VV2 7  0.72p  
R_R11         VV4 7  100k  
C_C6         4 VV3  0.006p  
G_G6         17 4 VV5 6 0.001
R_R26         0 NI1  0.015  
I_Ib2         7 2 DC 1.5uAdc  
D_D4         4 14 DX1 
V_Vos         1 1001 1mVdc
D_DN1         102 101 Iden 
Q_Q8         4 2 105 Ipnp
V_V6         VV2 14 1.3Vdc
R_R18         14  0 1G
R_R12         4 VV4  100k  
Q_Q3         4 1 5 Ipnp
R_R24         0 NI2  0.015  
R_R1038         N5467135 7  100k  
R_R1035         17 0  1G  
G_Gi1         8 10 8 10 0.001
G_G5         15 4 6 VV5 0.001
R_R15         VV5 N5467135  100k  
D_D10         12 18 DX 
C_C2         4 10  0.001p  
R_R21         0 101  3.8k  
C_C7         4 VV4  0.00001p  
D_D8         4 17 DY 
C_C1         9 7  0.001p  
G_Gi4         7 11 7 11 0.001
D_D11         112 118 DX 
G_Gi3         12 4 12 4 0.001
I_I5         7 4 DC 4.7mAdc  
R_R2         4 112  1k  
R_R16         N5466287 VV5  100k  
V_V8         18 4 0.5Vdc
R_R7         VV2 7  10Meg  
C_C8         VV4 7  0.00001p  
Q_Q2         11 9 1003 Inpn
G_G8         6 4 VV5 4 -0.02
V_V10         118 4 0.5Vdc
V_V5         13 VV2 1.3Vdc
R_R17        13  0  1G
R_R8         4 VV2  10Meg  
R_R9         VV3 7  100k  
G_G3         4 VV3 VV2 16 0.00001
Q_Q6         7 2 108 Inpn
Q_Q1         7 1 8 Inpn
*
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=20e-14 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-25 Rs=1)
.MODEL DX1 D(IS=1E-15 Rs=1)
.ends EL5103

*EL5105 Macromodel C also used for the following related devices
*EL5104 (EL5104 with disable feature C disable feature is not modeled)
*EL5204, EL5205 (dual channel versions)
*EL5304 (triple channel version)
*
*Revision History: Rev. 3,Oct. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5105          3    2    7    4    6
*
G_G7         7 6 7 VV5 -0.04
D_DN2         104 103 Iden 
D_D7         4 15 DY 
Q_Q7         111 109 1002 Inpn
G_Gi2         5 9 5 9 0.001
R_R22         0 103  2.5k  
D_D12         119 111 DX 
R_R34         111 7  1k  
R_R25         0 NI1  0.005  
C_C4         4 VV2  0.35p  
G_G2         VV2 4 12 4 0.001
V_V11         7 119 1.5Vdc
D_D6         7 17 DX 
G_G1         7 VV2 7 11 0.001
C_C10         4 VV5  0.0001p  
G_Gi5         105 109 105 109 0.001
V_V16         104 0 0.4Vdc
D_D9         19 11 DX 
L_L2         N5502277 7  40uH  
R_R13         6 7  25  
I_I3         108 4 DC 160uAdc  
C_C5         VV3 7  0.0045p  
D_D3         13 7 DX 
R_R23         0 NI2  0.005  
C_Cin1         0 3  2.3p  
V_V15         102 0 0.4Vdc
V_V7         7 19 1.5Vdc
C_C11         109 7  0.0001p  
R_R1         1003 1002  665  
G_G9         7 VV4 VV3 16 0.00001
R_R14         4 6  25  
I_I4         7 105 DC 160uAdc  
D_D5         7 15 DX 
C_C12         4 110  0.0001p  
E_EN         1001 3 101 103 1
Q_Q4         12 10 1003 Ipnp
R_R1039         N5504335 VV4  100k  
G_G10         4 VV4 VV3 16 0.00001
I_I2         7 5 DC 160uAdc  
G_Gn1         3 0 NI1 0 0.0001
G_G11         7 VV5 VV4 16 0.00001
I_I1         8 4 DC 160uAdc  
C_Cin2         0 2  2.3p  
R_R10         4 VV3  100k  
L_L1         4 N5504335  40uH  
G_G4         7 VV3 VV2 16 0.00001
G_Gi8         108 110 108 110 0.001
Q_Q5         112 110 1002 Ipnp
G_Gn2         2 0 NI2 0 0.0001
R_R1036         0 15  1G  
G_G12         4 VV5 VV4 16 0.00001
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 10uAdc  
C_C3         VV2 7  0.35p  
R_R11         N5502277 7  40k  
C_C6         4 VV3  0.0045p  
G_G6         17 4 VV5 6 0.001
R_R26         0 NI1  0.005  
I_Ib2         7 2 DC 6uAdc  
D_D4         4 14 DX 
V_Vos         1 1001 3mVdc
D_DN1         102 101 Iden 
Q_Q8         4 2 105 Ipnp
V_V6         VV2 14 1.5Vdc
R_R17        14  0 1G
R_R1038         VV4 N5502277  100k  
R_R12         4 N5504335  40k  
Q_Q3         4 1 5 Ipnp
R_R24         0 NI2  0.005  
R_R1035         17 0  1G  
G_Gi1         8 10 8 10 0.001
R_R15         VV5 7  100k  
G_G5         15 4 6 VV5 0.001
D_D10         12 18 DX 
C_C2         4 10  0.0001p  
R_R21         0 101  2.5k  
D_D8         4 17 DY 
C_C1         9 7  0.0001p  
G_Gi4         7 11 7 11 0.001
D_D11         112 118 DX 
G_Gi3         12 4 12 4 0.001
I_I5         7 4 DC 2mAdc  
R_R16         4 VV5  100k  
R_R2         4 112  1k  
V_V8         18 4 1.5Vdc
R_R7         VV2 7  10Meg  
Q_Q2         11 9 1003 Inpn
G_G8         6 4 VV5 4 -0.04
V_V10         118 4 1.5Vdc
V_V5         13 VV2 1.5Vdc
R_R18        13 0 1G 
R_R8         4 VV2  10Meg  
R_R9         VV3 7  100k  
C_C9         VV5 7  0.0001p  
G_G3         4 VV3 VV2 16 0.00001
Q_Q6         7 2 108 Inpn
Q_Q1         7 1 8 Inpn
*
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=100e-14 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends EL5105

*EL5106 Macromodel C also used for the following related devices
*EL5306 (triple channel version)
*
*Rev. A, April 2011, Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5106         3    2    7    4    6
*
R_Rf         6 22 325
R_Rg         2 22 325
G_G7         7 6 7 VV5 -0.02  
D_DN2         104 103 Iden 
D_D7         4 15 DY 
G_Gi2         5 9 5 9 0.001
V_V17         NI8 0 0.4Vdc
R_R22         0 103  130  
C_C4         4 VV2  0.222p  
V_V18         NI7 0 0.4Vdc
D_DN6         NI4 0 Iden1 
G_G2         VV2 4 12 4 0.002  
D_D6         7 17 DX 
R_R26         0 0  115  
G_G1         7 VV2 7 11 0.002
V_V16         104 0 0.4Vdc
D_D9         19 11 DX   
R_R13         6 7  50  
C_C5         VV3 7  0.00077p  
D_D3         13 7 DX 
C_Cin1         0 3  1.7p  
V_V15         102 0 0.4Vdc
V_V7         7 19 0.7dc
R_R14         4 6  50  
G_Gb1         7 22 1 16 0.000001
G_G9         7 VV4 VV3 16 0.000001
G_G11         7 VV5 VV4 16 0.000001
V_V19         NI4 0 0.4Vdc
D_D5         7 15 DX 
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 22 Ipnp
I_I2         7 5 DC 20uAdc  
G_Gn1         3 0 NI1 0 0.005
D_DN3         NI7 NI5 Iden1 
G_G10         4 VV4 VV3 16 0.000001
V_V20         NI3 0 0.4Vdc
G_G12         4 VV5 VV4 16 0.000001
I_I1         8 4 DC 20uAdc  
C_Cs1         22 7  0.25p  
R_R10         4 VV3  1meg  
G_G4         7 VV3 VV2 16 0.000001
R_R18         14 0  1G  
G_Gn2         22 0 NI5 0 0.005
R_R23         0 NI5  150  
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 4uAdc  
C_C3         VV2 7  0.222p  
C_C6         4 VV3  0.00077p  
G_G6         17 4 VV5 6 0.0001
I_Ib2         7 22 DC 5uAdc  
D_D4         4 14 DX 
R_R11         VV4 7  1meg  
V_Vos         1 N4150175 1.6mVdc
R_R15         VV5 7  1meg  
C_Cs2         4 22  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.6Vdc
Q_Q3         4 1 5 Ipnp
R_R12         4 VV4  1meg  
G_Gi1         8 10 8 10 0.001
R_R16         4 VV5  1meg  
G_G5         15 4 6 VV5 0.0001
D_D10         12 18 DX 
C_C2         4 10  0.01p  
R_R21         0 101  130  
D_DN4         NI8 0 Iden1 
D_DN5         NI3 NI1 Iden1 
D_D8         4 17 DY 
C_C1         9 7  0.01p  
G_Gi4         7 11 7 11 0.004
G_Gi3         12 4 12 4 0.004
C_C7         4 VV4  0.0007p  
C_C9         4 VV5  0.0005p  
V_V8         18 4 0.7Vdc
R_R7         VV2 7  1G  
Q_Q2         11 9 22 Inpn
G_G8         6 4 VV5 4 -0.02
R_R24         0 0  150  
C_C8         VV4 7  0.0007p  
C_C10         VV5 7  0.0005p  
V_V5         13 VV2 1.6Vdc
I_I3         7 4 DC 650uAdc  
R_R8         4 VV2  1G  
R_R9         VV3 7  1meg  
G_G3         4 VV3 VV2 16 0.000001
R_R25         0 NI1  115  
R_R17         13 0  1G  
Q_Q1         7 1 8 Inpn
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=5e-12 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.model Iden1 d(kf=1e-12 af=1)
.ends EL5106

*EL5108 Macromodel C also used for the following related devices
*EL5308 (triple channel version)
*
*Rev. A, April 2011, by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5108          3    2    7    4    6
*
R_Rf         6 22 325
R_Rg         2 22 325
G_G7         7 6 7 VV5 -0.02
D_DN2         104 103 Iden 
D_D7         4 15 DY 
G_Gi2         5 9 5 9 0.001
C_C9         4 VV5  0.001p  
R_R22         0 103  140  
R_R25         0 NI1  0.0051  
C_C4         4 VV2  0.57p  
C_C10         VV5 7  0.001p  
G_G2         VV2 4 12 4 0.01
D_D6         7 17 DX 
G_G1         7 VV2 7 11 0.01
R_R17         13 0  1G  
V_V16         104 0 0.4Vdc
D_D9         19 11 DX 
R_R13         6 7  50  
C_C5         VV3 7  0.0085p  
D_D3         13 7 DX 
R_R23         0 NI2  0.012  
C_Cin1         0 3  1.7p  
V_V15         102 0 0.4Vdc
V_V7         7 19 1.5dc
G_G9         7 VV4 VV3 16 0.00001
R_R14         4 6  50  
G_Gb1         7 22 1 16 0.000001
D_D5         7 15 DX 
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 22 Ipnp
G_G10         4 VV4 VV3 16 0.00001
I_I2         7 5 DC 50uAdc  
G_Gn1         3 0 NI1 0 1
I_I1         8 4 DC 50uAdc  
C_Cs1         22 7  0.25p  
R_R10         4 VV3  100k  
G_G4         7 VV3 VV2 16 0.00001
G_Gn2         22 0 NI2 0 1
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 0.5uAdc  
C_C3         VV2 7  0.57p  
G_G11         7 VV5 VV4 16 0.00001
R_R11         VV4 7  100k  
C_C6         4 VV3  0.0085p  
G_G6         17 4 VV5 6 0.0001
R_R26         0 NI1  0.0051  
I_Ib2         7 22 DC 2uAdc  
D_D4         4 14 DX 
V_Vos         1 N4150175 1.5mVdc
C_Cs2         4 22  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.5Vdc
G_G12         4 VV5 VV4 16 0.00001
R_R12         4 VV4  100k  
Q_Q3         4 1 5 Ipnp
R_R24         0 NI2  0.012  
G_Gi1         8 10 8 10 0.001
R_R18         14 0  1G  
G_G5         15 4 6 VV5 0.0001
D_D10         12 18 DX 
C_C2         4 10  0.002p  
R_R21         0 101  140  
C_C7         4 VV4  0.001p  
D_D8         4 17 DY 
C_C1         9 7  0.002p  
G_Gi4         7 11 7 11 0.0125
G_Gi3         12 4 12 4 0.0125
V_V8         18 4 1.5Vdc
R_R7         VV2 7  1G  
C_C8         VV4 7  0.001p  
Q_Q2         11 9 22 Inpn
G_G8         6 4 VV5 4 -0.02
R_R15         VV5 7  100k  
V_V5         13 VV2 1.5Vdc
R_R8         4 VV2  1G  
R_R9         VV3 7  100k  
G_G3         4 VV3 VV2 16 0.00001
Q_Q1         7 1 8 Inpn
R_R16         4 VV5  100k  
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=100e-14 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends EL5108

*EL5161 Macromodel C also used for the following related devices
*EL5160 (EL5161 with disable feature C disable feature is not modeled)
*EL5260, EL5261 (dual channel versions)
*EL5360 (triple channel version)
*
*Revision History: Rev. 3,Oct. 2009 by Jian Wang
*Rev. A, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5161         3    2    7    4    6
*
G_G7         7 6 7 VV5 -0.02  
D_DN2         104 103 Iden 
D_D7         4 15 DY 
G_Gi2         5 9 5 9 0.001
V_V17         NI8 0 0.4Vdc
R_R22         0 103  130  
C_C4         4 VV2  0.222p  
V_V18         NI7 0 0.4Vdc
D_DN6         NI4 0 Iden1 
G_G2         VV2 4 12 4 0.002  
D_D6         7 17 DX 
R_R26         0 0  115  
G_G1         7 VV2 7 11 0.002
V_V16         104 0 0.4Vdc
D_D9         19 11 DX   
R_R13         6 7  50  
C_C5         VV3 7  0.00077p  
D_D3         13 7 DX 
C_Cin1         0 3  1.7p  
V_V15         102 0 0.4Vdc
V_V7         7 19 0.7dc
R_R14         4 6  50  
G_Gb1         7 2 1 16 0.000001
G_G9         7 VV4 VV3 16 0.000001
G_G11         7 VV5 VV4 16 0.000001
V_V19         NI4 0 0.4Vdc
D_D5         7 15 DX 
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 2 Ipnp
I_I2         7 5 DC 20uAdc  
G_Gn1         3 0 NI1 0 0.005
D_DN3         NI7 NI5 Iden1 
G_G10         4 VV4 VV3 16 0.000001
V_V20         NI3 0 0.4Vdc
G_G12         4 VV5 VV4 16 0.000001
I_I1         8 4 DC 20uAdc  
C_Cs1         2 7  0.25p  
R_R10         4 VV3  1meg  
G_G4         7 VV3 VV2 16 0.000001
R_R18         14 0  1G  
G_Gn2         2 0 NI5 0 0.005
R_R23         0 NI5  150  
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 4uAdc  
C_C3         VV2 7  0.222p  
C_C6         4 VV3  0.00077p  
G_G6         17 4 VV5 6 0.0001
I_Ib2         7 2 DC 5uAdc  
D_D4         4 14 DX 
R_R11         VV4 7  1meg  
V_Vos         1 N4150175 1.6mVdc
R_R15         VV5 7  1meg  
C_Cs2         4 2  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.6Vdc
Q_Q3         4 1 5 Ipnp
R_R12         4 VV4  1meg  
G_Gi1         8 10 8 10 0.001
R_R16         4 VV5  1meg  
G_G5         15 4 6 VV5 0.0001
D_D10         12 18 DX 
C_C2         4 10  0.01p  
R_R21         0 101  130  
D_DN4         NI8 0 Iden1 
D_DN5         NI3 NI1 Iden1 
D_D8         4 17 DY 
C_C1         9 7  0.01p  
G_Gi4         7 11 7 11 0.004
G_Gi3         12 4 12 4 0.004
C_C7         4 VV4  0.0007p  
C_C9         4 VV5  0.0005p  
V_V8         18 4 0.7Vdc
R_R7         VV2 7  1G  
Q_Q2         11 9 2 Inpn
G_G8         6 4 VV5 4 -0.02
R_R24         0 0  150  
C_C8         VV4 7  0.0007p  
C_C10         VV5 7  0.0005p  
V_V5         13 VV2 1.6Vdc
I_I3         7 4 DC 650uAdc  
R_R8         4 VV2  1G  
R_R9         VV3 7  1meg  
G_G3         4 VV3 VV2 16 0.000001
R_R25         0 NI1  115  
R_R17         13 0  1G  
Q_Q1         7 1 8 Inpn
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=5e-12 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.model Iden1 d(kf=1e-12 af=1)
.ends EL5161

*EL5163 Macromodel C also used for the following related devices
*EL5162 (EL5162 with disable feature C disable feature is not modeled)
*EL5262,EL5263 (dual channel versions)
*EL5362 (triple channel version)
*
*Revision History: Rev. 3,Oct. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5163          3    2    7    4    6
*
G_G7         7 6 7 VV5 -0.02
D_DN2         104 103 Iden 
D_D7         4 15 DY 
G_Gi2         5 9 5 9 0.001
C_C9         4 VV5  0.001p  
R_R22         0 103  140  
R_R25         0 NI1  0.0051  
C_C4         4 VV2  0.57p  
C_C10         VV5 7  0.001p  
G_G2         VV2 4 12 4 0.01
D_D6         7 17 DX 
G_G1         7 VV2 7 11 0.01
R_R17         13 0  1G  
V_V16         104 0 0.4Vdc
D_D9         19 11 DX 
R_R13         6 7  50  
C_C5         VV3 7  0.0085p  
D_D3         13 7 DX 
R_R23         0 NI2  0.012  
C_Cin1         0 3  1.7p  
V_V15         102 0 0.4Vdc
V_V7         7 19 1.5dc
G_G9         7 VV4 VV3 16 0.00001
R_R14         4 6  50  
G_Gb1         7 2 1 16 0.000001
D_D5         7 15 DX 
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 2 Ipnp
G_G10         4 VV4 VV3 16 0.00001
I_I2         7 5 DC 50uAdc  
G_Gn1         3 0 NI1 0 1
I_I1         8 4 DC 50uAdc  
C_Cs1         2 7  0.25p  
R_R10         4 VV3  100k  
G_G4         7 VV3 VV2 16 0.00001
G_Gn2         2 0 NI2 0 1
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 0.5uAdc  
C_C3         VV2 7  0.57p  
G_G11         7 VV5 VV4 16 0.00001
R_R11         VV4 7  100k  
C_C6         4 VV3  0.0085p  
G_G6         17 4 VV5 6 0.0001
R_R26         0 NI1  0.0051  
I_Ib2         7 2 DC 2uAdc  
D_D4         4 14 DX 
V_Vos         1 N4150175 1.5mVdc
C_Cs2         4 2  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.5Vdc
G_G12         4 VV5 VV4 16 0.00001
R_R12         4 VV4  100k  
Q_Q3         4 1 5 Ipnp
R_R24         0 NI2  0.012  
G_Gi1         8 10 8 10 0.001
R_R18         14 0  1G  
G_G5         15 4 6 VV5 0.0001
D_D10         12 18 DX 
C_C2         4 10  0.002p  
R_R21         0 101  140  
C_C7         4 VV4  0.001p  
D_D8         4 17 DY 
C_C1         9 7  0.002p  
G_Gi4         7 11 7 11 0.0125
G_Gi3         12 4 12 4 0.0125
V_V8         18 4 1.5Vdc
R_R7         VV2 7  1G  
C_C8         VV4 7  0.001p  
Q_Q2         11 9 2 Inpn
G_G8         6 4 VV5 4 -0.02
R_R15         VV5 7  100k  
V_V5         13 VV2 1.5Vdc
R_R8         4 VV2  1G  
R_R9         VV3 7  100k  
G_G3         4 VV3 VV2 16 0.00001
Q_Q1         7 1 8 Inpn
R_R16         4 VV5  100k  
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=100e-14 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends EL5163

*EL5165 Macromodel C also used for the following related devices
*EL5164 (EL5164 with disable feature C disable feature is not modeled)
*EL5364 (triple channel version)
*
*Revision History: Rev. 3,Oct. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5165         3    2    7    4    6
*
G_G7         7 6 7 VV5 -0.04
D_DN2         104 103 Iden 
D_D7         4 15 DY 
G_Gi2         5 9 5 9 0.001
C_C9         4 VV5  0.0001p  
R_R22         0 103  55  
R_R25         0 NI1  0.022  
C_C4         4 VV2  0.405p  
C_C10         VV5 7  0.0001p  
G_G2         VV2 4 12 4 0.01
D_D6         7 17 DX 
G_G1         7 VV2 7 11 0.01
V_V16         104 0 0.5Vdc
D_D9         19 11 DX 
R_R13         6 7  25  
C_C5         VV3 7  0.0032p  
D_D3         13 7 DX 
R_R23         0 NI2  0.022  
C_Cin1         0 3  1.8p  
V_V15         102 0 0.5Vdc
V_V7         7 19 1.5dc
G_G9         7 VV4 VV3 16 0.00001
R_R14         4 6  25  
R_R17         13 0 1G
R_R18         14 0 1G
G_Gb1         7 2 1 16 0.0000001
D_D5         7 15 DX 
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 2 Ipnp
G_G10         4 VV4 VV3 16 0.00001
I_I2         7 5 DC 85uAdc  
G_Gn1         3 0 NI1 0 1
I_I1         8 4 DC 85uAdc  
C_Cs1         2 7  0.25p  
R_R10         4 VV3  100k  
G_G4         7 VV3 VV2 16 0.00001
G_Gn2         2 0 NI2 0 1
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 2uAdc  
C_C3         VV2 7  0.405p  
G_G11         7 VV5 VV4 16 0.00001
R_R11         VV4 7  100k  
C_C6         4 VV3  0.0032p  
G_G6         17 4 VV5 6 0.0001
R_R26         0 NI1  0.022  
I_Ib2         7 2 DC 2uAdc  
D_D4         4 14 DX 
V_Vos         1 N4150175 1.5mVdc
C_Cs2         4 2  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.6Vdc
G_G12         4 VV5 VV4 16 0.00001
R_R12         4 VV4  100k  
Q_Q3         4 1 5 Ipnp
R_R24         0 NI2  0.022  
G_Gi1         8 10 8 10 0.001
G_G5         15 4 6 VV5 0.0001
D_D10         12 18 DX 
C_C2         4 10  0.03p  
R_R21         0 101  55  
C_C7         4 VV4  0.0009p  
D_D8         4 17 DY 
C_C1         9 7  0.03p  
G_Gi4         7 11 7 11 0.01
G_Gi3         12 4 12 4 0.01
I_I3         7 4 DC 3mAdc  
V_V8         18 4 1.5Vdc
R_R7         VV2 7  10meg  
C_C8         VV4 7  0.0009p  
Q_Q2         11 9 2 Inpn
G_G8         6 4 VV5 4 -0.04
R_R15         VV5 7  100k  
V_V5         13 VV2 1.6Vdc
R_R8         4 VV2  10meg  
R_R9         VV3 7  100k  
G_G3         4 VV3 VV2 16 0.00001
Q_Q1         7 1 8 Inpn
R_R16         4 VV5  100k  
*
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=100e-14 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends EL5165

*EL5236 Macromodel C 
*EL5236 is a dual channel amplifier. Here just modeling the single amp.
*Additional parts modelled - EL5237, the disable version of the EL5236
*
*Rev.A, April 2011, by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5236          3    2    7    4    6
*
I_I4          3  0  6.25uA
I_I5          2  0  6.75uA
R_R18         18 0  1G  
R_R3         V- 12  100  
E_E2         V+ 0 7 0 1
V_V6         18 VV1 1.1Vdc
G_G12         V+ 6 V+ VV3 -0.01
R_R4         V- 13  100  
M_M1         12 N3020081 9 9 pmosisil  
+ L=50u  
+ W=50u         
D_DN1         102 101 DN 
C_C2         V- VV1  0.58p  
I_I2         V+ 10 DC 1mA  
R_R17         17 0  1G  
C_C3         VV3 V+  0.0003p  
M_M2         13 2 11 11 pmosisil  
+ L=50u  
+ W=50u         
C_Cin2         0 2  1.3p  
R_R7         V- VV1  10Meg  
R_R16         6 V+  100  
D_D3         V- 17 DX 
C_C1         VV1 V+  0.58p  
R_R101         0 101  15  
R_R25         0 NI1  0.00035  
R_R14         VV3 V+  1meg   
V_V5         VV1 17 1.2Vdc
R_R1         9 10  10  
E_E1         N3896619 V- V+ V- 0.5
R_R15         V- 6  100  
R_R2         10 11  10  
R_R8         VV1 V+  10Meg  
D_DN2         104 103 DN 
R_R23         0 NI2  0.00035  
G_G8         V+ VV3 VV1 N3896619 0.000001
R_R103         0 103  15  
G_G11         6 V- VV3 V- -0.01
C_C4         V- VV3  0.0003p  
E_EN         N3020081 3 101 103 1
G_G7         V- VV3 VV1 N3896619 0.000001
G_Gn1         2 0 NI1 0 1
V_V18         N3422408 0 0Vdc
R_R13         V- VV3  1meg  
G_G5         V- VV1 13 12 0.0006
I_I3         7 4 DC 6mA  
G_Gn2         3 0 NI2 0 1
V_V16         104 0 0.1Vdc
G_G4         V+ VV1 13 12 0.0006
R_R26         0 NI1  0.00035  
C_Cd         2 N3020081  1.4p  
V_V15         102 0 0.1Vdc
E_E3         V- 0 4 0 1 
R_R24         0 NI2  0.00035  
D_D4         18 V+ DX 
C_Cin1         0 N3020081  1.3p  
.model pmosisil pmos (kp=0.8 vto=10m)
.MODEL DX D(IS=1E-15 Rs=1)
.model DN D(KF=6.4E-5 AF=1)
.ends EL5236

*EL5111T Macromodel C also used for the following related devices
*EL5211T (dual channel versions)
*EL5411T (quad channel version)
*
*Only modeled single amp
*Revision History: Rev. 2,Nov. 2009 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL5111T          3    2    7    4    6
G_Gn1         3 0 NI1 0 1 
R_R3         4 12  100  
L_L1         N2017125 6  10nH  
V_V6         18 VV3 0.7Vdc
G_Gn2         2 0 NI2 0 1
G_G12         7 N2017125 7 VV5 -0.005
R_R4         4 13  100  
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
R_R26         0 NI1  0.0001  
D_DN1         102 101 DN 
C_C2         4 VV3  26.5p  
I_I2         7 10 DC 5mA  
M_M2         13 2 11 11 pmosisil  
+ L=50u  
+ W=50u         
R_R24         0 NI2  0.0001  
C_Cin2         2 0  2p  
R_R5         4 VV3  5Meg  
R_R16         N2017125 7  200  
D_D3         4 17 DX 
C_C1         VV3 7  26.5p  
R_R21         0 101  22k  
G_G9         21 4 N2017125 VV5 0.02
R_R10         VV5 N4961055  100k  
D_D7         7 21 DX 
V_V5         VV3 17 0.7Vdc
R_R103         N2017125 6  1k  
R_R1         9 10  10  
G_G10         22 4 VV5 N2017125 0.02
R_R8         VV4 7  100k  
E_E1         16 4 7 4 0.5
R_R15         4 N2017125  200  
R_R7         4 VV4  100k  
R_R2         10 11  10  
R_R6         VV3 7  5Meg  
D_DN2         104 103 DN 
G_G6         7 VV4 VV3 16 0.00001
L_L2         4 N4961309  550uH  
I_Ib1         0 3 DC 2nAdc  
G_G8         7 VV5 VV4 16 0.00001
D_D8         7 22 DX 
G_G3         4 VV3 13 12 0.008
I_Ib2         0 2 DC 2nAdc  
R_R22         0 103  22k  
G_G5         4 VV4 VV3 16 0.00001
R_R25         0 NI1  0.0001  
G_G11         N2017125 4 VV5 4 -0.005
E_EN         8 3 101 103 1
G_G7         4 VV5 VV4 16 0.00001
D_D5         4 21 DY 
L_L3         N4961055 7  550uH  
I_I1         4 7 DC 2mA  
G_G4         7 VV3 13 12 0.008
R_R9         N4961309 VV5  100k  
D_D6         4 22 DY 
V_V16         104 0 1Vdc
R_R23         0 NI2  0.0001  
R_R11         4 N4961309  100k  
V_V15         102 0 1Vdc
C_C31         VV4 7  0.07p   
C_C32         4 VV4  0.07p   
R_R12         N4961055 7  100k  
D_D4         18 7 DX 
C_Cin1         8 0  2p  
.model pmosisil pmos (kp=13e-3 vto=10m)
.MODEL DY D(IS=1E-25 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=0.1)
.model DN D(KF=1E-13 AF=1) 
.ends EL5111T

*EL8101 Macromodel C also used for the following related devices
*EL8100 (EL8100 with disable feature C disable feature is not modeled)
*EL8200, EL8201 (dual channel versions)
*EL8300 (Triple channel version)
*EL8401 (quad channel version)
*
*Revision History: Rev. 3,Nov. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL8101          3    2    7    4    6
G_Gn1         3 0 NI1 0 1
R_R3         4 12  1000  
V_V6         18 VV3 0.8Vdc
R_R18        18 0 1G
R_R35         0 21  1G  
G_Gn2         2 0 NI2 0 1
G_G12         7 6 7 VV5 -0.006666667
R_R4         4 13  1000  
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
R_R26         0 NI1  0.0001  
D_DN1         102 101 DN 
C_C2         4 VV3  85p  
I_I2         7 10 DC 1mA  
C_C3         VV5 7  0.0001p  
M_M2         13 2 11 11 pmosisil  
+ L=50u  
+ W=50u         
R_R24         0 NI2  0.0001 
C_Cin2         2 0  0.9p  
C_Cdiff         8 2  0.6p  
R_R7         4 VV3  500k  
R_R16         6 7  150  
D_D3         4 17 DX 
C_C1         VV3 7  85p  
R_R21         0 101  80k  
G_G9         21 4 6 VV5 0.00025
R_R14         VV5 7  100k  
D_D7         7 21 DX 
V_V5         VV3 17 0.8Vdc
R_R17        17  0  1G
R_R1         9 10  10  
G_G10         22 4 VV5 6 0.00025
R_R11         VV4 7  100k  
E_E1         16 4 7 4 0.5
R_R15         4 6  150  
R_R36         22 0  1G  
R_R10         4 VV4  100k  
R_R2         10 11  10  
R_R8         VV3 7  500k  
D_DN2         104 103 DN 
G_G6         7 VV4 VV3 16 0.00001
G_G8         7 VV5 VV4 16 0.00001
I_Ib1         0 3 DC 1.4uAdc  
D_D8         7 22 DX 
I_Ib2         0 2 DC 1.6uAdc  
R_R22         0 103  80k  
G_G5         4 VV4 VV3 16 0.00001
R_R25         0 NI1  0.0001  
G_G11         6 4 VV5 4 -0.006666667
C_C4         4 VV5  0.0001p  
G_G7         4 VV5 VV4 16 0.00001
E_EN         8 3 101 103 1
D_D5         4 21 DY 
I_I1         7 4 DC 0.6mA  
G_G3         4 VV3 13 12 0.025
R_R13         4 VV5  100k  
D_D6         4 22 DY 
V_V16         104 0 1Vdc
R_R23         0 NI2  0.0001  
G_G4         7 VV3 13 12 0.025
V_V15         102 0 1Vdc
C_C31         VV4 7  0.008p  
C_C32         4 VV4  0.008p  
D_D4         18 7 DX 
C_Cin1         8 0  0.9p    
.model pmosisil pmos (kp=6.4e-3 vto=10m)
.MODEL DY D(IS=1E-25 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=0.1)
.model DN D(KF=8E-16 AF=1) 
.ends EL8101

*EL8103 Macromodel C also used for the following related devices
*EL8102 (EL8102 with disable feature C disable feature is not modeled)
*EL8202, EL8203 (dual channel versions)
*EL8302 (triple channel version)
*EL8403 (quad channel version)
*
*Revision History: Rev. 3, Nov. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL8103          3    2    7    4    6
R_R17         4 19  100k  
R_R3         4 12  1000  
V_V6         18 VV3 0.7Vdc
R_R8         18 0   1G
R_R19         0 21  1G  
G_G8         7 6 7 VV5 -0.01
R_R25         0 NI1  0.0003  
R_R4         4 13  1000  
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
D_DN1         102 101 DN 
C_C2         4 VV3  6p 
I_I2         7 10 DC 1mA  
M_M2         13 2 11 11 pmosisil  
+ L=50u  
+ W=50u         
C_Cin2         2 0  0.8p  
R_R5         4 VV3  5Meg  
R_R16         6 7  100  
D_D3         4 17 DX 
C_C1         VV3 7  6p  
R_R21         0 101  120k  
G_G9         21 4 6 VV5 0.00025
R_R14         VV5 20  100k  
D_D7         7 21 DX 
V_V5         VV3 17 0.7Vdc
R_R7         17  0  1G
R_R1         9 10  10  
G_G10         22 4 VV5 6 0.00025
R_R11         VV4 7  100k  
E_E1         16 4 7 4 0.5
R_R15         4 6  100  
R_R23         0 NI2  0.0002  
R_R20         22 0  1G  
R_R10         4 VV4  100k  
R_R2         10 11  10  
R_R6         VV3 7  5Meg  
D_DN2         104 103 DN 
G_G4         7 VV4 VV3 16 0.00001
I_Ib1         0 3 DC 5.95uAdc  
G_G6         7 VV5 VV4 16 0.00001
D_D8         7 22 DX 
I_Ib2         0 2 DC 6.05uAdc  
L_L1         20 7  80uH  
R_R22         0 103  120k  
G_G3         4 VV4 VV3 16 0.00001
G_G7         6 4 VV5 4 -0.01
G_Gn1         3 0 NI1 0 1
E_EN         8 3 101 103 1
G_G5         4 VV5 VV4 16 0.00001
D_D5         4 21 DY 
I_I1         7 4 DC 4mA  
G_G1         4 VV3 13 12 0.004
L_L2         4 19  80uH  
R_R13         19 VV5  100k  
D_D6         4 22 DY 
R_R26         0 NI1  0.0003  
V_V16         104 0 1Vdc
G_G2         7 VV3 13 12 0.004
G_Gn2         2 0 NI2 0 1
R_R18         20 7  100k  
V_V15         102 0 1Vdc
C_C4         VV4 7  0.005p  
C_C3         4 VV4  0.005p  
R_R24         0 NI2  0.0002  
D_D4         18 7 DX 
C_Cin1         8 0  0.8p  
C_Cdiff        8 2  1.1p
.model pmosisil pmos (kp=4e-3 vto=10m)
.MODEL DY D(IS=1E-25 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=0.1)
.model DN D(KF=6.4E-16 AF=1)
.ends EL8103

*EL8176 Macromodel C also used for the following related devices
*ISL28176 (single channel version)
*ISL28276 (dual channel versions)
*ISL28476 (quad channel version)
*
*Revision History: Rev. 2,Nov. 2009 by Jian Wang
*Rev.3, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL8176        3    2    7    4    6
G_G5         7 VV2 VV1 16 0.000001
L_L2         20 7  0.5H  
G_G12         22 4 VV4 VV5 0.00001
V_V3         VV0 14 1.9Vdc
C_C5         VV3 7  0.01p   
R_R16         VV5 7  200  
C_C1         VV1 7  720p  
R_R18         20 7  1meg  
G_G6         4 VV2 VV1 16 0.000001
R_R11         VV3 7  1meg   
D_D7         7 21 DX 
D_DN2         104 103 DN 
R_R5         4 VV0  1.5meg  
G_G3         4 VV1 VV0 16 0.0001
E_EN         8 3 101 103 1
G_G8         7 VV3 VV2 16 0.000001
C_C4         4 VV2  0.16p  
R_R7         4 VV1  100meg  
R_R15         4 VV5  200  
R_R22         0 103  16k  
R_R6         VV0 7  1.5meg  
L_L3         VV5 6  1.4mH  
D_D2         15 7 DX 
G_G7         4 VV3 VV2 16 0.000001
D_D4         18 7 DX 
R_R13         19 VV4  1meg  
D_D3         4 17 DX 
R_R10         4 VV2  1meg  
D_D8         7 22 DX 
G_G4         7 VV1 VV0 16 0.0001
R_R103         VV5 6  3k  
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
G_G2         7 VV0 13 12 0.0001
V_v4         15 VV0 1.9Vdc
R_R8         VV1 7  100meg  
V_V6         18 VV1 0.7Vdc
R_R3         4 12  100  
D_D5         4 21 DY 
V_V16         104 0 0.35Vdc
C_C6         4 VV3  0.01p  
V_V5         VV1 17 0.7Vdc
R_R4         4 13  100  
D_D6         4 22 DY 
G_G10         7 VV4 VV3 16 0.000001
R_R12         4 VV3  1meg  
I_I2         7 10 DC 100uA  
C_cin2         2 0  2.7p  
V_V15         102 0 0.35Vdc
G_G1         4 VV0 13 12 0.0001
R_R1         9 10  10  
C_Cin1         8 0  2.7p  
C_C2         4 VV1  720p  
G_G9         4 VV4 VV3 16 0.000001
M_M2         13 2 11 11 pmosisil  
+ L=50u  
+ W=50u         
D_DN1         102 101 DN 
G_G14         7 VV5 7 VV4 -0.005
R_R2         10 11  10  
G_G13         VV5 4 VV4 4 -0.005
C_C3         VV2 7  0.16p  
R_R14         VV4 20  1meg  
E_E1         16 4 7 4 0.5
L_L1         4 19  0.5H  
R_R9         VV2 7  1meg  
R_R21         0 101  16k  
G_G11         21 4 VV5 VV4 0.00001
D_D1         4 14 DX  
I_I1         4 7 DC 60uA  
R_R17         4 19  1meg  
.model pmosisil pmos (kp=16e-3 vto=10m)
.model DN D(KF=3.2E-15 AF=1)
.MODEL DX D(IS=1E-15 Rs=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends EL8176

* CONNECTIONS:
*                    In
*                     |   Positive Supply
*                     |   |      Negative Supply
*                     |   |      |   Output
*                     |   |      |   |     
*                     |   |      |   |           
.subckt HA4600        IN  V+   V-   OUT
.PARAM x4=0.66667
.PARAM x10={x4*2.5}
.PARAM x16={x4*4}
.PARAM x8={x4*2}
.PARAM x32={x4*8}
.PARAM x64={x32*2}
Q_Q9         38 $N_0001 $N_0002 PNP6 {x32}
Q_Q10         $N_0002 $N_0001 38 NPN6 {x32}
Q_Q13         130 130 99 NPN6 {x8}
Q_Q14         131 131 99 PNP6 {x8}
Q_Q7         33 130 $N_0007 NPN6 {x32}
Q_Q8         35 131 $N_0009 PNP6 {x32}
V_V5         CM1 33 DC 0.792  
V_V6         35 CM3 DC 0.792  
R10c		30 130 535
R10cc		31 131 535
R_R20         37 V+  40  
G_G1         37 $N_0002 V+ CM1 0.025
G_G2         38 39 CM3 V- 0.025
R_R18         CM1 V+  40  
R_R13         26 V+  150  
R_R8         21 V+  250  
X_F1    $N_0003 $N_0004 V+ $N_0005 HA4600_Model_F1 
X_F2    $N_0006 $N_0003 V+ 4 HA4600_Model_F2 
D_D1         V+ CM1 DX 1
D_D2         V+ 37 DX 1
R_R6         $N_0008 $N_0007  30  
R_R7         $N_0009 $N_0008  30  
Q_Q11         V+ $N_0002 OUT NPN6 {x64}
Q_Q6         31 4 29 NPN6 {x10*0.4}
Q_Q3         30 +Io 21 PNP6 {x10*0.5}
Q_Q4         +Io +Io 26 PNP6 {x16*0.7}
R_R21         V- 39  40  
D_D4         39 V- DX 1
R_R12         V- 25  150  
R_R19         V- CM3  40  
Q_Q12         V- 38 OUT PNP6 {x64}
V_V1         $N_0006 V- 0.11
R_R1         V- $N_0004  1205 
X_F3        $N_0005 V- +Io V- HA4600_Model_F2  
D_D3         CM3 V- DX 1
R_R17         V- 29  250  
Q_Q5         4 4 25 NPN6 {x16*0.1}
Q_Q1         4 $N_0010 30 PNP6 {x4}
Q_Q2         +Io $N_0011 31 NPN6 {x4}
R_R2         $N_0008 OUT  70  
R_R10         IN 23  10  
C_C2          IN 0 1p
R_R11         23 $N_0010  50  
R_R30         23 $N_0011  50  
.MODEL PNP6 PNP
+ IS = 2.015E-16 BF = 1.418E+02 NF = 1.000E+00 VAF= 5.058E+01
+ IKF= 1.085E-01 ISE= 2.233E-15 NE = 1.505E+00 BR = 3.252E+01
+ NR = 1.050E+00 VAR= 1.093E+00 IKR= 5.000E-05 ISC= 6.621E-16
+ NC = 1.150E+00 RB = 0.667E+02 IRB= 0.000E+00 RBM= 1.54e+01
+ RE = 2.537E-02 RC = 9.156E+01 CJE= 4.8E-15 VJE= 7.320E-01
+ MJE= 4.930E-01 TF = 1.303E-11 XTF= 3.500E+01 VTF= 3.259E+00
+ ITF= 2.639E-01 PTF= 0.000E+00 CJC= 2.595E-16 VJC= 7.743E-01
+ MJC= 5.000E-01 XCJC=8.504E-03 TR = 1.500E-10 CJS= 2.5E-13 
+ VJS= 9.058E-01 MJS= 4.931E-01 XTB= 1.732E+00 EG = 1.184E+00
+ XTI= 2.000E+00 KF = 3E-15 AF = 1.000E+00 FC = 8.500E-01
.MODEL NPN6 NPN
+ IS=1.60E-16 BF=157 NF=1.0 VAF=70 IKF=39.750E-3 ISE=32.190E-15 NE=2
+ BR=.7614 NR=1.0E+00 VAR=1.4520 IKR=81.720E-3 ISC=7.6180E-21 NC=1.8470
+ RE=1.22E-01 RB=1.816E+02 IRB= 0.000E+00 RBM= 1.400E+01 RC=1.972E+01
+ CJE=4.8E-15 VJE=.7591 MJE=.5406 CJC=233.80E-17 VJC=.6666
+ MJC=.4509 XCJC=8.450E-03 TR = 4.000E-11 CJS= 2.5E-13 FC=.827
+ TF=12.130E-12 XTF=2.0490 VTF=1.8130 ITF=42.930E-3 TR=40.000E-12 
+ EG=1.1840 XTB=1.0220 XTI=1.7800 KF = 3E-15 
+ AF = 1.000E+00 FC = 8.273E-01
.MODEL DX D IS=100E-15  BV=100 IBV=100E-15 RS=0.1 TT=1E-12 CJO=2E-12
.ENDS  HA4600

.subckt HA4600_Model_F1 1 2 3 4  
F_F1         3 4 VF_F1 1
VF_F1         1 2 0V
.ends HA4600_Model_F1

.subckt HA4600_Model_F2 1 2 3 4  
F_F2         3 4 VF_F2 10
VF_F2         1 2 0V
.ends HA4600_Model_F2

*HFA1105 Macromodel 
*
*Revision History: Rev.1, June 2010 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt HFA1105         3    2    7    4    6
*
G_G7         V+ 6 V+ VV5 -0.01
D_DN2         104 103 Iden 
G_Gi2         5 9 5 9 0.002
C_C9         V- VV5  0.0001p  
R_R22         0 103  330  
R_R25         0 NI1  0.0007  
C_C4         V- VV2  0.373p  
C_C10         VV5 V+  0.0001p  
G_G2         VV2 V- 12 V- 0.0008
E_E4         V+ 0 7 0 1
G_G1         V+ VV2 V+ 11 0.0008
V_V16         104 0 0.5Vdc
D_D9         19 11 DX  
R_R13         6 V+  100  
C_C5         VV3 V+  0.0032p  
D_D3         13 V+ DX 
R_R23         0 NI2  0.048  
C_Cin1         0 3  1p  
V_V15         102 0 0.5Vdc
R_R18         14 0  1G  
V_V7         V+ 19 0.7Vdc
G_G9         V+ VV4 VV3 16 0.00001
R_R14         V- 6  100  
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 2 Ipnp
G_G10         V- VV4 VV3 16 0.00001
I_I2         V+ 5 DC 127uAdc  
G_Gn1         3 0 NI1 0 1
I_I1         8 V- DC 127uAdc  
C_Cs1         2 V+  0.25p  
R_R10         V- VV3  100k  
G_G4         V+ VV3 VV2 16 0.00001
G_Gn2         2 0 NI2 0 1
E_E5         V- 0 4 0 1
E_E3         16 V- V+ V- 0.5
I_Ib1         V+ 1 DC 15uAdc  
C_C3         VV2 V+  0.373p  
G_G11         V+ VV5 VV4 16 0.00001
R_R11         VV4 V+  100k  
C_C6         V- VV3  0.0032p  
R_R26         0 NI1  0.0007  
I_Ib2         V+ 2 DC 7.5uAdc  
D_D4         V- 14 DX 
V_Vos         1 N4150175 5mVdc
C_Cs2         V- 2  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.3Vdc
G_G12         V- VV5 VV4 16 0.00001
R_R12         V- VV4  100k  
Q_Q3         V- 1 5 Ipnp
R_R24         0 NI2  0.048  
G_Gi1         8 10 8 10 0.002
D_D10         12 18 DX 
C_C2         V- 10  0.01p  
R_R21         0 101  330  
C_C7         V- VV4  0.0009p  
R_R17         13 0  1G  
C_C1         9 V+  0.01p  
G_Gi4         V+ 11 V+ 11 0.0008
G_Gi3         12 V- 12 V- 0.0008
I_I3         7 4 DC 5.8mAdc  
V_V8         18 V- 0.7Vdc
R_R7         VV2 V+  2meg  
C_C8         VV4 V+  0.0009p  
Q_Q2         11 9 2 Inpn
G_G8         6 V- VV5 V- -0.01
R_R15         VV5 V+  100k  
V_V5         13 VV2 1.3Vdc
R_R8         V- VV2  2meg  
R_R9         VV3 V+  100k  
G_G3         V- VV3 VV2 16 0.00001
Q_Q1         V+ 1 8 Inpn
R_R16         V- VV5  100k 
* Models
* 
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=10e-14 af=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends HFA1105

*HFA1135 Macromodel 
*
*Revision History: Rev.1, April. 2011 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output Output Limiting
*                       |    |    |    |    |     |    | 
.subckt HFA1135         3    2    7    4    6     VH   VL
*
G_G7         V+ 6 V+ VV5 -0.01
D_DN2         104 103 Iden 
G_Gi2         5 9 5 9 0.002
C_C9         V- VV5  0.0001p  
R_R22         0 103  330  
R_R25         0 NI1  0.0007  
C_C4         V- VV2  0.373p  
C_C10         VV5 V+  0.0001p  
G_G2         VV2 V- 12 V- 0.0008
E_E4         V+ 0 7 0 1
G_G1         V+ VV2 V+ 11 0.0008
V_V16         104 0 0.5Vdc
D_D9         19 11 DX  
R_R13         6 V+  100  
C_C5         VV3 V+  0.0032p  
D_D3         13 V+ DX 
R_R23         0 NI2  0.048  
C_Cin1         0 3  1p  
V_V15         102 0 0.5Vdc
R_R18         14 0  1G  
V_V7         V+ 19 0.7Vdc
G_G9         V+ VV4 VV3 16 0.00001
R_R14         V- 6  100  
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 2 Ipnp
G_G10         V- VV4 VV3 16 0.00001
I_I2         V+ 5 DC 127uAdc  
G_Gn1         3 0 NI1 0 1
I_I1         8 V- DC 127uAdc  
C_Cs1         2 V+  0.25p  
R_R10         V- VV3  100k  
G_G4         V+ VV3 VV2 16 0.00001
G_Gn2         2 0 NI2 0 1
E_E5         V- 0 4 0 1
E_E3         16 V- V+ V- 0.5
I_Ib1         V+ 1 DC 15uAdc  
C_C3         VV2 V+  0.373p  
G_G11         V+ VV5 VV4 16 0.00001
R_R11         VV4 V+  100k  
C_C6         V- VV3  0.0032p  
R_R26         0 NI1  0.0007  
I_Ib2         V+ 2 DC 7.5uAdc  
D_D4         V- 14 DX 
V_Vos         1 N4150175 5mVdc
C_Cs2         V- 2  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.3Vdc
G_G12         V- VV5 VV4 16 0.00001
R_R12         V- VV4  100k  
Q_Q3         V- 1 5 Ipnp
R_R24         0 NI2  0.048  
G_Gi1         8 10 8 10 0.002
D_D10         12 18 DX 
C_C2         V- 10  0.01p  
R_R21         0 101  330  
C_C7         V- VV4  0.0009p  
R_R17         13 0  1G  
C_C1         9 V+  0.01p  
G_Gi4         V+ 11 V+ 11 0.0008
G_Gi3         12 V- 12 V- 0.0008
I_I3         7 4 DC 5.8mAdc  
V_V8         18 V- 0.7Vdc
R_R7         VV2 V+  2meg  
C_C8         VV4 V+  0.0009p  
Q_Q2         11 9 2 Inpn
G_G8         6 V- VV5 V- -0.01
R_R15         VV5 V+  100k  
V_V5         13 VV2 1.3Vdc
R_R8         V- VV2  2meg  
R_R9         VV3 V+  100k  
G_G3         V- VV3 VV2 16 0.00001
Q_Q1         V+ 1 8 Inpn
R_R16         V- VV5  100k 
D_D5         6 1000 DX
V_V19        1000 VH -0.7Vdc
D_D6         VL  1001 DX
V_V20        6 1001 0.83Vdc  
* Models
* 
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=10e-14 af=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends HFA1135

*HFA1412 Macromodel 
*
*Revision History: Rev.1, April. 2011 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt HFA1412        3    2    7    4    6
*
R_Rf         6 22 425
R_Rg         2 22 425
G_G7         V+ 6 V+ VV5 -0.01
D_DN2         104 103 Iden 
G_Gi2         5 9 5 9 0.002
C_C9         V- VV5  0.0001p  
R_R22         0 103  330  
R_R25         0 NI1  0.0007  
C_C4         V- VV2  0.373p  
C_C10         VV5 V+  0.0001p  
G_G2         VV2 V- 12 V- 0.0008
E_E4         V+ 0 7 0 1
G_G1         V+ VV2 V+ 11 0.0008
V_V16         104 0 0.5Vdc
D_D9         19 11 DX  
R_R13         6 V+  100  
C_C5         VV3 V+  0.0032p  
D_D3         13 V+ DX 
R_R23         0 NI2  0.048  
C_Cin1         0 3  1p  
V_V15         102 0 0.5Vdc
R_R18         14 0  1G  
V_V7         V+ 19 0.7Vdc
G_G9         V+ VV4 VV3 16 0.00001
R_R14         V- 6  100  
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 22 Ipnp
G_G10         V- VV4 VV3 16 0.00001
I_I2         V+ 5 DC 127uAdc  
G_Gn1         3 0 NI1 0 1
I_I1         8 V- DC 127uAdc  
C_Cs1         22 V+  0.25p  
R_R10         V- VV3  100k  
G_G4         V+ VV3 VV2 16 0.00001
G_Gn2         22 0 NI2 0 1
E_E5         V- 0 4 0 1
E_E3         16 V- V+ V- 0.5
I_Ib1         V+ 1 DC 15uAdc  
C_C3         VV2 V+  0.373p  
G_G11         V+ VV5 VV4 16 0.00001
R_R11         VV4 V+  100k  
C_C6         V- VV3  0.0032p  
R_R26         0 NI1  0.0007  
I_Ib2         V+ 22 DC 7.5uAdc  
D_D4         V- 14 DX 
V_Vos         1 N4150175 5mVdc
C_Cs2         V- 22  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 1.3Vdc
G_G12         V- VV5 VV4 16 0.00001
R_R12         V- VV4  100k  
Q_Q3         V- 1 5 Ipnp
R_R24         0 NI2  0.048  
G_Gi1         8 10 8 10 0.002
D_D10         12 18 DX 
C_C2         V- 10  0.01p  
R_R21         0 101  330  
C_C7         V- VV4  0.0009p  
R_R17         13 0  1G  
C_C1         9 V+  0.01p  
G_Gi4         V+ 11 V+ 11 0.0008
G_Gi3         12 V- 12 V- 0.0008
I_I3         7 4 DC 5.8mAdc  
V_V8         18 V- 0.7Vdc
R_R7         VV2 V+  2meg  
C_C8         VV4 V+  0.0009p  
Q_Q2         11 9 22 Inpn
G_G8         6 V- VV5 V- -0.01
R_R15         VV5 V+  100k  
V_V5         13 VV2 1.3Vdc
R_R8         V- VV2  2meg  
R_R9         VV3 V+  100k  
G_G3         V- VV3 VV2 16 0.00001
Q_Q1         V+ 1 8 Inpn
R_R16         V- VV5  100k 
* Models
* 
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=10e-14 af=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends HFA1412

*ISL24021 Macromodel
*
*Revision History: Rev.2, Feb. 2010 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
*Version 2.0, by Jian Wang 2/23/2010
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL24021     Vin+  Vin-   V+   V-  Vout
C_Cdiff         VIN+ VIN-  0.5p 
G_G11         V+ VV5 V+ VV4 -0.02
D_DN2         104 103 Iden 
R_R2         3 5  10  
D_D7         V- 13 DY 
I_Ib2         0 VIN- DC 2nAdc   
R_R22         0 103  100  
C_Cin2         0 VIN-  2.2p  
C_Cin1         1 0  2.2p  
C_C1         VV2 V+  2p  
G_G4         V- VV2 7 6 0.00008
C_C5         VV4 V+  0.0004p  
I_I1         V- V+ DC 2.8mA  
D_D6         V+ 14 DX 
G_G3         V+ VV2 7 6 0.00008
V_V16         104 0 0.40Vdc
C_C6         V- VV4  0.0004p  
C_C2         V- VV2  2p  
R_R13         VV5 V+  50  
D_D3         11 V+ DX 
R_R11         11 0  1G  
V_V15         102 0 0.40Vdc 
R_R14         V- VV5  50  
G_G7         V+ VV4 VV3 10 0.0000001
M_M2         7 2 5 5 pmosisil  
+ L=50u  
+ W=50u         
D_D5         V+ 13 DX 
R_R6         V- VV2  1G  
L_L1         VV5 VOUT  50uH  
E_EN         1 VIN+ 101 103 1
R_R12         12 0  1G  
M_M1         6 1 4 4 pmosisil  
+ L=50u  
+ W=50u         
R_R5         VV2 V+  1G  
G_G8         V- VV4 VV3 10 0.0000001
R_R10         V- VV3  10meg  
G_G5         V+ VV3 VV2 10 0.0000001
I_I2         V+ 3 DC 5mA  
E_E3         10 V- V+ V- 0.5
R_R17         VV5 VOUT  100  
G_G10         14 V- VV4 VV5 0.0001
D_D4         V- 12 DX 
V_Vos         2 VIN- 1.4mVdc
D_DN1         102 101 Iden 
R_R15         VV4 V+  10Meg  
V_V6         VV2 12 0.5Vdc 
R_R3         V- 6  100  
G_G9         13 V- VV5 VV4 0.0001
R_R21         0 101  100  
R_R16         V- VV4  10meg  
D_D8         V- 14 DY 
C_C4         V- VV3  0.0004p  
R_R4         V- 7  100  
G_G12         VV5 V- VV4 V- -0.02
C_C3         VV3 V+  0.0004p  
V_V5         11 VV2 0.4Vdc
R_R1         4 3  10  
R_R9         VV3 V+  10Meg  
G_G6         V- VV3 VV2 10 0.0000001
I_Ib1         0 VIN+ DC 2nAdc  
.model pmosisil pmos (kp=0.27 vto=10m)
.model IDEN D(KF=56E-9 AF=1)
.MODEL DX D(IS=1E-15 Rs=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.ends ISL24021

* source ISL28107_SPICEmodel
*Model covers the ISL28107, ISL28207 and the ISL28407
* Revision A, October 28th 2009 LaFontaine
* Model for Noise, supply currents, 145dB f=100Hz CMRR, *155dB f=0.01Hz AOL
*Copyright 2009 by Intersil Corporation
*Refer to data sheet LICENSE STATEMENT Use of 
*this model indicates your acceptance with the
*terms and provisions in the License Statement.
* Connections: 			+input
* 			| 	-input
* 			| 	| 	+Vsupply
* 			| 	| 	| 	-Vsupply
* 			| 	| 	| 	| 	output
* 			| 	| 	| 	| 	|
.subckt ISL28107 	Vin+ Vin-	V+ 	V- 	VOUT
* source ISL28127_SPICEMODEL_0_0
*
*Voltage Noise
E_En         IN+ VIN+ 25 0 1
R_R17         25 0 600
D_D12         24 25 DN
V_V7         24 0 0.1
*
*Input Stage
I_IOS         IN+ VIN- DC 15e-12
C_C6         IN+ VIN- 1.2E-12
R_R1         VCM VIN-  5e11
R_R2         IN+ VCM  5e11
Q_Q1         2 VIN- 1 SuperB
Q_Q2         3 8 1 SuperB
Q_Q3         V-- 1 7 Mirror
Q_Q4         4 6 2 Cascode
Q_Q5         5 6 3 Cascode
R_R3         4 V++ 4.45e3 
R_R4         5 V++ 4.45e3 
C_C4		 			VIN- 0  2e-12
C_C5		 8 0  2e-12 
D_D1         6 7 DX 
I_IEE         1 V-- DC 200e-6
I_IEE1         V++ 6 DC 96e-6 
V_VOS         9 IN+ 5e-6
E_EOS         8 9 VC VMID 1
*
*1st Gain Stage
G_G1         V++ 11 4 5 101.6828e-3
G_G2         V-- 11 4 5 101.6828e-3
R_R5         11 V++ 1 
R_R6         V-- 11  1 
D_D2         10 V++ DX 
D_D3         V-- 12 DX
V_V1         10 11 1.86
V_V2         11 12 1.86
*
*2nd Gain Stage
G_G3         V++ VG 11 VMID 2.21e-3
G_G4         V-- VG 11 VMID 2.21e-3
R_R7         VG V++ 2.55e10 
R_R8         V-- VG 2.55e10 
C_C2         VG V++ 6.25e-10 
C_C3         V-- VG 6.25e-10 
D_D4         13 V++ DX 
D_D5         V-- 14 DX 
V_V3         13 VG 1.86
V_V4         VG 14 1.86
*
*Mid supply Ref
R_R9         VMID V++ 1 
R_R10         V-- VMID  1 
I_ISY	     V+ V- DC 0.21E-3
E_E2         V++ 0 V+ 0 1
E_E3         V-- 0 V- 0 1
*
*Common Mode Gain Stage with Zero
G_G5         V++ VC VCM VMID 5.62e-8
G_G6         V-- VC VCM VMID 5.62e-8 
R_R11         VC 17  1 
R_R12         18 VC  1 
L_L1         17 V++ 1.59e-3 
L_L2         18 V-- 1.59e-3
*
*Output Stage with Correction Current Sources
G_G7         VOUT V++ V++ VG 1.11e-2
G_G8         V-- VOUT VG V-- 1.11e-2
G_G9         22 V-- VOUT VG 1.11e-2 
G_G10         23 V-- VG VOUT 1.11e-2
D_D6         VG 20 DX 
D_D7         21 VG DX
D_D8         V++ 22 DX 
D_D9         V++ 23 DX 
D_D10         V-- 22 DY
D_D11         V-- 23 DY 
V_V5         20 VOUT 1.12           
V_V6         VOUT 21 1.12
R_R15         VOUT V++ 9E1 
R_R16         V-- VOUT  9E1 
*
.model SuperB npn
+ is=184E-15 bf=30e3 va=15 ik=70E-3 rb=50
+ re=0.065 rc=35 cje=1.5E-12 cjc=2E-12  
+ kf=0 af=0
.model Cascode npn
+ is=502E-18 bf=150 va=300 ik=17E-3 rb=140
+ re=0.011 rc=900 cje=0.2E-12 cjc=0.16E-12f 
+ kf=0 af=0
.model Mirror pnp
+ is=4E-15 bf=150 va=50 ik=138E-3 rb=185
+ re=0.101 rc=180 cje=1.34E-12 cjc=0.44E-12 
+ kf=0 af=0
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28107

*ISL28108_208 Macromodel - covers following *products
*ISL28108
*ISL28208
*ISL28408
*
*Revision History:
* Revision A, LaFontaine March 5th 2011
* Model for Noise, supply currents, CMRR *128dB f=6kHz ,AVOL 122dB f=1Hz
* SR = 0.45V/us, GBWP 1.2MHz.
*Copyright 2011 by Intersil Corporation
*Refer to data sheet "LICENSE STATEMENT" *Use of this model indicates your acceptance *with the terms and provisions in the License *Statement.
*
*Intended use:
*This Pspice Macromodel is intended to give *typical DC and AC performance characteristics *under a wide range of external circuit *configurations using compatible simulation *platforms  such as iSim PE. 
*
*Device performance features supported by this *model
*Typical, room temp., nominal power supply *voltages used to produce the following *characteristics:
*Open and closed loop I/O impedances,
*Open loop gain and phase,
*Closed loop bandwidth and frequency *response,
*Loading effects on closed loop frequency *response,
*Input noise terms including 1/f effects,
*Slew rate,
*Input and Output Headroom limits to I/O *voltage swing,
*Supply current at nominal specified supply *voltages.
*
*Device performance features NOT supported *by this model:
*Harmonic distortion effects,
*Output current limiting (current will limit at *40mA),
*Disable operation (if any),
*Thermal effects and/or over temperature *parameter variation,
*Limited performance variation vs. supply *voltage is modeled,
*Part to part performance variation due to *normal process parameter spread,
*Any performance difference arising from *different packaging source,
*Load current reflected into the power supply *current.
*
* Connections:      +input
*                                    |    -input
*                                    |    |     +Vsupply
*                                    |    |     |    -Vsupply
*                                    |    |     |    |    output
*                                         |     |    |    |
.subckt ISL28108            Vin+        Vin-         V+           V-            VOUT
* source ISL28118_218_subckt_check_0
*
*Voltage Noise
E_En         VIN+ 6 2 0 0.3
D_D13         1 2 DN 
D_D14         1 2 DN
V_V7         1 0 0.1
R_R17         2 0  1150
*
*Input Stage
Q_Q6         11 10 9 PNP_input 
Q_Q7         8 7 9 PNP_input 
Q_Q8         V-- VIN- 7 PNP_LATERAL
Q_Q9         V-- 12 10 PNP_LATERAL
I_I1         V++ 9 DC 12e-6
I_I2         V++ 7 DC 6E-6 
I_I3         V++ 10 DC 6E-6 
I_IOS         6 VIN- DC 3e-9 
*D_D1         7 10 DBREAK 
*D_D2         10 7 DBREAK
R_R1         5 6  5e11 
R_R2         VIN- 5  5e11
R_R3         V-- 8  6250
R_R4         V-- 11  6250 
C_Cin1         V-- VIN-  4.19e-12
C_Cin2         V-- 6  4.19e-12
C_CinDif         6 VIN-  1.21E-12 
*
*1st Gain Stage
G_G1         V++ 14 8 11 0.4779867
G_G2         V-- 14 8 11 0.4779867
V_V1         13 14  -6.74
V_V2         14 15  -6.76
D_D3         13 V++ DX
D_D4         V-- 15 DX
R_R5         14 V++  1
R_R6         V-- 14  1
*
*2nd Gain Stage
G_G3         V++ VG 14 VMID 261.748e-6
G_G4         V-- VG 14 VMID 261.748e-6
V_V3         16 VG  -6.74
V_V4         VG 17  -6.76
D_D5         16 V++ DX
D_D6         V-- 17 DX
R_R7         VG V++  7.62283e9
R_R8         V-- VG  7.62283e9
C_C1         VG V++  2.31e-11
C_C2         V-- VG  2.31e-11
*
*Mid supply Ref
E_E2         V++ 0 V+ 0 1
E_E3         V-- 0 V- 0 1
E_E4         VMID V-- V++ V-- 0.5
I_ISY         V+ V- DC 185E-6 
*
*Common Mode Gain Stage with Zero
G_G5         V++ 19 5 VMID 0.6
G_G6         V-- 19 5 VMID 0.6
G_G7         V++ VC 19 VMID 0.6
G_G8         V-- VC 19 VMID 0.6
E_EOS         12 6 VC VMID 1
L_L1         18 V++  1.59159E-08 
L_L2         20 V--  1.59159E-08
L_L3         21 V++  1.59159E-08
L_L4         22 V--  1.59159E-08
R_R9         19 18  1e-3
R_R10         20 19  1e-3
R_R11         VC 21  1e-3 
R_R12         22 VC  1e-3
*
*Pole Satge
G_G15         V++ 28 VG VMID 314.15e-6
G_G16         V-- 28 VG VMID 314.15e-6
R_R19         28 V++  3.18319e3
R_R20         V-- 28  3.18319e3
C_C5         28 V++  10e-12
C_C6         V-- 28  10e-12
*
G_G9         V++ 23 28 VMID 314.15e-6
G_G10         V-- 23 28 VMID 314.15e-6
R_R13         23 V++  3.18319e3
R_R14         V-- 23  3.18319e3
C_C3         23 V++  10e-12
C_C4         V-- 23  10e-12
*
*Output Stage with Correction Current Sources
G_G11         26 V-- VOUT 23 12.5e-3
G_G12         27 V-- 23 VOUT 12.5e-3
G_G13         VOUT V++ V++ 23 12.5e-3
G_G14         V-- VOUT 23 V-- 12.5e-3
D_D7         23 24 DX
D_D8         25 23 DX
D_D9         V-- 26 DY      
D_D10         V++ 26 DX
D_D11         V++ 27 DX
D_D12         V-- 27 DY
V_V5         24 VOUT -0.4
V_V6         VOUT 25 -0.4
R_R15         VOUT V++  80
R_R16         V-- VOUT  80       
.model PNP_LATERAL pnp(is=1e-016 bf=250 va=80 
+ ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1)
.model PNP_input pnp(is=1e-016 bf=100 va=80 
+ ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1)
.model DBREAK D(bv=43 rs=1)
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28108

* source ISL28113_SPICEmodel
*Model covers the ISL28113, ISL28213 and the ISL28413
* Revision C, LaFontaine October 9th 2009
* Model for Noise, supply currents, CMRR 72dB f=35kHz ,AVOL 85dB f=100Hz
* SR = 1.0V/us, GBWP 2MHz, 2nd pole 3MHz Output voltage clamp and short ckt I limit
*Copyright 2009 by Intersil Corporation
*Refer to data sheet LICENSE STATEMENT Use of 
*this model indicates your acceptance with the
*terms and provisions in the License Statement.
* Connections:		+input
* 			| 	-input
* 			| 	| 	+Vsupply
* 			| 	| 	| 	-Vsupply
* 			| 	| 	| 	| 	output
* 			| 	| 	| 	| 	|
.subckt ISL28113 		Vin+ 	Vin-	V+ 	V- 	VOUT
* source ISL28113_DS rev1
*
*Voltage Noise
E_En         VIN+ EN 28 0 1
D_D13         29 28 DN
V_V9         29 0 .00035
R_R21         28 0 800E3
*
*Input Stage
M_M14         3 1 5 5  NCHANNELMOSFET
M_M15         4 VIN- 6 6 NCHANNELMOSFET 
M_M16         11 VIN- 9 9 PMOSISIL
M_M17         12 1 10 10 PMOSISIL
I_I1         7 V-- DC 5e-3
I_I2         V++ 8 DC 5e-3
I_IOS         VIN- 1 DC 25e-12 
G_G1A         V++ 14 4 3 1404
G_G2A         V-- 14 11 12 1404
V_V1         V++ 2 1e-6
V_V2         13 V-- 1e-6
R_R1         3 2  1.0004 
R_R2         4 2  1.0004 
R_R3         5 7  10 
R_R4         7 6  10 
R_R5         9 8  10 
R_R6         8 10  10 
R_R7         13 11  1 
R_R8         13 12  1 
R_RA1         14 V++  1  
R_RA2         V-- 14  1 
C_CinDif         VIN- EN  1.02E-12  
C_Cin1         V-- EN  1.26e-12  
C_Cin2         V-- VIN-  1.26e-12  
*
*1st Gain Stage
G_G1         V++ 16 15 VMID 334.753e-3
G_G2         V-- 16 15 VMID 334.753e-3
V_V3         17 16 .61
V_V4         16 18 .61
D_D1         15 VMID DX
D_D2         VMID 15 DX
D_D3         17 V++ DX 
D_D4         V-- 18 DX 
R_R9         15 14  100 
R_R10         15 VMID  1e9 
R_R11         16 V++  1 
R_R12         V-- 16  1 
*
*2nd Gain Stage
G_G3         V++ VG 16 VMID 24.893e-3
G_G4         V-- VG 16 VMID 24.893e-3
V_V5         19 VG .604
V_V6         VG 20 .604
D_D5         19 V++ DX 
D_D6         V-- 20 DX
R_R13         VG V++  318.329e3 
R_R14         V-- VG 318.329e3  
C_C2         VG V++ 5E-09  
C_C3         V-- VG 5E-09  
*
*Mid supply Ref
E_E4         VMID V-- V++ V-- 0.5
E_E2         V++ 0 V+ 0 1
E_E3         V-- 0 V- 0 1
I_ISY         V+ V- DC 90e-6 
*
*Common Mode Gain Stage with Zero
G_G5         V++ VC VCM VMID 2.5118E-10
G_G6         V-- VC VCM VMID 2.5118E-10
E_EOS         1 EN VC VMID 1
R_R15         VC 21  1e6 
R_R16         22 VC  1e6  
R_R22         EN VCM  5e11 
R_R23         VCM VIN-  5e11 
L_L1         21 V++ 4.5474
L_L2         22 V-- 4.5474
*
*Pole Satge
G_G7         V++ 23 VG VMID 188.49e-6
G_G8         V-- 23 VG VMID 188.49e-6
R_R17         23 V++  5305.32 
R_R18         V-- 23 5305.32 
C_C4         23 V++  10e-12   
C_C5         V-- 23  10e-12  
*
*Output Stage with Correction Current Sources
G_G9         26 V-- VOUT 23 0.02 
G_G10         27 V-- 23 VOUT 0.02
G_G11         VOUT V++ V++ 23 0.02
G_G12         V-- VOUT 23 V-- 0.02
V_V7         24 VOUT .08
V_V8         VOUT 25 .08
D_D7         23 24 DX
D_D8         25 23 DX
D_D9         V++ 26 DX
D_D10         V++ 27 DX 
D_D11         V-- 26 DY
D_D12         V-- 27 DY
R_R19         VOUT V++  50 
R_R20         V-- VOUT  50       
.model pmosisil pmos (kp=16e-3 vto=-0.6)
.model NCHANNELMOSFET nmos (kp=3e-3 vto=0.6)
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28113

*ISL28114 Macromodel - covers following
*products
*ISL28114
*ISL28214
*ISL28414

**Revision History:
*Revision C, LaFontaine October 20th 2011
*Model for Noise to match measured part,
* quiescent supply currents,
*CMRR 72dB
*fcm=100kHz ,AVOL 90dB f=125Hz SR =
*2.5V/us, GBWP 5MHz, 2nd pole 10Mhz output 
*voltage clamp and short ckt current limit.
*
*Copyright 2011 by Intersil Corporation
*Refer to data sheet "LICENSE STATEMENT" 
*Use of this model indicates your acceptance 
*with the terms and provisions in the License 
*Statement.
*
*Intended use:
*This Pspice Macromodel is intended to give
*typical DC and AC performance
*characteristics under a wide range of external 
*circuit configurations using compatible 
*simulation platforms - such as iSim PE.
*
*Device performance features supported by this 
*model
*Typical, room temp., nominal power supply
*voltages used to produce the following
*characteristics:
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency
*response
*Loading effects on closed loop frequency
*response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O
*voltage swing
*Supply current at nominal specified supply
*voltages

**Device performance features NOT supported 
*by this model
*Harmonic distortion effects
*Disable operation (if any)
*Thermal effects and/or over temperature
*parameter variation
*Limited performance variation vs. supply
*voltage is modeled
*Part to part performance variation due to
*normal process parameter spread
*Any performance difference arising from
*different packaging
* source
* Connections: +input
* | -input
* | | +Vsupply
* | | | -Vsupply
* | | | | output
* | | | | |
.subckt ISL28114 Vin+ Vin- V+ V- VOUT
* source ISL28114_DS rev2
*
*Voltage Noise
E_En VIN+ EN 28 0 1
D_D13 29 28 DN
V_V9 29 0 0.425
R_R21 28 0 30
*
*Input Stage
M_M14 3 1 5 5 NCHANNELMOSFET
M_M15 4 VIN- 6 6 NCHANNELMOSFET
M_M16 11 VIN- 9 9 PMOSISIL
M_M17 12 1 10 10 PMOSISIL
I_I1 7 V-- DC 5e-3
I_I2 V++ 8 DC 5e-3
I_IOS VIN- 1 DC 25e-12
G_G1A V++ 14 4 3 351
G_G2A V-- 14 11 12 351
V_V1 V++ 2 1e-6
V_V2 13 V-- 1e-6
R_R1 3 2 4.0004
R_R2 4 2 4.0004
R_R3 5 7 10
R_R4 7 6 10
R_R5 9 8 10
R_R6 8 10 10
R_R7 13 11 4
R_R8 13 12 4
R_RA1 14 V++ 1
R_RA2 V-- 14 1
C_CinDif VIN- EN 1.02E-12
C_Cin1 V-- EN 1.26e-12
C_Cin2 V-- VIN- 1.26e-12
*
*1st Gain Stage
G_G1 V++ 16 15 VMID 334.753e-3
G_G2 V-- 16 15 VMID 334.753e-3
V_V3 17 16 .61
V_V4 16 18 .61
D_D1 15 VMID DX
D_D2 VMID 15 DX
D_D3 17 V++ DX
D_D4 V-- 18 DX
R_R9 15 14 100
R_R10 15 VMID 1e9
R_R11 16 V++ 1
R_R12 V-- 16 1
*
*2nd Gain Stage
G_G3 V++ VG 16 VMID 24.893e-3
G_G4 V-- VG 16 VMID 24.893e-3
V_V5 19 VG .604
V_V6 VG 20 .604
D_D5 19 V++ DX
D_D6 V-- 20 DX
R_R13 VG V++ 636.658e3
R_R14 V-- VG 636.658e3
C_C2 VG V++ 2E-09
C_C3 V-- VG 2E-09
*
*Mid supply Ref
E_E4 VMID V-- V++ V-- 0.5
E_E2 V++ 0 V+ 0 1
E_E3 V-- 0 V- 0 1
I_ISY V+ V- DC 300e-6
*
*Common Mode Gain Stage with Zero
G_G5 V++ VC VCM VMID 2.5118E-8
G_G6 V-- VC VCM VMID 2.5118E-8
E_EOS 1 EN VC VMID 1e-3
R_R15 VC 21 10e3
R_R16 22 VC 10e3
R_R22 EN VCM 5e11
R_R23 VCM VIN- 5e11
L_L1 21 V++ 15.9159e-3
L_L2 22 V-- 15.9159e-3
*
*Pole Stage
G_G7 V++ 23 VG VMID 6.283e-4
G_G8 V-- 23 VG VMID 6.283e-4
R_R17 23 V++ 1591.596
R_R18 V-- 23 1591.596
C_C4 23 V++ 10e-12
C_C5 V-- 23 10e-12
*
*Output Stage with Correction Current Sources
G_G9 26 V-- VOUT 23 0.02
G_G10 27 V-- 23 VOUT 0.02
G_G11 VOUT V++ V++ 23 0.02
G_G12 V-- VOUT 23 V-- 0.02
V_V7 24 VOUT .08
V_V8 VOUT 25 .08
D_D7 23 24 DX
D_D8 25 23 DX
D_D9 V++ 26 DX
D_D10 V++ 27 DX
D_D11 V-- 26 DY
D_D12 V-- 27 DY
R_R19 VOUT V++ 50
R_R20 V-- VOUT 50
.model pmosisil pmos (kp=16e-3 vto=-0.6)
.model NCHANNELMOSFET nmos (kp=3e-3 vto=0.6)
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28114

* source ISL28117_SPICEmodel
*Model covers the ISL28117, ISL28217 and the ISL28417
* Revision B, November 20th 2009 LaFontaine
* Model for Grade B Noise, supply currents, 210dB f=10Hz CMRR, *155dB f=0.02Hz AOL, SR = 0.5V/usec
*Copyright 2009 by Intersil Corporation
*Refer to data sheet LICENSE STATEMENT Use of 
*this model indicates your acceptance with the
*terms and provisions in the License Statement.
* Connections: 		+input
* 				| 	-input
* 				| 	| 	+Vsupply
* 				| 	| 	| 	-Vsupply
* 				| 	| 	| 	| 	output
* 				| 	| 	| 	| 	|
.subckt ISL28117 		Vin+ Vin-	V+ 	V- 	VOUT
*
*Voltage Noise
E_En         IN+ VIN+ 25 0 1
R_R17         25 0  290
D_D12         24 25 DN
V_V7         24 0 0.1
*
*Input Stage
I_IOS         IN+ VIN- DC 0.3E-9
C_C6         IN+ VIN-  1.2E-12
R_R1         VCM VIN-  5e11
R_R2         IN+ VCM  5e11
Q_Q1         2 VIN- 1 SuperB
Q_Q2         3 8 1 SuperB
Q_Q3         V-- 1 7 Mirror
Q_Q4         4 6 2 Cascode
Q_Q5         5 6 3 Cascode
R_R3         4 V++ 4.45e3
R_R4         5 V++ 4.45e3
C_C4		 VIN- 0  2e-12
C_C5		 8 0  2e-12 
D_D1         6 7 DX 
I_IEE         1 V-- DC 200e-6
I_IEE1         V++ 6 DC 96e-6 
V_VOS         9 IN+ 13e-6
E_EOS         8 9 VC VMID 1
*
*1st Gain Stage
G_G1         V++ 11 4 5 8.129384E-2
G_G2         V-- 11 4 5 8.129384E-2
R_R5         11 V++ 1
R_R6         V-- 11  1
D_D2         10 V++ DX 
D_D3         V-- 12 DX
V_V1         10 11 1.86
V_V2         11 12 1.86
*
*2nd Gain Stage
G_G3         V++ VG 11 VMID 2.83e-3
G_G4         V-- VG 11 VMID 2.83e-3
R_R7         VG V++ 1.99e10
R_R8         V-- VG  1.99e10
C_C2         VG V++ 4e-10
C_C3         V-- VG  4e-10
D_D4         13 V++ DX 
D_D5         V-- 14 DX 
V_V3         13 VG 1.86
V_V4         VG 14 1.86
*
*Mid supply Ref
R_R9         VMID V++ 2.1E3
R_R10         V-- VMID  2.1E3
I_ISY	     V+ V- DC 0.44E-3
E_E2         V++ 0 V+ 0 1
E_E3         V-- 0 V- 0 1
*
*Common Mode Gain Stage with Zero
G_G5         V++ VC VCM VMID 3.162277E-11
G_G6         V-- VC VCM VMID 3.162277E-11
R_R11         VC 17  1
R_R12         18 VC  1
L_L1         17 V++ 15.9159E-3
L_L2         18 V-- 15.9159E-3
*
*Output Stage with Correction Current Sources
G_G7         VOUT V++ V++ VG 1.11e-2
G_G8         V-- VOUT VG V-- 1.11e-2
G_G9         22 V-- VOUT VG 1.11e-2 
G_G10         23 V-- VG VOUT 1.11e-2
D_D6         VG 20 DX 
D_D7         21 VG DX
D_D8         V++ 22 DX 
D_D9         V++ 23 DX 
D_D10         V-- 22 DY
D_D11         V-- 23 DY 
V_V5         20 VOUT 1.12           
V_V6         VOUT 21 1.12
R_R15         VOUT V++ 9E1
R_R16         V-- VOUT  9E1           
*
.model SuperB npn
+ is=184E-15 bf=30e3 va=15 ik=70E-3 rb=50
+ re=0.065 rc=35 cje=1.5E-12 cjc=2E-12  
+ kf=0 af=0
.model Cascode npn
+ is=502E-18 bf=150 va=300 ik=17E-3 rb=140
+ re=0.011 rc=900 cje=0.2E-12 cjc=0.16E-12f 
+ kf=0 af=0
.model Mirror pnp
+ is=4E-15 bf=150 va=50 ik=138E-3 rb=185
+ re=0.101 rc=180 cje=1.34E-12 cjc=0.44E-12 
+ kf=0 af=0
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28117

*ISL28118_218 Macromodel - covers following products
*ISL28118
*ISL28218
*
*Revision History:
* Revision A, LaFontaine February 8th 2011
* Model for Noise, supply currents, CMRR 120dB f=40kHz ,AVOL 136dB f=0.5Hz
* SR = 1.2V/us, GBWP 4MHz.
*Copyright 2011 by Intersil Corporation
*Refer to data sheet ?LICENSE STATEMENT? Use of 
*this model indicates your acceptance with the
*terms and provisions in the License Statement.
*
*Intended use:
*This Pspice Macromodel is intended to give typical DC and AC performance 
*characteristics under a wide range of external circuit configurations using 
*compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model
*Typical, room temp., nominal power supply voltages used to produce the 
*following characteristics:
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model
*Harmonic distortion effects
*Output current limiting (current will limit at 40mA)
*Disable operation (if aNY)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
* source ISL28118_218 SPICEmodel
*
* Connections:			+input
* 				| 	-input
* 				| 	| 	+Vsupply
* 				| 	| 	| 	-Vsupply
* 				| 	| 	| 	| 	output
* 				| 	| 	| 	| 	|
.subckt ISL28118 	       Vin+ 	Vin-	V+ 	V- 	VOUT
* source ISL28118_218_presubckt_0
*
*Voltage Noise
E_En         VIN+ 6 2 0 0.3
D_D13         1 2 DN 
D_D14         1 2 DN
V_V7         1 0 0.1
V_V8         4 0 0.1
R_R17         2 0  750
*R_R18         3 0  750
*
*Input Stage
Q_Q6         11 10 9 PNP_input 
Q_Q7         8 7 9 PNP_input 
Q_Q8         V-- VIN- 7 PNP_LATERAL
Q_Q9         V-- 12 10 PNP_LATERAL
I_I1         V++ 9 DC 80e-6
I_I2         V++ 7 DC 54E-6 
I_I3         V++ 10 DC 54E-6 
I_IOS         6 VIN- DC 4e-9 
*D_D1         7 10 DBREAK 
*D_D2         10 7 DBREAK
R_R1         5 6  5e11 
R_R2         VIN- 5  5e11
R_R3         V-- 8  1000
R_R4         V-- 11  1000 
C_Cin1         V-- VIN-  4.02e-12
C_Cin2         V-- 6  4.02e-12
C_CinDif         6 VIN-  1.33E-12 
*
*1st Gain Stage
G_G1         V++ 14 8 11 0.65897
G_G2         V-- 14 8 11 0.65897
V_V1         13 14 -0.91
V_V2         14 15 -0.96
D_D3         13 V++ DX
D_D4         V-- 15 DX
R_R5         14 V++  1
R_R6         V-- 14  1
*
*2nd Gain Stage
G_G3         V++ VG 14 VMID 1.69138e-3
G_G4         V-- VG 14 VMID 1.69138e-3
V_V3         16 VG -0.91
V_V4         VG 17 -0.96
D_D5         16 V++ DX
D_D6         V-- 17 DX
R_R7         VG V++  3.7304227e9
R_R8         V-- VG  3.7304227e9
C_C1         VG V++  6.6667E-11
C_C2         V-- VG  6.6667E-11
*
*Mid supply Ref
E_E2         V++ 0 V+ 0 1
E_E3         V-- 0 V- 0 1
E_E4         VMID V-- V++ V-- 0.5
I_ISY         V+ V- DC 2.5E-3 
*
*Common Mode Gain Stage with Zero
G_G5         V++ 19 5 VMID 1
G_G6         V-- 19 5 VMID 1
G_G7         V++ VC 19 VMID 1
G_G8         V-- VC 19 VMID 1
E_EOS         12 6 VC VMID 1
L_L1         18 V++  3.18319E-09 
L_L2         20 V--  3.18319E-09
L_L3         21 V++  3.18319E-09
L_L4         22 V--  3.18319E-09 
R_R9         19 18  1e-3
R_R10         20 19  1e-3
R_R11         VC 21  1e-3 
R_R12         22 VC  1e-3
*
*Pole Satge
G_G9         V++ 23 VG VMID 1.2566e-3
G_G10         V-- 23 VG VMID 1.2566e-3
R_R13         23 V++  795.7981
R_R14         V-- 23  795.7981
C_C3         23 V++  10e-12
C_C4         V-- 23  10e-12
*
*Output Stage with Correction Current Sources
G_G11         26 V-- VOUT 23 12.5e-3
G_G12         27 V-- 23 VOUT 12.5e-3
G_G13         VOUT V++ V++ 23 12.5e-3
G_G14         V-- VOUT 23 V-- 12.5e-3
D_D7         23 24 DX
D_D8         25 23 DX
D_D9         V-- 26 DY      
D_D10         V++ 26 DX
D_D11         V++ 27 DX
D_D12         V-- 27 DY
V_V5         24 VOUT -0.4
V_V6         VOUT 25 -0.4
R_R15         VOUT V++  80
R_R16         V-- VOUT  80       
.model PNP_LATERAL pnp(is=1e-016 bf=250 va=80 
+ ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1)
.model PNP_input pnp(is=1e-016 bf=100 va=80 
+ ik=0.138 rb=0.01 re=0.101 rc=180 kf=0 af=1)
.model DBREAK D(bv=43 rs=1)
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28118

* source ISL28127_SPICEmodel
*Model covers the ISL28127 and the ISL28227
* Revision C, August 8th 2009 LaFontaine
* Model for Noise, supply currents, 150dB f=50Hz CMRR, *128dB f=5Hz AOL
* Connections: 	+input
* 			| 	-input
* 			| 	| 	+Vsupply
* 			| 	| 	| 	-Vsupply
* 			| 	| 	| 	| 	output
* 			| 	| 	| 	| 	|
.subckt ISL28127 	 	Vin+ Vin-	V+ 	V- 	VOUT
* source ISL28127_SPICEMODEL_0_0
*
*Voltage Noise
E_En         IN+ VIN+ 25 0 1
R_R17         25 0  377.4
D_D12         24 25 DN
V_V7         24 0 0.1
*
*Input Stage
I_IOS         IN+ VIN- DC 1e-9
C_C6         IN+ VIN- 2E-12
R_R1         VCM VIN-  5e11
R_R2         IN+ VCM  5e11
Q_Q1         2 VIN- 1 SuperB
Q_Q2         3 8 1 SuperB
Q_Q3         V-- 1 7 Mirror
Q_Q4         4 6 2 Cascode
Q_Q5         5 6 3 Cascode
R_R3         4 V++ 4.45e3
R_R4         5 V++ 4.45e3
C_C4	   VIN- 0  2.5e-12
C_C5	   8 0  2.5e-12 
D_D1         6 7 DX 
I_IEE         1 V-- DC 200e-6
I_IEE1         V++ 6 DC 96e-6 
V_VOS         9 IN+ 10e-6
E_EOS         8 9 VC VMID 1
*
*1st Gain Stage
G_G1         V++ 11 4 5 0.0487707
G_G2         V-- 11 4 5 0.0487707
R_R5         11 V++ 1
R_R6         V-- 11  1
D_D2         10 V++ DX 
D_D3         V-- 12 DX
V_V1         10 11 1.86
V_V2         11 12 1.86
*
*2nd Gain Stage
G_G3         V++ VG 11 VMID 4.60767E-3
G_G4         V-- VG 11 VMID 4.60767E-3
R_R7         VG V++ 572.958E6 
R_R8         V-- VG  572.958E6
C_C2         VG V++ 55.55e-12
C_C3         V-- VG  55.55e-12
D_D4         13 V++ DX 
D_D5         V-- 14 DX 
V_V3         13 VG 1.86
V_V4         VG 14 1.86
*
*Mid supply Ref
R_R9         VMID V++ 1
R_R10         V-- VMID  1 
I_ISY	     V+ V- DC 2.2E-3
E_E2         V++ 0 V+ 0 1
E_E3         V-- 0 V- 0 1
*
*Common Mode Gain Stage with Zero
G_G5         V++ VC VCM VMID 31.6228e-9
G_G6         V-- VC VCM VMID 31.6228e-9 
R_R11         VC 17  1 TC=0,0  
R_R12         18 VC  1 TC=0,0 
L_L1         17 V++ 3.183e-3 
L_L2         18 V-- 3.183e-3
*
*Output Stage with Correction Current Sources
G_G7         VOUT V++ V++ VG 1.11e-2
G_G8         V-- VOUT VG V-- 1.11e-2
G_G9         22 V-- VOUT VG 1.11e-2 
G_G10         23 V-- VG VOUT 1.11e-2
D_D6         VG 20 DX 
D_D7         21 VG DX
D_D8         V++ 22 DX 
D_D9         V++ 23 DX 
D_D10         V-- 22 DY
D_D11         V-- 23 DY 
V_V5         20 VOUT 1.12           
V_V6         VOUT 21 1.12
R_R15         VOUT V++ 9E1
R_R16         V-- VOUT  9E1          
*
.model SuperB npn
+ is=184E-15 bf=30e3 va=15 ik=70E-3 rb=50
+ re=0.065 rc=35 cje=1.5E-12 cjc=2E-12  
+ kf=0 af=0
.model Cascode npn
+ is=502E-18 bf=150 va=300 ik=17E-3 rb=140
+ re=0.011 rc=900 cje=0.2E-12 cjc=0.16E-12f 
+ kf=0 af=0
.model Mirror pnp
+ is=4E-15 bf=150 va=50 ik=138E-3 rb=185
+ re=0.101 rc=180 cje=1.34E-12 cjc=0.44E-12 
+ kf=0 af=0
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28127

*ISL28133 Macromodel C also used for the following related devices
*ISL28233 (dual channel versions)
*ISL28433 (quad channel version)
*
*Revision History: Rev.3, Nov. 2009 by Jian Wang
*Rev.4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28133        3    2    7    4    6
*Input Stage
C_Cin1         8 0  1.12p  
C_Cin2         2 0  1.12p
C_Cd           8 2  1.6p
R_R1         9  10  10 
R_R2         10 11  10  
R_R3         4  12  100 
R_R4         4  13  100  
M_M1         12 8 9 9   pmosisil 
+ L=50u
+ W=50u
M_M2         13 2 11 11 pmosisil 
+ L=50u
+ W=50u 
I_I1         4 7 DC 50uA 
I_I2         7 10 DC 100uA   
*Gain stage
G_G1         4 VV2 13 12 0.0002
G_G2         7 VV2 13 12 0.0002
R_R5         4 VV2  1.3Meg 
R_R6         VV2 7  1.3Meg 
D_D1         4 14 DX 
D_D2         15 7 DX 
V_V3         VV2 14 0.4Vdc
V_V4         15 VV2 0.4Vdc
*SR limit first pole
G_G3         4  VV3 VV2 16 0.0001
G_G4         7  VV3 VV2 16 0.0001
R_R7         4 VV3  10G 
R_R8         VV3 7  10G 
C_C1         VV3 7  1.2n 
C_C2         4 VV3  1.2n  
D_D3         4 17 DX 
D_D4         18 7 DX 
V_V5         VV3 17 0.6Vdc
V_V6         18 VV3 0.6Vdc
R_R17        17 0 1G
R_R18        18 0 1G  
*Zero/Pole
E_E1         16 4 7 4 0.5
G_G5         4  VV4 VV3 16 0.000001
G_G6         7  VV4 VV3 16 0.000001
L_L1         20 7   0.3H 
R_R12        20 7  2.5meg 
R_R11        VV4 20  1meg   
L_L2         4  19  0.3H  
R_R9         4  19  2.5meg  
R_R10        19 VV4  1meg  
*Pole
G_G7         4 VV5 VV4 16 0.000001
G_G8         7 VV5 VV4 16 0.000001
C_C3         VV5 7  0.12p  
C_C4         4 VV5  0.12p         
R_R13        4 VV5  1meg  
R_R14        VV5 7  1meg  
*Output Stage 
G_G9          21 4 6 VV5 0.0000125
G_G10         22 4 VV5 6 0.0000125
D_D5         4 21 DY 
D_D6         4 22 DY
R_R21        21 0 1G
R_R22        22 0 1G 
D_D7         7  21 DX 
D_D8         7  22 DX 
R_R15         4 6  8k  
R_R16         6 7  8k 
G_G11         6 4 VV5 4 -0.000125
G_G12         7 6 7 VV5 -0.000125
*Voltage Noise
D_DN1         102 101 DN 
D_DN2         104 103 DN 
R_R101        0 101  120k 
R_R102        0 103  120k
E_EN          8 3 101 103 1 
V_V15         102 0 0.1Vdc
V_V16         104 0 0.1Vdc
.model pmosisil pmos (kp=16e-3 vto=10m)
.model DN D(KF=6.4E-16 AF=1)
.MODEL DX D(IS=1E-15 Rs=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28133

*ISL28134 Macromodel
*
*Revision History:
* Revision A, LaFontaine June 17th 2011
* Model for Noise, quiescent supply currents,
*CMRR135dB f = 200Hz, AVOL 174dB f =
*6.5mHz, SR = 1.5V/us, GBWP 3.5MHz.
*Copyright 2011 by Intersil Corporation
*Refer to data sheet LICENSE STATEMENT
*Use of this model indicates your acceptance
*with the terms and provisions in the License
*Statement.
*
*Intended use:
*This Pspice Macromodel is intended to give
*typical DC and AC performance
*characteristics under a wide range of
*external circuit configurations using
*compatible simulation platforms  such as
*iSim PE.
*
*Device performance features supported by
*this model:
*Typical, room temp., nominal power supply
*voltages used to produce the following
*characteristics:
*Open and closed loop I/O impedances,
*Open loop gain and phase,
*Closed loop bandwidth and frequency
*response,
*Loading effects on closed loop frequency
*response,
*Input noise terms including 1/f effects,
*Slew rate, Input and Output Headroom limits
*to I/O voltage swing, Supply current at
*nominal specified supply voltages,
*Output current limiting (65mA)
*
*Device performance features NOT
*supported by this model:
*Harmonic distortion effects,
*Disable operation (if any),
*Thermal effects and/or over temperature
*parameter variation,
*Performance variation vs. supply voltage,
*Part to part performance variation due to
*normal process parameter spread,
*Any performance difference arising from
*different packaging,
*Load current reflected into the power supply
*current.

.subckt ISL28134 Vin+ Vin- V+ V- VOUT
*
*Voltage Noise
E_En VIN+ EN 28 0 1
D_D13 29 28 DN
V_V9 29 0 0.14
R_R21 28 0 80
*
*Input Stage
M_M10 11 VIN- 9 9 PMOSISIL
M_M11 12 1 10 10 PMOSISIL
M_M14 3 1 5 5 NCHANNELMOSFET
M_M15 4 VIN- 6 6 NCHANNELMOSFET
I_I1 7 V-- DC 5e-3
I_I2 V++ 8 DC 5e-3
I_IOS VIN- 1 DC 240e-12
G_G1A V++ 14 4 3 233.4267
G_G2A V-- 14 11 12 233.4267
V_V1 V++ 2 1e-6
V_V2 13 V-- 1e-6
V_VOS EN 30 0.2E-6
R_R1 3 2 7.5004
R_R2 4 2 7.5004
R_R3 5 7 10
R_R4 7 6 10
R_R5 9 8 10
R_R6 8 10 10
R_R7 13 11 7.5
R_R8 13 12 7.5
R_RA1 14 V++ 1
R_RA2 V-- 14 1
C_CinDif VIN- EN 4.71e-12
C_Cin1 V-- 30 10.1e-12
C_Cin2 V-- VIN- 10.1e-12
*
*1st Gain Stage
G_G1 V++ 16 15 VMID 113.96e-3
G_G2 V-- 16 15 VMID 113.96e-3
V_V3 17 16 0.607
V_V4 16 18 0.607
D_D1 15 VMID DX
D_D2 VMID 15 DX
D_D3 17 V++ DX
D_D4 V-- 18 DX
R_R9 15 14 100
R_R10 15 VMID 1e9
R_R11 16 V++ 1
R_R12 V-- 16 1
*
*2nd Gain Stage
G_G3 V++ VG 16 VMID 68.225E-3
G_G4 V-- VG 16 VMID 68.225E-3
V_V5 19 VG 0.607
V_V6 VG 20 0.607
D_D5 19 V++ DX
D_D6 V-- 20 DX
R_R13 VG V++ 7346.06E6
R_R14 V-- VG 7346.06E6
C_C2 VG V++ 3.33E-09
C_C3 V-- VG 3.33E-09
*
*Mid supply Ref
E_E4 VMID V-- V++ V-- 0.5
*
*Supply Isolation Stage
E_E2 V++ 0 V+ 0 1
E_E3 V-- 0 V- 0 1
I_ISY V+ V- DC 675E-6
*
*Common Mode Gain Stage
G_G5 V++ VC VCM VMID 177.83E-6
G_G6 V-- VC VCM VMID 177.83E-6
E_EOS 1 30 VC VMID 1
R_R15 VC 21 1.00E-03
R_R16 22 VC 1.00E-03
R_R22 EN VCM 5e11
R_R23 VCM VIN- 5e11
L_L1 21 V++ 7.957E-07
L_L2 22 V-- 7.957E-07
*
*2nd Pole Stage
G_G7 V++ 23 VG VMID 879.62E-6
G_G8 V-- 23 VG VMID 879.62E-6
R_R17 23 V++ 1136.85
R_R18 V-- 23 1136.85
C_C4 23 V++ 10e-12
C_C5 V-- 23 10e-12
*
*Output Stage
G_G9 26 V-- VOUT 23 20e-3
G_G10 27 V-- 23 VOUT 20e-3
G_G11 VOUT V++ V++ 23 20e-3
G_G12 V-- VOUT 23 V-- 20e-3
V_V7 24 VOUT 1.04
V_V8 VOUT 25 1.04
D_D7 23 24 DX
D_D8 25 23 DX
D_D9 V++ 26 DX
D_D10 V++ 27 DX
D_D11 V-- 26 DY
D_D12 V-- 27 DY
R_R19 VOUT V++ 50
R_R20 V-- VOUT 50
*
.model pmosisil pmos (kp=16e-3 vto=-0.6 kf=0 af=1)
.model NCHANNELMOSFET nmos (kp=3e-3 vto=0.6 kf=0 af=1)
.model DN D(KF=6.69e-9 af=1)
.MODEL DX D(IS=1E-12 Rs=0.1 kf=0 af=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1 kf=0 af=1)
.ends ISL28134

*$
*ISL28138, ISL28238, ISL28148, ISL28248 Micromodels
* 5MHz, precision Rail to rail input and output amplifier
*The AC response for this model is based on Vs=5V
*SR,open loop gain, voltage noise and current noise are modeled.
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28138     Vin+	Vin-    V+	V-	Vout
*
R_R40         $N_0002 $N_0001  200  
R_R41         0 $N_0003  1Meg  
R_R42         $N_0001 $N_0004  200  
E_E11         $N_0002 0 $N_0005 0 1
R_R43         $N_0005 $N_0006  10k  
C_C18         0 $N_0001  0.15p  
C_C19         0 $N_0004  0.05p  
D_D3         $N_0007 V+ D1N4148 
D_D4         V- $N_0008 D1N4148 
D_D5         $N_0007 $N_0006 D1N4099 5
D_D6         $N_0006 $N_0008 D1N4099 5
R_R49         0 $N_0006  2Meg  
G_G3         $N_0006 0 $N_0003 0 60m
R_R38         $N_0010 $N_0009  800  
R_R39         $N_0009 $N_0011  800  
I_I6         V+ V- DC 2.7m  
V_V14         $N_0012 V+ 2V
R_R45         V- $N_0013  850  
E_E10         $N_0003 0 $N_0013 $N_0014 100
R_R46         V- $N_0014  850  
Q_Q22         $N_0014 $N_0015 $N_0010 Ipnp
Q_Q21         $N_0013 $N_0016 $N_0011 Ipnp
M_M15         V- Vin+ $N_0015 $N_0015 P           
M_M14         V- Vin- $N_0016 $N_0016 P           
I_Ie         $N_0012 $N_0009 DC 4uA  
R_R50         $N_0015 $N_0012  10k  
R_R51         $N_0012 $N_0016  10k  
C_C23         0 $N_0006  60nF  
C_C21         0 $N_0005  5p  
E_E9         $N_0017 0 $N_0004 0 1
M_M12         Vout $N_0017 V- V- N  
+ L=1u  
+ W=50u          
+ M=2.5
M_M13         Vout $N_0017 V+ V+ P  
+ L=1u  
+ W=150u          
+ M=2.5
*models
.model Inpn npn(is=800e-18 bf=200 tf=0.2nS)
.model Ipnp pnp(is=800e-18 bf=200 tf=0.2nS)
.model p pmos (level=2,kf=2.5e-26, kp=16e-6,VTO=-0.7V, lambda=0.001,rd=8)
.model n nmos (level=2,kf=3.5e-28, kp=52e-6,VTO=0.7V, lambda=0.001,rd=5)
.model D1N4099 D(IS=3.3179E-6 N=3.5120 RS=1.0000E-3 CJO=80.00E-12 M=.31349 VJ=.3905 ISR=2.9061E-6 BV=6.9975 IBV=.51729 TT=312.00E-9)
.model D1N4148  D(Is=2.682n N=1.836 Rs=.5664 Ikf=44.17m Xti=3 Eg=1.11 Cjo=4p M=.3333 Vj=.5 Fc=.5 Isr=1.565n Nr=2 Bv=100 Ibv=100u Tt=11.54n)
.ends ISL28138
*$

*ISL28156 Macromodel C also used for the following related devices
*ISL28256 (dual channel versions)
*ISL28166
*ISL28266
*
*Revision History: Rev.3, Nov.2009 by Jian Wang
*Rev.4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       | 	-input
*                       | 	 | 	+Vsupply
*                       | 	 |    	|   -Vsupply
*                       | 	 |	|	|	output
*                       | 	 |	|	|	  |
.subckt ISL28156     Vin+	Vin-    V+	V-	Vout
G_G5         V+ VV2 VV1 16 0.000001
G_G10         22 V- VV4 VOUT 0.00001
R_R16         VOUT V+  5k  
C_C1         VV1 V+  25p  
G_G6         V- VV2 VV1 16 0.000001
R_R35         0 21  1G  
D_D7         V+ 21 DX 
D_DN2         104 103 DN 
C_Cin2         VIN- 0  1.2p  
G_G3         V- VV1 13 12 0.000035
E_EN         8 VIN+ 101 103 1
R_R5         V- VV1  500meg  
R_R15         V- VOUT  5k  
R_R36         22 0  1G  
R_R22         0 103  65k  
D_D4         18 V+ DX 
R_R13         N5175382 VV4  1meg  
D_D3         V- 17 DX 
C_C8         V- VV3  0.1p  
R_R10         V- VV2  1meg  
D_D8         V+ 22 DX 
G_G4         V+ VV1 13 12 0.000035
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
C_Cin1         8 0  1.2p  
R_R6         VV1 V+  500meg  
V_V6         18 VV1 0.5Vdc
R_R8         18  0  1G
R_R3         V- 12  100  
L_L1         V- N5175382  0.8H  
D_D5         V- 21 DY 
V_V16         104 0 0.35Vdc
R_R17         V- N5175382  1meg  
R_R12         V- VV3  1meg  
V_V5         VV1 17 0.5Vdc
R_R7         17  0  1G
R_R4         V- 13  100  
L_L2         N5181046 V+  0.8H  
C_C3         V- VV2  0.5p  
D_D6         V- 22 DY 
G_G8         V+ VV4 VV3 16 0.000001
I_I2         V+ 10 DC 500uA  
V_V15         102 0 0.35Vdc
R_R18         N5181046 V+  1meg  
C_C7         VV3 V+  0.1p  
R_R1         9 10  10  
C_C2         V- VV1  25p  
G_G13         V+ VV3 VV2 16 0.000001
G_G7         V- VV4 VV3 16 0.000001
R_R11         VV3 V+  1meg  
M_M2         13 VIN- 11 11 pmosisil  
+ L=50u  
+ W=50u         
D_DN1         102 101 DN 
C_C4         VV2 V+  0.5p  
G_G12         V+ VOUT V+ VV4 -0.0002
R_R2         10 11  10  
G_G11         VOUT V- VV4 V- -0.0002
R_R14         VV4 N5181046  1meg  
E_E1         16 V- V+ V- 0.5
R_R9         VV2 V+  1meg  
G_G14         V- VV3 VV2 16 0.000001
R_R21         0 101  65k  
G_G9         21 V- VOUT VV4 0.00001
I_I1         V- V+ DC 470uA  
.model pmosisil pmos (kp=0.54 vto=10m)
.model DN D(KF=3.2E-16 AF=1)
.MODEL DX D(IS=1E-15 Rs=1)
.MODEL DY D(IS=1E-25 BV=50 Rs=1)
.ends ISL28156

*ISL28158 Macromodel C also used for the following related devices
*ISL28258 (dual channel versions)
*ISL28168
*ISL28268
*
*Revision History: Rev.3,Nov. 2009 by Jian Wang
*Rev. 4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28158     Vin+   Vin-  V+  V-  Vout
G_G5         V+ VV2 VV1 16 0.000001
R_R22         22 0  1G  
G_G10         22 V- VV3 N3940866 0.00001
R_R18         N3940866 V+  100  
C_Cin2         0 VIN-  1.3p  
R_R103         N3940866 VOUT  10k  
C_C1         VV1 V+  94p  
G_G6         V- VV2 VV1 16 0.000001 
D_D7         V+ 21 DX 
D_DN2         104 103 DN 
G_G3         V- VV1 13 12 0.0002
E_EN         8 VIN+ 101 103 1
L_L3         N3940866 VOUT  1.4mH  
R_R7         V- VV1  500meg  
R_R17         V- N3940866  100  
R_R21         0 21  1G  
R_R102         0 103  128k  
D_D4         18 V+ DX 
D_D3         V- 17 DX 
C_C8         V- VV3  0.0001p  
R_R10         V- VV2  1meg  
D_D8         V+ 22 DX 
G_G4         V+ VV1 13 12 0.0002
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
R_R8         VV1 V+  500meg  
V_V6         18 VV1 0.7Vdc
R_R3         V- 12  100  
D_D5         V- 21 DY 
V_V16         104 0 0.35Vdc
R_R12         V- VV3  1meg  
V_V5         VV1 17 0.7Vdc
R_R4         V- 13  100  
C_C31         V- VV2  0.35p  
D_D6         V- 22 DY 
I_I2         V+ 10 DC 500uA  
V_V15         102 0 0.35Vdc
C_C7         VV3 V+  0.0001p  
R_R1         9 10  10  
C_Cin1         8 0  1.3p  
C_C2         V- VV1  94p  
G_G13         V+ VV3 VV2 16 0.000001
R_R11         VV3 V+  1meg  
M_M2         13 VIN- 11 11 pmosisil  
+ L=50u  
+ W=50u         
D_DN1         102 101 DN 
C_C32         VV2 V+  0.35p  
G_G12         V+ N3940866 V+ VV3 -0.01
R_R2         10 11  10  
G_G11         N3940866 V- VV3 V- -0.01
E_E1         16 V- V+ V- 0.5
R_R9         VV2 V+  1meg  
G_G14         V- VV3 VV2 16 0.000001
R_R101         0 101  128k   
G_G9         21 V- N3940866 VV3 0.00001 
I_I1         V- V+ DC 500uA  
.model pmosisil pmos (kp=88e-3 vto=10m)
.model DN D(KF=3.2E-16 AF=1)
.MODEL DX D(IS=1E-15 Rs=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28158

*ISL28177 Macromodel
**Revision History:
*Revision A, LaFontaine December 14, 2011
*Model for Noise, quiescent supply currents,
*CMRR 145dB, fcm=500kHz, AVOL 140dB
*f=0.075Hz SR = 0.2V/us, GBWP 600kHz,
*2nd pole 8Mhz, output voltage clamp
*and short ckt current limit.
*
*Copyright 2011 by Intersil Corporation
*Refer to data sheet "LICENSE
*STATEMENT", Use of this model indicates
*your acceptance with the terms and
*provisions in the License Statement.
*
*Intended use:
*This Pspice Macromodel is intended to give
*typical DC and AC performance
*characteristics under a wide range of
*external circuit configurations using
*compatible simulation platforms - such as
*iSim PE.
*
*Device performance features supported by
*this model
*Typical, room temp., nominal power supply
*voltages used to produce the following
*characteristics:
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency
*response
*Loading effects on closed loop frequency
*response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O
*voltage swing
*Supply current at nominal specified supply
*voltages
**
*Device performance features NOT
*supported by this model:
*Harmonic distortion effects
*Disable operation (if any)
*Thermal effects and/or over temperature
*parameter variation
*Limited performance variation vs. supply
*voltage is modeled
*Part to part performance variation due to
*normal process parameter spread
*Any performance difference arising from
*different packaging
* source
:
* +input
* | -input
* | | +Vsupply
* | | | -Vsupply
* | | | | output
* | | | | |
.subckt ISL28177 Vin+ Vin- V+ V- VOUT
* source ISL28177_SPICEMODEL
*
*Voltage Noise
E_En IN+ VIN+ 2 0 1
D_D1 1 2 DN
V_V1 1 0 0.07
R_R19 2 0 5000
*
*Input Stage
I_IOS IN+ VIN- DC 1e-9
C_C1 IN+ VIN- 1.2e-12
C_C2 0 VIN- 2e-12
C_C3 0 IN+ 2e-12
R_R1 VCM VIN- 5e11
R_R2 IN+ VCM 5e11
R_R3 6 V++ 4.45e3
R_R4 7 V++ 4.45e3
Q_Q1 4 VIN- 3 SuperB
Q_Q2 5 10 3 SuperB
Q_Q3 V-- 3 9 Mirror
Q_Q4 6 8 4 Cascode
Q_Q5 7 8 5 Cascode
I_IEE 3 V-- DC 200e-6
I_IEE1 V++ 8 DC 96e-6
D_D2 8 9 DX
E_EOS 10 11 VC VMID 1E-9
V_VOS 11 IN+ 30E-6
*
*1st Gain Stage
G_G1 V++ 13 6 7 0.06
G_G2 V-- 13 6 7 0.06
R_R5 13 V++ 1
R_R6 V-- 13 1
V_V2 12 13 1.7
V_V3 13 14 1.7
D_D3 12 V++ DX
D_D4 V-- 14 DX
*
*2nd Gain Stage
G_G3 V++ 15 13 VMID 4.712E-3
G_G4 V-- 15 13 VMID 4.712E-3
R_R7 15 V++ 2122.196e6
R_R8 V-- 15 2122.196e6
V_V4 16 15 1.7
V_V5 15 17 1.7
D_D5 16 V++ DX
D_D6 V-- 17 DX
C_C4 15 V++ 1e-9
C_C5 V-- 15 1e-9
*
*Mid supply Ref
R_R9 VMID V++ 1
R_R10 V-- VMID 1
E_E1 V++ 0 V+ 0 1
E_E2 V-- 0 V- 0 1
I_ISY V+ V- DC 1.18e-3
*
*Common Mode Gain Stage with Zero
G_G5 V++ VC VCM VMID 0.1e-6
G_G6 V-- VC VCM VMID 0.1e-6
R_R11 VC 18 1
R_R12 19 VC 1
L_L1 18 V++ 318.31927e-6
L_L2 19 V-- 318.31927e-6
*
*2nd Pole Stage
G_G7 V++ 20 15 VMID 502.64e-6
G_G8 V-- 20 15 VMID 502.64e-6
G_G9 V++ 21 20 VMID 502.64e-6
G_G10 V-- 21 20 VMID 502.64e-6
R_R13 20 V++ 1989.49546
R_R14 V-- 20 1989.49546
R_R15 21 V++ 1989.49546
R_R16 V-- 21 1989.49546
C_C6 20 V++ 10e-12
C_C7 V-- 20 10e-12
C_C8 21 V++ 10e-12
C_C9 V-- 21 10e-12
*
*Output Stage with Correction Current Sources
G_G11 VOUT V++ V++ 21 1.11e-2
G_G12 V-- VOUT 21 V-- 1.11e-2
G_G13 22 V-- VOUT 21 1.11e-2
G_G14 25 V-- 21 VOUT 1.11e-2
D_D7 21 23 DX
D_D8 24 21 DX
D_D9 V++ 22 DX
D_D10 V++ 25 DX
D_D11 V-- 22 DY
D_D12 V-- 25 DY
V_V6 23 VOUT 0.18
V_V7 VOUT 24 0.18
R_R17 VOUT V++ 9E1
R_R18 V-- VOUT 9E1
*
.model SuperB npn
+ is=184E-15 bf=30e3 va=15 ik=70E-3 rb=50
+ re=0.065 rc=35 cje=1.5E-12 cjc=2E-12
+ kf=0 af=0
.model Cascode npn
+ is=502E-18 bf=150 va=300 ik=17E-3
+rb=140 re=0.011 rc=900 cje=0.2E-12
+cjc=0.16E-12f kf=0 af=0
.model Mirror pnp
+ is=4E-15 bf=150 va=50 ik=138E-3 rb=185
+ re=0.101 rc=180 cje=1.34E-12
+ cjc=0.44E-12
+ kf=0 af=0
.model DN D(KF=6.69e-9 AF=1)
.MODEL DX D(IS=1E-12 Rs=0.1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28177

*ISL28190 Macromodel C also used for the following related devices
*ISL28290 (dual channel versions)
*
*Revision History: Rev.4,Nov. 2009 by Jian Wang
*Rev.5, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28190     Vin+   Vin-  V+  V-   Vout
*Input Stage
C_Cin1       Vin+ 0 2.2p
C_Cin2       Vin- 0 2.2p 
C_Cdiff        Vin+ Vin- 2p
V_Vos         2 Vin- 240uVdc
R_R1         4 3  10 
R_R2         3 5  10 
M_M2         7 2 5 5 pmosisil  
+ L=20u  
+ W=400u     
M_M3         6 1 4 4 pmosisil  
+ L=20u  
+ W=400u    
I_I1         V+ V- DC 1mA 
I_I2         V+ 3 DC 5mA 
R_R3         V- 6  100 
R_R4         V- 7  100  
I_Ib1        0  Vin+ DC 9.98uAdc
I_Ib2        0  Vin- DC 10.02uAdc  
*Gain Stage, SR Limiting
G_G1         V+ VV1 7 6 0.004
G_G2         V- VV1 7 6 0.004
V_V3         9 VV1 2.5Vdc
V_V4         VV1 8 2.4Vdc
D_D1         9 V+ DX 
D_D2         V- 8 DX 
R_R5         VV1 V+  1k  
R_R6         V- VV1  1k  
*First Pole, SR Limiting
G_G3         V+ VV2 VV1 10 0.01
G_G4         V- VV2 VV1 10 0.01
C_C1         VV2 V+  231p  
C_C2         V- VV2  231p  
V_V5         11 VV2 0.7Vdc
V_V6         VV2 12 0.7Vdc
D_D3         11 V+ DX 
D_D4         V- 12 DX 
R_R7         VV2 V+  4Meg 
R_R8         V- VV2  4Meg
R_R11        11 0 1G
R_R12        12 0 1G
E_E3         10 V- V+ V- 0.5
*Second Pole Stage
G_G5         V+ VV3 VV2 10 0.00001
G_G6         V- VV3 VV2 10 0.00001
R_R9         VV3 V+  100k 
R_R10         V- VV3  100k 
C_C3         VV3 V+  0.008p 
C_C4         V- VV3  0.008p
*third Pole Stage
G_G7         V+ VV4 VV3 10 0.00001
G_G8         V- VV4 VV3 10 0.00001
R_R15         VV4 V+  100k 
R_R16         V- VV4  100k 
C_C5         VV4 V+  0.004p 
C_C6         V- VV4  0.004p
*Output Stage
G_G9         13 V- VOUT VV4 0.0001
G_G10         14 V- VV4 VOUT 0.0001
G_G11         V+ VOUT V+ VV4 -0.02
G_G12         VOUT V- VV4 V- -0.02
D_D5         V+ 13 DX 
D_D6         V+ 14 DX  
D_D7         V- 13 DY 
D_D8         V- 14 DY  
R_R13         VOUT V+  50 
R_R14         V- VOUT  50  
*Voltage Noise
D_DN1         102 101 Iden 
D_DN2         104 103 Iden
R_R21         0 101  1 
R_R22         0 103  1
E_EN          1 Vin+ 101 103 2 
V_V15         102 0 1Vdc
V_V16         104 0 1Vdc
*Current Noise
G_Gn2         VIN+ 0 NI2 0 1
G_Gn1         VIN- 0 NI1 0 1
R_R23         NI2 0 0.00053
R_R24         NI2 0 0.00053
R_R25         NI1 0 0.00053
R_R26         NI1 0 0.00053
.model pmosisil pmos (kp=20e-3 vto=10m)
.model Iden d(kf=160e-17 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends ISL28190

*ISL28191 Macromodel C also used for the following related devices
*ISL28291 (dual channel versions)
*
*Revision History: Rev.4,Nov. 2009 by Jian Wang
*Rev.5, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28191     Vin+   Vin-  V+  V-   Vout
G_G11         V+ VOUT V+ VV3 -0.02
D_DN2         104 103 Iden 
R_R5         VV1 V+  30k  
C_Cin1         1 0  2.2p  
D_D7         V- 13 DY 
R_R2         3 5  10  
C_Cin2         0 VIN-  2.2p  
R_R24         0 NI2  0.00039  
D_D1         9 V+ DX 
I_Ib2         0 VIN- DC 2.983uAdc  
R_R22         0 103  59  
V_V3         9 VV1 0.8Vdc
C_C1         VV2 V+  213p  
R_R6         V- VV1  30k  
G_G4         V- VV2 VV1 10 0.001666666 
M_M2         7 2 5 5 pmosisil  
+ L=20u  
+ W=400u         
I_I1         V- V+ DC 2.5mA  
D_D6         V+ 14 DX 
G_G3         V+ VV2 VV1 10 0.001666666
V_V16         104 0 0.49Vdc 
C_C2         V- VV2  213p  
R_R13         VOUT V+  50  
C_C3         VV3 V+  0.024p  
D_D3         11 V+ DX 
R_R11         11 0  1G  
V_V15         102 0 0.49Vdc
R_R3         V- 6  100  
R_R14         V- VOUT  50  
M_M3         6 1 4 4 pmosisil  
+ L=20u  
+ W=400u         
D_D5         V+ 13 DX 
R_R25         0 NI1  0.00039  
E_EN         1 VIN+ 101 103 1
R_R12         12 0  1G  
R_R4         V- 7  100   
R_R10         V- VV3  100k  
G_G5         V+ VV3 VV2 10 0.00001
I_I2         V+ 3 DC 5mA  
E_E3         10 V- V+ V- 0.5
C_C4         V- VV3  0.024p  
R_R23         0 NI2  0.00039  
G_G10         14 V- VV3 VOUT 0.0001
D_D4         V- 12 DX 
V_Vos         2 VIN- 630uVdc
D_DN1         102 101 Iden 
V_V6         VV2 12 0.7Vdc
G_G9         13 V- VOUT VV3 0.0001
G_Gn1         VIN+ 0 NI1 0 1
R_R21         0 101  59  
D_D8         V- 14 DY 
D_D2         V- 8 DX 
G_G1         V+ VV1 7 6 0.0004
R_R7         VV2 V+  8meg  
G_Gn2         VIN- 0 NI2 0 1
G_G12         VOUT V- VV3 V- -0.02
V_V5         11 VV2 0.7Vdc
R_R1         4 3  10  
R_R8         V- VV2  8meg  
V_V4         VV1 8 0.8Vdc
R_R9         VV3 V+  100k  
G_G6         V- VV3 VV2 10 0.00001
R_R26         0 NI1  0.00039  
I_Ib1         0 VIN+ DC 3.018uAdc  
G_G2         V- VV1 7 6 0.0004
.model pmosisil pmos (kp=50e-3 vto=10m)
.model Iden d(kf=1.6e-15 af=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends ISL28191

*ISL28194 Macromodel 
*
*Revision History: Rev.3,Nov. 2009 by Jian Wang
*Rev.4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28194     Vin+	Vin-    V+	V-	Vout
G_G5         V+ VV2 VV1 16 0.00000004
G_G10         22 V- VV2 VOUT 0.0000001
R_R16         VOUT V+  100  
C_C1         VV1 V+  8n  
G_G6         V- VV2 VV1 16 0.00000004
C_Cin2         VIN- 0  1.8p  
D_DN2         104 103 DN 
D_D7         V+ 21 DX 
G_G3         V- VV1 13 12 0.001
E_EN         8 VIN+ 101 103 1
R_R7         V- VV1  10G 
R_R15         V- VOUT  100  
R_R22         0 103  828k  
D_D4         18 V+ DX 
D_D3         V- 17 DX 
R_R10         V- VV2  25meg  
D_D8         V+ 22 DX 
G_G4         V+ VV1 13 12 0.001
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
V_V6         18 VV1 0.5Vdc
R_R18        18 0 1G
R_R8         VV1 V+  10G  
R_R3         V- 12  100  
D_D5         V- 21 DY 
V_V16         104 0 0.3Vdc
V_V5         VV1 17 0.5Vdc
R_R17        17 0 1G
R_R4         V- 13  100  
C_C3         V- VV2  0.001p  
D_D6         V- 22 DY 
I_I2         V+ 10 DC 100uA  
V_V15         102 0 0.3Vdc
R_R1         9 10  10  
C_Cin1         8 0  1.8p  
C_C2         V- VV1  8n  
D_DN1         102 101 DN 
M_M2         13 VIN- 11 11 pmosisil  
+ L=50u  
+ W=50u         
C_C4         VV2 V+  0.001p  
G_G12         V+ VOUT V+ VV2 -0.01
R_R2         10 11  10  
G_G11         VOUT V- VV2 V- -0.01
E_E1         16 V- V+ V- 0.5
R_R9         VV2 V+  25meg  
R_R21         0 101  828k  
G_G9         21 V- VOUT VV2 0.0000001
I_I1         V- V+ DC 100.1uA  
.model pmosisil pmos (kp=34e-3 vto=10m)
.model DN D(KF=3.2E-15 AF=1)
.MODEL DX D(IS=1E-14 Rs=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28194

*ISL28195 Macromodel 
*
*Revision History: Rev.3,Nov. 2009 by Jian Wang
*Rev.4, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL28195     Vin+   Vin-  V+   V-  Vout
G_G5         V+ VV2 VV1 16 0.00000004
G_G10         22 V- VV2 VOUT 0.0000001
R_R16         VOUT V+  100  
C_C1         VV1 V+  2n  
G_G6         V- VV2 VV1 16 0.00000004
C_Cin1         8 0  1.9p  
D_D7         V+ 21 DX 
D_DN2         104 103 DN 
G_G3         V- VV1 13 12 0.00088
E_EN         8 VIN+ 101 103 1
R_R7         V- VV1  10G  
R_R15         V- VOUT  100  
R_R22         0 103  580k  
D_D4         18 V+ DX 
R_R10         V- VV2  25meg  
D_D3         V- 17 DX 
D_D8         V+ 22 DX 
G_G4         V+ VV1 13 12 0.00088
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
R_R8         VV1 V+  10G  
V_V6         18 VV1 0.5Vdc
R_R3         V- 12  100  
D_D5         V- 21 DY 
V_V16         104 0 0.3Vdc
V_V5         VV1 17 0.5Vdc
R_R4         V- 13  100  
C_C3         V- VV2  0.001p  
D_D6         V- 22 DY 
C_Cin2         VIN- 0  1.9p  
I_I2         V+ 10 DC 100uA  
V_V15         102 0 0.3Vdc
R_R1         9 10  10  
C_C2         V- VV1  2n  
M_M2         13 VIN- 11 11 pmosisil  
+ L=50u  
+ W=50u         
D_DN1         102 101 DN 
C_C4         VV2 V+  0.001p  
G_G12         V+ VOUT V+ VV2 -0.01
R_R2         10 11  10  
G_G11         VOUT V- VV2 V- -0.01
E_E1         16 V- V+ V- 0.5
R_R9         VV2 V+  25meg  
R_R21         0 101  580k  
G_G9         21 V- VOUT VV2 0.0000001
I_I1         V- V+ DC 101uA  
.model pmosisil pmos (kp=22e-3 vto=10m)
.model DN D(KF=3.2E-15 AF=1)
.MODEL DX D(IS=1E-14 Rs=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends ISL28195

*ISL28270/ISL28470 -- Model Rev. A 4/5/2007
*low power, wide bandwidth differential receiver---240KHz for gain of 100
*SR and open loop gain are modeled. The enabled/disabled function is not modeled.
* connections:         IN+
*                       |    IN-
*                       |	|   FB+	
*                       |	|    |    FB-
*                       |	|    |    |   VS+
*                       |	|    |    |    |   VS-
*			|	|    |    |    |    |	OUT
*			|	|    |    |    |    |    |
.subckt ISL28270      6	5    3    4    16    8    2 
*
*Differential Input Stage
Vos 3a 6 35u
i1 7a 9 0.400uA
i2 7a 10 0.400uA
r1 11 4b 580000
r2 12 4b 580000
rd1 9 10 35000k
q1 11 3a 9 qp
q2 12 5 10 qp
Vbias 4b 8 -1
Vcp 7a 16 5 
*
*Common Mode and Feedback Stage
vosfb 4a 3 35u
q3 11 4a 13 qp
q4 12 4 14 qp
rd2 13 14 35000k
i3 7a 13 0.1uA
i4 7a 14 0.1uA
*
*Gain Stage
g1 15 500 11 12 0.001512
rc 15 500 800k
cc 15a 500 2.4u
vbb 15 15a 0
*
*output swing and SR limit
v1 16 19 0V
v2 20 8 0V
d1 15a 19 dx
d2 20 15a dx
rz 15a 18 1k
cz 18 166 0.6p
*SR+
dp1 15b 19 dx
dp2 20 15b dx
f1 15b 19 poly(1) vbb -40e-1 -1
*SR-
dn1 20 15c dx
dn2 15c 15a dx
f2 20 15c poly(1) vbb -40e-1 -1
*
*G2 stage
g2 166 500 15a 500 1.88e-1
r3 166 500 15k
*
*G3 stage
g3 17 500 166 500 7.32e-3
r4 17 500 270k
c4 17 500 2.9e-12
*
*Output stage
*e1 6a 500 17 500 1
*Rout 6a 2 50
dclamp1 17 16 dx
dclamp2 8 17 dx
Mout1 16 17 2 2 NOUT
Mout2 8 17 2 2 POUT
*
*
*voltage reference
eref 500 0 poly(2) (16,0) (8,0) 0 0.5 0.5
rref 500 0 1M
esp 499 500 poly(1) (16,4) 0 0.5
esn 498 500 poly(1) (8,16) 0 0.5
*
* Supply current
idc 16 8 5.7m
*models
.model qp pnp  (Is=1e-16  Vaf=40 Bf=200 
+		 RC=169 Tf=39.8p itf=0.5e-3)
.model dx d(Is=1e-14 Cjo=.1pF Rs=.1 N=0.001)
.MODEL NOUT NMOS(KF=0 KP=5 VTO=-1m)
.MODEL POUT PMOS(KF=0 KP=5 VTO=1m)
.ends 
*$

*ISL55210 Macromodel
*Revision History: Rev.A, Jun. 2011 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms 
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice
*
* connections:        +input
*                       |  -input
*                       |    | -Vsupply
*                       |    |    |  Output-
*                       |    |    |    |  Output+
*                       |    |    |    |    |  Common Mode
*                       |    |    |    |    |      |  +Vsupply    
*     			|    |    |    |    |      |    |
.subckt ISL55210       IN-   IN+  V-  OUT-  OUT+  VCM  V+
C_Cf1         IN+ OUT-  0.62p 
C_Cf2         IN- OUT+  0.62p
*Input Stage
C_Cdiff         IN- INN+  2p  
Q_Q1         2 IN- 4 Inpn
Q_Q2         3 INN+ 4 Inpn
Q_Q7         4 1 V- Inpn
Q_Q8         1 1 V- Inpn
I_I1         V+ 1 DC 5mAdc
*Dominant Pole Stage
R_R1         6 7  5meg
V_V3         5 V- 1Vdc
Q_Q3         7 5 3 Ipnp
Q_Q4         6 5 2 Ipnp
Q_Q5         7 8 V- Inpn
Q_Q6         6 8 V- Inpn
I_I2         V+ 2 DC 6mAdc
I_I3         V+ 3 DC 6mAdc 
C_C1         V- 6  98p 
C_C2         V- 7  98p
*Second Pole Stage
V_V4         9 V- 0.8Vdc
R_R2         10 V+  200
R_R3         11 V+  200
C_C4         0 11  0.25p
C_C3         0 10  0.25p 
G_G1         10 V- 6 9 0.8
G_G2         11 V- 7 9 0.8 
*Common Mode Output
R_R10         12 14  2  
R_R11         13 15  2 
R_R12         16 14  1k
R_R13         15 16  1k
E_E3         12 0 10 0 1 
E_E4         13 0 11 0 1
C_C5         16 14  1p
C_C6         15 16  1p
R_R14         VCM V+  88k   
R_R15         V- VCM  50k
G_G3         8 0 16 VCM -100000
*Clipping Stage
G_G4         19 0 10 0 -0.000001
G_G5         20 0 11 0 -0.000001
D_D3         V- 24 DX
D_D4         17 V+ DX 
D_D5         18 V+ DX 
D_D6         V- 25 DX 
V_V5         17 19 1.5Vdc
V_V6         18 20 1.5Vdc
V_V7         19 24 0.3Vdc
V_V8         20 25 0.3Vdc
R_R4         0 19  1Meg
R_R5         0 20  1Meg 
*Differential Mode Output
C_C7         23 OUT-  1p
C_C8         OUT+ 23  1p 
R_R6         21 OUT-  2 
R_R7         22 OUT+  2  
R_R8         23 OUT-  1k
R_R9         OUT+ 23  1k 
E_E5         21 0 19 0 1 
E_E6         22 0 20 0 1
*Voltage Noise 
E_EN         INN+ IN+ NV1 NV3 1
R_R101         0 NV1  612
R_R102         0 NV3  612  
V_V101         NV2 0 0.1Vdc 
V_V102         NV4 0 0.1Vdc
D_DN1         NV2 NV1 DN
D_DN2         NV4 NV3 DN 
*Current Noise
G_Gn1         IN- 0 NI1 0 1 
R_R105         0 NI1  0.012 
R_R106         0 NI1  0.012 
G_Gn2         IN+ 0 NI2 0 1
R_R103         0 NI2  0.012
R_R104         0 NI2  0.012 
.model DN D(KF=3.2E-17 AF=1)
.model DX D(IS=1E-12 Rs=0.0001)
.model Ipnp pnp (is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.ends ISL55210

*ISL55211 Macromodel
*Revision History: Rev.A, Jun. 2011 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms 
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice
*
*
******************************************************************
*R_Rg1 and R_Rg2 need to be changed with different gain settings.*
*R_Rg1=R_Rg2= 250 for Gain=6dB				  	 *	
*R_Rg1=R_Rg2= 125 for Gain=12dB					 *
*R_Rg1=R_Rg2= 100 for Gain=15dB 				 *
******************************************************************
* connections:        +input
*                       |  -input
*                       |    | -Vsupply
*                       |    |    |  Output-
*                       |    |    |    |  Output+
*                       |    |    |    |    |  Common Mode
*                       |    |    |    |    |      |  +Vsupply    
*     			|    |    |    |    |      |    |
.subckt ISL55211       IN-   IN+  V-  OUT-  OUT+  VCM	  V+
*Feed back
C_Cf1         IN++ OUT-  0.33p 
C_Cf2         IN-- OUT+  0.33p
R_Rf1         IN++ OUT-  500
R_Rf2         IN-- OUT+  500
R_Rg1         IN++ IN+   125
R_Rg2         IN-- IN-   125
*Input Stage
C_Cdiff         IN-- INN+  1p  
Q_Q1         2 IN-- 4 Inpn
Q_Q2         3 INN+ 4 Inpn
Q_Q7         4 1 V- Inpn
Q_Q8         1 1 V- Inpn
I_I1         V+ 1 DC 5mAdc
*Dominant Pole Stage
R_R1         6 7  5meg
V_V3         5 V- 1Vdc
Q_Q3         7 5 3 Ipnp
Q_Q4         6 5 2 Ipnp
Q_Q5         7 8 V- Inpn
Q_Q6         6 8 V- Inpn
I_I2         V+ 2 DC 6mAdc
I_I3         V+ 3 DC 6mAdc 
C_C1         V- 6  98p 
C_C2         V- 7  98p
*Second Pole Stage
V_V4         9 V- 0.8Vdc
R_R2         10 V+  200
R_R3         11 V+  200
C_C4         0 11  0.25p
C_C3         0 10  0.25p 
G_G1         10 V- 6 9 0.8
G_G2         11 V- 7 9 0.8
*Common Mode Output
R_R10         12 14  2  
R_R11         13 15  2 
R_R12         16 14  1k
R_R13         15 16  1k
E_E3         12 0 10 0 1 
E_E4         13 0 11 0 1
C_C5         16 14  1p
C_C6         15 16  1p
R_R14         VCM V+  88k   
R_R15         V- VCM  50k
G_G3         8 0 16 VCM -100000
*Clipping Stage
G_G4         19 0 10 0 -0.000001
G_G5         20 0 11 0 -0.000001
D_D3         V- 24 DX
D_D4         17 V+ DX 
D_D5         18 V+ DX 
D_D6         V- 25 DX 
V_V5         17 19 1.5Vdc
V_V6         18 20 1.5Vdc
V_V7         19 24 0.3Vdc
V_V8         20 25 0.3Vdc
R_R4         0 19  1Meg
R_R5         0 20  1Meg 
*Differential Mode Output
C_C7         23 OUT-  1p
C_C8         OUT+ 23  1p 
R_R6         21 OUT-  2 
R_R7         22 OUT+  2  
R_R8         23 OUT-  1k
R_R9         OUT+ 23  1k 
E_E5         21 0 19 0 1 
E_E6         22 0 20 0 1
*Voltage Noise 
E_EN         INN+ IN++ NV1 NV3 1
R_R101         0 NV1  612
R_R102         0 NV3  612  
V_V101         NV2 0 0.1Vdc 
V_V102         NV4 0 0.1Vdc
D_DN1         NV2 NV1 DN
D_DN2         NV4 NV3 DN 
*Current Noise
G_Gn1         IN- 0 NI1 0 1 
R_R105         0 NI1  0.012 
R_R106         0 NI1  0.012 
G_Gn2         IN+ 0 NI2 0 1
R_R103         0 NI2  0.012
R_R104         0 NI2  0.012 
.model DN D(KF=3.2E-17 AF=1)
.model DX D(IS=1E-12 Rs=0.0001)
.model Ipnp pnp (is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.ends ISL55211

*EL8108 Macromodel C (single amp model)
*
*Revision History: Rev. 1,Oct. 2009 by Jian Wang
*Rev. 2, March 2010, Added/Correcting Input/Output headroom limits (by Jian Wang)
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL8108          3    2    7    4    6
*
G_G7         7 6 7 VV5 -0.02
D_DN2         104 103 Iden 
D_D7         4 15 DY 
G_Gi2         5 9 5 9 0.001
R_R22         0 103  1.05k  
C_C4         4 VV2  0.415p  
G_G2         VV2 4 12 4 0.002
D_D6         7 17 DX 
G_G1         7 VV2 7 11 0.002
V_V16         104 0 0.4Vdc
D_D9         19 11 DX 
R_R13         6 7  50  
C_C5         VV3 7  0.0004p  
D_D3         13 7 DX 
C_Cin1         0 3  1.5p  
V_V15         102 0 0.4Vdc
V_V7         7 19 0.7Vdc
R_R14         4 6  50  
G_Gb1         7 2 1 16 0.000001
G_G9         7 VV4 VV3 16 0.000001
G_G11         7 VV5 VV4 16 0.000001
D_D5         7 15 DX 
E_EN         N4150175 3 101 103 1
Q_Q4         12 10 2 Ipnp
I_I2         7 5 DC 180uAdc  
G_G10         4 VV4 VV3 16 0.000001
G_G12         4 VV5 VV4 16 0.000001
I_I1         8 4 DC 180uAdc  
C_Cs1         2 7  0.25p  
R_R10         4 VV3  1meg  
G_G4         7 VV3 VV2 16 0.000001
R_R23         0 NI2  0.02  
E_E3         16 4 7 4 0.5
I_Ib1         7 1 DC 5uAdc  
C_C3         VV2 7  0.415p  
C_C6         4 VV3  0.0004p  
G_G6         17 4 VV5 6 0.02
I_Ib2         7 2 DC 5uAdc  
D_D4         4 14 DX 
R_R11         VV4 7  1meg  
V_Vos         1 N4150175 0.1mVdc
R_R15         VV5 7  1meg  
C_Cs2         4 2  0.25p  
D_DN1         102 101 Iden 
V_V6         VV2 14 0.5Vdc
R_R18        14  0  1G
Q_Q3         4 1 5 Ipnp
G_Gn2         2 0 NI2 0 1
R_R12         4 VV4  1meg  
G_Gi1         8 10 8 10 0.001
R_R16         4 VV5  1meg  
G_G5         15 4 6 VV5 0.02
D_D10         12 18 DX 
C_C2         4 10  0.3p  
R_R21        0 101  1.05k  
D_D8         4 17 DY 
C_C1         9 7  0.3p  
G_Gi4         7 11 7 11 0.004
G_Gi3         12 4 12 4 0.004
C_C7         4 VV4  0.0001p  
R_R24         0 NI2  0.02  
C_C9         4 VV5  0.0005p  
V_V8         18 4 0.7Vdc
R_R7         VV2 7  1G  
Q_Q2         11 9 2 Inpn
G_G8         6 4 VV5 4 -0.02
C_C8         VV4 7  0.0001p  
C_C10         VV5 7  0.0005p  
V_V5         13 VV2 0.5Vdc
R_R17        13  0  1G
I_I3         7 4 DC 13.5mAdc  
R_R8         4 VV2  1G  
R_R9         VV3 7  1meg  
G_G3         4 VV3 VV2 16 0.000001
Q_Q1         7 1 8 Inpn
*
* Models
*
.model Ipnp pnp(is=1e-15 bf=1E9 VAF=65)
.model Inpn npn(is=1e-15 bf=1E9 VAF=65)
.model Iden d(kf=1e-12 af=1)
.MODEL DX D(IS=1E-15 Rs=1)
.MODEL DY D(IS=1E-20 BV=50 Rs=1)
.ends EL8108

*EL8178 Macromodel C also used for the following related devices
*ISL28278 (dual channel versions)
*ISL28478 (quad channel version)
*
*Revision History: Rev. 3,Aug. 2009 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
*  
* Connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt EL8178        3    2    7    4    6
G_G5         7 VV2 VV1 16 0.000001
G_G10         22 4 VV3 6 0.00001
R_R16         6 7  1k  
C_C1         VV1 7  36n  
G_G6         4 VV2 VV1 16 0.000001
D_D7         7 21 DX 
D_DN2         104 103 DN 
G_G3         4 VV1 13 12 0.55
C_C6         4 VV3  0.01p  
E_EN         8 3 101 103 1
C_C4         4 VV2  0.15p  
R_R7         4 VV1  500k  
R_R15         4 6  1k  
R_R22         0 103  58k  
D_D4         18 7 DX 
R_R13         4 VV3  1meg  
R_R10         4 VV2  1meg  
D_D3         4 17 DX 
D_D8         7 22 DX 
G_G4         7 VV1 13 12 0.55
M_M1         12 8 9 9 pmosisil  
+ L=50u  
+ W=50u         
R_R8         VV1 7  500k  
V_V6         18 VV1 0.7Vdc
R_R3         4 12  100  
C_Cin2         2 0  1.7p  
D_D5         4 21 DY 
V_V16         104 0 0.28Vdc
V_V5         VV1 17 0.7Vdc
R_R4         4 13  100  
D_D6         4 22 DY 
G_G8         7 VV3 VV2 16 0.000001
I_I2         7 10 DC 100uA  
V_V15         102 0 0.28Vdc
R_R1         9 10  10  
C_C2         4 VV1  36n  
G_G7         4 VV3 VV2 16 0.000001
M_M2         13 2 11 11 pmosisil  
+ L=50u  
+ W=50u         
D_DN1         102 101 DN 
C_C5         VV3 7  0.01p  
G_G12         7 6 7 VV3 -0.001
R_R2         10 11  10  
G_G11         6 4 VV3 4 -0.001
C_C3         VV2 7  0.15p  
R_R14         VV3 7  1meg  
E_E1         16 4 7 4 0.5
R_R9         VV2 7  1meg  
R_R21         0 101  58k  
G_G9         21 4 6 VV3 0.00001
C_Cin1         8 0  1.7p  
I_I1         4 7 DC 50uA  
.model pmosisil pmos (kp=12.5e-3 vto=10m)
.model DN D(KF=3.2E-14 AF=1)
.MODEL DX D(IS=1E-18 Rs=1)
.MODEL DY D(IS=1E-15 BV=50 Rs=1)
.ends EL8178

*ISL55190 Macromodel C also used for the following related devices
*ISL55290 (dual channel versions)
*
*Revision History: Rev.1, Aug.2010 by Jian Wang
*Intended use: This Pspice Macromodel is intended to give typical DC and AC 
*performance characteristics under a wide range of external circuit configurations 
*using compatible simulation platforms C such as iSim PE. 
*
*Device performance features supported by this model:
*Typical, room temp., nominal power supply voltages used to produce the following characteristics
*Open and closed loop I/O impedances
*Open loop gain and phase
*Closed loop bandwidth and frequency response peaking under different external conditions
*Loading effects on closed loop frequency response
*Input noise terms including 1/f effects
*Slew rate
*Input and Output Headroom limits to I/O voltage swing
*Supply current at nominal specified supply voltages
*Nominal input DC error terms (1/3 of specified data sheet test or specified limits 
*C intended to give 1 error term on one polarity)
*Load current reflected into the power supply current
*
*Device performance features NOT supported by this model:
*Harmonic distortion effects
*Composite video differential gain and phase errors
*Output current limiting (if any)
*Disable operation (if any)
*Thermal effects and/or over temperature parameter variation
*Limited performance variation vs. supply voltage is modeled
*Part to part performance variation due to normal process parameter spread
*Any performance difference arising from different packaging
*
*LICENSE STATEMENT
*The information in this SPICE model is protected under
*the United States copyright laws. Intersil Corporation hereby
*grants users of this macro-model hereto referred to
*as "Licensee", a nonexclusive, nontransferable license to use
*this model as long as the Licensee abides by the terms of this agreement.
*Before using this macro-model, the Licensee should read this license.
*If this Licensee does not accept these terms,
*permission to use the model is not granted.
*The Licensee may not sell, loan, rent, or license the macro-model,
*in whole, in part, or in modified form, to anyone
*outside the Licensee's company. The Licensee may
*modify the macro-model to suit his/her specific applications,
*and the Licensee may make copies of this macro-model for use within 
*their company only.
*This macro-model is provided "AS IS, WHERE IS, AND WITH NO
*WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT
*NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
*FOR A PARTICULAR PURPOSE."
*In no event will Intersil be liable for special, collateral,
*incidental, or consequential damages in connection with or arising
*out of the use of this macro-model. Intersil reserves the right to 
*make changes to the product and the macro-model without prior notice.
*
* connections:        +input
*                       |  -input
*                       |    | +Vsupply
*                       |    |    | -Vsupply
*                       |    |    |    |  output
*                       |    |    |    |    |
.subckt ISL55190     Vin+   Vin-  V+  V-   Vout
G_G11         V++ VOUT V++ VV4 -0.01
D_DN2         104 103 Iden 
R_R5         VV1 V++  1k  
R_R2         3 5  10  
D_D1         9 V++ DX 
I_Ib2         0 VIN- DC 25.15uAdc  
R_R24         0 NI2  0.0035  
G_G7         V++ VV4 VV3 10 0.00001 
R_R22         0 103  1  
C_Cin1         0 VIN+  1.1p  
C_C2         V-- VV2  0.2p  
V_V3         9 VV1 2Vdc
R_R6         V-- VV1  1k  
G_G4         V-- VV2 VV1 10 0.00005
G_G8         V-- VV4 VV3 10 0.00001 
R_R11         11 0  1G  
M_M2         7 2 5 5 pmosisil  
+ L=20u  
+ W=400u         
I_I1         V+ V- DC 16mA  
G_G3         V++ VV2 VV1 10 0.00005
C_Cin2         VIN- 0  1.1p  
V_V16         104 0 1Vdc 
R_R13         VOUT V++  100  
C_C3         VV3 V++  0.001p  
D_D3         11 V++ DX 
R_R15         VV4 V++  100k  
V_V15         102 0 1Vdc
R_R12         12 0  1G  
R_R3         V-- 6  100  
R_R14         V-- VOUT  100  
M_M3         6 1 4 4 pmosisil  
+ L=20u  
+ W=400u         
R_R16         V-- VV4  100k  
R_R25         0 NI1  0.0035  
E_EN         1 VIN+ 101 103 1
R_R4         V-- 7  100  
C_C6         V-- VV4  0.001p  
E_E2         V-- 0 V- 0 1
R_R10         V-- VV3  100k  
G_G5         V++ VV3 VV2 10 0.00001
I_I2         V++ 3 DC 5mA  
C_C5         VV4 V++  0.001p  
E_E3         10 V-- V++ V-- 0.5
C_C1         VV2 V++  0.2p  
C_C4         V-- VV3  0.001p  
D_D10         N5271832 VV4 DX 
R_R23         0 NI2  0.0035  
D_D4         V-- 12 DX 
V_Vos         2 VIN- 300uVdc
D_DN1         102 101 Iden 
V_V6         VV2 12 0.6Vdc
V_V8         VOUT N5271832 4.6Vdc
E_E4         V++ 0 V+ 0 1
G_Gn1         VIN- 0 NI1 0 1
R_R21         0 101  1  
D_D2         V-- 8 DX 
D_D9         VV4 N5271880 DX 
G_G1         V++ VV1 7 6 0.01
R_R7         VV2 V++  100meg  
G_Gn2         VIN+ 0 NI2 0 1
G_G12         VOUT V-- VV4 V-- -0.01
V_V5         11 VV2 0.6Vdc
R_R1         4 3  10  
R_R8         V-- VV2  100meg  
V_V4         VV1 8 2Vdc
R_R9         VV3 V++  100k  
G_G6         V-- VV3 VV2 10 0.00001
V_V7         N5271880 VOUT 4.5Vdc
I_Ib1         0 VIN+ DC 24.85uAdc  
R_R26         0 NI1  0.0035  
G_G2         V-- VV1 7 6 0.01
.model pmosisil pmos (kp=20e-3 vto=10m)
.model Iden d(kf=800e-16 af=1)
.MODEL DX D(IS=1E-15 Rs=1)
.ends ISL55190

