Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Aug 22 09:44:25 2023
| Host         : SU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.131       -0.812                     14                 7538        0.018        0.000                      0                 7510        1.845        0.000                       0                  4122  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/dac/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                   -0.131       -0.812                     14                 2702        0.063        0.000                      0                 2674        3.020        0.000                       0                  1401  
clk_fpga_0                                 2.112        0.000                      0                 4700        0.018        0.000                      0                 4700        3.020        0.000                       0                  2713  
system_i/dac/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.317        0.000                      0                  176        0.335        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           14  Failing Endpoints,  Worst Slack       -0.131ns,  Total Violation       -0.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 2.818ns (35.451%)  route 5.131ns (64.549%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=12, routed)          1.408     6.863    system_i/Amplifier_22/int_to_float_axi_0/input_a[1]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.575 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.689    system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.803    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.917    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.009     8.040    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.374 f  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31/O[1]
                         net (fo=4, routed)           0.544     8.918    system_i/Amplifier_22/int_to_float_axi_0/inst/z2[21]
    SLICE_X39Y24         LUT3 (Prop_lut3_I1_O)        0.303     9.221 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_9/O
                         net (fo=2, routed)           0.652     9.873    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_9_n_0
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.124     9.997 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_2/O
                         net (fo=28, routed)          0.955    10.953    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_2_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.077 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_10/O
                         net (fo=2, routed)           0.883    11.959    system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_10_n_0
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124    12.083 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_4/O
                         net (fo=2, routed)           0.680    12.764    system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_4_n_0
    SLICE_X35Y23         LUT3 (Prop_lut3_I0_O)        0.124    12.888 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[21]_i_1/O
                         net (fo=1, routed)           0.000    12.888    system_i/Amplifier_22/int_to_float_axi_0/inst/z[21]
    SLICE_X35Y23         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.485    12.397    system_i/Amplifier_22/int_to_float_axi_0/inst/aclk
    SLICE_X35Y23         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[21]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X35Y23         FDCE (Setup_fdce_C_D)        0.031    12.757    system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[21]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 2.932ns (36.636%)  route 5.071ns (63.364%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns = ( 12.473 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=12, routed)          1.408     6.863    system_i/Amplifier_22/int_to_float_axi_0/input_a[1]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.575 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.689    system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.803    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.917    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.009     8.040    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.154    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.488 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.446     8.934    system_i/Amplifier_22/int_to_float_axi_0/inst/z2[25]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.303     9.237 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.671     9.909    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.033 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28/O
                         net (fo=1, routed)           0.940    10.973    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.097 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5/O
                         net (fo=36, routed)          1.105    12.201    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.325 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[7]_i_2/O
                         net (fo=1, routed)           0.492    12.818    system_i/Amplifier_22/int_to_float_axi_0/inst/z[7]_i_2_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.942 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[7]_i_1/O
                         net (fo=1, routed)           0.000    12.942    system_i/Amplifier_22/int_to_float_axi_0/inst/z[7]
    SLICE_X37Y22         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.561    12.473    system_i/Amplifier_22/int_to_float_axi_0/inst/aclk
    SLICE_X37Y22         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[7]/C
                         clock pessimism              0.364    12.837    
                         clock uncertainty           -0.035    12.802    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.029    12.831    system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[7]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_11/int_to_float_axi_0/inst/z_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 2.932ns (36.737%)  route 5.049ns (63.263%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.770     4.932    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=12, routed)          1.297     6.745    system_i/Amplifier_11/int_to_float_axi_0/p_0_in[1]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.457 r  system_i/Amplifier_11/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.457    system_i/Amplifier_11/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  system_i/Amplifier_11/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.571    system_i/Amplifier_11/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.685 r  system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.685    system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.799    system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.913    system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.027    system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.361 f  system_i/Amplifier_11/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.445     8.806    system_i/Amplifier_11/int_to_float_axi_0/inst/z2[25]
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.303     9.109 f  system_i/Amplifier_11/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.669     9.778    system_i/Amplifier_11/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.902 f  system_i/Amplifier_11/int_to_float_axi_0/inst/z[31]_i_4/O
                         net (fo=28, routed)          0.899    10.801    system_i/Amplifier_11/int_to_float_axi_0/inst/z[31]_i_4_n_0
    SLICE_X36Y30         LUT5 (Prop_lut5_I1_O)        0.124    10.925 r  system_i/Amplifier_11/int_to_float_axi_0/inst/z[16]_i_3/O
                         net (fo=3, routed)           0.895    11.821    system_i/Amplifier_11/int_to_float_axi_0/inst/z[16]_i_3_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.945 r  system_i/Amplifier_11/int_to_float_axi_0/inst/z[16]_i_2/O
                         net (fo=4, routed)           0.844    12.789    system_i/Amplifier_11/int_to_float_axi_0/inst/z[16]_i_2_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.913 r  system_i/Amplifier_11/int_to_float_axi_0/inst/z[13]_i_1/O
                         net (fo=1, routed)           0.000    12.913    system_i/Amplifier_11/int_to_float_axi_0/inst/z[13]
    SLICE_X34Y31         FDCE                                         r  system_i/Amplifier_11/int_to_float_axi_0/inst/z_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.490    12.402    system_i/Amplifier_11/int_to_float_axi_0/inst/aclk
    SLICE_X34Y31         FDCE                                         r  system_i/Amplifier_11/int_to_float_axi_0/inst/z_reg[13]/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X34Y31         FDCE (Setup_fdce_C_D)        0.081    12.812    system_i/Amplifier_11/int_to_float_axi_0/inst/z_reg[13]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 2.932ns (36.702%)  route 5.057ns (63.298%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=12, routed)          1.408     6.863    system_i/Amplifier_22/int_to_float_axi_0/input_a[1]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.575 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.689    system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.803    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.917    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.009     8.040    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.154    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.488 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.446     8.934    system_i/Amplifier_22/int_to_float_axi_0/inst/z2[25]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.303     9.237 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.671     9.909    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.033 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28/O
                         net (fo=1, routed)           0.940    10.973    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.097 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5/O
                         net (fo=36, routed)          0.907    12.003    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.124    12.127 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[4]_i_2/O
                         net (fo=2, routed)           0.676    12.803    system_i/Amplifier_22/int_to_float_axi_0/inst/z[4]_i_2_n_0
    SLICE_X37Y20         LUT4 (Prop_lut4_I1_O)        0.124    12.927 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[4]_i_1/O
                         net (fo=1, routed)           0.000    12.927    system_i/Amplifier_22/int_to_float_axi_0/inst/z[4]
    SLICE_X37Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.564    12.476    system_i/Amplifier_22/int_to_float_axi_0/inst/aclk
    SLICE_X37Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[4]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y20         FDCE (Setup_fdce_C_D)        0.029    12.834    system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[4]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 2.549ns (31.922%)  route 5.436ns (68.078%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y49         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y49         FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=10, routed)          1.642     7.097    system_i/Amplifier_12/int_to_float_axi_0/p_0_in[4]
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.556     7.653 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.653    system_i/Amplifier_12/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.770 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.770    system_i/Amplifier_12/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.887 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.887    system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.004 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.004    system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.327 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_29/O[1]
                         net (fo=2, routed)           0.447     8.775    system_i/Amplifier_12/int_to_float_axi_0/inst/z2[17]
    SLICE_X40Y16         LUT3 (Prop_lut3_I1_O)        0.306     9.081 r  system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_7/O
                         net (fo=3, routed)           0.649     9.730    system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_7_n_0
    SLICE_X43Y17         LUT4 (Prop_lut4_I0_O)        0.124     9.854 f  system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_2/O
                         net (fo=28, routed)          0.841    10.695    system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_2_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.124    10.819 f  system_i/Amplifier_12/int_to_float_axi_0/inst/z[20]_i_7/O
                         net (fo=13, routed)          0.887    11.706    system_i/Amplifier_12/int_to_float_axi_0/inst/z[20]_i_7_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.830 r  system_i/Amplifier_12/int_to_float_axi_0/inst/z[17]_i_2/O
                         net (fo=4, routed)           0.970    12.800    system_i/Amplifier_12/int_to_float_axi_0/inst/z[17]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.924 r  system_i/Amplifier_12/int_to_float_axi_0/inst/z[15]_i_1/O
                         net (fo=1, routed)           0.000    12.924    system_i/Amplifier_12/int_to_float_axi_0/inst/z[15]
    SLICE_X43Y19         FDCE                                         r  system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.565    12.477    system_i/Amplifier_12/int_to_float_axi_0/inst/aclk
    SLICE_X43Y19         FDCE                                         r  system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[15]/C
                         clock pessimism              0.364    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X43Y19         FDCE (Setup_fdce_C_D)        0.029    12.835    system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[15]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -12.924    
  -------------------------------------------------------------------
                         slack                                 -0.089    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 2.960ns (36.914%)  route 5.059ns (63.086%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=12, routed)          1.408     6.863    system_i/Amplifier_22/int_to_float_axi_0/input_a[1]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.575 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.689    system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.803    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.917    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.009     8.040    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.154    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.488 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.446     8.934    system_i/Amplifier_22/int_to_float_axi_0/inst/z2[25]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.303     9.237 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.671     9.909    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.033 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28/O
                         net (fo=1, routed)           0.940    10.973    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.097 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5/O
                         net (fo=36, routed)          0.907    12.003    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5_n_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I1_O)        0.124    12.127 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[4]_i_2/O
                         net (fo=2, routed)           0.678    12.805    system_i/Amplifier_22/int_to_float_axi_0/inst/z[4]_i_2_n_0
    SLICE_X37Y20         LUT4 (Prop_lut4_I0_O)        0.152    12.957 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[3]_i_1/O
                         net (fo=1, routed)           0.000    12.957    system_i/Amplifier_22/int_to_float_axi_0/inst/z[3]
    SLICE_X37Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.564    12.476    system_i/Amplifier_22/int_to_float_axi_0/inst/aclk
    SLICE_X37Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[3]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y20         FDCE (Setup_fdce_C_D)        0.075    12.880    system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[3]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 2.783ns (34.945%)  route 5.181ns (65.055%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y49         FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y49         FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[4]/Q
                         net (fo=10, routed)          1.642     7.097    system_i/Amplifier_12/int_to_float_axi_0/p_0_in[4]
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.556     7.653 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.653    system_i/Amplifier_12/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.770 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.770    system_i/Amplifier_12/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.887 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.887    system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.004 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.004    system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.121 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.121    system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.238 r  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.238    system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.561 f  system_i/Amplifier_12/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.435     8.996    system_i/Amplifier_12/int_to_float_axi_0/inst/z2[25]
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.306     9.302 f  system_i/Amplifier_12/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.537     9.839    system_i/Amplifier_12/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I3_O)        0.124     9.963 r  system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_16/O
                         net (fo=1, routed)           0.783    10.746    system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_16_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.870 r  system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_3/O
                         net (fo=38, routed)          1.108    11.978    system_i/Amplifier_12/int_to_float_axi_0/inst/z[30]_i_3_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I4_O)        0.124    12.102 r  system_i/Amplifier_12/int_to_float_axi_0/inst/z[22]_i_4/O
                         net (fo=2, routed)           0.677    12.778    system_i/Amplifier_12/int_to_float_axi_0/inst/z[22]_i_4_n_0
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.124    12.902 r  system_i/Amplifier_12/int_to_float_axi_0/inst/z[21]_i_1/O
                         net (fo=1, routed)           0.000    12.902    system_i/Amplifier_12/int_to_float_axi_0/inst/z[21]
    SLICE_X39Y19         FDCE                                         r  system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.564    12.476    system_i/Amplifier_12/int_to_float_axi_0/inst/aclk
    SLICE_X39Y19         FDCE                                         r  system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[21]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X39Y19         FDCE (Setup_fdce_C_D)        0.031    12.836    system_i/Amplifier_12/int_to_float_axi_0/inst/z_reg[21]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -12.902    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 2.932ns (36.897%)  route 5.014ns (63.103%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=12, routed)          1.408     6.863    system_i/Amplifier_22/int_to_float_axi_0/input_a[1]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.575 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.689    system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.803    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.917    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.009     8.040    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.154    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.488 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.446     8.934    system_i/Amplifier_22/int_to_float_axi_0/inst/z2[25]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.303     9.237 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.671     9.909    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X38Y24         LUT4 (Prop_lut4_I2_O)        0.124    10.033 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28/O
                         net (fo=1, routed)           0.940    10.973    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_28_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.097 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5/O
                         net (fo=36, routed)          0.902    11.999    system_i/Amplifier_22/int_to_float_axi_0/inst/z[30]_i_5_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.124    12.123 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[3]_i_2/O
                         net (fo=2, routed)           0.638    12.761    system_i/Amplifier_22/int_to_float_axi_0/inst/z[3]_i_2_n_0
    SLICE_X37Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.885 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[2]_i_1/O
                         net (fo=1, routed)           0.000    12.885    system_i/Amplifier_22/int_to_float_axi_0/inst/z[2]
    SLICE_X37Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.564    12.476    system_i/Amplifier_22/int_to_float_axi_0/inst/aclk
    SLICE_X37Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[2]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y20         FDCE (Setup_fdce_C_D)        0.031    12.836    system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[2]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 2.932ns (36.948%)  route 5.003ns (63.052%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=12, routed)          1.408     6.863    system_i/Amplifier_22/int_to_float_axi_0/input_a[1]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.575 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.689    system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.803    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.917    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.009     8.040    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.154    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.488 f  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.446     8.934    system_i/Amplifier_22/int_to_float_axi_0/inst/z2[25]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.303     9.237 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.700     9.937    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.061 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_4/O
                         net (fo=28, routed)          1.026    11.087    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.211 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_8/O
                         net (fo=3, routed)           0.560    11.771    system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_8_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[19]_i_2/O
                         net (fo=4, routed)           0.855    12.750    system_i/Amplifier_22/int_to_float_axi_0/inst/z[19]_i_2_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    12.874 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[18]_i_1/O
                         net (fo=1, routed)           0.000    12.874    system_i/Amplifier_22/int_to_float_axi_0/inst/z[18]
    SLICE_X41Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.565    12.477    system_i/Amplifier_22/int_to_float_axi_0/inst/aclk
    SLICE_X41Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[18]/C
                         clock pessimism              0.364    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X41Y20         FDCE (Setup_fdce_C_D)        0.032    12.838    system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[18]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -12.874    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.932ns (36.970%)  route 4.999ns (63.030%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.777     4.939    system_i/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  system_i/axis_red_pitaya_adc_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=12, routed)          1.408     6.863    system_i/Amplifier_22/int_to_float_axi_0/input_a[1]
    SLICE_X40Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.712     7.575 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    system_i/Amplifier_22/int_to_float_axi_0/z_reg[9]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.689    system_i/Amplifier_22/int_to_float_axi_0/z_reg[10]_i_7_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.803    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.917    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_30_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.009     8.040    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_29_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.154 r  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.154    system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_31_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.488 f  system_i/Amplifier_22/int_to_float_axi_0/z_reg[30]_i_33/O[1]
                         net (fo=3, routed)           0.446     8.934    system_i/Amplifier_22/int_to_float_axi_0/inst/z2[25]
    SLICE_X41Y25         LUT3 (Prop_lut3_I1_O)        0.303     9.237 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11/O
                         net (fo=4, routed)           0.700     9.937    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_11_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.124    10.061 f  system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_4/O
                         net (fo=28, routed)          1.026    11.087    system_i/Amplifier_22/int_to_float_axi_0/inst/z[31]_i_4_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.211 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_8/O
                         net (fo=3, routed)           0.560    11.771    system_i/Amplifier_22/int_to_float_axi_0/inst/z[22]_i_8_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.895 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[19]_i_2/O
                         net (fo=4, routed)           0.850    12.745    system_i/Amplifier_22/int_to_float_axi_0/inst/z[19]_i_2_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.869 r  system_i/Amplifier_22/int_to_float_axi_0/inst/z[16]_i_1/O
                         net (fo=1, routed)           0.000    12.869    system_i/Amplifier_22/int_to_float_axi_0/inst/z[16]
    SLICE_X36Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.564    12.476    system_i/Amplifier_22/int_to_float_axi_0/inst/aclk
    SLICE_X36Y20         FDCE                                         r  system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[16]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X36Y20         FDCE (Setup_fdce_C_D)        0.032    12.837    system_i/Amplifier_22/int_to_float_axi_0/inst/z_reg[16]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -0.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.562     1.617    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X31Y42         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=5, routed)           0.122     1.880    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_0[7]
    SLICE_X30Y43         SRL16E                                       r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.831     1.977    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X30Y43         SRL16E                                       r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/CLK
                         clock pessimism             -0.343     1.634    
    SLICE_X30Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.817    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.943%)  route 0.120ns (46.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.550     1.605    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X29Y25         FDRE                                         r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=5, routed)           0.120     1.867    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]_0[7]
    SLICE_X30Y26         SRL16E                                       r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.816     1.962    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/aclk
    SLICE_X30Y26         SRL16E                                       r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/CLK
                         clock pessimism             -0.343     1.619    
    SLICE_X30Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.802    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/adder_axi_0/inst/out_sat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.426%)  route 0.227ns (60.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.558     1.613    system_i/adder_axi_0/inst/aclk
    SLICE_X34Y33         FDRE                                         r  system_i/adder_axi_0/inst/out_sat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.148     1.761 r  system_i/adder_axi_0/inst/out_sat_reg[13]/Q
                         net (fo=4, routed)           0.227     1.989    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_axis_tdata[8]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.867     2.013    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.344     1.670    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.242     1.912    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.425%)  route 0.184ns (56.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.560     1.615    system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X35Y57         FDRE                                         r  system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=10, routed)          0.184     1.940    system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[8]
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.873     2.019    system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.345     1.675    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.858    system_i/FIFO_delay_port2/fifo_generator_PORT2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/adder_axi_0/inst/out_sat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.365%)  route 0.248ns (62.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.559     1.614    system_i/adder_axi_0/inst/aclk
    SLICE_X34Y34         FDRE                                         r  system_i/adder_axi_0/inst/out_sat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  system_i/adder_axi_0/inst/out_sat_reg[7]/Q
                         net (fo=4, routed)           0.248     2.010    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.867     2.013    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.344     1.670    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.913    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/adder_axi_0/inst/out_sat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.245%)  route 0.249ns (62.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.559     1.614    system_i/adder_axi_0/inst/aclk
    SLICE_X34Y34         FDRE                                         r  system_i/adder_axi_0/inst/out_sat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  system_i/adder_axi_0/inst/out_sat_reg[9]/Q
                         net (fo=4, routed)           0.249     2.012    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.867     2.013    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.344     1.670    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.913    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/GPIO_change_0/inst/delay_cycnum_sync2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_change_0/inst/delay_cycnum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.753%)  route 0.263ns (67.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.560     1.615    system_i/GPIO_change_0/inst/clk
    SLICE_X22Y46         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.743 r  system_i/GPIO_change_0/inst/delay_cycnum_sync2_reg[31]/Q
                         net (fo=2, routed)           0.263     2.006    system_i/GPIO_change_0/inst/delay_cycnum_sync2[31]
    SLICE_X15Y47         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.832     1.978    system_i/GPIO_change_0/inst/clk
    SLICE_X15Y47         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_reg[31]/C
                         clock pessimism             -0.095     1.883    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.019     1.902    system_i/GPIO_change_0/inst/delay_cycnum_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_i/adder_axi_0/inst/out_sat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.047%)  route 0.287ns (65.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.559     1.614    system_i/adder_axi_0/inst/aclk
    SLICE_X34Y34         FDRE                                         r  system_i/adder_axi_0/inst/out_sat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  system_i/adder_axi_0/inst/out_sat_reg[9]/Q
                         net (fo=4, routed)           0.287     2.049    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.871     2.017    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.694    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.937    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/adder_axi_0/inst/out_sat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.148ns (35.719%)  route 0.266ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.559     1.614    system_i/adder_axi_0/inst/aclk
    SLICE_X34Y34         FDRE                                         r  system_i/adder_axi_0/inst/out_sat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.148     1.762 r  system_i/adder_axi_0/inst/out_sat_reg[11]/Q
                         net (fo=4, routed)           0.266     2.029    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_axis_tdata[6]
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.867     2.013    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.344     1.670    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.913    system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_change_0/inst/delay_cycnum_sync2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.563     1.618    system_i/GPIO_change_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[8]/Q
                         net (fo=1, routed)           0.056     1.815    system_i/GPIO_change_0/inst/delay_cycnum_sync1[8]
    SLICE_X15Y43         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.831     1.977    system_i/GPIO_change_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync2_reg[8]/C
                         clock pessimism             -0.359     1.618    
    SLICE_X15Y43         FDRE (Hold_fdre_C_D)         0.078     1.696    system_i/GPIO_change_0/inst/delay_cycnum_sync2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y18  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y18  system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6   system_i/FIFO_delay_port1/fifo_generator_PORT1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y34  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y21  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y21  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[6]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y43  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y25  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y25  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.450ns (26.314%)  route 4.060ns (73.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=11, routed)          4.060     8.583    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_wdata[9]
    SLICE_X13Y26         FDSE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.492    10.684    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y26         FDSE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[22]/C
                         clock pessimism              0.230    10.915    
                         clock uncertainty           -0.125    10.790    
    SLICE_X13Y26         FDSE (Setup_fdse_C_D)       -0.095    10.695    system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[22]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 0.732ns (13.714%)  route 4.605ns (86.286%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.852     6.344    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X20Y39         LUT5 (Prop_lut5_I2_O)        0.124     6.468 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           1.304     7.772    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.152     7.924 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.449     8.373    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X7Y39          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.504    10.696    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y39          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.300    10.502    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         10.502    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.642ns (12.490%)  route 4.498ns (87.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.667     2.975    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     3.493 f  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=8, routed)           0.978     4.471    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.124     4.595 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.520     8.115    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X27Y28         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.487    10.679    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y28         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/C
                         clock pessimism              0.130    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X27Y28         FDRE (Setup_fdre_C_R)       -0.429    10.255    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.642ns (12.490%)  route 4.498ns (87.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.667     2.975    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     3.493 f  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=8, routed)           0.978     4.471    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.124     4.595 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.520     8.115    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X27Y28         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.487    10.679    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y28         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]/C
                         clock pessimism              0.130    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X27Y28         FDRE (Setup_fdre_C_R)       -0.429    10.255    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.642ns (12.490%)  route 4.498ns (87.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.667     2.975    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     3.493 f  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=8, routed)           0.978     4.471    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.124     4.595 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.520     8.115    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X27Y28         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.487    10.679    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y28         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]/C
                         clock pessimism              0.130    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X27Y28         FDRE (Setup_fdre_C_R)       -0.429    10.255    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.642ns (12.490%)  route 4.498ns (87.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.667     2.975    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     3.493 f  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=8, routed)           0.978     4.471    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.124     4.595 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.520     8.115    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X26Y30         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.488    10.680    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y30         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]/C
                         clock pessimism              0.130    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X26Y30         FDRE (Setup_fdre_C_R)       -0.429    10.256    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.642ns (12.490%)  route 4.498ns (87.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.667     2.975    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     3.493 f  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=8, routed)           0.978     4.471    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.124     4.595 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.520     8.115    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X26Y30         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.488    10.680    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y30         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]/C
                         clock pessimism              0.130    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X26Y30         FDRE (Setup_fdre_C_R)       -0.429    10.256    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.642ns (12.490%)  route 4.498ns (87.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.667     2.975    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y28          FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     3.493 f  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=8, routed)           0.978     4.471    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]
    SLICE_X7Y25          LUT4 (Prop_lut4_I0_O)        0.124     4.595 r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1[31]_i_1/O
                         net (fo=128, routed)         3.520     8.115    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].reg4_reg[0]_0
    SLICE_X26Y30         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.488    10.680    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y30         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]/C
                         clock pessimism              0.130    10.810    
                         clock uncertainty           -0.125    10.685    
    SLICE_X26Y30         FDRE (Setup_fdre_C_R)       -0.429    10.256    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[12].reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.732ns (13.670%)  route 4.623ns (86.330%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.728     3.036    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.456     3.492 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.975     6.467    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X19Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.591 f  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2/O
                         net (fo=1, routed)           1.250     7.841    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2_n_0
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.152     7.993 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.398     8.391    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X9Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.505    10.697    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.269    10.534    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         10.534    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.839ns (14.736%)  route 4.855ns (85.264%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.676     2.984    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y35          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.419     3.403 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=33, routed)          3.710     7.113    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I2_O)        0.296     7.409 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_2/O
                         net (fo=1, routed)           1.145     8.554    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_2_n_0
    SLICE_X17Y41         LUT5 (Prop_lut5_I4_O)        0.124     8.678 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000     8.678    system_i/axi_gpio_0/U0/GPIO_DBus[15]
    SLICE_X17Y41         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.499    10.691    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism              0.230    10.922    
                         clock uncertainty           -0.125    10.797    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)        0.031    10.828    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  2.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.507%)  route 0.216ns (60.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.558     0.899    system_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.216     1.255    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[26]
    SLICE_X19Y37         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.827     1.197    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y37         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X19Y37         FDRE (Hold_fdre_C_D)         0.075     1.238    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.232%)  route 0.209ns (59.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.550     0.891    system_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X22Y27         FDRE                                         r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y27         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.209     1.241    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[24]
    SLICE_X20Y29         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.819     1.189    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y29         FDRE                                         r  system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.053     1.208    system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.183    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.058%)  route 0.217ns (56.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.558     0.899    system_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X24Y38         FDRE                                         r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.217     1.279    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[30]
    SLICE_X19Y37         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.827     1.197    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y37         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X19Y37         FDRE (Hold_fdre_C_D)         0.071     1.234    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.217     1.282    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.110     1.157    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.833     1.203    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.180    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y51          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y51          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.889%)  route 0.228ns (58.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.558     0.899    system_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X24Y38         FDRE                                         r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.228     1.290    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X17Y37         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.827     1.197    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y37         FDRE                                         r  system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X17Y37         FDRE (Hold_fdre_C_D)         0.070     1.233    system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.247ns (54.790%)  route 0.204ns (45.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.204     1.274    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[30]
    SLICE_X0Y49          LUT4 (Prop_lut4_I0_O)        0.099     1.373 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.373    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X0Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/dac/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/dac/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/dac/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/dac/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/dac/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/dac/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/dac/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/dac/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/dac/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.704ns  (logic 1.511ns (19.613%)  route 6.193ns (80.388%))
  Logic Levels:           4  (LUT1=2 LUT4=1 LUT5=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.655     2.963    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y26         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419     3.382 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=3, routed)           1.632     5.014    system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[24]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.290     5.304 f  system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[24]_hold_fix/O
                         net (fo=3, routed)           1.585     6.889    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/gpio2_io_o[24]_hold_fix_1_alias
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.327     7.216 f  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.283     7.499    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_0
    SLICE_X26Y25         LUT5 (Prop_lut5_I4_O)        0.327     7.826 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           1.422     9.248    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X6Y25          LUT1 (Prop_lut1_I0_O)        0.148     9.396 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip_hold_fix/O
                         net (fo=1, routed)           1.271    10.667    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip_hold_fix_1
    SLICE_X26Y25         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.482    12.394    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X26Y25         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X26Y25         FDRE (Setup_fdre_C_D)       -0.285    11.984    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.984    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.111ns (14.739%)  route 6.427ns (85.261%))
  Logic Levels:           3  (LUT1=2 LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.654     2.962    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y25         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.680     5.160    system_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[29]
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.119     5.279 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[29]_hold_fix/O
                         net (fo=3, routed)           1.870     7.148    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/gpio2_io_o[29]_hold_fix_1_alias
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.355     7.503 r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           1.509     9.012    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.119     9.131 r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip_hold_fix/O
                         net (fo=1, routed)           1.368    10.500    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip_hold_fix_1
    SLICE_X28Y23         FDRE                                         r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.484    12.396    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X28Y23         FDRE                                         r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)       -0.239    12.032    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.110ns (15.224%)  route 6.181ns (84.776%))
  Logic Levels:           3  (LUT1=2 LUT5=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.654     2.962    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y25         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=3, routed)           1.680     5.160    system_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[29]
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.119     5.279 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[29]_hold_fix/O
                         net (fo=3, routed)           1.635     6.913    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/gpio2_io_o[29]_hold_fix_1_alias
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.355     7.268 r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           1.566     8.834    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.118     8.952 r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip_hold_fix/O
                         net (fo=1, routed)           1.301    10.253    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip_hold_fix_1
    SLICE_X28Y23         FDRE                                         r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.484    12.396    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X28Y23         FDRE                                         r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X28Y23         FDRE (Setup_fdre_C_D)       -0.247    12.024    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.281ns (17.737%)  route 5.941ns (82.263%))
  Logic Levels:           4  (LUT1=2 LUT4=1 LUT5=1)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.655     2.963    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y26         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419     3.382 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=3, routed)           1.632     5.014    system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[24]
    SLICE_X0Y23          LUT1 (Prop_lut1_I0_O)        0.290     5.304 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[24]_hold_fix/O
                         net (fo=3, routed)           1.585     6.889    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/gpio2_io_o[24]_hold_fix_1_alias
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.331     7.220 f  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.162     7.382    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1_n_0
    SLICE_X26Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.506 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           1.344     8.850    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.117     8.967 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip_hold_fix/O
                         net (fo=1, routed)           1.218    10.185    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip_hold_fix_1
    SLICE_X26Y25         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.482    12.394    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X26Y25         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X26Y25         FDRE (Setup_fdre_C_D)       -0.275    11.994    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.994    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.078ns (14.927%)  route 6.144ns (85.073%))
  Logic Levels:           3  (LUT1=2 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.673     2.981    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y42         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.635     5.134    system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.116     5.250 f  system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=3, routed)           1.444     6.694    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X30Y40         LUT5 (Prop_lut5_I3_O)        0.328     7.022 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           1.538     8.560    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X30Y73         LUT1 (Prop_lut1_I0_O)        0.116     8.676 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip_hold_fix/O
                         net (fo=1, routed)           1.527    10.203    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip_hold_fix_1
    SLICE_X30Y40         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.497    12.409    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X30Y40         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)       -0.249    12.035    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 1.112ns (15.677%)  route 5.981ns (84.323%))
  Logic Levels:           3  (LUT1=2 LUT5=1)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.673     2.981    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y42         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.635     5.134    system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[30]
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.116     5.250 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[30]_hold_fix/O
                         net (fo=3, routed)           1.447     6.697    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/gpio_io_o[30]_hold_fix_1_alias
    SLICE_X30Y40         LUT5 (Prop_lut5_I3_O)        0.328     7.025 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           1.501     8.527    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X30Y73         LUT1 (Prop_lut1_I0_O)        0.150     8.677 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip_hold_fix/O
                         net (fo=1, routed)           1.398    10.074    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip_hold_fix_1
    SLICE_X30Y40         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.497    12.409    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X30Y40         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)       -0.255    12.029    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.796ns (24.435%)  route 5.554ns (75.565%))
  Logic Levels:           4  (LUT1=2 LUT4=1 LUT5=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.658     2.966    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y31         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=3, routed)           1.915     5.300    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.325     5.625 f  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=3, routed)           1.788     7.414    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/gpio_io_o[25]_hold_fix_1_alias
    SLICE_X28Y31         LUT4 (Prop_lut4_I0_O)        0.374     7.788 f  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           1.000     8.787    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_0
    SLICE_X20Y31         LUT1 (Prop_lut1_I0_O)        0.323     9.110 f  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_0_hold_fix/O
                         net (fo=1, routed)           0.851     9.961    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__0_n_0_hold_fix_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.355    10.316 r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    10.316    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/exp_all_zero_ip
    SLICE_X28Y32         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.491    12.403    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/aclk
    SLICE_X28Y32         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.081    12.359    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 1.540ns (21.662%)  route 5.569ns (78.338%))
  Logic Levels:           4  (LUT1=2 LUT4=1 LUT5=1)
  Clock Path Skew:        1.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.658     2.966    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y31         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.419     3.385 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=3, routed)           1.915     5.300    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.325     5.625 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=3, routed)           1.788     7.414    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/gpio_io_o[25]_hold_fix_1_alias
    SLICE_X28Y31         LUT4 (Prop_lut4_I0_O)        0.348     7.762 f  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           1.018     8.779    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1_n_0
    SLICE_X20Y31         LUT1 (Prop_lut1_I0_O)        0.117     8.896 f  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1_n_0_hold_fix/O
                         net (fo=1, routed)           0.848     9.744    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1_n_0_hold_fix_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.331    10.075 r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000    10.075    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X28Y32         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.491    12.403    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X28Y32         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    12.403    
                         clock uncertainty           -0.125    12.278    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.077    12.355    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 2.005ns (29.977%)  route 4.683ns (70.023%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y37         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=5, routed)           2.192     5.647    system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[23]
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.326     5.973 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[23]_hold_fix/O
                         net (fo=1, routed)           2.491     8.464    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/gpio_io_o[23]_hold_fix_1_alias
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.332     8.796 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     8.796    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/a_xor_b_ip[0]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.328 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/carry_4
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.442 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.442    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/carry_8
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.665 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_EXIT_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.665    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/carry_int
    SLICE_X31Y43         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.499    12.411    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/aclk
    SLICE_X31Y43         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.062    12.348    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CARRYS_Q_DEL.FAST_DEL.CARRY_FD
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.002ns (29.946%)  route 4.683ns (70.054%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        1.669     2.977    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y37         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.478     3.455 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=5, routed)           2.192     5.647    system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[23]
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.326     5.973 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio_io_o[23]_hold_fix/O
                         net (fo=1, routed)           2.491     8.464    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/gpio_io_o[23]_hold_fix_1_alias
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.332     8.796 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     8.796    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/a_xor_b_ip[0]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.328 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/carry_4
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.662 r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.662    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[5]
    SLICE_X31Y42         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        1.498    12.410    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X31Y42         FDRE                                         r  system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)        0.062    12.347    system_i/Amplifier_21/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.400ns (24.453%)  route 1.236ns (75.547%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.551     0.891    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y26         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.619     1.639    system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[26]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.102     1.741 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[26]_hold_fix/O
                         net (fo=3, routed)           0.616     2.357    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/gpio2_io_o[26]_hold_fix_1_alias
    SLICE_X27Y23         LUT2 (Prop_lut2_I1_O)        0.107     2.464 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     2.464    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/a_xor_b_ip[3]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.527 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.527    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[3]
    SLICE_X27Y23         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.816     1.962    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X27Y23         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.105     2.192    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.244ns (15.560%)  route 1.324ns (84.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.564     0.905    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.675     1.728    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[1]
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.096     1.824 r  system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[1]_hold_fix/O
                         net (fo=1, routed)           0.649     2.473    system_i/GPIO_change_0/inst/gpio2_io_o[1]_hold_fix_1_alias
    SLICE_X13Y42         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.833     1.979    system_i/GPIO_change_0/inst/clk
    SLICE_X13Y42         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[1]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)        -0.020     2.084    system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.406ns (23.971%)  route 1.288ns (76.029%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.558     0.899    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y33         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=5, routed)           0.563     1.589    system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[29]
    SLICE_X6Y24          LUT1 (Prop_lut1_I0_O)        0.101     1.690 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[29]_hold_fix/O
                         net (fo=1, routed)           0.725     2.415    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/gpio2_io_o[29]_hold_fix_1_alias
    SLICE_X27Y24         LUT2 (Prop_lut2_I1_O)        0.111     2.526 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     2.526    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/a_xor_b_ip[6]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.592 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.592    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[6]
    SLICE_X27Y24         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.815     1.961    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X27Y24         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.105     2.191    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.371ns (22.155%)  route 1.304ns (77.845%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.556     0.896    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y28         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.128     1.025 f  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           1.304     2.328    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.098     2.426 r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     2.426    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/A[0]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.571 r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.571    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/carry[4]
    SLICE_X28Y30         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.821     1.967    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X28Y30         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.055     2.147    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.210ns (12.243%)  route 1.505ns (87.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.556     0.896    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y31         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=3, routed)           0.720     1.780    system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[18]
    SLICE_X28Y66         LUT1 (Prop_lut1_I0_O)        0.046     1.826 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[18]_hold_fix/O
                         net (fo=2, routed)           0.786     2.612    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/gpio_io_o[18]_hold_fix_1_alias
    DSP48_X1Y12          DSP48E1                                      r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.912     2.057    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y12          DSP48E1                                      r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_A[18])
                                                      0.000     2.182    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.388ns (22.127%)  route 1.366ns (77.873%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.551     0.892    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y29         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=5, routed)           0.559     1.579    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/s_axis_a_tdata[0]
    SLICE_X28Y31         LUT4 (Prop_lut4_I2_O)        0.098     1.677 f  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.434     2.110    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1_n_0
    SLICE_X20Y31         LUT1 (Prop_lut1_I0_O)        0.049     2.159 f  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1_n_0_hold_fix/O
                         net (fo=1, routed)           0.373     2.532    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_2__1_n_0_hold_fix_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I4_O)        0.113     2.645 r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     2.645    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/exp_all_one_ip
    SLICE_X28Y32         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.823     1.969    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X28Y32         FDRE                                         r  system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X28Y32         FDRE (Hold_fdre_C_D)         0.120     2.214    system_i/Amplifier_11/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.439ns (25.424%)  route 1.288ns (74.576%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.558     0.899    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y33         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=5, routed)           0.563     1.589    system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[29]
    SLICE_X6Y24          LUT1 (Prop_lut1_I0_O)        0.101     1.690 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[29]_hold_fix/O
                         net (fo=1, routed)           0.725     2.415    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/gpio2_io_o[29]_hold_fix_1_alias
    SLICE_X27Y24         LUT2 (Prop_lut2_I1_O)        0.111     2.526 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     2.526    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/a_xor_b_ip[6]
    SLICE_X27Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.625 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.625    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[7]
    SLICE_X27Y24         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.815     1.961    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X27Y24         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.105     2.191    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.506ns (29.051%)  route 1.236ns (70.949%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.551     0.891    system_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y26         FDRE                                         r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  system_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.619     1.639    system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[26]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.102     1.741 r  system_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_o[26]_hold_fix/O
                         net (fo=3, routed)           0.616     2.357    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/gpio2_io_o[26]_hold_fix_1_alias
    SLICE_X27Y23         LUT2 (Prop_lut2_I1_O)        0.107     2.464 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     2.464    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/a_xor_b_ip[3]
    SLICE_X27Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.579 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.579    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/carry_4
    SLICE_X27Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.633 r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.633    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0[4]
    SLICE_X27Y24         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.815     1.961    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/aclk
    SLICE_X27Y24         FDRE                                         r  system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.105     2.191    system_i/Amplifier_22/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.186ns (10.741%)  route 1.546ns (89.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.550     0.891    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y24         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.602     1.633    system_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[20]
    SLICE_X17Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.678 r  system_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[20]_hold_fix/O
                         net (fo=2, routed)           0.944     2.622    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/gpio2_io_o[20]_hold_fix_1_alias
    DSP48_X1Y8           DSP48E1                                      r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.909     2.054    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y8           DSP48E1                                      r  system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_A[20])
                                                     -0.001     2.178    system_i/Amplifier_12/floating_point_0/U0/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.210ns (12.898%)  route 1.418ns (87.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2714, routed)        0.564     0.905    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y39         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=3, routed)           0.662     1.730    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[8]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.046     1.776 r  system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[8]_hold_fix/O
                         net (fo=1, routed)           0.757     2.533    system_i/GPIO_change_0/inst/gpio2_io_o[8]_hold_fix_1_alias
    SLICE_X15Y43         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1401, routed)        0.831     1.977    system_i/GPIO_change_0/inst/clk
    SLICE_X15Y43         FDRE                                         r  system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[8]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X15Y43         FDRE (Hold_fdre_C_D)        -0.019     2.083    system_i/GPIO_change_0/inst/delay_cycnum_sync1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.450    





