$date
	Thu Jun 27 21:55:16 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nib_m_tb $end
$var wire 1 ! reset_L $end
$var wire 4 " nibble_mayor [3:0] $end
$var wire 4 # nibble_D [3:0] $end
$var wire 4 $ nibble_C [3:0] $end
$var wire 4 % nibble_B [3:0] $end
$var wire 4 & nibble_A [3:0] $end
$var wire 2 ' id_mayor [1:0] $end
$var wire 1 ( clk $end
$scope module sel $end
$var wire 1 ! reset_L $end
$var wire 4 ) nibble_D [3:0] $end
$var wire 4 * nibble_C [3:0] $end
$var wire 4 + nibble_B [3:0] $end
$var wire 4 , nibble_A [3:0] $end
$var wire 1 ( clk $end
$var reg 2 - id1 [1:0] $end
$var reg 2 . id2 [1:0] $end
$var reg 2 / id_mayor [1:0] $end
$var reg 4 0 nib_l1 [3:0] $end
$var reg 4 1 nib_l2 [3:0] $end
$var reg 4 2 nibble_mayor [3:0] $end
$upscope $end
$scope module test $end
$var reg 1 ( clk $end
$var reg 4 3 nibble_A [3:0] $end
$var reg 4 4 nibble_B [3:0] $end
$var reg 4 5 nibble_C [3:0] $end
$var reg 4 6 nibble_D [3:0] $end
$var reg 1 ! reset_L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 6
b0 5
b0 4
b0 3
bx 2
b0 1
b0 0
bx /
b10 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
bx '
b0 &
b0 %
b0 $
b0 #
bx "
0!
$end
#2
b0 '
b0 /
b0 "
b0 2
1(
#4
0(
#6
1(
#8
0(
#10
b100 1
b1 -
b10 0
b11 .
b100 #
b100 )
b100 6
b11 $
b11 *
b11 5
b10 %
b10 +
b10 4
b1 &
b1 ,
b1 3
1(
#12
0(
#14
b11 '
b11 /
b100 "
b100 2
1(
#16
0(
#18
b11 .
b1 -
b100 1
b101 0
b101 %
b101 +
b101 4
1(
#20
0(
#22
b1 '
b1 /
b101 "
b101 2
1(
#24
0(
#26
b10 .
b1 -
b111 1
b101 0
b111 $
b111 *
b111 5
1(
#28
0(
#30
b10 '
b10 /
b111 "
b111 2
1(
#32
0(
#34
b11 .
b0 -
b100 1
b1000 0
b11 $
b11 *
b11 5
b1000 &
b1000 ,
b1000 3
1(
#36
0(
#38
b0 '
b0 /
b1000 "
b1000 2
1(
#40
0(
#42
1(
#44
0(
#46
1(
#48
0(
#50
1(
