// Seed: 2007785783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd12,
    parameter id_4 = 32'd90
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5#(.id_6(-1)),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  wire [-1 'b0 : id_4] id_13;
  wire id_14;
  assign id_14 = id_5;
  wire id_15;
  wire id_16;
  reg [-1  -  -1 'b0 : id_2] id_17;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_12,
      id_14
  );
  always_ff id_17 = -1'd0;
endmodule
