designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/BEAGLE_TO_OUTPUTS.vhd}
# Adding file C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\BEAGLE_TO_OUTPUTS.vhd ... Done
addfile {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/testbench_BEAGLE_YO_OUTPUTS.vhd}
# Adding file C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\testbench_BEAGLE_YO_OUTPUTS.vhd ... Done
vlib {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/simulation/work}
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/BEAGLE_TO_OUTPUTS.vhd}
# File: C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\BEAGLE_TO_OUTPUTS.vhd
# Compile Entity "SPI_OUTPUT"
# Compile Architecture "BEHAVIOURAL" of Entity "SPI_OUTPUT"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -dbg -work work {C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/testbench_BEAGLE_YO_OUTPUTS.vhd}
# File: C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\testbench_BEAGLE_YO_OUTPUTS.vhd
# Compile Entity "Test"
# Compile Architecture "behavioural" of Entity "Test"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
entity Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r Test -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6089 kB (elbread=1280 elab2=4651 kernel=157 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Michael Hosanee\Documents\ENEL 500\Git\ENEL_500_Repo\simulation\src\wave.asdb
#  1:48 PM, March 30, 2017
#  Simulation has been initialized
add wave *
# 6 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/simulation/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
run 16 us
# KERNEL: stopped at time: 17 us
run 16 us
# KERNEL: stopped at time: 33 us
run 16 us
# KERNEL: stopped at time: 49 us
run 16 us
# KERNEL: stopped at time: 65 us
run 16 us
# KERNEL: stopped at time: 81 us
