\hypertarget{structALT__SDR__CTL__DRAMTIMING4__s}{}\section{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+C\+T\+L\+\_\+\+D\+R\+A\+M\+T\+I\+M\+I\+N\+G4\+\_\+s Struct Reference}
\label{structALT__SDR__CTL__DRAMTIMING4__s}\index{ALT\_SDR\_CTL\_DRAMTIMING4\_s@{ALT\_SDR\_CTL\_DRAMTIMING4\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING4__s_a056bec456995908a9b334bd46183261b}\label{structALT__SDR__CTL__DRAMTIMING4__s_a056bec456995908a9b334bd46183261b}} 
uint32\+\_\+t {\bfseries selfrfshexit}\+: 10
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING4__s_ae28edda956c2722b7fe5dbe871411d8e}\label{structALT__SDR__CTL__DRAMTIMING4__s_ae28edda956c2722b7fe5dbe871411d8e}} 
uint32\+\_\+t {\bfseries pwrdownexit}\+: 10
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING4__s_a8487d496a8625dc87ddb6f5fc0b325fc}\label{structALT__SDR__CTL__DRAMTIMING4__s_a8487d496a8625dc87ddb6f5fc0b325fc}} 
uint32\+\_\+t {\bfseries minpwrsavecycles}\+: 4
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING4__s_affce0e01a2f5a33002cc432fed9ff9eb}\label{structALT__SDR__CTL__DRAMTIMING4__s_affce0e01a2f5a33002cc432fed9ff9eb}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 8
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__sdr_8h}{alt\+\_\+sdr.\+h}}\end{DoxyCompactItemize}
