// Seed: 4074221641
module module_0;
  assign id_1 = -1'b0 - 1'b0;
  localparam id_2 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    output wire id_1,
    output wor  id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wand id_5,
    input  tri  id_6
);
  assign id_5 = id_0 * id_0;
  wire id_8, id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    inout logic id_9,
    output supply1 id_10,
    input wor id_11
);
  generate
    wire id_13;
    always id_9 <= -1;
    wire id_14;
  endgenerate
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
