728 0.0 0.4 4:08.41
728 5.3 0.4 4:08.46
728 0.0 0.4 4:08.49
728 5.6 0.4 4:08.52
728 5.3 0.4 4:08.57
728 0.0 0.4 4:08.61
728 0.0 0.4 4:08.66
728 5.0 0.4 4:08.72
728 5.0 0.4 4:08.76
728 0.0 0.4 4:08.79
728 0.0 0.4 4:08.84
728 5.6 0.4 4:08.87
728 11.1 0.4 4:08.92
728 5.6 0.4 4:08.95
728 10.5 0.4 4:09.00
728 11.1 0.4 4:09.05
728 0.0 0.4 4:09.08
728 0.0 0.4 4:09.11
728 11.1 0.4 4:09.17
728 5.0 0.4 4:09.20
728 5.6 0.4 4:09.24
728 4.5 0.4 4:09.28
728 5.9 0.4 4:09.32
728 0.0 0.4 4:09.35
728 4.8 0.4 4:09.40
728 5.3 0.4 4:09.44
728 0.0 0.4 4:09.48
728 5.9 0.4 4:09.52
728 5.6 0.4 4:09.55
728 5.3 0.4 4:09.59
728 4.8 0.4 4:09.63
KiB 1523728 avail Mem
728 5.3 0.4 4:09.71
728 5.6 0.4 4:09.76
728 5.6 0.4 4:09.80
728 4.5 0.4 4:09.84
728 5.3 0.4 4:09.88
728 0.0 0.4 4:09.91
728 5.6 0.4 4:09.94
728 5.3 0.4 4:09.98
728 5.3 0.4 4:10.02
728 11.1 0.4 4:10.07
728 5.3 0.4 4:10.10
KiB used, 449144 buff/cache
728 0.0 0.4 4:10.16
728 5.6 0.4 4:10.20
728 5.3 0.4 4:10.23
728 5.6 0.4 4:10.27
728 5.0 0.4 4:10.31
728 4.5 0.4 4:10.35
728 5.6 0.4 4:10.38
728 5.6 0.4 4:10.42
728 5.6 0.4 4:10.46
728 5.6 0.4 4:10.50
728 5.6 0.4 4:10.54
728 5.6 0.4 4:10.58
728 5.9 0.4 4:10.61
728 5.6 0.4 4:10.65
728 10.0 0.4 4:10.70
728 0.0 0.4 4:10.72
728 0.0 0.4 4:10.76
728 5.3 0.4 4:10.81
728 5.6 0.4 4:10.85
728 5.6 0.4 4:10.89
728 10.5 0.4 4:10.93
728 11.1 0.4 4:10.96
728 5.6 0.4 4:10.99
728 5.3 0.4 4:11.03
728 5.0 0.4 4:11.07
728 0.0 0.4 4:11.10
728 0.0 0.4 4:11.16
728 5.0 0.4 4:11.19
728 5.6 0.4 4:11.22
728 0.0 0.4 4:11.26
728 4.8 0.4 4:11.30
728 5.3 0.4 4:11.33
728 5.6 0.4 4:11.38
728 10.0 0.4 4:11.43
728 0.0 0.4 4:11.46
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
728 0.0 0.4 4:11.49
