// Seed: 2663738888
module module_2 (
    output wire id_0,
    output tri1 id_1,
    input uwire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input tri id_7,
    output wor id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input uwire id_13,
    output wor id_14,
    input uwire id_15,
    output wire id_16,
    input tri id_17,
    input supply1 id_18,
    output supply1 id_19,
    input uwire id_20,
    output wor id_21,
    output tri1 id_22,
    input wand id_23,
    input uwire id_24,
    output tri1 id_25,
    input supply1 id_26,
    output wand id_27,
    input wor id_28,
    input supply0 id_29,
    input wand id_30,
    output wor id_31
);
  wire module_0;
  wire id_33;
  wire id_34;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1
    , id_6,
    input supply1 id_2,
    input wire id_3,
    output wor id_4
);
  generate
    case (1)
      1 << id_1: assign id_6 = id_0;
      default:
      assign id_4 = 1;
    endcase
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_6,
      id_2,
      id_6,
      id_6,
      id_3,
      id_4,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_1,
      id_3,
      id_4,
      id_0,
      id_6,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_6,
      id_6,
      id_1,
      id_4,
      id_1,
      id_4,
      id_0,
      id_0,
      id_6,
      id_6
  );
  assign modCall_1.type_17 = 0;
endmodule
