============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 23 2025  10:20:58 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (80 ps) Setup Check with Pin out/q_reg[14]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     667            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     667            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     560                  
      Launch Clock:-       0                  
         Data Path:-     479                  
             Slack:=      80                  

#----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q F     DFFRHQX1LVT      6  8.2    36    50      50    (-,-) 
  g819__5107/Y                          -       AN->Y F     NAND2BX2LVT      3  4.9    28    29      79    (-,-) 
  g818__2398/Y                          -       B->Y  R     NOR2X2LVT        9 14.6    71    44     123    (-,-) 
  sub_103_37_Y_add_102_37_g591__5122/Y  -       B->Y  F     XNOR2X1LVT       3  4.8    23    32     154    (-,-) 
  sub_103_37_Y_add_102_37_g516__2398/Y  -       A1->Y R     OAI222X1LVT      1  2.9    55    32     187    (-,-) 
  sub_103_37_Y_add_102_37_g513__7410/CO -       A->CO R     ADDFX1LVT        3  4.8    27    39     226    (-,-) 
  sub_103_37_Y_add_102_37_g511__2346/Y  -       A0->Y F     AOI31X1LVT       3  4.8    65    44     270    (-,-) 
  sub_103_37_Y_add_102_37_g508__9945/Y  -       B->Y  R     NOR2X1LVT        2  3.5    43    34     304    (-,-) 
  sub_103_37_Y_add_102_37_g502__1881/Y  -       A1->Y F     AOI21X1LVT       5  7.1    65    44     348    (-,-) 
  sub_103_37_Y_add_102_37_g501/Y        -       A->Y  R     INVX1LVT         4  6.3    42    30     377    (-,-) 
  sub_103_37_Y_add_102_37_g494__1617/Y  -       B1->Y F     AOI221X1LVT      1  2.2    38    25     403    (-,-) 
  sub_103_37_Y_add_102_37_g482__1666/Y  -       B->Y  F     XNOR2X1LVT       1  2.1    12    26     429    (-,-) 
  g1063__4733/Y                         -       A0->Y R     AOI22X1LVT       1  2.2    42    24     452    (-,-) 
  g1020__4319/Y                         -       B->Y  F     NAND3X1LVT       1  2.0    33    27     479    (-,-) 
  out/q_reg[14]/D                       <<<     -     F     DFFRHQX1LVT      1    -     -     0     479    (-,-) 
#----------------------------------------------------------------------------------------------------------------

