// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/25/2025 22:57:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ModuloVgaController (
	outRequest,
	CLOCK_50,
	KEY,
	DRAM_DQ,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CS_N,
	DRAM_RAS_N,
	DRAM_WE_N,
	DRAM_CLK,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_DQM,
	outX,
	outY,
	VGA_B,
	VGA_G,
	VGA_R);
output 	outRequest;
input 	CLOCK_50;
input 	[0:0] KEY;
inout 	[15:0] DRAM_DQ;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CS_N;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	DRAM_CLK;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	[1:0] DRAM_DQM;
output 	[9:0] outX;
output 	[9:0] outY;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;

// Design Ports Information
// outRequest	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// outX[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[8]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[3]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outX[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[9]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[6]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outY[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vgaController_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst1|hCount[0]~10_combout ;
wire \KEY[0]~input_o ;
wire \inst1|hCount[0]~11 ;
wire \inst1|hCount[1]~12_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0_combout ;
wire \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \inst2|sdram_controller|Add0~0_combout ;
wire \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \inst2|sdram_controller|Add0~1 ;
wire \inst2|sdram_controller|Add0~2_combout ;
wire \inst2|sdram_controller|refresh_counter~9_combout ;
wire \inst2|sdram_controller|Add0~3 ;
wire \inst2|sdram_controller|Add0~4_combout ;
wire \inst2|sdram_controller|Add0~5 ;
wire \inst2|sdram_controller|Add0~6_combout ;
wire \inst2|sdram_controller|Add0~7 ;
wire \inst2|sdram_controller|Add0~8_combout ;
wire \inst2|sdram_controller|refresh_counter~8_combout ;
wire \inst2|sdram_controller|Add0~9 ;
wire \inst2|sdram_controller|Add0~10_combout ;
wire \inst2|sdram_controller|refresh_counter~6_combout ;
wire \inst2|sdram_controller|Add0~11 ;
wire \inst2|sdram_controller|Add0~12_combout ;
wire \inst2|sdram_controller|refresh_counter~7_combout ;
wire \inst2|sdram_controller|Add0~13 ;
wire \inst2|sdram_controller|Add0~14_combout ;
wire \inst2|sdram_controller|refresh_counter~5_combout ;
wire \inst2|sdram_controller|Add0~15 ;
wire \inst2|sdram_controller|Add0~16_combout ;
wire \inst2|sdram_controller|Add0~17 ;
wire \inst2|sdram_controller|Add0~18_combout ;
wire \inst2|sdram_controller|refresh_counter[9]~13_combout ;
wire \inst2|sdram_controller|Add0~19 ;
wire \inst2|sdram_controller|Add0~20_combout ;
wire \inst2|sdram_controller|refresh_counter~4_combout ;
wire \inst2|sdram_controller|Equal0~1_combout ;
wire \inst2|sdram_controller|Equal0~2_combout ;
wire \inst2|sdram_controller|Equal0~3_combout ;
wire \inst2|sdram_controller|Add0~21 ;
wire \inst2|sdram_controller|Add0~22_combout ;
wire \inst2|sdram_controller|refresh_counter~1_combout ;
wire \inst2|sdram_controller|Add0~23 ;
wire \inst2|sdram_controller|Add0~24_combout ;
wire \inst2|sdram_controller|refresh_counter~3_combout ;
wire \inst2|sdram_controller|Add0~25 ;
wire \inst2|sdram_controller|Add0~26_combout ;
wire \inst2|sdram_controller|refresh_counter~2_combout ;
wire \inst2|sdram_controller|Add0~27 ;
wire \inst2|sdram_controller|Add0~28_combout ;
wire \inst2|sdram_controller|refresh_counter~0_combout ;
wire \inst2|sdram_controller|Equal0~0_combout ;
wire \inst2|sdram_controller|Equal0~4_combout ;
wire \inst2|sdram_controller|Selector10~2_combout ;
wire \inst2|sdram_controller|Selector8~0_combout ;
wire \inst2|sdram_controller|i_state.001~q ;
wire \inst2|sdram_controller|Selector10~3_combout ;
wire \inst2|sdram_controller|i_state.011~q ;
wire \inst2|sdram_controller|Selector6~0_combout ;
wire \inst2|sdram_controller|Selector5~0_combout ;
wire \inst2|sdram_controller|Selector4~0_combout ;
wire \inst2|sdram_controller|Selector4~1_combout ;
wire \inst2|sdram_controller|Selector18~0_combout ;
wire \inst2|sdram_controller|Selector16~0_combout ;
wire \inst2|sdram_controller|Selector16~1_combout ;
wire \inst2|sdram_controller|i_next.010~q ;
wire \inst2|sdram_controller|Selector9~0_combout ;
wire \inst2|sdram_controller|i_state.010~q ;
wire \inst2|sdram_controller|Selector15~0_combout ;
wire \inst2|sdram_controller|Selector15~1_combout ;
wire \inst2|sdram_controller|Selector15~2_combout ;
wire \inst2|sdram_controller|Selector13~1_combout ;
wire \inst2|sdram_controller|Selector13~2_combout ;
wire \inst2|sdram_controller|Selector12~0_combout ;
wire \inst2|sdram_controller|i_next.000~0_combout ;
wire \inst2|sdram_controller|i_next.000~q ;
wire \inst2|sdram_controller|Selector7~0_combout ;
wire \inst2|sdram_controller|i_state.000~q ;
wire \inst2|sdram_controller|Selector13~0_combout ;
wire \inst2|sdram_controller|Selector14~0_combout ;
wire \inst2|sdram_controller|Selector14~1_combout ;
wire \inst2|sdram_controller|Selector18~1_combout ;
wire \inst2|sdram_controller|Selector18~2_combout ;
wire \inst2|sdram_controller|i_next.111~q ;
wire \inst2|sdram_controller|Selector12~1_combout ;
wire \inst2|sdram_controller|i_state.111~q ;
wire \inst2|sdram_controller|WideOr6~0_combout ;
wire \inst2|sdram_controller|Selector17~0_combout ;
wire \inst2|sdram_controller|i_next.101~q ;
wire \inst2|sdram_controller|i_state.101~0_combout ;
wire \inst2|sdram_controller|i_state.101~q ;
wire \inst2|sdram_controller|Selector2~0_combout ;
wire \inst2|sdram_controller|Selector29~0_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~1 ;
wire \inst3|dcfifo_component|auto_generated|op_1~3 ;
wire \inst3|dcfifo_component|auto_generated|op_1~5 ;
wire \inst3|dcfifo_component|auto_generated|op_1~7 ;
wire \inst3|dcfifo_component|auto_generated|op_1~9 ;
wire \inst3|dcfifo_component|auto_generated|op_1~11 ;
wire \inst3|dcfifo_component|auto_generated|op_1~13 ;
wire \inst3|dcfifo_component|auto_generated|op_1~15 ;
wire \inst3|dcfifo_component|auto_generated|op_1~16_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~12_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~10_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~6_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~0_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~2_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~4_combout ;
wire \inst2|master_interface|always2~0_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~8_combout ;
wire \inst2|master_interface|read~0_combout ;
wire \inst3|dcfifo_component|auto_generated|op_1~14_combout ;
wire \inst2|master_interface|read~1_combout ;
wire \inst2|master_interface|Add3~1_cout ;
wire \inst2|master_interface|Add3~3_cout ;
wire \inst2|master_interface|Add3~5 ;
wire \inst2|master_interface|Add3~7 ;
wire \inst2|master_interface|Add3~9 ;
wire \inst2|master_interface|Add3~11 ;
wire \inst2|master_interface|Add3~13 ;
wire \inst2|master_interface|Add3~15 ;
wire \inst2|master_interface|Add3~16_combout ;
wire \inst2|master_interface|Add3~14_combout ;
wire \inst2|master_interface|Add3~6_combout ;
wire \inst2|master_interface|Add3~4_combout ;
wire \inst2|master_interface|Add3~8_combout ;
wire \inst2|master_interface|Add3~10_combout ;
wire \inst2|master_interface|LessThan2~0_combout ;
wire \inst2|master_interface|Add3~12_combout ;
wire \inst2|master_interface|chipselect~2_combout ;
wire \inst2|master_interface|chipselect~3_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~12 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~14 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~16 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~7 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~9 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~1 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~3 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~5 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0_combout ;
wire \inst2|sdram_controller|comb~0_combout ;
wire \inst2|sdram_controller|comb~1_combout ;
wire \inst2|sdram_controller|init_done~0_combout ;
wire \inst2|sdram_controller|init_done~q ;
wire \inst2|sdram_controller|Selector41~2_combout ;
wire \inst2|sdram_controller|Selector41~3_combout ;
wire \inst2|sdram_controller|f_pop~q ;
wire \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ;
wire \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~1 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~3 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~5 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ;
wire \inst2|master_interface|addr_counter[0]~30_combout ;
wire \inst2|master_interface|LessThan1~1_combout ;
wire \inst2|master_interface|LessThan1~2_combout ;
wire \inst2|master_interface|LessThan1~0_combout ;
wire \inst2|master_interface|LessThan1~3_combout ;
wire \inst2|master_interface|LessThan1~4_combout ;
wire \inst2|master_interface|LessThan1~5_combout ;
wire \inst2|master_interface|addr_counter[19]~74 ;
wire \inst2|master_interface|addr_counter[20]~75_combout ;
wire \inst2|master_interface|chipselect~1_combout ;
wire \inst2|master_interface|always2~1_combout ;
wire \inst2|master_interface|always2~2_combout ;
wire \inst2|master_interface|state~7_combout ;
wire \inst2|master_interface|state~13_combout ;
wire \inst2|master_interface|state.READ_REQUEST~q ;
wire \inst2|master_interface|Add1~0_combout ;
wire \inst2|master_interface|Add1~12_combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \inst2|master_interface|init_counter[0]~16_combout ;
wire \inst2|master_interface|init_counter[9]~20_combout ;
wire \inst2|master_interface|init_counter[0]~17 ;
wire \inst2|master_interface|init_counter[1]~18_combout ;
wire \inst2|master_interface|init_counter[1]~19 ;
wire \inst2|master_interface|init_counter[2]~21_combout ;
wire \inst2|master_interface|init_counter[2]~22 ;
wire \inst2|master_interface|init_counter[3]~23_combout ;
wire \inst2|master_interface|init_counter[3]~24 ;
wire \inst2|master_interface|init_counter[4]~25_combout ;
wire \inst2|master_interface|init_counter[4]~26 ;
wire \inst2|master_interface|init_counter[5]~27_combout ;
wire \inst2|master_interface|init_counter[5]~28 ;
wire \inst2|master_interface|init_counter[6]~29_combout ;
wire \inst2|master_interface|init_counter[6]~30 ;
wire \inst2|master_interface|init_counter[7]~31_combout ;
wire \inst2|master_interface|init_counter[7]~32 ;
wire \inst2|master_interface|init_counter[8]~33_combout ;
wire \inst2|master_interface|init_counter[8]~34 ;
wire \inst2|master_interface|init_counter[9]~35_combout ;
wire \inst2|master_interface|init_counter[9]~36 ;
wire \inst2|master_interface|init_counter[10]~37_combout ;
wire \inst2|master_interface|init_counter[10]~38 ;
wire \inst2|master_interface|init_counter[11]~39_combout ;
wire \inst2|master_interface|init_counter[11]~40 ;
wire \inst2|master_interface|init_counter[12]~41_combout ;
wire \inst2|master_interface|init_counter[12]~42 ;
wire \inst2|master_interface|init_counter[13]~43_combout ;
wire \inst2|master_interface|LessThan0~3_combout ;
wire \inst2|master_interface|LessThan0~0_combout ;
wire \inst2|master_interface|LessThan0~1_combout ;
wire \inst2|master_interface|LessThan0~2_combout ;
wire \inst2|master_interface|init_counter[13]~44 ;
wire \inst2|master_interface|init_counter[14]~45_combout ;
wire \inst2|master_interface|init_counter[14]~46 ;
wire \inst2|master_interface|init_counter[15]~47_combout ;
wire \inst2|master_interface|LessThan0~4_combout ;
wire \inst2|master_interface|started~0_combout ;
wire \inst2|master_interface|started~q ;
wire \inst2|master_interface|state~14_combout ;
wire \inst2|master_interface|state.IDLE~q ;
wire \inst2|master_interface|LessThan2~1_combout ;
wire \inst2|master_interface|burst_word_counter[0]~1_combout ;
wire \inst2|master_interface|burst_word_counter[0]~0_combout ;
wire \inst2|master_interface|burst_word_counter[0]~2_combout ;
wire \inst2|master_interface|state~9_combout ;
wire \inst2|master_interface|state~8_combout ;
wire \inst2|master_interface|state~10_combout ;
wire \inst2|master_interface|state~11_combout ;
wire \inst2|master_interface|state~12_combout ;
wire \inst2|master_interface|state.WAIT_DATA~q ;
wire \inst2|master_interface|addr_counter[0]~56_combout ;
wire \inst2|master_interface|addr_counter[20]~76 ;
wire \inst2|master_interface|addr_counter[21]~77_combout ;
wire \inst2|master_interface|addr_counter[21]~78 ;
wire \inst2|master_interface|addr_counter[22]~79_combout ;
wire \inst2|master_interface|addr_counter[22]~80 ;
wire \inst2|master_interface|addr_counter[23]~81_combout ;
wire \inst2|master_interface|addr_counter[23]~82 ;
wire \inst2|master_interface|addr_counter[24]~83_combout ;
wire \inst2|master_interface|addr_counter[24]~84 ;
wire \inst2|master_interface|addr_counter[25]~85_combout ;
wire \inst2|master_interface|addr_counter[25]~86 ;
wire \inst2|master_interface|addr_counter[26]~87_combout ;
wire \inst2|master_interface|addr_counter[26]~88 ;
wire \inst2|master_interface|addr_counter[27]~89_combout ;
wire \inst2|master_interface|addr_counter[27]~90 ;
wire \inst2|master_interface|addr_counter[28]~91_combout ;
wire \inst2|master_interface|addr_counter[28]~92 ;
wire \inst2|master_interface|addr_counter[29]~93_combout ;
wire \inst2|master_interface|addr_counter[0]~54_combout ;
wire \inst2|master_interface|addr_counter[0]~53_combout ;
wire \inst2|master_interface|addr_counter[0]~52_combout ;
wire \inst2|master_interface|addr_counter[0]~55_combout ;
wire \inst2|master_interface|addr_counter[0]~31 ;
wire \inst2|master_interface|addr_counter[1]~32_combout ;
wire \inst2|master_interface|addr_counter[1]~33 ;
wire \inst2|master_interface|addr_counter[2]~34_combout ;
wire \inst2|master_interface|addr_counter[2]~35 ;
wire \inst2|master_interface|addr_counter[3]~36_combout ;
wire \inst2|master_interface|addr_counter[3]~37 ;
wire \inst2|master_interface|addr_counter[4]~38_combout ;
wire \inst2|master_interface|addr_counter[4]~39 ;
wire \inst2|master_interface|addr_counter[5]~40_combout ;
wire \inst2|master_interface|addr_counter[5]~41 ;
wire \inst2|master_interface|addr_counter[6]~42_combout ;
wire \inst2|master_interface|addr_counter[6]~43 ;
wire \inst2|master_interface|addr_counter[7]~44_combout ;
wire \inst2|master_interface|addr_counter[7]~45 ;
wire \inst2|master_interface|addr_counter[8]~46_combout ;
wire \inst2|master_interface|addr_counter[8]~47 ;
wire \inst2|master_interface|addr_counter[9]~48_combout ;
wire \inst2|master_interface|addr_counter[9]~49 ;
wire \inst2|master_interface|addr_counter[10]~50_combout ;
wire \inst2|master_interface|addr_counter[10]~51 ;
wire \inst2|master_interface|addr_counter[11]~57_combout ;
wire \inst2|master_interface|addr_counter[11]~58 ;
wire \inst2|master_interface|addr_counter[12]~59_combout ;
wire \inst2|master_interface|addr_counter[12]~60 ;
wire \inst2|master_interface|addr_counter[13]~61_combout ;
wire \inst2|master_interface|addr_counter[13]~62 ;
wire \inst2|master_interface|addr_counter[14]~63_combout ;
wire \inst2|master_interface|addr_counter[14]~64 ;
wire \inst2|master_interface|addr_counter[15]~65_combout ;
wire \inst2|master_interface|addr_counter[15]~66 ;
wire \inst2|master_interface|addr_counter[16]~67_combout ;
wire \inst2|master_interface|addr_counter[16]~68 ;
wire \inst2|master_interface|addr_counter[17]~69_combout ;
wire \inst2|master_interface|addr_counter[17]~70 ;
wire \inst2|master_interface|addr_counter[18]~71_combout ;
wire \inst2|master_interface|addr_counter[18]~72 ;
wire \inst2|master_interface|addr_counter[19]~73_combout ;
wire \inst2|master_interface|address[20]~22_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16_combout ;
wire \inst2|master_interface|address[15]~5_combout ;
wire \inst2|master_interface|address[13]~3_combout ;
wire \inst2|master_interface|address[12]~2_combout ;
wire \inst2|master_interface|address[9]~11_combout ;
wire \inst2|master_interface|address[8]~12_combout ;
wire \inst2|master_interface|address[6]~14_combout ;
wire \inst2|master_interface|address[5]~15_combout ;
wire \inst2|master_interface|address[4]~16_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25_combout ;
wire \inst2|master_interface|address[1]~19_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~26 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27_combout ;
wire \inst2|master_interface|address[2]~18_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~28 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29_combout ;
wire \inst2|master_interface|address[3]~17_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~30 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~32 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~34 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~36 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37_combout ;
wire \inst2|master_interface|address[7]~13_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~38 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~40 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~42 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43_combout ;
wire \inst2|master_interface|address[10]~10_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~44 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45_combout ;
wire \inst2|master_interface|address[11]~0_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~46 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~49 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~51 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52_combout ;
wire \inst2|master_interface|address[14]~4_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~53 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~55 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56_combout ;
wire \inst2|master_interface|address[16]~24_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~57 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58_combout ;
wire \inst2|master_interface|address[17]~6_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~59 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60_combout ;
wire \inst2|master_interface|address[18]~23_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~61 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62_combout ;
wire \inst2|master_interface|address[19]~7_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~63 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~3 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~7 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~11 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~15 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~19 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~23 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~27 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~31 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~35 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~39 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout ;
wire \inst2|sdram_controller|active_addr[19]~feeder_combout ;
wire \inst2|sdram_controller|active_addr[23]~0_combout ;
wire \inst2|sdram_controller|pending~12_combout ;
wire \inst2|sdram_controller|active_addr[23]~1_combout ;
wire \inst2|sdram_controller|active_addr[23]~2_combout ;
wire \inst2|master_interface|address[21]~8_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~65 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout ;
wire \inst2|sdram_controller|active_addr[20]~feeder_combout ;
wire \inst2|sdram_controller|pending~8_combout ;
wire \inst2|sdram_controller|active_cs_n~0_combout ;
wire \inst2|sdram_controller|active_cs_n~1_combout ;
wire \inst2|sdram_controller|active_cs_n~q ;
wire \inst2|master_interface|address[23]~9_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~67 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68_combout ;
wire \inst2|master_interface|address[22]~21_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~69 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~43 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~47 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116_combout ;
wire \inst2|master_interface|address[24]~20_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~71 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout ;
wire \inst2|sdram_controller|active_addr[22]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12_combout ;
wire \inst2|sdram_controller|pending~9_combout ;
wire \inst2|sdram_controller|pending~10_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout ;
wire \inst2|sdram_controller|active_addr[18]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout ;
wire \inst2|sdram_controller|active_addr[17]~feeder_combout ;
wire \inst2|sdram_controller|pending~7_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50_combout ;
wire \inst2|master_interface|address[25]~1_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11_combout ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~73 ;
wire \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout ;
wire \inst2|sdram_controller|pending~2_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout ;
wire \inst2|sdram_controller|active_addr[16]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout ;
wire \inst2|sdram_controller|active_addr[15]~feeder_combout ;
wire \inst2|sdram_controller|pending~5_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout ;
wire \inst2|sdram_controller|active_addr[13]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout ;
wire \inst2|sdram_controller|active_addr[14]~feeder_combout ;
wire \inst2|sdram_controller|pending~4_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout ;
wire \inst2|sdram_controller|active_addr[11]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3_combout ;
wire \inst2|sdram_controller|pending~3_combout ;
wire \inst2|sdram_controller|pending~6_combout ;
wire \inst2|sdram_controller|pending~11_combout ;
wire \inst2|sdram_controller|f_select~combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ;
wire \inst2|master_interface|chipselect~0_combout ;
wire \inst2|master_interface|chipselect~4_combout ;
wire \inst2|master_interface|chipselect~5_combout ;
wire \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ;
wire \inst2|sdram_controller|Selector32~0_combout ;
wire \inst2|sdram_controller|m_state.100000000~q ;
wire \inst2|sdram_controller|Selector29~1_combout ;
wire \inst2|sdram_controller|Selector29~2_combout ;
wire \inst2|sdram_controller|m_state.000100000~q ;
wire \inst2|sdram_controller|Selector37~2_combout ;
wire \inst2|sdram_controller|Selector37~0_combout ;
wire \inst2|sdram_controller|Selector30~2_combout ;
wire \inst2|sdram_controller|Selector30~3_combout ;
wire \inst2|sdram_controller|m_state.001000000~q ;
wire \inst2|sdram_controller|m_next~19_combout ;
wire \inst2|sdram_controller|Selector37~1_combout ;
wire \inst2|sdram_controller|Selector37~3_combout ;
wire \inst2|sdram_controller|Selector37~4_combout ;
wire \inst2|sdram_controller|LessThan1~0_combout ;
wire \inst2|sdram_controller|Selector39~1_combout ;
wire \inst2|sdram_controller|Selector33~1_combout ;
wire \inst2|sdram_controller|Selector39~0_combout ;
wire \inst2|sdram_controller|Selector34~0_combout ;
wire \inst2|sdram_controller|Selector33~3_combout ;
wire \inst2|sdram_controller|Selector39~2_combout ;
wire \inst2|sdram_controller|Selector93~5_combout ;
wire \inst2|sdram_controller|Selector38~4_combout ;
wire \inst2|sdram_controller|Selector38~3_combout ;
wire \inst2|sdram_controller|Selector36~0_combout ;
wire \inst2|sdram_controller|Selector36~1_combout ;
wire \inst2|sdram_controller|m_next.010000000~q ;
wire \inst2|sdram_controller|Selector31~0_combout ;
wire \inst2|sdram_controller|m_state.010000000~q ;
wire \inst2|sdram_controller|m_state.000000010~q ;
wire \inst2|sdram_controller|Selector38~2_combout ;
wire \inst2|sdram_controller|Selector26~1_combout ;
wire \inst2|sdram_controller|Selector26~0_combout ;
wire \inst2|sdram_controller|Selector26~2_combout ;
wire \inst2|sdram_controller|m_state.000000100~q ;
wire \inst2|sdram_controller|Selector24~0_combout ;
wire \inst2|sdram_controller|Selector24~1_combout ;
wire \inst2|sdram_controller|Selector33~0_combout ;
wire \inst2|sdram_controller|Selector33~2_combout ;
wire \inst2|sdram_controller|Selector33~4_combout ;
wire \inst2|sdram_controller|m_next.000000001~q ;
wire \inst2|sdram_controller|Selector24~2_combout ;
wire \inst2|sdram_controller|m_state.000000001~q ;
wire \inst2|sdram_controller|Selector23~0_combout ;
wire \inst2|sdram_controller|ack_refresh_request~q ;
wire \inst2|sdram_controller|refresh_request~0_combout ;
wire \inst2|sdram_controller|refresh_request~q ;
wire \inst2|sdram_controller|Selector27~0_combout ;
wire \inst2|sdram_controller|Selector41~4_combout ;
wire \inst2|sdram_controller|Selector34~1_combout ;
wire \inst2|sdram_controller|Selector34~2_combout ;
wire \inst2|sdram_controller|m_next.000001000~q ;
wire \inst2|sdram_controller|Selector27~1_combout ;
wire \inst2|sdram_controller|m_state.000001000~q ;
wire \inst2|sdram_controller|WideOr9~0_combout ;
wire \inst2|sdram_controller|Selector21~0_combout ;
wire \inst2|sdram_controller|Selector21~1_combout ;
wire \inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q ;
wire \inst2|sdram_controller|Selector3~0_combout ;
wire \inst2|sdram_controller|Selector22~0_combout ;
wire \inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q ;
wire \inst2|sdram_controller|Selector1~0_combout ;
wire \inst2|sdram_controller|WideOr8~0_combout ;
wire \inst2|sdram_controller|Selector20~0_combout ;
wire \inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ;
wire \inst2|sdram_controller|Equal4~0_combout ;
wire \inst2|sdram_controller|za_valid~q ;
wire \inst2|master_interface|Add1~1 ;
wire \inst2|master_interface|Add1~2_combout ;
wire \inst2|master_interface|Add1~13_combout ;
wire \inst2|master_interface|Add1~3 ;
wire \inst2|master_interface|Add1~4_combout ;
wire \inst2|master_interface|Add1~14_combout ;
wire \inst2|master_interface|Add1~5 ;
wire \inst2|master_interface|Add1~6_combout ;
wire \inst2|master_interface|Add1~8_combout ;
wire \inst2|master_interface|Add1~7 ;
wire \inst2|master_interface|Add1~9_combout ;
wire \inst2|master_interface|Add1~11_combout ;
wire \inst2|master_interface|state~6_combout ;
wire \inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \inst1|vCount[0]~10_combout ;
wire \inst1|vCount[0]~12_combout ;
wire \inst1|vCount[0]~11 ;
wire \inst1|vCount[1]~13_combout ;
wire \inst1|vCount[1]~14 ;
wire \inst1|vCount[2]~15_combout ;
wire \inst1|vCount[2]~16 ;
wire \inst1|vCount[3]~17_combout ;
wire \inst1|vCount[3]~18 ;
wire \inst1|vCount[4]~20 ;
wire \inst1|vCount[5]~21_combout ;
wire \inst1|vCount[5]~22 ;
wire \inst1|vCount[6]~23_combout ;
wire \inst1|vCount[6]~24 ;
wire \inst1|vCount[7]~25_combout ;
wire \inst1|vCount[7]~26 ;
wire \inst1|vCount[8]~27_combout ;
wire \inst1|LessThan3~1_combout ;
wire \inst1|vCount[8]~28 ;
wire \inst1|vCount[9]~29_combout ;
wire \inst1|LessThan3~0_combout ;
wire \inst1|LessThan7~0_combout ;
wire \inst1|LessThan7~1_combout ;
wire \inst1|LessThan4~1_combout ;
wire \inst1|LessThan4~2_combout ;
wire \inst1|hCount[6]~25 ;
wire \inst1|hCount[7]~26_combout ;
wire \inst1|hCount[7]~27 ;
wire \inst1|hCount[8]~28_combout ;
wire \inst1|hCount[8]~29 ;
wire \inst1|hCount[9]~30_combout ;
wire \inst4|fifo_rd_en~6_combout ;
wire \inst1|LessThan4~0_combout ;
wire \inst4|fifo_rd_en~2_combout ;
wire \inst4|fifo_rd_en~3_combout ;
wire \inst4|fifo_rd_en~4_combout ;
wire \inst4|fifo_rd_en~5_combout ;
wire \inst4|fifo_rd_en~q ;
wire \inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder_combout ;
wire \inst1|always0~1_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout ;
wire \inst1|always0~0_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder_combout ;
wire \inst1|always0~3_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout ;
wire \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout ;
wire \inst1|always0~2_combout ;
wire \inst1|always0~4_combout ;
wire \inst1|always0~5_combout ;
wire \inst1|started~0_combout ;
wire \inst1|started~q ;
wire \inst1|hCount[0]~23_combout ;
wire \inst1|hCount[1]~13 ;
wire \inst1|hCount[2]~14_combout ;
wire \inst1|hCount[2]~15 ;
wire \inst1|hCount[3]~16_combout ;
wire \inst1|hCount[3]~17 ;
wire \inst1|hCount[4]~18_combout ;
wire \inst1|hCount[4]~19 ;
wire \inst1|hCount[5]~20_combout ;
wire \inst1|hCount[5]~21 ;
wire \inst1|hCount[6]~24_combout ;
wire \inst1|LessThan2~1_combout ;
wire \inst1|hCount[0]~22_combout ;
wire \inst1|hs~0_combout ;
wire \inst1|hs~1_combout ;
wire \inst1|hs~2_combout ;
wire \inst1|LessThan2~0_combout ;
wire \inst1|hs~3_combout ;
wire \inst1|hs~_Duplicate_1feeder_combout ;
wire \inst1|hs~_Duplicate_1_q ;
wire \inst1|hs~clkctrl_outclk ;
wire \inst1|vCount[4]~19_combout ;
wire \inst1|LessThan3~2_combout ;
wire \inst1|outRequest~0_combout ;
wire \inst1|outRequest~combout ;
wire \inst1|hs~q ;
wire \inst1|vs~_Duplicate_1_q ;
wire \inst1|vs~0_combout ;
wire \inst1|vs~1_combout ;
wire \inst1|vs~2_combout ;
wire \inst1|vs~q ;
wire \inst1|vgaBlankN~0_combout ;
wire \inst2|sdram_controller|Selector19~2_combout ;
wire \inst2|sdram_controller|Selector19~1_combout ;
wire \inst2|sdram_controller|Selector0~0_combout ;
wire \inst2|sdram_controller|Selector19~0_combout ;
wire \inst2|sdram_controller|Selector19~3_combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK_outclk ;
wire \inst2|sdram_controller|Selector86~0_combout ;
wire \inst2|sdram_controller|Selector86~1_combout ;
wire \inst2|sdram_controller|Selector93~0_combout ;
wire \inst2|sdram_controller|Selector93~1_combout ;
wire \inst2|sdram_controller|Selector87~0_combout ;
wire \inst2|sdram_controller|Selector87~1_combout ;
wire \inst2|sdram_controller|Selector88~0_combout ;
wire \inst2|sdram_controller|Selector88~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15_combout ;
wire \inst2|sdram_controller|m_addr[0]~0_combout ;
wire \inst2|sdram_controller|Selector89~0_combout ;
wire \inst2|sdram_controller|Selector89~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16_combout ;
wire \inst2|sdram_controller|Selector90~0_combout ;
wire \inst2|sdram_controller|Selector90~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17_combout ;
wire \inst2|sdram_controller|Selector91~0_combout ;
wire \inst2|sdram_controller|Selector91~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18_combout ;
wire \inst2|sdram_controller|Selector92~0_combout ;
wire \inst2|sdram_controller|Selector92~1_combout ;
wire \inst2|sdram_controller|Selector93~3_combout ;
wire \inst2|sdram_controller|m_addr[5]~_Duplicate_1_q ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19_combout ;
wire \inst2|sdram_controller|Selector93~2_combout ;
wire \inst2|sdram_controller|Selector93~4_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20_combout ;
wire \inst2|sdram_controller|Selector94~0_combout ;
wire \inst2|sdram_controller|Selector94~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21_combout ;
wire \inst2|sdram_controller|Selector95~0_combout ;
wire \inst2|sdram_controller|Selector95~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22_combout ;
wire \inst2|sdram_controller|Selector96~0_combout ;
wire \inst2|sdram_controller|Selector96~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23_combout ;
wire \inst2|sdram_controller|Selector97~0_combout ;
wire \inst2|sdram_controller|Selector97~1_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout ;
wire \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24_combout ;
wire \inst2|sdram_controller|Selector98~0_combout ;
wire \inst2|sdram_controller|Selector98~1_combout ;
wire \inst2|sdram_controller|Selector99~0_combout ;
wire \inst2|sdram_controller|WideOr16~0_combout ;
wire \inst2|sdram_controller|Selector100~0_combout ;
wire \inst1|Add0~1 ;
wire \inst1|Add0~3 ;
wire \inst1|Add0~5 ;
wire \inst1|Add0~7 ;
wire \inst1|Add0~8_combout ;
wire \inst1|Add0~10_combout ;
wire \inst1|Add0~6_combout ;
wire \inst1|Add0~11_combout ;
wire \inst1|Add0~4_combout ;
wire \inst1|Add0~12_combout ;
wire \inst1|Add0~2_combout ;
wire \inst1|Add0~13_combout ;
wire \inst1|Add0~0_combout ;
wire \inst1|Add0~14_combout ;
wire \inst1|outX[4]~0_combout ;
wire \inst1|outX[3]~1_combout ;
wire \inst1|outX[2]~2_combout ;
wire \inst1|outX[1]~3_combout ;
wire \inst1|outX[0]~4_combout ;
wire \inst1|Add1~1 ;
wire \inst1|Add1~3 ;
wire \inst1|Add1~5 ;
wire \inst1|Add1~7 ;
wire \inst1|Add1~9 ;
wire \inst1|Add1~11 ;
wire \inst1|Add1~13 ;
wire \inst1|Add1~15 ;
wire \inst1|Add1~17 ;
wire \inst1|Add1~18_combout ;
wire \inst1|Add1~20_combout ;
wire \inst1|Add1~16_combout ;
wire \inst1|Add1~21_combout ;
wire \inst1|Add1~14_combout ;
wire \inst1|Add1~22_combout ;
wire \inst1|Add1~12_combout ;
wire \inst1|Add1~23_combout ;
wire \inst1|Add1~10_combout ;
wire \inst1|Add1~24_combout ;
wire \inst1|Add1~8_combout ;
wire \inst1|Add1~25_combout ;
wire \inst1|Add1~6_combout ;
wire \inst1|Add1~26_combout ;
wire \inst1|Add1~4_combout ;
wire \inst1|Add1~27_combout ;
wire \inst1|Add1~2_combout ;
wire \inst1|Add1~28_combout ;
wire \inst1|Add1~0_combout ;
wire \inst1|Add1~29_combout ;
wire \DRAM_DQ[0]~input_o ;
wire \inst2|master_interface|data_d~4_combout ;
wire \inst2|master_interface|Selector16~0_combout ;
wire \inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ;
wire \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \DRAM_DQ[1]~input_o ;
wire \inst2|master_interface|data_d~3_combout ;
wire \inst2|master_interface|Selector15~0_combout ;
wire \DRAM_DQ[2]~input_o ;
wire \inst2|master_interface|data_d~2_combout ;
wire \inst2|master_interface|Selector14~0_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \inst2|master_interface|data_d~1_combout ;
wire \inst2|master_interface|Selector10~0_combout ;
wire \DRAM_DQ[4]~input_o ;
wire \inst2|master_interface|data_d~0_combout ;
wire \inst2|master_interface|Selector9~0_combout ;
wire \DRAM_DQ[5]~input_o ;
wire \inst2|master_interface|data_d~10_combout ;
wire \inst2|master_interface|data_d[5]~feeder_combout ;
wire \inst2|master_interface|Selector8~0_combout ;
wire \DRAM_DQ[6]~input_o ;
wire \inst2|master_interface|data_d~9_combout ;
wire \inst2|master_interface|Selector7~0_combout ;
wire \DRAM_DQ[7]~input_o ;
wire \inst2|master_interface|data_d~8_combout ;
wire \inst2|master_interface|Selector6~0_combout ;
wire \DRAM_DQ[8]~input_o ;
wire \inst2|master_interface|data_d~7_combout ;
wire \inst2|master_interface|Selector0~0_combout ;
wire \DRAM_DQ[9]~input_o ;
wire \inst2|master_interface|data_d~6_combout ;
wire \inst2|master_interface|Selector17~0_combout ;
wire \DRAM_DQ[10]~input_o ;
wire \inst2|master_interface|data_d~5_combout ;
wire \inst2|master_interface|Selector18~0_combout ;
wire \DRAM_DQ[11]~input_o ;
wire \inst2|master_interface|data_d~15_combout ;
wire \inst2|master_interface|Selector19~0_combout ;
wire \DRAM_DQ[12]~input_o ;
wire \inst2|master_interface|data_d~14_combout ;
wire \inst2|master_interface|Selector20~0_combout ;
wire \DRAM_DQ[13]~input_o ;
wire \inst2|master_interface|data_d~13_combout ;
wire \inst2|master_interface|Selector21~0_combout ;
wire \DRAM_DQ[14]~input_o ;
wire \inst2|master_interface|data_d~12_combout ;
wire \inst2|master_interface|Selector22~0_combout ;
wire \DRAM_DQ[15]~input_o ;
wire \inst2|master_interface|data_d~11_combout ;
wire \inst2|master_interface|Selector23~0_combout ;
wire \inst1|outBlue[7]~0_combout ;
wire \inst1|outBlue[6]~1_combout ;
wire \inst1|outBlue[5]~2_combout ;
wire \inst1|outBlue[4]~3_combout ;
wire \inst1|outBlue[3]~4_combout ;
wire \inst1|outGreen[7]~0_combout ;
wire \inst1|outGreen[6]~1_combout ;
wire \inst1|outGreen[5]~2_combout ;
wire \inst1|outGreen[4]~3_combout ;
wire \inst1|outGreen[3]~4_combout ;
wire \inst1|outGreen[2]~5_combout ;
wire \inst1|outRed[7]~0_combout ;
wire \inst1|outRed[6]~1_combout ;
wire \inst1|outRed[5]~2_combout ;
wire \inst1|outRed[4]~3_combout ;
wire \inst1|outRed[3]~4_combout ;
wire [12:0] \inst2|sdram_controller|m_addr ;
wire [29:0] \inst2|master_interface|addr_counter ;
wire [9:0] \inst3|dcfifo_component|auto_generated|rdptr_g ;
wire [43:0] \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 ;
wire [9:0] \inst1|vCount ;
wire [9:0] \inst1|hCount ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [6:0] \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter ;
wire [15:0] \inst3|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [3:0] \inst2|sdram_controller|m_cmd ;
wire [4:0] \inst2|master_interface|burst_word_counter ;
wire [15:0] \inst2|master_interface|exportdata ;
wire [1:0] \inst2|sdram_controller|rd_valid ;
wire [29:0] \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register ;
wire [6:0] \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint ;
wire [14:0] \inst2|sdram_controller|refresh_counter ;
wire [15:0] \inst2|master_interface|init_counter ;
wire [1:0] \inst2|sdram_controller|m_bank ;
wire [3:0] \inst2|sdram_controller|i_cmd ;
wire [9:0] \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a ;
wire [8:0] \inst3|dcfifo_component|auto_generated|ram_address_b ;
wire [1:0] \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries ;
wire [24:0] \inst2|sdram_controller|active_addr ;
wire [9:0] \inst3|dcfifo_component|auto_generated|wrptr_g ;
wire [43:0] \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 ;
wire [12:0] \inst2|sdram_controller|i_addr ;
wire [9:0] \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a ;
wire [29:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly ;
wire [0:0] \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [9:0] \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a ;
wire [8:0] \inst3|dcfifo_component|auto_generated|ram_address_a ;
wire [15:0] \inst2|master_interface|data_d ;
wire [2:0] \inst2|sdram_controller|m_count ;
wire [0:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg ;
wire [7:0] \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [9:0] \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a ;
wire [9:0] \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a ;
wire [0:0] \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire ;
wire [9:0] \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a ;
wire [2:0] \inst2|sdram_controller|i_count ;
wire [29:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg ;
wire [5:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg ;
wire [5:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg ;
wire [5:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg ;
wire [5:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg ;
wire [9:0] \inst3|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [15:0] \inst2|sdram_controller|za_data ;
wire [2:0] \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [2:0] \inst2|sdram_controller|i_refs ;
wire [2:0] \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [29:0] \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [0];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [1];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [2];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [3];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [4];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [5];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [6];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [7];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [8];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [9];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [10];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [11];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [12];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [13];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [14];
assign \inst3|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \outRequest~output (
	.i(\inst1|outRequest~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outRequest),
	.obar());
// synopsys translate_off
defparam \outRequest~output .bus_hold = "false";
defparam \outRequest~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\inst1|hs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\inst1|vs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(!\inst1|vgaBlankN~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(!\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(\inst2|sdram_controller|m_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(\inst2|sdram_controller|m_cmd [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(\inst2|sdram_controller|m_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(\inst2|sdram_controller|m_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(\inst2|sdram_controller|m_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(\inst2|sdram_controller|m_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(\inst2|sdram_controller|m_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\inst2|sdram_controller|m_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(\inst2|sdram_controller|m_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(\inst2|sdram_controller|m_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(\inst2|sdram_controller|m_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\inst2|sdram_controller|m_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\inst2|sdram_controller|m_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(\inst2|sdram_controller|m_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\inst2|sdram_controller|m_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\inst2|sdram_controller|m_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\inst2|sdram_controller|m_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(\inst2|sdram_controller|m_bank [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(\inst2|sdram_controller|m_bank [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \outX[9]~output (
	.i(\inst1|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[9]),
	.obar());
// synopsys translate_off
defparam \outX[9]~output .bus_hold = "false";
defparam \outX[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \outX[8]~output (
	.i(\inst1|Add0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[8]),
	.obar());
// synopsys translate_off
defparam \outX[8]~output .bus_hold = "false";
defparam \outX[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \outX[7]~output (
	.i(\inst1|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[7]),
	.obar());
// synopsys translate_off
defparam \outX[7]~output .bus_hold = "false";
defparam \outX[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \outX[6]~output (
	.i(\inst1|Add0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[6]),
	.obar());
// synopsys translate_off
defparam \outX[6]~output .bus_hold = "false";
defparam \outX[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \outX[5]~output (
	.i(\inst1|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[5]),
	.obar());
// synopsys translate_off
defparam \outX[5]~output .bus_hold = "false";
defparam \outX[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \outX[4]~output (
	.i(\inst1|outX[4]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[4]),
	.obar());
// synopsys translate_off
defparam \outX[4]~output .bus_hold = "false";
defparam \outX[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \outX[3]~output (
	.i(\inst1|outX[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[3]),
	.obar());
// synopsys translate_off
defparam \outX[3]~output .bus_hold = "false";
defparam \outX[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \outX[2]~output (
	.i(\inst1|outX[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[2]),
	.obar());
// synopsys translate_off
defparam \outX[2]~output .bus_hold = "false";
defparam \outX[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \outX[1]~output (
	.i(\inst1|outX[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[1]),
	.obar());
// synopsys translate_off
defparam \outX[1]~output .bus_hold = "false";
defparam \outX[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \outX[0]~output (
	.i(\inst1|outX[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outX[0]),
	.obar());
// synopsys translate_off
defparam \outX[0]~output .bus_hold = "false";
defparam \outX[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \outY[9]~output (
	.i(\inst1|Add1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[9]),
	.obar());
// synopsys translate_off
defparam \outY[9]~output .bus_hold = "false";
defparam \outY[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \outY[8]~output (
	.i(\inst1|Add1~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[8]),
	.obar());
// synopsys translate_off
defparam \outY[8]~output .bus_hold = "false";
defparam \outY[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \outY[7]~output (
	.i(\inst1|Add1~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[7]),
	.obar());
// synopsys translate_off
defparam \outY[7]~output .bus_hold = "false";
defparam \outY[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \outY[6]~output (
	.i(\inst1|Add1~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[6]),
	.obar());
// synopsys translate_off
defparam \outY[6]~output .bus_hold = "false";
defparam \outY[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \outY[5]~output (
	.i(\inst1|Add1~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[5]),
	.obar());
// synopsys translate_off
defparam \outY[5]~output .bus_hold = "false";
defparam \outY[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \outY[4]~output (
	.i(\inst1|Add1~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[4]),
	.obar());
// synopsys translate_off
defparam \outY[4]~output .bus_hold = "false";
defparam \outY[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \outY[3]~output (
	.i(\inst1|Add1~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[3]),
	.obar());
// synopsys translate_off
defparam \outY[3]~output .bus_hold = "false";
defparam \outY[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \outY[2]~output (
	.i(\inst1|Add1~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[2]),
	.obar());
// synopsys translate_off
defparam \outY[2]~output .bus_hold = "false";
defparam \outY[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \outY[1]~output (
	.i(\inst1|Add1~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[1]),
	.obar());
// synopsys translate_off
defparam \outY[1]~output .bus_hold = "false";
defparam \outY[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \outY[0]~output (
	.i(\inst1|Add1~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(outY[0]),
	.obar());
// synopsys translate_off
defparam \outY[0]~output .bus_hold = "false";
defparam \outY[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\inst1|outBlue[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\inst1|outBlue[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\inst1|outBlue[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\inst1|outBlue[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\inst1|outBlue[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\inst1|outBlue[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\inst1|outBlue[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\inst1|outBlue[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\inst1|outGreen[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\inst1|outGreen[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\inst1|outGreen[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\inst1|outGreen[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\inst1|outGreen[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\inst1|outGreen[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\inst1|outGreen[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\inst1|outGreen[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\inst1|outRed[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\inst1|outRed[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\inst1|outRed[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\inst1|outRed[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\inst1|outRed[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\inst1|outRed[7]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\inst1|outRed[6]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\inst1|outRed[5]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 3;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 2;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 2;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 4;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 10;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 2;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 10;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 4;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "-3000";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 2;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m = 10;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 2;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 4;
defparam \inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N8
cycloneive_lcell_comb \inst1|hCount[0]~10 (
// Equation(s):
// \inst1|hCount[0]~10_combout  = \inst1|hCount [0] $ (VCC)
// \inst1|hCount[0]~11  = CARRY(\inst1|hCount [0])

	.dataa(gnd),
	.datab(\inst1|hCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|hCount[0]~10_combout ),
	.cout(\inst1|hCount[0]~11 ));
// synopsys translate_off
defparam \inst1|hCount[0]~10 .lut_mask = 16'h33CC;
defparam \inst1|hCount[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N10
cycloneive_lcell_comb \inst1|hCount[1]~12 (
// Equation(s):
// \inst1|hCount[1]~12_combout  = (\inst1|hCount [1] & (!\inst1|hCount[0]~11 )) # (!\inst1|hCount [1] & ((\inst1|hCount[0]~11 ) # (GND)))
// \inst1|hCount[1]~13  = CARRY((!\inst1|hCount[0]~11 ) # (!\inst1|hCount [1]))

	.dataa(\inst1|hCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[0]~11 ),
	.combout(\inst1|hCount[1]~12_combout ),
	.cout(\inst1|hCount[1]~13 ));
// synopsys translate_off
defparam \inst1|hCount[1]~12 .lut_mask = 16'h5A5F;
defparam \inst1|hCount[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & !\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0010;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N1
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N31
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0500;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h3CF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N17
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N17
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hA5F0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N23
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N13
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N23
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0 .lut_mask = 16'h0040;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N13
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[2]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0100;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h5AF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N29
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N13
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N25
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N5
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N13
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N15
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N15
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N1
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g [7] & (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g [6] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6])))) # (!\inst3|dcfifo_component|auto_generated|wrptr_g [7] & (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] 
// & (\inst3|dcfifo_component|auto_generated|wrptr_g [6] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h8421;
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N21
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N15
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N7
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N9
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N17
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N31
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N19
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g [4] & (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g [5] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])))) # (!\inst3|dcfifo_component|auto_generated|wrptr_g [4] & (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4] 
// & (\inst3|dcfifo_component|auto_generated|wrptr_g [5] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h8421;
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N3
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N3
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [3]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N9
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout  = (\inst3|dcfifo_component|auto_generated|wrptr_g [3] & (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g [2] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2])))) # (!\inst3|dcfifo_component|auto_generated|wrptr_g [3] & (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] 
// & (\inst3|dcfifo_component|auto_generated|wrptr_g [2] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h8421;
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N17
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N11
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N9
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N27
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N21
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N19
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N29
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout  = (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & (\inst3|dcfifo_component|auto_generated|wrptr_g [0] & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1])))) # (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] & (!\inst3|dcfifo_component|auto_generated|wrptr_g [0] 
// & (\inst3|dcfifo_component|auto_generated|wrptr_g [1] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]))))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h9009;
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout  = (\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout  & (\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout  & 
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h8000;
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N25
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0300;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h5AF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N25
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N5
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N27
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N11
dffeas \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [8] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8])

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0 .lut_mask = 16'h55AA;
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = ((\inst3|dcfifo_component|auto_generated|wrptr_g [9] $ (!\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])) # 
// (!\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0_combout )) # (!\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout )

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.datad(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hB7FF;
defparam \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N2
cycloneive_lcell_comb \inst2|sdram_controller|Add0~0 (
// Equation(s):
// \inst2|sdram_controller|Add0~0_combout  = \inst2|sdram_controller|refresh_counter [0] $ (VCC)
// \inst2|sdram_controller|Add0~1  = CARRY(\inst2|sdram_controller|refresh_counter [0])

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Add0~0_combout ),
	.cout(\inst2|sdram_controller|Add0~1 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~0 .lut_mask = 16'h33CC;
defparam \inst2|sdram_controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X4_Y23_N3
dffeas \inst2|sdram_controller|refresh_counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N4
cycloneive_lcell_comb \inst2|sdram_controller|Add0~2 (
// Equation(s):
// \inst2|sdram_controller|Add0~2_combout  = (\inst2|sdram_controller|refresh_counter [1] & (\inst2|sdram_controller|Add0~1  & VCC)) # (!\inst2|sdram_controller|refresh_counter [1] & (!\inst2|sdram_controller|Add0~1 ))
// \inst2|sdram_controller|Add0~3  = CARRY((!\inst2|sdram_controller|refresh_counter [1] & !\inst2|sdram_controller|Add0~1 ))

	.dataa(\inst2|sdram_controller|refresh_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~1 ),
	.combout(\inst2|sdram_controller|Add0~2_combout ),
	.cout(\inst2|sdram_controller|Add0~3 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~2 .lut_mask = 16'hA505;
defparam \inst2|sdram_controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N6
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~9 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~9_combout  = (\inst2|sdram_controller|Add0~2_combout  & !\inst2|sdram_controller|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~2_combout ),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~9 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|refresh_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N7
dffeas \inst2|sdram_controller|refresh_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~9_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N6
cycloneive_lcell_comb \inst2|sdram_controller|Add0~4 (
// Equation(s):
// \inst2|sdram_controller|Add0~4_combout  = (\inst2|sdram_controller|refresh_counter [2] & ((GND) # (!\inst2|sdram_controller|Add0~3 ))) # (!\inst2|sdram_controller|refresh_counter [2] & (\inst2|sdram_controller|Add0~3  $ (GND)))
// \inst2|sdram_controller|Add0~5  = CARRY((\inst2|sdram_controller|refresh_counter [2]) # (!\inst2|sdram_controller|Add0~3 ))

	.dataa(\inst2|sdram_controller|refresh_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~3 ),
	.combout(\inst2|sdram_controller|Add0~4_combout ),
	.cout(\inst2|sdram_controller|Add0~5 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~4 .lut_mask = 16'h5AAF;
defparam \inst2|sdram_controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N7
dffeas \inst2|sdram_controller|refresh_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N8
cycloneive_lcell_comb \inst2|sdram_controller|Add0~6 (
// Equation(s):
// \inst2|sdram_controller|Add0~6_combout  = (\inst2|sdram_controller|refresh_counter [3] & (\inst2|sdram_controller|Add0~5  & VCC)) # (!\inst2|sdram_controller|refresh_counter [3] & (!\inst2|sdram_controller|Add0~5 ))
// \inst2|sdram_controller|Add0~7  = CARRY((!\inst2|sdram_controller|refresh_counter [3] & !\inst2|sdram_controller|Add0~5 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~5 ),
	.combout(\inst2|sdram_controller|Add0~6_combout ),
	.cout(\inst2|sdram_controller|Add0~7 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~6 .lut_mask = 16'hC303;
defparam \inst2|sdram_controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N9
dffeas \inst2|sdram_controller|refresh_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N10
cycloneive_lcell_comb \inst2|sdram_controller|Add0~8 (
// Equation(s):
// \inst2|sdram_controller|Add0~8_combout  = (\inst2|sdram_controller|refresh_counter [4] & ((GND) # (!\inst2|sdram_controller|Add0~7 ))) # (!\inst2|sdram_controller|refresh_counter [4] & (\inst2|sdram_controller|Add0~7  $ (GND)))
// \inst2|sdram_controller|Add0~9  = CARRY((\inst2|sdram_controller|refresh_counter [4]) # (!\inst2|sdram_controller|Add0~7 ))

	.dataa(\inst2|sdram_controller|refresh_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~7 ),
	.combout(\inst2|sdram_controller|Add0~8_combout ),
	.cout(\inst2|sdram_controller|Add0~9 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~8 .lut_mask = 16'h5AAF;
defparam \inst2|sdram_controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N30
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~8 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~8_combout  = (\inst2|sdram_controller|Add0~8_combout  & !\inst2|sdram_controller|Equal0~4_combout )

	.dataa(\inst2|sdram_controller|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~8 .lut_mask = 16'h00AA;
defparam \inst2|sdram_controller|refresh_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N31
dffeas \inst2|sdram_controller|refresh_counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~8_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N12
cycloneive_lcell_comb \inst2|sdram_controller|Add0~10 (
// Equation(s):
// \inst2|sdram_controller|Add0~10_combout  = (\inst2|sdram_controller|refresh_counter [5] & (!\inst2|sdram_controller|Add0~9 )) # (!\inst2|sdram_controller|refresh_counter [5] & (\inst2|sdram_controller|Add0~9  & VCC))
// \inst2|sdram_controller|Add0~11  = CARRY((\inst2|sdram_controller|refresh_counter [5] & !\inst2|sdram_controller|Add0~9 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~9 ),
	.combout(\inst2|sdram_controller|Add0~10_combout ),
	.cout(\inst2|sdram_controller|Add0~11 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~10 .lut_mask = 16'h3C0C;
defparam \inst2|sdram_controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N18
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~6 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~6_combout  = (\inst2|sdram_controller|Equal0~4_combout ) # (!\inst2|sdram_controller|Add0~10_combout )

	.dataa(\inst2|sdram_controller|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~6 .lut_mask = 16'hFF55;
defparam \inst2|sdram_controller|refresh_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N19
dffeas \inst2|sdram_controller|refresh_counter[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~6_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N14
cycloneive_lcell_comb \inst2|sdram_controller|Add0~12 (
// Equation(s):
// \inst2|sdram_controller|Add0~12_combout  = (\inst2|sdram_controller|refresh_counter [6] & ((GND) # (!\inst2|sdram_controller|Add0~11 ))) # (!\inst2|sdram_controller|refresh_counter [6] & (\inst2|sdram_controller|Add0~11  $ (GND)))
// \inst2|sdram_controller|Add0~13  = CARRY((\inst2|sdram_controller|refresh_counter [6]) # (!\inst2|sdram_controller|Add0~11 ))

	.dataa(\inst2|sdram_controller|refresh_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~11 ),
	.combout(\inst2|sdram_controller|Add0~12_combout ),
	.cout(\inst2|sdram_controller|Add0~13 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~12 .lut_mask = 16'h5AAF;
defparam \inst2|sdram_controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N20
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~7 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~7_combout  = (\inst2|sdram_controller|Add0~12_combout  & !\inst2|sdram_controller|Equal0~4_combout )

	.dataa(\inst2|sdram_controller|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~7 .lut_mask = 16'h00AA;
defparam \inst2|sdram_controller|refresh_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N21
dffeas \inst2|sdram_controller|refresh_counter[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~7_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N16
cycloneive_lcell_comb \inst2|sdram_controller|Add0~14 (
// Equation(s):
// \inst2|sdram_controller|Add0~14_combout  = (\inst2|sdram_controller|refresh_counter [7] & (\inst2|sdram_controller|Add0~13  & VCC)) # (!\inst2|sdram_controller|refresh_counter [7] & (!\inst2|sdram_controller|Add0~13 ))
// \inst2|sdram_controller|Add0~15  = CARRY((!\inst2|sdram_controller|refresh_counter [7] & !\inst2|sdram_controller|Add0~13 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~13 ),
	.combout(\inst2|sdram_controller|Add0~14_combout ),
	.cout(\inst2|sdram_controller|Add0~15 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~14 .lut_mask = 16'hC303;
defparam \inst2|sdram_controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N22
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~5 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~5_combout  = (\inst2|sdram_controller|Add0~14_combout  & !\inst2|sdram_controller|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~14_combout ),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~5 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|refresh_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N23
dffeas \inst2|sdram_controller|refresh_counter[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N18
cycloneive_lcell_comb \inst2|sdram_controller|Add0~16 (
// Equation(s):
// \inst2|sdram_controller|Add0~16_combout  = (\inst2|sdram_controller|refresh_counter [8] & ((GND) # (!\inst2|sdram_controller|Add0~15 ))) # (!\inst2|sdram_controller|refresh_counter [8] & (\inst2|sdram_controller|Add0~15  $ (GND)))
// \inst2|sdram_controller|Add0~17  = CARRY((\inst2|sdram_controller|refresh_counter [8]) # (!\inst2|sdram_controller|Add0~15 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~15 ),
	.combout(\inst2|sdram_controller|Add0~16_combout ),
	.cout(\inst2|sdram_controller|Add0~17 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~16 .lut_mask = 16'h3CCF;
defparam \inst2|sdram_controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y23_N19
dffeas \inst2|sdram_controller|refresh_counter[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N20
cycloneive_lcell_comb \inst2|sdram_controller|Add0~18 (
// Equation(s):
// \inst2|sdram_controller|Add0~18_combout  = (\inst2|sdram_controller|refresh_counter [9] & (!\inst2|sdram_controller|Add0~17 )) # (!\inst2|sdram_controller|refresh_counter [9] & (\inst2|sdram_controller|Add0~17  & VCC))
// \inst2|sdram_controller|Add0~19  = CARRY((\inst2|sdram_controller|refresh_counter [9] & !\inst2|sdram_controller|Add0~17 ))

	.dataa(\inst2|sdram_controller|refresh_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~17 ),
	.combout(\inst2|sdram_controller|Add0~18_combout ),
	.cout(\inst2|sdram_controller|Add0~19 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~18 .lut_mask = 16'h5A0A;
defparam \inst2|sdram_controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N4
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter[9]~13 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter[9]~13_combout  = !\inst2|sdram_controller|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[9]~13 .lut_mask = 16'h00FF;
defparam \inst2|sdram_controller|refresh_counter[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N5
dffeas \inst2|sdram_controller|refresh_counter[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter[9]~13_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N22
cycloneive_lcell_comb \inst2|sdram_controller|Add0~20 (
// Equation(s):
// \inst2|sdram_controller|Add0~20_combout  = (\inst2|sdram_controller|refresh_counter [10] & (\inst2|sdram_controller|Add0~19  $ (GND))) # (!\inst2|sdram_controller|refresh_counter [10] & ((GND) # (!\inst2|sdram_controller|Add0~19 )))
// \inst2|sdram_controller|Add0~21  = CARRY((!\inst2|sdram_controller|Add0~19 ) # (!\inst2|sdram_controller|refresh_counter [10]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~19 ),
	.combout(\inst2|sdram_controller|Add0~20_combout ),
	.cout(\inst2|sdram_controller|Add0~21 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~20 .lut_mask = 16'hC33F;
defparam \inst2|sdram_controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N14
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~4 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~4_combout  = (\inst2|sdram_controller|Equal0~4_combout ) # (!\inst2|sdram_controller|Add0~20_combout )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|Add0~20_combout ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~4 .lut_mask = 16'hFF33;
defparam \inst2|sdram_controller|refresh_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N15
dffeas \inst2|sdram_controller|refresh_counter[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N12
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~1 (
// Equation(s):
// \inst2|sdram_controller|Equal0~1_combout  = (!\inst2|sdram_controller|refresh_counter [7] & (\inst2|sdram_controller|refresh_counter [9] & (\inst2|sdram_controller|refresh_counter [10] & !\inst2|sdram_controller|refresh_counter [8])))

	.dataa(\inst2|sdram_controller|refresh_counter [7]),
	.datab(\inst2|sdram_controller|refresh_counter [9]),
	.datac(\inst2|sdram_controller|refresh_counter [10]),
	.datad(\inst2|sdram_controller|refresh_counter [8]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~1 .lut_mask = 16'h0040;
defparam \inst2|sdram_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N16
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~2 (
// Equation(s):
// \inst2|sdram_controller|Equal0~2_combout  = (!\inst2|sdram_controller|refresh_counter [3] & (!\inst2|sdram_controller|refresh_counter [6] & (!\inst2|sdram_controller|refresh_counter [4] & \inst2|sdram_controller|refresh_counter [5])))

	.dataa(\inst2|sdram_controller|refresh_counter [3]),
	.datab(\inst2|sdram_controller|refresh_counter [6]),
	.datac(\inst2|sdram_controller|refresh_counter [4]),
	.datad(\inst2|sdram_controller|refresh_counter [5]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~2 .lut_mask = 16'h0100;
defparam \inst2|sdram_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N0
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~3 (
// Equation(s):
// \inst2|sdram_controller|Equal0~3_combout  = (!\inst2|sdram_controller|refresh_counter [2] & (!\inst2|sdram_controller|refresh_counter [0] & !\inst2|sdram_controller|refresh_counter [1]))

	.dataa(\inst2|sdram_controller|refresh_counter [2]),
	.datab(\inst2|sdram_controller|refresh_counter [0]),
	.datac(gnd),
	.datad(\inst2|sdram_controller|refresh_counter [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~3 .lut_mask = 16'h0011;
defparam \inst2|sdram_controller|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N24
cycloneive_lcell_comb \inst2|sdram_controller|Add0~22 (
// Equation(s):
// \inst2|sdram_controller|Add0~22_combout  = (\inst2|sdram_controller|refresh_counter [11] & (!\inst2|sdram_controller|Add0~21 )) # (!\inst2|sdram_controller|refresh_counter [11] & (\inst2|sdram_controller|Add0~21  & VCC))
// \inst2|sdram_controller|Add0~23  = CARRY((\inst2|sdram_controller|refresh_counter [11] & !\inst2|sdram_controller|Add0~21 ))

	.dataa(\inst2|sdram_controller|refresh_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~21 ),
	.combout(\inst2|sdram_controller|Add0~22_combout ),
	.cout(\inst2|sdram_controller|Add0~23 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~22 .lut_mask = 16'h5A0A;
defparam \inst2|sdram_controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N2
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~1 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~1_combout  = (\inst2|sdram_controller|Equal0~4_combout ) # (!\inst2|sdram_controller|Add0~22_combout )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|Add0~22_combout ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~1 .lut_mask = 16'hFF33;
defparam \inst2|sdram_controller|refresh_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N3
dffeas \inst2|sdram_controller|refresh_counter[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N26
cycloneive_lcell_comb \inst2|sdram_controller|Add0~24 (
// Equation(s):
// \inst2|sdram_controller|Add0~24_combout  = (\inst2|sdram_controller|refresh_counter [12] & ((GND) # (!\inst2|sdram_controller|Add0~23 ))) # (!\inst2|sdram_controller|refresh_counter [12] & (\inst2|sdram_controller|Add0~23  $ (GND)))
// \inst2|sdram_controller|Add0~25  = CARRY((\inst2|sdram_controller|refresh_counter [12]) # (!\inst2|sdram_controller|Add0~23 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~23 ),
	.combout(\inst2|sdram_controller|Add0~24_combout ),
	.cout(\inst2|sdram_controller|Add0~25 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~24 .lut_mask = 16'h3CCF;
defparam \inst2|sdram_controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N10
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~3 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~3_combout  = (\inst2|sdram_controller|Add0~24_combout  & !\inst2|sdram_controller|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Add0~24_combout ),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~3 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|refresh_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N11
dffeas \inst2|sdram_controller|refresh_counter[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N28
cycloneive_lcell_comb \inst2|sdram_controller|Add0~26 (
// Equation(s):
// \inst2|sdram_controller|Add0~26_combout  = (\inst2|sdram_controller|refresh_counter [13] & (\inst2|sdram_controller|Add0~25  & VCC)) # (!\inst2|sdram_controller|refresh_counter [13] & (!\inst2|sdram_controller|Add0~25 ))
// \inst2|sdram_controller|Add0~27  = CARRY((!\inst2|sdram_controller|refresh_counter [13] & !\inst2|sdram_controller|Add0~25 ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|refresh_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|sdram_controller|Add0~25 ),
	.combout(\inst2|sdram_controller|Add0~26_combout ),
	.cout(\inst2|sdram_controller|Add0~27 ));
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~26 .lut_mask = 16'hC303;
defparam \inst2|sdram_controller|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N8
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~2 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~2_combout  = (\inst2|sdram_controller|Add0~26_combout  & !\inst2|sdram_controller|Equal0~4_combout )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|Add0~26_combout ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~2 .lut_mask = 16'h00CC;
defparam \inst2|sdram_controller|refresh_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N9
dffeas \inst2|sdram_controller|refresh_counter[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[13] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y23_N30
cycloneive_lcell_comb \inst2|sdram_controller|Add0~28 (
// Equation(s):
// \inst2|sdram_controller|Add0~28_combout  = \inst2|sdram_controller|Add0~27  $ (!\inst2|sdram_controller|refresh_counter [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|refresh_counter [14]),
	.cin(\inst2|sdram_controller|Add0~27 ),
	.combout(\inst2|sdram_controller|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Add0~28 .lut_mask = 16'hF00F;
defparam \inst2|sdram_controller|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N24
cycloneive_lcell_comb \inst2|sdram_controller|refresh_counter~0 (
// Equation(s):
// \inst2|sdram_controller|refresh_counter~0_combout  = (\inst2|sdram_controller|Equal0~4_combout ) # (!\inst2|sdram_controller|Add0~28_combout )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|Add0~28_combout ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter~0 .lut_mask = 16'hFF33;
defparam \inst2|sdram_controller|refresh_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y23_N25
dffeas \inst2|sdram_controller|refresh_counter[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_counter~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_counter[14] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N28
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~0 (
// Equation(s):
// \inst2|sdram_controller|Equal0~0_combout  = (!\inst2|sdram_controller|refresh_counter [12] & (\inst2|sdram_controller|refresh_counter [14] & (!\inst2|sdram_controller|refresh_counter [13] & \inst2|sdram_controller|refresh_counter [11])))

	.dataa(\inst2|sdram_controller|refresh_counter [12]),
	.datab(\inst2|sdram_controller|refresh_counter [14]),
	.datac(\inst2|sdram_controller|refresh_counter [13]),
	.datad(\inst2|sdram_controller|refresh_counter [11]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~0 .lut_mask = 16'h0400;
defparam \inst2|sdram_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y23_N0
cycloneive_lcell_comb \inst2|sdram_controller|Equal0~4 (
// Equation(s):
// \inst2|sdram_controller|Equal0~4_combout  = (\inst2|sdram_controller|Equal0~1_combout  & (\inst2|sdram_controller|Equal0~2_combout  & (\inst2|sdram_controller|Equal0~3_combout  & \inst2|sdram_controller|Equal0~0_combout )))

	.dataa(\inst2|sdram_controller|Equal0~1_combout ),
	.datab(\inst2|sdram_controller|Equal0~2_combout ),
	.datac(\inst2|sdram_controller|Equal0~3_combout ),
	.datad(\inst2|sdram_controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal0~4 .lut_mask = 16'h8000;
defparam \inst2|sdram_controller|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector10~2 (
// Equation(s):
// \inst2|sdram_controller|Selector10~2_combout  = (\inst2|sdram_controller|i_state.111~q ) # ((\inst2|sdram_controller|i_state.011~q  & ((\inst2|sdram_controller|i_count [1]) # (\inst2|sdram_controller|i_count [2]))))

	.dataa(\inst2|sdram_controller|i_count [1]),
	.datab(\inst2|sdram_controller|i_state.111~q ),
	.datac(\inst2|sdram_controller|i_state.011~q ),
	.datad(\inst2|sdram_controller|i_count [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector10~2 .lut_mask = 16'hFCEC;
defparam \inst2|sdram_controller|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector8~0 (
// Equation(s):
// \inst2|sdram_controller|Selector8~0_combout  = (\inst2|sdram_controller|Equal0~4_combout  & !\inst2|sdram_controller|i_state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Equal0~4_combout ),
	.datad(\inst2|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector8~0 .lut_mask = 16'h00F0;
defparam \inst2|sdram_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N25
dffeas \inst2|sdram_controller|i_state.001 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.001 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector10~3 (
// Equation(s):
// \inst2|sdram_controller|Selector10~3_combout  = (\inst2|sdram_controller|Selector10~2_combout ) # ((\inst2|sdram_controller|i_state.010~q ) # (\inst2|sdram_controller|i_state.001~q ))

	.dataa(\inst2|sdram_controller|Selector10~2_combout ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_state.010~q ),
	.datad(\inst2|sdram_controller|i_state.001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector10~3 .lut_mask = 16'hFFFA;
defparam \inst2|sdram_controller|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N15
dffeas \inst2|sdram_controller|i_state.011 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.011 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector6~0 (
// Equation(s):
// \inst2|sdram_controller|Selector6~0_combout  = (\inst2|sdram_controller|i_state.010~q  & (!\inst2|sdram_controller|i_refs [0])) # (!\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|i_refs [0] & \inst2|sdram_controller|i_state.000~q ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_refs [0]),
	.datad(\inst2|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector6~0 .lut_mask = 16'h3C0C;
defparam \inst2|sdram_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N29
dffeas \inst2|sdram_controller|i_refs[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_refs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_refs[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_refs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector5~0 (
// Equation(s):
// \inst2|sdram_controller|Selector5~0_combout  = (\inst2|sdram_controller|i_state.010~q  & ((\inst2|sdram_controller|i_refs [1] $ (\inst2|sdram_controller|i_refs [0])))) # (!\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|i_state.000~q  & 
// (\inst2|sdram_controller|i_refs [1])))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_refs [1]),
	.datad(\inst2|sdram_controller|i_refs [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector5~0 .lut_mask = 16'h2CE0;
defparam \inst2|sdram_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N13
dffeas \inst2|sdram_controller|i_refs[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_refs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_refs[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_refs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector4~0 (
// Equation(s):
// \inst2|sdram_controller|Selector4~0_combout  = (\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|i_refs [2] $ (((\inst2|sdram_controller|i_refs [1] & \inst2|sdram_controller|i_refs [0])))))

	.dataa(\inst2|sdram_controller|i_refs [1]),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_refs [2]),
	.datad(\inst2|sdram_controller|i_refs [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector4~0 .lut_mask = 16'h48C0;
defparam \inst2|sdram_controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector4~1 (
// Equation(s):
// \inst2|sdram_controller|Selector4~1_combout  = (\inst2|sdram_controller|Selector4~0_combout ) # ((\inst2|sdram_controller|i_state.000~q  & (!\inst2|sdram_controller|i_state.010~q  & \inst2|sdram_controller|i_refs [2])))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_refs [2]),
	.datad(\inst2|sdram_controller|Selector4~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector4~1 .lut_mask = 16'hFF20;
defparam \inst2|sdram_controller|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N27
dffeas \inst2|sdram_controller|i_refs[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_refs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_refs[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_refs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector18~0 (
// Equation(s):
// \inst2|sdram_controller|Selector18~0_combout  = (!\inst2|sdram_controller|i_refs [2] & (\inst2|sdram_controller|i_refs [0] & !\inst2|sdram_controller|i_refs [1]))

	.dataa(\inst2|sdram_controller|i_refs [2]),
	.datab(\inst2|sdram_controller|i_refs [0]),
	.datac(gnd),
	.datad(\inst2|sdram_controller|i_refs [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector18~0 .lut_mask = 16'h0044;
defparam \inst2|sdram_controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector16~0 (
// Equation(s):
// \inst2|sdram_controller|Selector16~0_combout  = (\inst2|sdram_controller|i_next.010~q  & (((\inst2|sdram_controller|i_state.011~q ) # (\inst2|sdram_controller|i_state.101~q )) # (!\inst2|sdram_controller|i_state.000~q )))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_state.011~q ),
	.datac(\inst2|sdram_controller|i_state.101~q ),
	.datad(\inst2|sdram_controller|i_next.010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector16~0 .lut_mask = 16'hFD00;
defparam \inst2|sdram_controller|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector16~1 (
// Equation(s):
// \inst2|sdram_controller|Selector16~1_combout  = (\inst2|sdram_controller|Selector16~0_combout ) # ((\inst2|sdram_controller|i_state.001~q ) # ((!\inst2|sdram_controller|Selector18~0_combout  & \inst2|sdram_controller|i_state.010~q )))

	.dataa(\inst2|sdram_controller|Selector18~0_combout ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|Selector16~0_combout ),
	.datad(\inst2|sdram_controller|i_state.001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector16~1 .lut_mask = 16'hFFF4;
defparam \inst2|sdram_controller|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N21
dffeas \inst2|sdram_controller|i_next.010 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.010 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector9~0 (
// Equation(s):
// \inst2|sdram_controller|Selector9~0_combout  = (!\inst2|sdram_controller|i_count [1] & (!\inst2|sdram_controller|i_count [2] & (\inst2|sdram_controller|i_state.011~q  & \inst2|sdram_controller|i_next.010~q )))

	.dataa(\inst2|sdram_controller|i_count [1]),
	.datab(\inst2|sdram_controller|i_count [2]),
	.datac(\inst2|sdram_controller|i_state.011~q ),
	.datad(\inst2|sdram_controller|i_next.010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector9~0 .lut_mask = 16'h1000;
defparam \inst2|sdram_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N5
dffeas \inst2|sdram_controller|i_state.010 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.010 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector15~0 (
// Equation(s):
// \inst2|sdram_controller|Selector15~0_combout  = (!\inst2|sdram_controller|i_state.010~q  & !\inst2|sdram_controller|i_state.001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_state.010~q ),
	.datad(\inst2|sdram_controller|i_state.001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector15~0 .lut_mask = 16'h000F;
defparam \inst2|sdram_controller|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector15~1 (
// Equation(s):
// \inst2|sdram_controller|Selector15~1_combout  = (\inst2|sdram_controller|i_state.011~q  & (\inst2|sdram_controller|i_count [0] $ (((\inst2|sdram_controller|i_count [1]) # (\inst2|sdram_controller|i_count [2])))))

	.dataa(\inst2|sdram_controller|i_count [1]),
	.datab(\inst2|sdram_controller|i_count [0]),
	.datac(\inst2|sdram_controller|i_state.011~q ),
	.datad(\inst2|sdram_controller|i_count [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector15~1 .lut_mask = 16'h3060;
defparam \inst2|sdram_controller|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector15~2 (
// Equation(s):
// \inst2|sdram_controller|Selector15~2_combout  = ((\inst2|sdram_controller|Selector15~1_combout ) # ((!\inst2|sdram_controller|Selector13~0_combout  & \inst2|sdram_controller|i_count [0]))) # (!\inst2|sdram_controller|Selector15~0_combout )

	.dataa(\inst2|sdram_controller|Selector15~0_combout ),
	.datab(\inst2|sdram_controller|Selector13~0_combout ),
	.datac(\inst2|sdram_controller|i_count [0]),
	.datad(\inst2|sdram_controller|Selector15~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector15~2 .lut_mask = 16'hFF75;
defparam \inst2|sdram_controller|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y22_N25
dffeas \inst2|sdram_controller|i_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector13~1 (
// Equation(s):
// \inst2|sdram_controller|Selector13~1_combout  = ((\inst2|sdram_controller|i_state.011~q  & ((\inst2|sdram_controller|i_count [1]) # (\inst2|sdram_controller|i_count [0])))) # (!\inst2|sdram_controller|Selector13~0_combout )

	.dataa(\inst2|sdram_controller|i_count [1]),
	.datab(\inst2|sdram_controller|i_count [0]),
	.datac(\inst2|sdram_controller|i_state.011~q ),
	.datad(\inst2|sdram_controller|Selector13~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector13~1 .lut_mask = 16'hE0FF;
defparam \inst2|sdram_controller|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector13~2 (
// Equation(s):
// \inst2|sdram_controller|Selector13~2_combout  = (\inst2|sdram_controller|i_state.010~q ) # ((\inst2|sdram_controller|i_state.111~q ) # ((\inst2|sdram_controller|Selector13~1_combout  & \inst2|sdram_controller|i_count [2])))

	.dataa(\inst2|sdram_controller|Selector13~1_combout ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_count [2]),
	.datad(\inst2|sdram_controller|i_state.111~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector13~2 .lut_mask = 16'hFFEC;
defparam \inst2|sdram_controller|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N17
dffeas \inst2|sdram_controller|i_count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector12~0 (
// Equation(s):
// \inst2|sdram_controller|Selector12~0_combout  = (!\inst2|sdram_controller|i_count [1] & (!\inst2|sdram_controller|i_count [2] & \inst2|sdram_controller|i_state.011~q ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_count [1]),
	.datac(\inst2|sdram_controller|i_count [2]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector12~0 .lut_mask = 16'h0300;
defparam \inst2|sdram_controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N2
cycloneive_lcell_comb \inst2|sdram_controller|i_next.000~0 (
// Equation(s):
// \inst2|sdram_controller|i_next.000~0_combout  = (\inst2|sdram_controller|i_next.000~q ) # ((!\inst2|sdram_controller|i_state.101~q  & (\inst2|sdram_controller|i_state.000~q  & !\inst2|sdram_controller|i_state.011~q )))

	.dataa(\inst2|sdram_controller|i_state.101~q ),
	.datab(\inst2|sdram_controller|i_state.000~q ),
	.datac(\inst2|sdram_controller|i_next.000~q ),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_next.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.000~0 .lut_mask = 16'hF0F4;
defparam \inst2|sdram_controller|i_next.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N3
dffeas \inst2|sdram_controller|i_next.000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|i_next.000~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector7~0 (
// Equation(s):
// \inst2|sdram_controller|Selector7~0_combout  = (\inst2|sdram_controller|Equal0~4_combout  & (((\inst2|sdram_controller|i_next.000~q )) # (!\inst2|sdram_controller|Selector12~0_combout ))) # (!\inst2|sdram_controller|Equal0~4_combout  & 
// (\inst2|sdram_controller|i_state.000~q  & ((\inst2|sdram_controller|i_next.000~q ) # (!\inst2|sdram_controller|Selector12~0_combout ))))

	.dataa(\inst2|sdram_controller|Equal0~4_combout ),
	.datab(\inst2|sdram_controller|Selector12~0_combout ),
	.datac(\inst2|sdram_controller|i_state.000~q ),
	.datad(\inst2|sdram_controller|i_next.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector7~0 .lut_mask = 16'hFA32;
defparam \inst2|sdram_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N7
dffeas \inst2|sdram_controller|i_state.000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector13~0 (
// Equation(s):
// \inst2|sdram_controller|Selector13~0_combout  = (!\inst2|sdram_controller|i_state.101~q  & \inst2|sdram_controller|i_state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_state.101~q ),
	.datad(\inst2|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector13~0 .lut_mask = 16'h0F00;
defparam \inst2|sdram_controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector14~0 (
// Equation(s):
// \inst2|sdram_controller|Selector14~0_combout  = (\inst2|sdram_controller|i_state.011~q  & ((\inst2|sdram_controller|i_count [1] & (\inst2|sdram_controller|i_count [0])) # (!\inst2|sdram_controller|i_count [1] & (!\inst2|sdram_controller|i_count [0] & 
// \inst2|sdram_controller|i_count [2]))))

	.dataa(\inst2|sdram_controller|i_count [1]),
	.datab(\inst2|sdram_controller|i_count [0]),
	.datac(\inst2|sdram_controller|i_state.011~q ),
	.datad(\inst2|sdram_controller|i_count [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector14~0 .lut_mask = 16'h9080;
defparam \inst2|sdram_controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector14~1 (
// Equation(s):
// \inst2|sdram_controller|Selector14~1_combout  = (\inst2|sdram_controller|i_state.010~q ) # ((\inst2|sdram_controller|Selector14~0_combout ) # ((!\inst2|sdram_controller|Selector13~0_combout  & \inst2|sdram_controller|i_count [1])))

	.dataa(\inst2|sdram_controller|Selector13~0_combout ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_count [1]),
	.datad(\inst2|sdram_controller|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector14~1 .lut_mask = 16'hFFDC;
defparam \inst2|sdram_controller|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N23
dffeas \inst2|sdram_controller|i_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_count[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector18~1 (
// Equation(s):
// \inst2|sdram_controller|Selector18~1_combout  = (\inst2|sdram_controller|i_next.111~q  & (((\inst2|sdram_controller|i_state.011~q ) # (\inst2|sdram_controller|i_state.101~q )) # (!\inst2|sdram_controller|i_state.000~q )))

	.dataa(\inst2|sdram_controller|i_state.000~q ),
	.datab(\inst2|sdram_controller|i_state.011~q ),
	.datac(\inst2|sdram_controller|i_state.101~q ),
	.datad(\inst2|sdram_controller|i_next.111~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector18~1 .lut_mask = 16'hFD00;
defparam \inst2|sdram_controller|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector18~2 (
// Equation(s):
// \inst2|sdram_controller|Selector18~2_combout  = (\inst2|sdram_controller|Selector18~1_combout ) # ((\inst2|sdram_controller|Selector18~0_combout  & \inst2|sdram_controller|i_state.010~q ))

	.dataa(\inst2|sdram_controller|Selector18~0_combout ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|Selector18~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector18~2 .lut_mask = 16'hF8F8;
defparam \inst2|sdram_controller|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N19
dffeas \inst2|sdram_controller|i_next.111 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.111 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector12~1 (
// Equation(s):
// \inst2|sdram_controller|Selector12~1_combout  = (!\inst2|sdram_controller|i_count [1] & (!\inst2|sdram_controller|i_count [2] & (\inst2|sdram_controller|i_state.011~q  & \inst2|sdram_controller|i_next.111~q )))

	.dataa(\inst2|sdram_controller|i_count [1]),
	.datab(\inst2|sdram_controller|i_count [2]),
	.datac(\inst2|sdram_controller|i_state.011~q ),
	.datad(\inst2|sdram_controller|i_next.111~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector12~1 .lut_mask = 16'h1000;
defparam \inst2|sdram_controller|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N27
dffeas \inst2|sdram_controller|i_state.111 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.111 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N20
cycloneive_lcell_comb \inst2|sdram_controller|WideOr6~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr6~0_combout  = (!\inst2|sdram_controller|i_state.011~q  & \inst2|sdram_controller|i_state.000~q )

	.dataa(\inst2|sdram_controller|i_state.011~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr6~0 .lut_mask = 16'h5500;
defparam \inst2|sdram_controller|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector17~0 (
// Equation(s):
// \inst2|sdram_controller|Selector17~0_combout  = (\inst2|sdram_controller|i_state.111~q ) # ((\inst2|sdram_controller|i_next.101~q  & ((\inst2|sdram_controller|i_state.101~q ) # (!\inst2|sdram_controller|WideOr6~0_combout ))))

	.dataa(\inst2|sdram_controller|i_state.111~q ),
	.datab(\inst2|sdram_controller|WideOr6~0_combout ),
	.datac(\inst2|sdram_controller|i_next.101~q ),
	.datad(\inst2|sdram_controller|i_state.101~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector17~0 .lut_mask = 16'hFABA;
defparam \inst2|sdram_controller|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N11
dffeas \inst2|sdram_controller|i_next.101 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_next.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_next.101 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_next.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N14
cycloneive_lcell_comb \inst2|sdram_controller|i_state.101~0 (
// Equation(s):
// \inst2|sdram_controller|i_state.101~0_combout  = (\inst2|sdram_controller|i_state.101~q ) # ((\inst2|sdram_controller|i_next.101~q  & \inst2|sdram_controller|Selector12~0_combout ))

	.dataa(\inst2|sdram_controller|i_next.101~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|i_state.101~q ),
	.datad(\inst2|sdram_controller|Selector12~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|i_state.101~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.101~0 .lut_mask = 16'hFAF0;
defparam \inst2|sdram_controller|i_state.101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N15
dffeas \inst2|sdram_controller|i_state.101 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|i_state.101~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_state.101 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector2~0 (
// Equation(s):
// \inst2|sdram_controller|Selector2~0_combout  = (\inst2|sdram_controller|WideOr6~0_combout  & (!\inst2|sdram_controller|i_state.001~q  & ((\inst2|sdram_controller|i_cmd [1]) # (!\inst2|sdram_controller|i_state.101~q ))))

	.dataa(\inst2|sdram_controller|i_state.101~q ),
	.datab(\inst2|sdram_controller|WideOr6~0_combout ),
	.datac(\inst2|sdram_controller|i_cmd [1]),
	.datad(\inst2|sdram_controller|i_state.001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector2~0 .lut_mask = 16'h00C4;
defparam \inst2|sdram_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N31
dffeas \inst2|sdram_controller|i_cmd[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector29~0 (
// Equation(s):
// \inst2|sdram_controller|Selector29~0_combout  = (\inst2|sdram_controller|m_state.000100000~q  & ((\inst2|sdram_controller|m_count [2]) # (\inst2|sdram_controller|m_count [1])))

	.dataa(\inst2|sdram_controller|m_count [2]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.000100000~q ),
	.datad(\inst2|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector29~0 .lut_mask = 16'hF0A0;
defparam \inst2|sdram_controller|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ram_address_a [8] = \inst3|dcfifo_component|auto_generated|wrptr_g [9] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h55AA;
defparam \inst3|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ram_address_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h55AA;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder_combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N31
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'h9966;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N31
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [7] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [9] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [8]))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'h9966;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N29
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9])))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [7]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [6]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [8]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N27
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [8] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [6] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\inst3|dcfifo_component|auto_generated|wrptr_g [9])))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N11
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\inst3|dcfifo_component|auto_generated|wrptr_g [5])

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h33CC;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N25
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'h9966;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N23
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [4] $ (\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ (\inst3|dcfifo_component|auto_generated|wrptr_g [5]))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'hC33C;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N1
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4])))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [3]),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [5]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N3
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [5] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [4] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [2] $ (\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N19
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2])

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h33CC;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N5
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N7
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [1] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [2] $ (\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N17
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0] $ (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2])))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [1]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datac(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [0]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N13
dffeas \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_brp|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [2] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [0] $ (\inst3|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N15
dffeas \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~0_combout  = (\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [0] & (\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [0] $ (VCC))) # (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [0] & 
// ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [0]) # (GND)))
// \inst3|dcfifo_component|auto_generated|op_1~1  = CARRY((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [0]) # (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [0]))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [0]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~0_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~0 .lut_mask = 16'h66DD;
defparam \inst3|dcfifo_component|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~2_combout  = (\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [1] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1] & (!\inst3|dcfifo_component|auto_generated|op_1~1 )) # 
// (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1] & ((\inst3|dcfifo_component|auto_generated|op_1~1 ) # (GND))))) # (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [1] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1] & 
// (\inst3|dcfifo_component|auto_generated|op_1~1  & VCC)) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1] & (!\inst3|dcfifo_component|auto_generated|op_1~1 ))))
// \inst3|dcfifo_component|auto_generated|op_1~3  = CARRY((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [1] & ((!\inst3|dcfifo_component|auto_generated|op_1~1 ) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1]))) # 
// (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [1] & (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1] & !\inst3|dcfifo_component|auto_generated|op_1~1 )))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [1]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~1 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~2_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~2 .lut_mask = 16'h692B;
defparam \inst3|dcfifo_component|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~4 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~4_combout  = ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [2] $ (\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [2] $ (\inst3|dcfifo_component|auto_generated|op_1~3 )))) # (GND)
// \inst3|dcfifo_component|auto_generated|op_1~5  = CARRY((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [2] & ((!\inst3|dcfifo_component|auto_generated|op_1~3 ) # (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [2]))) # 
// (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [2] & (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [2] & !\inst3|dcfifo_component|auto_generated|op_1~3 )))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [2]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~3 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~4_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~4 .lut_mask = 16'h962B;
defparam \inst3|dcfifo_component|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~6 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~6_combout  = (\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [3] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3] & (!\inst3|dcfifo_component|auto_generated|op_1~5 )) # 
// (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3] & ((\inst3|dcfifo_component|auto_generated|op_1~5 ) # (GND))))) # (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [3] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3] & 
// (\inst3|dcfifo_component|auto_generated|op_1~5  & VCC)) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3] & (!\inst3|dcfifo_component|auto_generated|op_1~5 ))))
// \inst3|dcfifo_component|auto_generated|op_1~7  = CARRY((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [3] & ((!\inst3|dcfifo_component|auto_generated|op_1~5 ) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3]))) # 
// (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [3] & (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3] & !\inst3|dcfifo_component|auto_generated|op_1~5 )))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [3]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~5 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~6_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~6 .lut_mask = 16'h692B;
defparam \inst3|dcfifo_component|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~8 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~8_combout  = ((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [4] $ (\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [4] $ (\inst3|dcfifo_component|auto_generated|op_1~7 )))) # (GND)
// \inst3|dcfifo_component|auto_generated|op_1~9  = CARRY((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [4] & (\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [4] & !\inst3|dcfifo_component|auto_generated|op_1~7 )) # 
// (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [4] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [4]) # (!\inst3|dcfifo_component|auto_generated|op_1~7 ))))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [4]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~7 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~8_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~8 .lut_mask = 16'h964D;
defparam \inst3|dcfifo_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~10_combout  = (\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [5] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5] & (!\inst3|dcfifo_component|auto_generated|op_1~9 )) # 
// (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5] & ((\inst3|dcfifo_component|auto_generated|op_1~9 ) # (GND))))) # (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [5] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5] & 
// (\inst3|dcfifo_component|auto_generated|op_1~9  & VCC)) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5] & (!\inst3|dcfifo_component|auto_generated|op_1~9 ))))
// \inst3|dcfifo_component|auto_generated|op_1~11  = CARRY((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [5] & ((!\inst3|dcfifo_component|auto_generated|op_1~9 ) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5]))) # 
// (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [5] & (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5] & !\inst3|dcfifo_component|auto_generated|op_1~9 )))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [5]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~9 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~10_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~10 .lut_mask = 16'h692B;
defparam \inst3|dcfifo_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~12 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~12_combout  = ((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [6] $ (\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [6] $ (\inst3|dcfifo_component|auto_generated|op_1~11 )))) # (GND)
// \inst3|dcfifo_component|auto_generated|op_1~13  = CARRY((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [6] & (\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [6] & !\inst3|dcfifo_component|auto_generated|op_1~11 )) # 
// (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [6] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [6]) # (!\inst3|dcfifo_component|auto_generated|op_1~11 ))))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [6]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~11 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~12_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~12 .lut_mask = 16'h964D;
defparam \inst3|dcfifo_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~14_combout  = (\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [7] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7] & (!\inst3|dcfifo_component|auto_generated|op_1~13 )) # 
// (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7] & ((\inst3|dcfifo_component|auto_generated|op_1~13 ) # (GND))))) # (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [7] & ((\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7] & 
// (\inst3|dcfifo_component|auto_generated|op_1~13  & VCC)) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7] & (!\inst3|dcfifo_component|auto_generated|op_1~13 ))))
// \inst3|dcfifo_component|auto_generated|op_1~15  = CARRY((\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [7] & ((!\inst3|dcfifo_component|auto_generated|op_1~13 ) # (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7]))) # 
// (!\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [7] & (!\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7] & !\inst3|dcfifo_component|auto_generated|op_1~13 )))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [7]),
	.datab(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~13 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~14_combout ),
	.cout(\inst3|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~14 .lut_mask = 16'h692B;
defparam \inst3|dcfifo_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|op_1~16_combout  = \inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [8] $ (\inst3|dcfifo_component|auto_generated|op_1~15  $ (\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [8]))

	.dataa(\inst3|dcfifo_component|auto_generated|ws_bwp|dffe8a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|ws_brp|dffe8a [8]),
	.cin(\inst3|dcfifo_component|auto_generated|op_1~15 ),
	.combout(\inst3|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hA55A;
defparam \inst3|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneive_lcell_comb \inst2|master_interface|always2~0 (
// Equation(s):
// \inst2|master_interface|always2~0_combout  = (\inst3|dcfifo_component|auto_generated|op_1~6_combout ) # ((\inst3|dcfifo_component|auto_generated|op_1~0_combout ) # ((\inst3|dcfifo_component|auto_generated|op_1~2_combout ) # 
// (\inst3|dcfifo_component|auto_generated|op_1~4_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~6_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|op_1~2_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|always2~0 .lut_mask = 16'hFFFE;
defparam \inst2|master_interface|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N30
cycloneive_lcell_comb \inst2|master_interface|read~0 (
// Equation(s):
// \inst2|master_interface|read~0_combout  = (\inst3|dcfifo_component|auto_generated|op_1~12_combout ) # ((\inst3|dcfifo_component|auto_generated|op_1~10_combout ) # ((\inst2|master_interface|always2~0_combout ) # 
// (\inst3|dcfifo_component|auto_generated|op_1~8_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~12_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~10_combout ),
	.datac(\inst2|master_interface|always2~0_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|read~0 .lut_mask = 16'hFFFE;
defparam \inst2|master_interface|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0] = ((\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0_combout ) # (\inst3|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]))) # (!\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout )

	.dataa(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|data_wire[6]~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\inst3|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hDFFD;
defparam \inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N26
cycloneive_lcell_comb \inst2|master_interface|read~1 (
// Equation(s):
// \inst2|master_interface|read~1_combout  = (\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0] & ((\inst3|dcfifo_component|auto_generated|op_1~16_combout ) # ((\inst2|master_interface|read~0_combout ) # 
// (\inst3|dcfifo_component|auto_generated|op_1~14_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\inst2|master_interface|read~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|op_1~14_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|read~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|read~1 .lut_mask = 16'hFE00;
defparam \inst2|master_interface|read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N0
cycloneive_lcell_comb \inst2|master_interface|Add3~1 (
// Equation(s):
// \inst2|master_interface|Add3~1_cout  = CARRY((!\inst3|dcfifo_component|auto_generated|op_1~0_combout  & !\inst3|dcfifo_component|auto_generated|op_1~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~0_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst2|master_interface|Add3~1_cout ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~1 .lut_mask = 16'h0011;
defparam \inst2|master_interface|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N2
cycloneive_lcell_comb \inst2|master_interface|Add3~3 (
// Equation(s):
// \inst2|master_interface|Add3~3_cout  = CARRY((\inst3|dcfifo_component|auto_generated|op_1~4_combout ) # (!\inst2|master_interface|Add3~1_cout ))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add3~1_cout ),
	.combout(),
	.cout(\inst2|master_interface|Add3~3_cout ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~3 .lut_mask = 16'h00CF;
defparam \inst2|master_interface|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cycloneive_lcell_comb \inst2|master_interface|Add3~4 (
// Equation(s):
// \inst2|master_interface|Add3~4_combout  = (\inst3|dcfifo_component|auto_generated|op_1~6_combout  & (!\inst2|master_interface|Add3~3_cout  & VCC)) # (!\inst3|dcfifo_component|auto_generated|op_1~6_combout  & (\inst2|master_interface|Add3~3_cout  $ (GND)))
// \inst2|master_interface|Add3~5  = CARRY((!\inst3|dcfifo_component|auto_generated|op_1~6_combout  & !\inst2|master_interface|Add3~3_cout ))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add3~3_cout ),
	.combout(\inst2|master_interface|Add3~4_combout ),
	.cout(\inst2|master_interface|Add3~5 ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~4 .lut_mask = 16'h5A05;
defparam \inst2|master_interface|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N6
cycloneive_lcell_comb \inst2|master_interface|Add3~6 (
// Equation(s):
// \inst2|master_interface|Add3~6_combout  = (\inst3|dcfifo_component|auto_generated|op_1~8_combout  & ((\inst2|master_interface|Add3~5 ) # (GND))) # (!\inst3|dcfifo_component|auto_generated|op_1~8_combout  & (!\inst2|master_interface|Add3~5 ))
// \inst2|master_interface|Add3~7  = CARRY((\inst3|dcfifo_component|auto_generated|op_1~8_combout ) # (!\inst2|master_interface|Add3~5 ))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add3~5 ),
	.combout(\inst2|master_interface|Add3~6_combout ),
	.cout(\inst2|master_interface|Add3~7 ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~6 .lut_mask = 16'hC3CF;
defparam \inst2|master_interface|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N8
cycloneive_lcell_comb \inst2|master_interface|Add3~8 (
// Equation(s):
// \inst2|master_interface|Add3~8_combout  = (\inst3|dcfifo_component|auto_generated|op_1~10_combout  & (!\inst2|master_interface|Add3~7  & VCC)) # (!\inst3|dcfifo_component|auto_generated|op_1~10_combout  & (\inst2|master_interface|Add3~7  $ (GND)))
// \inst2|master_interface|Add3~9  = CARRY((!\inst3|dcfifo_component|auto_generated|op_1~10_combout  & !\inst2|master_interface|Add3~7 ))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add3~7 ),
	.combout(\inst2|master_interface|Add3~8_combout ),
	.cout(\inst2|master_interface|Add3~9 ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~8 .lut_mask = 16'h3C03;
defparam \inst2|master_interface|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N10
cycloneive_lcell_comb \inst2|master_interface|Add3~10 (
// Equation(s):
// \inst2|master_interface|Add3~10_combout  = (\inst3|dcfifo_component|auto_generated|op_1~12_combout  & ((\inst2|master_interface|Add3~9 ) # (GND))) # (!\inst3|dcfifo_component|auto_generated|op_1~12_combout  & (!\inst2|master_interface|Add3~9 ))
// \inst2|master_interface|Add3~11  = CARRY((\inst3|dcfifo_component|auto_generated|op_1~12_combout ) # (!\inst2|master_interface|Add3~9 ))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add3~9 ),
	.combout(\inst2|master_interface|Add3~10_combout ),
	.cout(\inst2|master_interface|Add3~11 ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~10 .lut_mask = 16'hA5AF;
defparam \inst2|master_interface|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N12
cycloneive_lcell_comb \inst2|master_interface|Add3~12 (
// Equation(s):
// \inst2|master_interface|Add3~12_combout  = (\inst3|dcfifo_component|auto_generated|op_1~14_combout  & (!\inst2|master_interface|Add3~11  & VCC)) # (!\inst3|dcfifo_component|auto_generated|op_1~14_combout  & (\inst2|master_interface|Add3~11  $ (GND)))
// \inst2|master_interface|Add3~13  = CARRY((!\inst3|dcfifo_component|auto_generated|op_1~14_combout  & !\inst2|master_interface|Add3~11 ))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add3~11 ),
	.combout(\inst2|master_interface|Add3~12_combout ),
	.cout(\inst2|master_interface|Add3~13 ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~12 .lut_mask = 16'h3C03;
defparam \inst2|master_interface|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N14
cycloneive_lcell_comb \inst2|master_interface|Add3~14 (
// Equation(s):
// \inst2|master_interface|Add3~14_combout  = (\inst3|dcfifo_component|auto_generated|op_1~16_combout  & ((\inst2|master_interface|Add3~13 ) # (GND))) # (!\inst3|dcfifo_component|auto_generated|op_1~16_combout  & (!\inst2|master_interface|Add3~13 ))
// \inst2|master_interface|Add3~15  = CARRY((\inst3|dcfifo_component|auto_generated|op_1~16_combout ) # (!\inst2|master_interface|Add3~13 ))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add3~13 ),
	.combout(\inst2|master_interface|Add3~14_combout ),
	.cout(\inst2|master_interface|Add3~15 ));
// synopsys translate_off
defparam \inst2|master_interface|Add3~14 .lut_mask = 16'hA5AF;
defparam \inst2|master_interface|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N16
cycloneive_lcell_comb \inst2|master_interface|Add3~16 (
// Equation(s):
// \inst2|master_interface|Add3~16_combout  = \inst2|master_interface|Add3~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|master_interface|Add3~15 ),
	.combout(\inst2|master_interface|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add3~16 .lut_mask = 16'hF0F0;
defparam \inst2|master_interface|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N26
cycloneive_lcell_comb \inst2|master_interface|LessThan2~0 (
// Equation(s):
// \inst2|master_interface|LessThan2~0_combout  = (!\inst2|master_interface|Add3~6_combout  & (!\inst2|master_interface|Add3~4_combout  & (!\inst2|master_interface|Add3~8_combout  & !\inst2|master_interface|Add3~10_combout )))

	.dataa(\inst2|master_interface|Add3~6_combout ),
	.datab(\inst2|master_interface|Add3~4_combout ),
	.datac(\inst2|master_interface|Add3~8_combout ),
	.datad(\inst2|master_interface|Add3~10_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan2~0 .lut_mask = 16'h0001;
defparam \inst2|master_interface|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N20
cycloneive_lcell_comb \inst2|master_interface|chipselect~2 (
// Equation(s):
// \inst2|master_interface|chipselect~2_combout  = (\inst2|master_interface|Add3~12_combout ) # (!\inst2|master_interface|LessThan2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|LessThan2~0_combout ),
	.datad(\inst2|master_interface|Add3~12_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|chipselect~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|chipselect~2 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|chipselect~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N4
cycloneive_lcell_comb \inst2|master_interface|chipselect~3 (
// Equation(s):
// \inst2|master_interface|chipselect~3_combout  = (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (((\inst2|master_interface|Add3~14_combout ) # (\inst2|master_interface|chipselect~2_combout )) # 
// (!\inst2|master_interface|Add3~16_combout )))

	.dataa(\inst2|master_interface|Add3~16_combout ),
	.datab(\inst2|master_interface|Add3~14_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(\inst2|master_interface|chipselect~2_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|chipselect~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|chipselect~3 .lut_mask = 16'hF0D0;
defparam \inst2|master_interface|chipselect~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .lut_mask = 16'hFFFF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .lut_mask = 16'hF0AA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout  = ((!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1])))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q )

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .lut_mask = 16'h0FBF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N17
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder .lut_mask = 16'hFFFF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q 
//  & ((\inst2|sdram_controller|comb~0_combout  & ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]))) # (!\inst2|sdram_controller|comb~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.datad(\inst2|sdram_controller|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .lut_mask = 16'h0A88;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2  & VCC)) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [2] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .lut_mask = 16'hA505;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3] & ((GND) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6  $ 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [3]) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~6 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8 .lut_mask = 16'h5AAF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q 
//  & ((\inst2|sdram_controller|comb~0_combout  & ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]))) # (!\inst2|sdram_controller|comb~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datab(\inst2|sdram_controller|comb~0_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 .lut_mask = 16'h2E00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15_combout ) # 
// ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~8_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~15_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16 .lut_mask = 16'hFF30;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9  & VCC)) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [4] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 .lut_mask = 16'hC303;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_combout ) # 
// ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~10_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 .lut_mask = 16'hF3F0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11  $ 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~11 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12 .lut_mask = 16'h0FF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ((\inst2|sdram_controller|comb~0_combout  & ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]))) # (!\inst2|sdram_controller|comb~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.datad(\inst2|sdram_controller|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 .lut_mask = 16'h0A88;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7_combout ) # 
// ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~12_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~7_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 .lut_mask = 16'hFF30;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ((\inst2|sdram_controller|comb~0_combout  & ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]))) # (!\inst2|sdram_controller|comb~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(\inst2|sdram_controller|comb~0_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4 .lut_mask = 16'h2E00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3_combout ) # 
// ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_combout )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .lut_mask = 16'hFFDC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14_combout ) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ) 
// # (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16_combout )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~18_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~14_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~16_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .lut_mask = 16'h5400;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .lut_mask = 16'h0054;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N25
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [1] & ((GND) # (!\inst2|sdram_controller|comb~0_combout ))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1] & (\inst2|sdram_controller|comb~0_combout  $ (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg 
// [1]) # (!\inst2|sdram_controller|comb~0_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datab(\inst2|sdram_controller|comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~2 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .lut_mask = 16'h66BB;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  
// & ((\inst2|sdram_controller|comb~0_combout  & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1])) # (!\inst2|sdram_controller|comb~0_combout  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1])))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datad(\inst2|sdram_controller|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .lut_mask = 16'h22A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ) # 
// ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 .lut_mask = 16'hFF30;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_combout  & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~4_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 .lut_mask = 16'hFF22;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~19_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]) # ((\inst2|sdram_controller|comb~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5])))

	.dataa(\inst2|sdram_controller|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1 .lut_mask = 16'hFF80;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ((\inst2|sdram_controller|comb~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4])) # (!\inst2|sdram_controller|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]))))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datad(\inst2|sdram_controller|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4 .lut_mask = 16'hD8F0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ((\inst2|sdram_controller|comb~0_combout  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]))) # (!\inst2|sdram_controller|comb~0_combout  & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5])))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.datad(\inst2|sdram_controller|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6 .lut_mask = 16'hE4CC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~6_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ((\inst2|sdram_controller|comb~0_combout  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]))) # (!\inst2|sdram_controller|comb~0_combout  & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4])))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.datad(\inst2|sdram_controller|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8 .lut_mask = 16'hE4CC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~8_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ((\inst2|sdram_controller|comb~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1])) # (!\inst2|sdram_controller|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]))))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.datad(\inst2|sdram_controller|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7 .lut_mask = 16'hB8F0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~7_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5_combout  = (\inst2|sdram_controller|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0])) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]))))) # (!\inst2|sdram_controller|comb~0_combout  & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.datac(\inst2|sdram_controller|comb~0_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5 .lut_mask = 16'hACCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][56]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40 .lut_mask = 16'hE2C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~40_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder .lut_mask = 16'hFF00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][48]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41 .lut_mask = 16'hE2E2;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~41_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder .lut_mask = 16'hFF00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35 .lut_mask = 16'hFA0A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout  = ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5])

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0 .lut_mask = 16'h8FAF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~35_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][48]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29 .lut_mask = 16'hF0AA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout  = ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4])

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0 .lut_mask = 16'hAF2F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~29_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][48]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23 .lut_mask = 16'hF5A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout  = ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3])

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0 .lut_mask = 16'h8FAF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~23_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][48]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17 .lut_mask = 16'hF0AA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout  = ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2])

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0 .lut_mask = 16'h8FAF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~17_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][48]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11 .lut_mask = 16'hF5A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout  = ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1])

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0 .lut_mask = 16'h8FAF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~11_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][48]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5 .lut_mask = 16'hF3C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout  = ((\inst2|sdram_controller|za_valid~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0])

	.dataa(\inst2|sdram_controller|za_valid~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2 .lut_mask = 16'h8FAF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout  = ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6])

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0 .lut_mask = 16'h8FAF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][56]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34 .lut_mask = 16'hCAC0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~34_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][56]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28 .lut_mask = 16'hE2C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~28_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][56]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22 .lut_mask = 16'hD888;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~22_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][56]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16 .lut_mask = 16'hF088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~16_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][56]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10 .lut_mask = 16'hCCA0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~10_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [2]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][56]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4 .lut_mask = 16'hF808;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N21
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][58]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37 .lut_mask = 16'hE2C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~37_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder .lut_mask = 16'hFF00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][58]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31 .lut_mask = 16'hF808;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~31_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4])))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][58]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25 .lut_mask = 16'hF088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~25_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][58]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19 .lut_mask = 16'hD888;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~19_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][58]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13 .lut_mask = 16'hE4A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~13_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][58]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7 .lut_mask = 16'hD888;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~7_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [4]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][58]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF808;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][57]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38 .lut_mask = 16'hE2C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][57]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32 .lut_mask = 16'hEC20;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~32_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][57]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26 .lut_mask = 16'hEA40;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~26_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][57]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20 .lut_mask = 16'hD888;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N25
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~20_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][57]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14 .lut_mask = 16'hD888;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~14_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][57]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8 .lut_mask = 16'hEA40;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N13
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~8_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][57]~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [3]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3 .lut_mask = 16'hB888;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [1]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0 .lut_mask = 16'hF0AA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder .lut_mask = 16'hFF00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout )))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][55]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39 .lut_mask = 16'hF3C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][55]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33 .lut_mask = 16'hFC0C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~33_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][55]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27 .lut_mask = 16'hF5A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~27_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][55]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21 .lut_mask = 16'hFA50;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~21_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][55]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15 .lut_mask = 16'hF0AA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~15_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55]~q ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~0_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][55]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9 .lut_mask = 16'hF0CC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N15
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~9_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y21_N25
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~feeder_combout ),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][55]~q ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~q  $ (VCC)
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7  = CARRY(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~q )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6 .lut_mask = 16'h33CC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7  & VCC)) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q  & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~7 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8 .lut_mask = 16'hC303;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q  & ((GND) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9 ))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9  $ (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~12  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~9 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~12 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11 .lut_mask = 16'h3CCF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~12  & VCC)) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~12 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~14  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q  & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~12 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~12 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~14 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13 .lut_mask = 16'hA505;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1] $ (VCC)
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~1  = CARRY(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1])

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~1 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0 .lut_mask = 16'h33CC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & 
// (((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0 .lut_mask = 16'h7250;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[7][59]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36 .lut_mask = 16'hE2C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~36_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder .lut_mask = 16'hFF00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[6][59]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30 .lut_mask = 16'hF808;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~30_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5])))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[5][59]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [5]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24 .lut_mask = 16'hF088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~24_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59]~q )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4] & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[4][59]~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [4]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18 .lut_mask = 16'hACA0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~18_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[3][59]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [3]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12 .lut_mask = 16'hF088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~12_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[2][59]~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [2]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6 .lut_mask = 16'hCCA0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~6_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59]~q )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg [5]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[1][59]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF808;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y21_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q  & ((GND) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~14 ))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~14  $ (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~16  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~14 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~14 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~16 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15 .lut_mask = 16'h3CCF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17_combout  = !\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~16 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~16 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17 .lut_mask = 16'h0F0F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~5  
// & VCC)) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~5 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~7  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & !\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~5 
// ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~5 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~7 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6 .lut_mask = 16'hA505;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & ((GND) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~7 ))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~7  $ 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~9  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [5]) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~7 
// ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~7 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~9 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8 .lut_mask = 16'h3CCF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5]~15_combout ),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~8_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10_combout  = !\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~9 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10 .lut_mask = 16'h0F0F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6]~17_combout ),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~10_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q  & 
// (((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [6]) # (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1])) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0_combout )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [6]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10 .lut_mask = 16'hCCC4;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y21_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1]~6_combout ),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~0_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~1  
// & VCC)) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~1 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~3  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [2] & !\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~1 
// ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~1 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~3 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2 .lut_mask = 16'hC303;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2]~8_combout ),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~2_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & ((GND) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~3 ))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~3  $ 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~5  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [3]) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~3 
// ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~3 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~5 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4 .lut_mask = 16'h3CCF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3]~11_combout ),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~4_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N7
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4]~13_combout ),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|Add0~6_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.sload(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter~10_combout ),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0_combout  = (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [4] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [5] & (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [3] & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [2])))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [4]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [5]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [3]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [2]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0 .lut_mask = 16'h0001;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1] & \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_byte_counter [1]),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1 .lut_mask = 16'h8800;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2_combout  = (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q  & (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q  & !\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][58]~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|burst_uncompress_busy~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][59]~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2 .lut_mask = 16'h0001;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1_combout ) # 
// ((!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q  & (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2_combout  & \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~q )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][56]~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~1_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~2_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][55]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3 .lut_mask = 16'hDCCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout  = ((\inst2|sdram_controller|za_valid~q  & (\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0]))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )

	.dataa(\inst2|sdram_controller|za_valid~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4 .lut_mask = 16'h80FF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]) # (!\inst2|sdram_controller|za_valid~q )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(\inst2|sdram_controller|za_valid~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hCCFF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\inst2|sdram_controller|comb~1_combout ) # ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2_combout ) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~4_combout ),
	.datab(\inst2|sdram_controller|comb~1_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hFCDC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0] & \inst2|sdram_controller|za_valid~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\inst2|sdram_controller|za_valid~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0 .lut_mask = 16'hF000;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout  = \inst2|sdram_controller|comb~1_combout  $ (((\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q )))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent|uncompressor|last_packet_beat~3_combout ),
	.datac(\inst2|sdram_controller|comb~1_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem[0][48]~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0 .lut_mask = 16'h785A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y21_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout  & (\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6] & 
// ((\inst2|sdram_controller|comb~1_combout )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout  & (((\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|always8~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [6]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datad(\inst2|sdram_controller|comb~1_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0 .lut_mask = 16'hD850;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7]~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N14
cycloneive_lcell_comb \inst2|sdram_controller|comb~0 (
// Equation(s):
// \inst2|sdram_controller|comb~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q  & (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|comb~0 .lut_mask = 16'h00B0;
defparam \inst2|sdram_controller|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y21_N12
cycloneive_lcell_comb \inst2|sdram_controller|comb~1 (
// Equation(s):
// \inst2|sdram_controller|comb~1_combout  = (\inst2|sdram_controller|comb~0_combout  & \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|comb~0_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|comb~1 .lut_mask = 16'hF000;
defparam \inst2|sdram_controller|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N8
cycloneive_lcell_comb \inst2|sdram_controller|init_done~0 (
// Equation(s):
// \inst2|sdram_controller|init_done~0_combout  = (\inst2|sdram_controller|init_done~q ) # (\inst2|sdram_controller|i_state.101~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|i_state.101~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|init_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|init_done~0 .lut_mask = 16'hFFF0;
defparam \inst2|sdram_controller|init_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N9
dffeas \inst2|sdram_controller|init_done (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|init_done~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|init_done .is_wysiwyg = "true";
defparam \inst2|sdram_controller|init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector41~2 (
// Equation(s):
// \inst2|sdram_controller|Selector41~2_combout  = (!\inst2|sdram_controller|m_state.000000001~q  & (!\inst2|sdram_controller|refresh_request~q  & (\inst2|sdram_controller|init_done~q  & 
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout )))

	.dataa(\inst2|sdram_controller|m_state.000000001~q ),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector41~2 .lut_mask = 16'h1000;
defparam \inst2|sdram_controller|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector41~3 (
// Equation(s):
// \inst2|sdram_controller|Selector41~3_combout  = (\inst2|sdram_controller|Selector27~0_combout ) # (\inst2|sdram_controller|Selector41~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|Selector27~0_combout ),
	.datad(\inst2|sdram_controller|Selector41~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector41~3 .lut_mask = 16'hFFF0;
defparam \inst2|sdram_controller|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N1
dffeas \inst2|sdram_controller|f_pop (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector41~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|f_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|f_pop .is_wysiwyg = "true";
defparam \inst2|sdram_controller|f_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder .lut_mask = 16'hFFFF;
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y24_N25
dffeas \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2 .lut_mask = 16'hCC00;
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0 .lut_mask = 16'hF0E2;
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q  & (\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0_combout  & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~0_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1 .lut_mask = 16'h00C0;
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ) # ((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2_combout  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~2_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3 .lut_mask = 16'hF8FA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout  = (!\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ) # (\inst2|master_interface|chipselect~5_combout )))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47 .lut_mask = 16'h3330;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N21
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0_combout  = \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [1] $ (VCC)
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~1  = CARRY(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [1])

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~1 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0 .lut_mask = 16'h33CC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & 
// (((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout )))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0_combout ))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~0_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1 .lut_mask = 16'hF0E4;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ) # (\inst2|master_interface|chipselect~5_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(gnd),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0 .lut_mask = 16'hFFCC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N29
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [2] & (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~1  & VCC)) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [2] & (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~1 ))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~3  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [2] & !\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~1 ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~1 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~3 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2 .lut_mask = 16'hA505;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & 
// (((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout )))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2_combout ))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~2_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2 .lut_mask = 16'hF0E4;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [3] & ((GND) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~3 ))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [3] & (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~3  $ (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~5  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [3]) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~3 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~3 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~5 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4 .lut_mask = 16'h3CCF;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & 
// (((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout )))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4_combout ))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~4_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3 .lut_mask = 16'hF0E4;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6_combout  = \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~5  $ (!\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [4]),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~5 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6 .lut_mask = 16'hF00F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & 
// (((!\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout )))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & 
// ((!\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6_combout ))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add3~6_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5 .lut_mask = 16'h0F2E;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N31
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1] $ (VCC))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1]) # (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [1]) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg [1]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .lut_mask = 16'h66DD;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [1] & !\inst2|master_interface|chipselect~5_combout )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [1]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 .lut_mask = 16'h0ACA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [2] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1  & VCC)) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [2] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 .lut_mask = 16'hA505;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [2] & ((!\inst2|master_interface|chipselect~5_combout )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3_combout ))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [2]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~3_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .lut_mask = 16'h0CAC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [3] & ((GND) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4 ))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4  $ 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [3]) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~4 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 .lut_mask = 16'h3CCF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [3]))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6_combout ))))

	.dataa(\inst2|master_interface|chipselect~5_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [3]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8 .lut_mask = 16'h7340;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [4] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7  & VCC)) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg 
// [4] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~7 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .lut_mask = 16'hA505;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|master_interface|chipselect~5_combout ) # ((\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [4])))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_combout ))))

	.dataa(\inst2|master_interface|chipselect~5_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [4]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 .lut_mask = 16'hEFE0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10  $ 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg [5]),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~10 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 .lut_mask = 16'h0FF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4_combout  = (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [5] & !\inst2|master_interface|chipselect~5_combout ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [5]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4 .lut_mask = 16'h0050;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (((\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [5] & !\inst2|master_interface|chipselect~5_combout )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~11_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint [5]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .lut_mask = 16'h44E4;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout  = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_combout  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout  & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8_combout  & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_combout )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~2_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~8_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 .lut_mask = 16'h0004;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout  = 
// ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14_combout  & \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~14_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .lut_mask = 16'h3F0F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneive_lcell_comb \inst2|master_interface|addr_counter[0]~30 (
// Equation(s):
// \inst2|master_interface|addr_counter[0]~30_combout  = \inst2|master_interface|addr_counter [0] $ (VCC)
// \inst2|master_interface|addr_counter[0]~31  = CARRY(\inst2|master_interface|addr_counter [0])

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter[0]~30_combout ),
	.cout(\inst2|master_interface|addr_counter[0]~31 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0]~30 .lut_mask = 16'h33CC;
defparam \inst2|master_interface|addr_counter[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cycloneive_lcell_comb \inst2|master_interface|LessThan1~1 (
// Equation(s):
// \inst2|master_interface|LessThan1~1_combout  = (((!\inst2|master_interface|addr_counter [7]) # (!\inst2|master_interface|addr_counter [5])) # (!\inst2|master_interface|addr_counter [4])) # (!\inst2|master_interface|addr_counter [6])

	.dataa(\inst2|master_interface|addr_counter [6]),
	.datab(\inst2|master_interface|addr_counter [4]),
	.datac(\inst2|master_interface|addr_counter [5]),
	.datad(\inst2|master_interface|addr_counter [7]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \inst2|master_interface|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
cycloneive_lcell_comb \inst2|master_interface|LessThan1~2 (
// Equation(s):
// \inst2|master_interface|LessThan1~2_combout  = (((!\inst2|master_interface|addr_counter [0]) # (!\inst2|master_interface|addr_counter [3])) # (!\inst2|master_interface|addr_counter [2])) # (!\inst2|master_interface|addr_counter [1])

	.dataa(\inst2|master_interface|addr_counter [1]),
	.datab(\inst2|master_interface|addr_counter [2]),
	.datac(\inst2|master_interface|addr_counter [3]),
	.datad(\inst2|master_interface|addr_counter [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \inst2|master_interface|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneive_lcell_comb \inst2|master_interface|LessThan1~0 (
// Equation(s):
// \inst2|master_interface|LessThan1~0_combout  = (((!\inst2|master_interface|addr_counter [8]) # (!\inst2|master_interface|addr_counter [10])) # (!\inst2|master_interface|addr_counter [9])) # (!\inst2|master_interface|addr_counter [11])

	.dataa(\inst2|master_interface|addr_counter [11]),
	.datab(\inst2|master_interface|addr_counter [9]),
	.datac(\inst2|master_interface|addr_counter [10]),
	.datad(\inst2|master_interface|addr_counter [8]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \inst2|master_interface|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneive_lcell_comb \inst2|master_interface|LessThan1~3 (
// Equation(s):
// \inst2|master_interface|LessThan1~3_combout  = (!\inst2|master_interface|addr_counter [12] & ((\inst2|master_interface|LessThan1~1_combout ) # ((\inst2|master_interface|LessThan1~2_combout ) # (\inst2|master_interface|LessThan1~0_combout ))))

	.dataa(\inst2|master_interface|LessThan1~1_combout ),
	.datab(\inst2|master_interface|LessThan1~2_combout ),
	.datac(\inst2|master_interface|LessThan1~0_combout ),
	.datad(\inst2|master_interface|addr_counter [12]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan1~3 .lut_mask = 16'h00FE;
defparam \inst2|master_interface|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneive_lcell_comb \inst2|master_interface|LessThan1~4 (
// Equation(s):
// \inst2|master_interface|LessThan1~4_combout  = ((!\inst2|master_interface|addr_counter [14] & ((\inst2|master_interface|LessThan1~3_combout ) # (!\inst2|master_interface|addr_counter [13])))) # (!\inst2|master_interface|addr_counter [15])

	.dataa(\inst2|master_interface|addr_counter [15]),
	.datab(\inst2|master_interface|addr_counter [13]),
	.datac(\inst2|master_interface|addr_counter [14]),
	.datad(\inst2|master_interface|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan1~4 .lut_mask = 16'h5F57;
defparam \inst2|master_interface|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneive_lcell_comb \inst2|master_interface|LessThan1~5 (
// Equation(s):
// \inst2|master_interface|LessThan1~5_combout  = ((!\inst2|master_interface|addr_counter [16] & (\inst2|master_interface|LessThan1~4_combout  & !\inst2|master_interface|addr_counter [17]))) # (!\inst2|master_interface|addr_counter [18])

	.dataa(\inst2|master_interface|addr_counter [18]),
	.datab(\inst2|master_interface|addr_counter [16]),
	.datac(\inst2|master_interface|LessThan1~4_combout ),
	.datad(\inst2|master_interface|addr_counter [17]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan1~5 .lut_mask = 16'h5575;
defparam \inst2|master_interface|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \inst2|master_interface|addr_counter[19]~73 (
// Equation(s):
// \inst2|master_interface|addr_counter[19]~73_combout  = (\inst2|master_interface|addr_counter [19] & (!\inst2|master_interface|addr_counter[18]~72 )) # (!\inst2|master_interface|addr_counter [19] & ((\inst2|master_interface|addr_counter[18]~72 ) # (GND)))
// \inst2|master_interface|addr_counter[19]~74  = CARRY((!\inst2|master_interface|addr_counter[18]~72 ) # (!\inst2|master_interface|addr_counter [19]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[18]~72 ),
	.combout(\inst2|master_interface|addr_counter[19]~73_combout ),
	.cout(\inst2|master_interface|addr_counter[19]~74 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[19]~73 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[19]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneive_lcell_comb \inst2|master_interface|addr_counter[20]~75 (
// Equation(s):
// \inst2|master_interface|addr_counter[20]~75_combout  = (\inst2|master_interface|addr_counter [20] & (\inst2|master_interface|addr_counter[19]~74  $ (GND))) # (!\inst2|master_interface|addr_counter [20] & (!\inst2|master_interface|addr_counter[19]~74  & 
// VCC))
// \inst2|master_interface|addr_counter[20]~76  = CARRY((\inst2|master_interface|addr_counter [20] & !\inst2|master_interface|addr_counter[19]~74 ))

	.dataa(\inst2|master_interface|addr_counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[19]~74 ),
	.combout(\inst2|master_interface|addr_counter[20]~75_combout ),
	.cout(\inst2|master_interface|addr_counter[20]~76 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[20]~75 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[20]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N8
cycloneive_lcell_comb \inst2|master_interface|chipselect~1 (
// Equation(s):
// \inst2|master_interface|chipselect~1_combout  = (\inst2|master_interface|state.READ_REQUEST~q  & ((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ) # ((\inst2|master_interface|chipselect~0_combout  & 
// \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ))))

	.dataa(\inst2|master_interface|chipselect~0_combout ),
	.datab(\inst2|master_interface|state.READ_REQUEST~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ),
	.datad(\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|chipselect~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|chipselect~1 .lut_mask = 16'hC8C0;
defparam \inst2|master_interface|chipselect~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N18
cycloneive_lcell_comb \inst2|master_interface|always2~1 (
// Equation(s):
// \inst2|master_interface|always2~1_combout  = (\inst3|dcfifo_component|auto_generated|op_1~10_combout ) # ((\inst3|dcfifo_component|auto_generated|op_1~8_combout ) # ((\inst3|dcfifo_component|auto_generated|op_1~12_combout ) # 
// (\inst3|dcfifo_component|auto_generated|op_1~14_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~10_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|op_1~8_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|op_1~12_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|always2~1 .lut_mask = 16'hFFFE;
defparam \inst2|master_interface|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cycloneive_lcell_comb \inst2|master_interface|always2~2 (
// Equation(s):
// \inst2|master_interface|always2~2_combout  = (\inst3|dcfifo_component|auto_generated|op_1~16_combout ) # ((\inst2|master_interface|always2~0_combout ) # ((\inst2|master_interface|always2~1_combout ) # 
// (!\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0])))

	.dataa(\inst3|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\inst2|master_interface|always2~0_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.datad(\inst2|master_interface|always2~1_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|always2~2 .lut_mask = 16'hFFEF;
defparam \inst2|master_interface|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N4
cycloneive_lcell_comb \inst2|master_interface|state~7 (
// Equation(s):
// \inst2|master_interface|state~7_combout  = (\inst2|master_interface|chipselect~1_combout  & (\inst2|master_interface|always2~2_combout  & ((\inst2|master_interface|chipselect~3_combout ) # (!\inst2|master_interface|read~1_combout ))))

	.dataa(\inst2|master_interface|read~1_combout ),
	.datab(\inst2|master_interface|chipselect~3_combout ),
	.datac(\inst2|master_interface|chipselect~1_combout ),
	.datad(\inst2|master_interface|always2~2_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~7 .lut_mask = 16'hD000;
defparam \inst2|master_interface|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N18
cycloneive_lcell_comb \inst2|master_interface|state~13 (
// Equation(s):
// \inst2|master_interface|state~13_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ((\inst2|master_interface|state~11_combout  & ((!\inst2|master_interface|state~7_combout ))) # 
// (!\inst2|master_interface|state~11_combout  & (\inst2|master_interface|state.READ_REQUEST~q ))))

	.dataa(\inst2|master_interface|state~11_combout ),
	.datab(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst2|master_interface|state.READ_REQUEST~q ),
	.datad(\inst2|master_interface|state~7_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~13 .lut_mask = 16'h40C8;
defparam \inst2|master_interface|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N19
dffeas \inst2|master_interface|state.READ_REQUEST (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|state.READ_REQUEST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|state.READ_REQUEST .is_wysiwyg = "true";
defparam \inst2|master_interface|state.READ_REQUEST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \inst2|master_interface|Add1~0 (
// Equation(s):
// \inst2|master_interface|Add1~0_combout  = (\inst2|sdram_controller|za_valid~q  & (\inst2|master_interface|burst_word_counter [0] $ (VCC))) # (!\inst2|sdram_controller|za_valid~q  & (\inst2|master_interface|burst_word_counter [0] & VCC))
// \inst2|master_interface|Add1~1  = CARRY((\inst2|sdram_controller|za_valid~q  & \inst2|master_interface|burst_word_counter [0]))

	.dataa(\inst2|sdram_controller|za_valid~q ),
	.datab(\inst2|master_interface|burst_word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|master_interface|Add1~0_combout ),
	.cout(\inst2|master_interface|Add1~1 ));
// synopsys translate_off
defparam \inst2|master_interface|Add1~0 .lut_mask = 16'h6688;
defparam \inst2|master_interface|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \inst2|master_interface|Add1~12 (
// Equation(s):
// \inst2|master_interface|Add1~12_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|master_interface|Add1~0_combout )

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add1~12 .lut_mask = 16'hAA00;
defparam \inst2|master_interface|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneive_lcell_comb \inst2|master_interface|init_counter[0]~16 (
// Equation(s):
// \inst2|master_interface|init_counter[0]~16_combout  = \inst2|master_interface|init_counter [0] $ (VCC)
// \inst2|master_interface|init_counter[0]~17  = CARRY(\inst2|master_interface|init_counter [0])

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|master_interface|init_counter[0]~16_combout ),
	.cout(\inst2|master_interface|init_counter[0]~17 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[0]~16 .lut_mask = 16'h33CC;
defparam \inst2|master_interface|init_counter[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \inst2|master_interface|init_counter[9]~20 (
// Equation(s):
// \inst2|master_interface|init_counter[9]~20_combout  = ((!\inst2|master_interface|started~q  & (\inst|altpll_component|auto_generated|wire_pll1_locked  & \inst2|master_interface|LessThan0~4_combout ))) # 
// (!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst2|master_interface|started~q ),
	.datab(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\inst2|master_interface|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|init_counter[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|init_counter[9]~20 .lut_mask = 16'h7333;
defparam \inst2|master_interface|init_counter[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \inst2|master_interface|init_counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[0] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneive_lcell_comb \inst2|master_interface|init_counter[1]~18 (
// Equation(s):
// \inst2|master_interface|init_counter[1]~18_combout  = (\inst2|master_interface|init_counter [1] & (!\inst2|master_interface|init_counter[0]~17 )) # (!\inst2|master_interface|init_counter [1] & ((\inst2|master_interface|init_counter[0]~17 ) # (GND)))
// \inst2|master_interface|init_counter[1]~19  = CARRY((!\inst2|master_interface|init_counter[0]~17 ) # (!\inst2|master_interface|init_counter [1]))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[0]~17 ),
	.combout(\inst2|master_interface|init_counter[1]~18_combout ),
	.cout(\inst2|master_interface|init_counter[1]~19 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[1]~18 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|init_counter[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \inst2|master_interface|init_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[1] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneive_lcell_comb \inst2|master_interface|init_counter[2]~21 (
// Equation(s):
// \inst2|master_interface|init_counter[2]~21_combout  = (\inst2|master_interface|init_counter [2] & (\inst2|master_interface|init_counter[1]~19  $ (GND))) # (!\inst2|master_interface|init_counter [2] & (!\inst2|master_interface|init_counter[1]~19  & VCC))
// \inst2|master_interface|init_counter[2]~22  = CARRY((\inst2|master_interface|init_counter [2] & !\inst2|master_interface|init_counter[1]~19 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[1]~19 ),
	.combout(\inst2|master_interface|init_counter[2]~21_combout ),
	.cout(\inst2|master_interface|init_counter[2]~22 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[2]~21 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|init_counter[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \inst2|master_interface|init_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[2] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneive_lcell_comb \inst2|master_interface|init_counter[3]~23 (
// Equation(s):
// \inst2|master_interface|init_counter[3]~23_combout  = (\inst2|master_interface|init_counter [3] & (!\inst2|master_interface|init_counter[2]~22 )) # (!\inst2|master_interface|init_counter [3] & ((\inst2|master_interface|init_counter[2]~22 ) # (GND)))
// \inst2|master_interface|init_counter[3]~24  = CARRY((!\inst2|master_interface|init_counter[2]~22 ) # (!\inst2|master_interface|init_counter [3]))

	.dataa(\inst2|master_interface|init_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[2]~22 ),
	.combout(\inst2|master_interface|init_counter[3]~23_combout ),
	.cout(\inst2|master_interface|init_counter[3]~24 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[3]~23 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|init_counter[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \inst2|master_interface|init_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[3] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneive_lcell_comb \inst2|master_interface|init_counter[4]~25 (
// Equation(s):
// \inst2|master_interface|init_counter[4]~25_combout  = (\inst2|master_interface|init_counter [4] & (\inst2|master_interface|init_counter[3]~24  $ (GND))) # (!\inst2|master_interface|init_counter [4] & (!\inst2|master_interface|init_counter[3]~24  & VCC))
// \inst2|master_interface|init_counter[4]~26  = CARRY((\inst2|master_interface|init_counter [4] & !\inst2|master_interface|init_counter[3]~24 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[3]~24 ),
	.combout(\inst2|master_interface|init_counter[4]~25_combout ),
	.cout(\inst2|master_interface|init_counter[4]~26 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[4]~25 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|init_counter[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \inst2|master_interface|init_counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[4] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneive_lcell_comb \inst2|master_interface|init_counter[5]~27 (
// Equation(s):
// \inst2|master_interface|init_counter[5]~27_combout  = (\inst2|master_interface|init_counter [5] & (!\inst2|master_interface|init_counter[4]~26 )) # (!\inst2|master_interface|init_counter [5] & ((\inst2|master_interface|init_counter[4]~26 ) # (GND)))
// \inst2|master_interface|init_counter[5]~28  = CARRY((!\inst2|master_interface|init_counter[4]~26 ) # (!\inst2|master_interface|init_counter [5]))

	.dataa(\inst2|master_interface|init_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[4]~26 ),
	.combout(\inst2|master_interface|init_counter[5]~27_combout ),
	.cout(\inst2|master_interface|init_counter[5]~28 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[5]~27 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|init_counter[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \inst2|master_interface|init_counter[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[5] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneive_lcell_comb \inst2|master_interface|init_counter[6]~29 (
// Equation(s):
// \inst2|master_interface|init_counter[6]~29_combout  = (\inst2|master_interface|init_counter [6] & (\inst2|master_interface|init_counter[5]~28  $ (GND))) # (!\inst2|master_interface|init_counter [6] & (!\inst2|master_interface|init_counter[5]~28  & VCC))
// \inst2|master_interface|init_counter[6]~30  = CARRY((\inst2|master_interface|init_counter [6] & !\inst2|master_interface|init_counter[5]~28 ))

	.dataa(\inst2|master_interface|init_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[5]~28 ),
	.combout(\inst2|master_interface|init_counter[6]~29_combout ),
	.cout(\inst2|master_interface|init_counter[6]~30 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[6]~29 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|init_counter[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \inst2|master_interface|init_counter[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[6] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneive_lcell_comb \inst2|master_interface|init_counter[7]~31 (
// Equation(s):
// \inst2|master_interface|init_counter[7]~31_combout  = (\inst2|master_interface|init_counter [7] & (!\inst2|master_interface|init_counter[6]~30 )) # (!\inst2|master_interface|init_counter [7] & ((\inst2|master_interface|init_counter[6]~30 ) # (GND)))
// \inst2|master_interface|init_counter[7]~32  = CARRY((!\inst2|master_interface|init_counter[6]~30 ) # (!\inst2|master_interface|init_counter [7]))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[6]~30 ),
	.combout(\inst2|master_interface|init_counter[7]~31_combout ),
	.cout(\inst2|master_interface|init_counter[7]~32 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[7]~31 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|init_counter[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \inst2|master_interface|init_counter[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[7] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneive_lcell_comb \inst2|master_interface|init_counter[8]~33 (
// Equation(s):
// \inst2|master_interface|init_counter[8]~33_combout  = (\inst2|master_interface|init_counter [8] & (\inst2|master_interface|init_counter[7]~32  $ (GND))) # (!\inst2|master_interface|init_counter [8] & (!\inst2|master_interface|init_counter[7]~32  & VCC))
// \inst2|master_interface|init_counter[8]~34  = CARRY((\inst2|master_interface|init_counter [8] & !\inst2|master_interface|init_counter[7]~32 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[7]~32 ),
	.combout(\inst2|master_interface|init_counter[8]~33_combout ),
	.cout(\inst2|master_interface|init_counter[8]~34 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[8]~33 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|init_counter[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \inst2|master_interface|init_counter[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[8] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneive_lcell_comb \inst2|master_interface|init_counter[9]~35 (
// Equation(s):
// \inst2|master_interface|init_counter[9]~35_combout  = (\inst2|master_interface|init_counter [9] & (!\inst2|master_interface|init_counter[8]~34 )) # (!\inst2|master_interface|init_counter [9] & ((\inst2|master_interface|init_counter[8]~34 ) # (GND)))
// \inst2|master_interface|init_counter[9]~36  = CARRY((!\inst2|master_interface|init_counter[8]~34 ) # (!\inst2|master_interface|init_counter [9]))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[8]~34 ),
	.combout(\inst2|master_interface|init_counter[9]~35_combout ),
	.cout(\inst2|master_interface|init_counter[9]~36 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[9]~35 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|init_counter[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \inst2|master_interface|init_counter[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[9] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneive_lcell_comb \inst2|master_interface|init_counter[10]~37 (
// Equation(s):
// \inst2|master_interface|init_counter[10]~37_combout  = (\inst2|master_interface|init_counter [10] & (\inst2|master_interface|init_counter[9]~36  $ (GND))) # (!\inst2|master_interface|init_counter [10] & (!\inst2|master_interface|init_counter[9]~36  & 
// VCC))
// \inst2|master_interface|init_counter[10]~38  = CARRY((\inst2|master_interface|init_counter [10] & !\inst2|master_interface|init_counter[9]~36 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[9]~36 ),
	.combout(\inst2|master_interface|init_counter[10]~37_combout ),
	.cout(\inst2|master_interface|init_counter[10]~38 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[10]~37 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|init_counter[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \inst2|master_interface|init_counter[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[10] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneive_lcell_comb \inst2|master_interface|init_counter[11]~39 (
// Equation(s):
// \inst2|master_interface|init_counter[11]~39_combout  = (\inst2|master_interface|init_counter [11] & (!\inst2|master_interface|init_counter[10]~38 )) # (!\inst2|master_interface|init_counter [11] & ((\inst2|master_interface|init_counter[10]~38 ) # (GND)))
// \inst2|master_interface|init_counter[11]~40  = CARRY((!\inst2|master_interface|init_counter[10]~38 ) # (!\inst2|master_interface|init_counter [11]))

	.dataa(\inst2|master_interface|init_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[10]~38 ),
	.combout(\inst2|master_interface|init_counter[11]~39_combout ),
	.cout(\inst2|master_interface|init_counter[11]~40 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[11]~39 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|init_counter[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \inst2|master_interface|init_counter[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[11] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneive_lcell_comb \inst2|master_interface|init_counter[12]~41 (
// Equation(s):
// \inst2|master_interface|init_counter[12]~41_combout  = (\inst2|master_interface|init_counter [12] & (\inst2|master_interface|init_counter[11]~40  $ (GND))) # (!\inst2|master_interface|init_counter [12] & (!\inst2|master_interface|init_counter[11]~40  & 
// VCC))
// \inst2|master_interface|init_counter[12]~42  = CARRY((\inst2|master_interface|init_counter [12] & !\inst2|master_interface|init_counter[11]~40 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[11]~40 ),
	.combout(\inst2|master_interface|init_counter[12]~41_combout ),
	.cout(\inst2|master_interface|init_counter[12]~42 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[12]~41 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|init_counter[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \inst2|master_interface|init_counter[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[12] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneive_lcell_comb \inst2|master_interface|init_counter[13]~43 (
// Equation(s):
// \inst2|master_interface|init_counter[13]~43_combout  = (\inst2|master_interface|init_counter [13] & (!\inst2|master_interface|init_counter[12]~42 )) # (!\inst2|master_interface|init_counter [13] & ((\inst2|master_interface|init_counter[12]~42 ) # (GND)))
// \inst2|master_interface|init_counter[13]~44  = CARRY((!\inst2|master_interface|init_counter[12]~42 ) # (!\inst2|master_interface|init_counter [13]))

	.dataa(\inst2|master_interface|init_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[12]~42 ),
	.combout(\inst2|master_interface|init_counter[13]~43_combout ),
	.cout(\inst2|master_interface|init_counter[13]~44 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[13]~43 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|init_counter[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \inst2|master_interface|init_counter[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[13] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \inst2|master_interface|LessThan0~3 (
// Equation(s):
// \inst2|master_interface|LessThan0~3_combout  = (!\inst2|master_interface|init_counter [12] & (!\inst2|master_interface|init_counter [13] & (!\inst2|master_interface|init_counter [10] & !\inst2|master_interface|init_counter [11])))

	.dataa(\inst2|master_interface|init_counter [12]),
	.datab(\inst2|master_interface|init_counter [13]),
	.datac(\inst2|master_interface|init_counter [10]),
	.datad(\inst2|master_interface|init_counter [11]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan0~3 .lut_mask = 16'h0001;
defparam \inst2|master_interface|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \inst2|master_interface|LessThan0~0 (
// Equation(s):
// \inst2|master_interface|LessThan0~0_combout  = (!\inst2|master_interface|init_counter [4] & (((!\inst2|master_interface|init_counter [1]) # (!\inst2|master_interface|init_counter [3])) # (!\inst2|master_interface|init_counter [2])))

	.dataa(\inst2|master_interface|init_counter [2]),
	.datab(\inst2|master_interface|init_counter [3]),
	.datac(\inst2|master_interface|init_counter [4]),
	.datad(\inst2|master_interface|init_counter [1]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan0~0 .lut_mask = 16'h070F;
defparam \inst2|master_interface|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \inst2|master_interface|LessThan0~1 (
// Equation(s):
// \inst2|master_interface|LessThan0~1_combout  = (!\inst2|master_interface|init_counter [6] & (!\inst2|master_interface|init_counter [7] & !\inst2|master_interface|init_counter [5]))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [6]),
	.datac(\inst2|master_interface|init_counter [7]),
	.datad(\inst2|master_interface|init_counter [5]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan0~1 .lut_mask = 16'h0003;
defparam \inst2|master_interface|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \inst2|master_interface|LessThan0~2 (
// Equation(s):
// \inst2|master_interface|LessThan0~2_combout  = (((\inst2|master_interface|LessThan0~0_combout  & \inst2|master_interface|LessThan0~1_combout )) # (!\inst2|master_interface|init_counter [8])) # (!\inst2|master_interface|init_counter [9])

	.dataa(\inst2|master_interface|LessThan0~0_combout ),
	.datab(\inst2|master_interface|init_counter [9]),
	.datac(\inst2|master_interface|LessThan0~1_combout ),
	.datad(\inst2|master_interface|init_counter [8]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan0~2 .lut_mask = 16'hB3FF;
defparam \inst2|master_interface|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneive_lcell_comb \inst2|master_interface|init_counter[14]~45 (
// Equation(s):
// \inst2|master_interface|init_counter[14]~45_combout  = (\inst2|master_interface|init_counter [14] & (\inst2|master_interface|init_counter[13]~44  $ (GND))) # (!\inst2|master_interface|init_counter [14] & (!\inst2|master_interface|init_counter[13]~44  & 
// VCC))
// \inst2|master_interface|init_counter[14]~46  = CARRY((\inst2|master_interface|init_counter [14] & !\inst2|master_interface|init_counter[13]~44 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|init_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|init_counter[13]~44 ),
	.combout(\inst2|master_interface|init_counter[14]~45_combout ),
	.cout(\inst2|master_interface|init_counter[14]~46 ));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[14]~45 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|init_counter[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \inst2|master_interface|init_counter[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[14] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneive_lcell_comb \inst2|master_interface|init_counter[15]~47 (
// Equation(s):
// \inst2|master_interface|init_counter[15]~47_combout  = \inst2|master_interface|init_counter [15] $ (\inst2|master_interface|init_counter[14]~46 )

	.dataa(\inst2|master_interface|init_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|master_interface|init_counter[14]~46 ),
	.combout(\inst2|master_interface|init_counter[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|init_counter[15]~47 .lut_mask = 16'h5A5A;
defparam \inst2|master_interface|init_counter[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \inst2|master_interface|init_counter[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|init_counter[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|init_counter[9]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|init_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|init_counter[15] .is_wysiwyg = "true";
defparam \inst2|master_interface|init_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \inst2|master_interface|LessThan0~4 (
// Equation(s):
// \inst2|master_interface|LessThan0~4_combout  = ((\inst2|master_interface|LessThan0~3_combout  & (\inst2|master_interface|LessThan0~2_combout  & !\inst2|master_interface|init_counter [14]))) # (!\inst2|master_interface|init_counter [15])

	.dataa(\inst2|master_interface|LessThan0~3_combout ),
	.datab(\inst2|master_interface|LessThan0~2_combout ),
	.datac(\inst2|master_interface|init_counter [15]),
	.datad(\inst2|master_interface|init_counter [14]),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan0~4 .lut_mask = 16'h0F8F;
defparam \inst2|master_interface|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \inst2|master_interface|started~0 (
// Equation(s):
// \inst2|master_interface|started~0_combout  = (\inst2|master_interface|started~q ) # ((\inst|altpll_component|auto_generated|wire_pll1_locked  & !\inst2|master_interface|LessThan0~4_combout ))

	.dataa(gnd),
	.datab(\inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\inst2|master_interface|started~q ),
	.datad(\inst2|master_interface|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|started~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|started~0 .lut_mask = 16'hF0FC;
defparam \inst2|master_interface|started~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N1
dffeas \inst2|master_interface|started (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|started~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|started .is_wysiwyg = "true";
defparam \inst2|master_interface|started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \inst2|master_interface|state~14 (
// Equation(s):
// \inst2|master_interface|state~14_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ((\inst2|master_interface|state.IDLE~q ) # ((\inst2|master_interface|started~q  & 
// \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))))

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\inst2|master_interface|started~q ),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~14 .lut_mask = 16'hA8A0;
defparam \inst2|master_interface|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \inst2|master_interface|state.IDLE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|state.IDLE .is_wysiwyg = "true";
defparam \inst2|master_interface|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N24
cycloneive_lcell_comb \inst2|master_interface|LessThan2~1 (
// Equation(s):
// \inst2|master_interface|LessThan2~1_combout  = (!\inst2|master_interface|Add3~12_combout  & (!\inst2|master_interface|Add3~14_combout  & \inst2|master_interface|Add3~16_combout ))

	.dataa(\inst2|master_interface|Add3~12_combout ),
	.datab(gnd),
	.datac(\inst2|master_interface|Add3~14_combout ),
	.datad(\inst2|master_interface|Add3~16_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|LessThan2~1 .lut_mask = 16'h0500;
defparam \inst2|master_interface|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N22
cycloneive_lcell_comb \inst2|master_interface|burst_word_counter[0]~1 (
// Equation(s):
// \inst2|master_interface|burst_word_counter[0]~1_combout  = (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & (\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout  & 
// ((!\inst2|master_interface|LessThan2~1_combout ) # (!\inst2|master_interface|LessThan2~0_combout ))))

	.dataa(\inst2|master_interface|LessThan2~0_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.datad(\inst2|master_interface|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|burst_word_counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[0]~1 .lut_mask = 16'h40C0;
defparam \inst2|master_interface|burst_word_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \inst2|master_interface|burst_word_counter[0]~0 (
// Equation(s):
// \inst2|master_interface|burst_word_counter[0]~0_combout  = (\inst2|master_interface|state.READ_REQUEST~q  & (\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout  & ((\inst2|master_interface|state.WAIT_DATA~q ) # 
// (!\inst2|master_interface|read~1_combout )))) # (!\inst2|master_interface|state.READ_REQUEST~q  & (((\inst2|master_interface|state.WAIT_DATA~q ) # (!\inst2|master_interface|read~1_combout ))))

	.dataa(\inst2|master_interface|state.READ_REQUEST~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.datac(\inst2|master_interface|state.WAIT_DATA~q ),
	.datad(\inst2|master_interface|read~1_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|burst_word_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[0]~0 .lut_mask = 16'hD0DD;
defparam \inst2|master_interface|burst_word_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneive_lcell_comb \inst2|master_interface|burst_word_counter[0]~2 (
// Equation(s):
// \inst2|master_interface|burst_word_counter[0]~2_combout  = ((\inst2|master_interface|state.IDLE~q  & ((\inst2|master_interface|burst_word_counter[0]~1_combout ) # (\inst2|master_interface|burst_word_counter[0]~0_combout )))) # 
// (!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(\inst2|master_interface|burst_word_counter[0]~1_combout ),
	.datad(\inst2|master_interface|burst_word_counter[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|burst_word_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[0]~2 .lut_mask = 16'hDDD5;
defparam \inst2|master_interface|burst_word_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \inst2|master_interface|burst_word_counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|master_interface|state.WAIT_DATA~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|burst_word_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|burst_word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[0] .is_wysiwyg = "true";
defparam \inst2|master_interface|burst_word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \inst2|master_interface|state~9 (
// Equation(s):
// \inst2|master_interface|state~9_combout  = (\inst2|master_interface|state~6_combout  & (\inst2|master_interface|burst_word_counter [1] & (\inst2|master_interface|burst_word_counter [0] & \inst2|master_interface|burst_word_counter [2])))

	.dataa(\inst2|master_interface|state~6_combout ),
	.datab(\inst2|master_interface|burst_word_counter [1]),
	.datac(\inst2|master_interface|burst_word_counter [0]),
	.datad(\inst2|master_interface|burst_word_counter [2]),
	.cin(gnd),
	.combout(\inst2|master_interface|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~9 .lut_mask = 16'h8000;
defparam \inst2|master_interface|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneive_lcell_comb \inst2|master_interface|state~8 (
// Equation(s):
// \inst2|master_interface|state~8_combout  = (\inst2|master_interface|started~q  & (!\inst2|master_interface|state.WAIT_DATA~q  & \inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]))

	.dataa(gnd),
	.datab(\inst2|master_interface|started~q ),
	.datac(\inst2|master_interface|state.WAIT_DATA~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~8 .lut_mask = 16'h0C00;
defparam \inst2|master_interface|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \inst2|master_interface|state~10 (
// Equation(s):
// \inst2|master_interface|state~10_combout  = (!\inst2|master_interface|state.READ_REQUEST~q  & ((\inst2|master_interface|state~8_combout ) # ((\inst2|master_interface|state~9_combout  & 
// \inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ))))

	.dataa(\inst2|master_interface|state.READ_REQUEST~q ),
	.datab(\inst2|master_interface|state~9_combout ),
	.datac(\inst2|master_interface|state~8_combout ),
	.datad(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~3_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~10 .lut_mask = 16'h5450;
defparam \inst2|master_interface|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N0
cycloneive_lcell_comb \inst2|master_interface|state~11 (
// Equation(s):
// \inst2|master_interface|state~11_combout  = (\inst2|master_interface|state~10_combout ) # ((\inst2|master_interface|chipselect~1_combout  & ((\inst2|master_interface|chipselect~3_combout ) # (!\inst2|master_interface|read~1_combout ))))

	.dataa(\inst2|master_interface|read~1_combout ),
	.datab(\inst2|master_interface|state~10_combout ),
	.datac(\inst2|master_interface|chipselect~1_combout ),
	.datad(\inst2|master_interface|chipselect~3_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~11 .lut_mask = 16'hFCDC;
defparam \inst2|master_interface|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cycloneive_lcell_comb \inst2|master_interface|state~12 (
// Equation(s):
// \inst2|master_interface|state~12_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ((\inst2|master_interface|state~11_combout  & ((\inst2|master_interface|state~7_combout ))) # 
// (!\inst2|master_interface|state~11_combout  & (\inst2|master_interface|state.WAIT_DATA~q ))))

	.dataa(\inst2|master_interface|state~11_combout ),
	.datab(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst2|master_interface|state.WAIT_DATA~q ),
	.datad(\inst2|master_interface|state~7_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~12 .lut_mask = 16'hC840;
defparam \inst2|master_interface|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \inst2|master_interface|state.WAIT_DATA (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|state.WAIT_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|state.WAIT_DATA .is_wysiwyg = "true";
defparam \inst2|master_interface|state.WAIT_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneive_lcell_comb \inst2|master_interface|addr_counter[0]~56 (
// Equation(s):
// \inst2|master_interface|addr_counter[0]~56_combout  = ((\inst2|master_interface|state.WAIT_DATA~q  & \inst2|sdram_controller|za_valid~q )) # (!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(\inst2|master_interface|state.WAIT_DATA~q ),
	.datac(\inst2|sdram_controller|za_valid~q ),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0]~56 .lut_mask = 16'hC0FF;
defparam \inst2|master_interface|addr_counter[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \inst2|master_interface|addr_counter[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[20]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[20] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \inst2|master_interface|addr_counter[21]~77 (
// Equation(s):
// \inst2|master_interface|addr_counter[21]~77_combout  = (\inst2|master_interface|addr_counter [21] & (!\inst2|master_interface|addr_counter[20]~76 )) # (!\inst2|master_interface|addr_counter [21] & ((\inst2|master_interface|addr_counter[20]~76 ) # (GND)))
// \inst2|master_interface|addr_counter[21]~78  = CARRY((!\inst2|master_interface|addr_counter[20]~76 ) # (!\inst2|master_interface|addr_counter [21]))

	.dataa(\inst2|master_interface|addr_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[20]~76 ),
	.combout(\inst2|master_interface|addr_counter[21]~77_combout ),
	.cout(\inst2|master_interface|addr_counter[21]~78 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[21]~77 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|addr_counter[21]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \inst2|master_interface|addr_counter[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[21]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[21] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \inst2|master_interface|addr_counter[22]~79 (
// Equation(s):
// \inst2|master_interface|addr_counter[22]~79_combout  = (\inst2|master_interface|addr_counter [22] & (\inst2|master_interface|addr_counter[21]~78  $ (GND))) # (!\inst2|master_interface|addr_counter [22] & (!\inst2|master_interface|addr_counter[21]~78  & 
// VCC))
// \inst2|master_interface|addr_counter[22]~80  = CARRY((\inst2|master_interface|addr_counter [22] & !\inst2|master_interface|addr_counter[21]~78 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[21]~78 ),
	.combout(\inst2|master_interface|addr_counter[22]~79_combout ),
	.cout(\inst2|master_interface|addr_counter[22]~80 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[22]~79 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|addr_counter[22]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \inst2|master_interface|addr_counter[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[22]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[22] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneive_lcell_comb \inst2|master_interface|addr_counter[23]~81 (
// Equation(s):
// \inst2|master_interface|addr_counter[23]~81_combout  = (\inst2|master_interface|addr_counter [23] & (!\inst2|master_interface|addr_counter[22]~80 )) # (!\inst2|master_interface|addr_counter [23] & ((\inst2|master_interface|addr_counter[22]~80 ) # (GND)))
// \inst2|master_interface|addr_counter[23]~82  = CARRY((!\inst2|master_interface|addr_counter[22]~80 ) # (!\inst2|master_interface|addr_counter [23]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[22]~80 ),
	.combout(\inst2|master_interface|addr_counter[23]~81_combout ),
	.cout(\inst2|master_interface|addr_counter[23]~82 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[23]~81 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[23]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \inst2|master_interface|addr_counter[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[23]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[23] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneive_lcell_comb \inst2|master_interface|addr_counter[24]~83 (
// Equation(s):
// \inst2|master_interface|addr_counter[24]~83_combout  = (\inst2|master_interface|addr_counter [24] & (\inst2|master_interface|addr_counter[23]~82  $ (GND))) # (!\inst2|master_interface|addr_counter [24] & (!\inst2|master_interface|addr_counter[23]~82  & 
// VCC))
// \inst2|master_interface|addr_counter[24]~84  = CARRY((\inst2|master_interface|addr_counter [24] & !\inst2|master_interface|addr_counter[23]~82 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[23]~82 ),
	.combout(\inst2|master_interface|addr_counter[24]~83_combout ),
	.cout(\inst2|master_interface|addr_counter[24]~84 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[24]~83 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|addr_counter[24]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \inst2|master_interface|addr_counter[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[24]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[24] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \inst2|master_interface|addr_counter[25]~85 (
// Equation(s):
// \inst2|master_interface|addr_counter[25]~85_combout  = (\inst2|master_interface|addr_counter [25] & (!\inst2|master_interface|addr_counter[24]~84 )) # (!\inst2|master_interface|addr_counter [25] & ((\inst2|master_interface|addr_counter[24]~84 ) # (GND)))
// \inst2|master_interface|addr_counter[25]~86  = CARRY((!\inst2|master_interface|addr_counter[24]~84 ) # (!\inst2|master_interface|addr_counter [25]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[24]~84 ),
	.combout(\inst2|master_interface|addr_counter[25]~85_combout ),
	.cout(\inst2|master_interface|addr_counter[25]~86 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[25]~85 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[25]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \inst2|master_interface|addr_counter[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[25]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[25] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \inst2|master_interface|addr_counter[26]~87 (
// Equation(s):
// \inst2|master_interface|addr_counter[26]~87_combout  = (\inst2|master_interface|addr_counter [26] & (\inst2|master_interface|addr_counter[25]~86  $ (GND))) # (!\inst2|master_interface|addr_counter [26] & (!\inst2|master_interface|addr_counter[25]~86  & 
// VCC))
// \inst2|master_interface|addr_counter[26]~88  = CARRY((\inst2|master_interface|addr_counter [26] & !\inst2|master_interface|addr_counter[25]~86 ))

	.dataa(\inst2|master_interface|addr_counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[25]~86 ),
	.combout(\inst2|master_interface|addr_counter[26]~87_combout ),
	.cout(\inst2|master_interface|addr_counter[26]~88 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[26]~87 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[26]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N23
dffeas \inst2|master_interface|addr_counter[26] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[26]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[26] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneive_lcell_comb \inst2|master_interface|addr_counter[27]~89 (
// Equation(s):
// \inst2|master_interface|addr_counter[27]~89_combout  = (\inst2|master_interface|addr_counter [27] & (!\inst2|master_interface|addr_counter[26]~88 )) # (!\inst2|master_interface|addr_counter [27] & ((\inst2|master_interface|addr_counter[26]~88 ) # (GND)))
// \inst2|master_interface|addr_counter[27]~90  = CARRY((!\inst2|master_interface|addr_counter[26]~88 ) # (!\inst2|master_interface|addr_counter [27]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[26]~88 ),
	.combout(\inst2|master_interface|addr_counter[27]~89_combout ),
	.cout(\inst2|master_interface|addr_counter[27]~90 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[27]~89 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[27]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \inst2|master_interface|addr_counter[27] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[27]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[27] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneive_lcell_comb \inst2|master_interface|addr_counter[28]~91 (
// Equation(s):
// \inst2|master_interface|addr_counter[28]~91_combout  = (\inst2|master_interface|addr_counter [28] & (\inst2|master_interface|addr_counter[27]~90  $ (GND))) # (!\inst2|master_interface|addr_counter [28] & (!\inst2|master_interface|addr_counter[27]~90  & 
// VCC))
// \inst2|master_interface|addr_counter[28]~92  = CARRY((\inst2|master_interface|addr_counter [28] & !\inst2|master_interface|addr_counter[27]~90 ))

	.dataa(\inst2|master_interface|addr_counter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[27]~90 ),
	.combout(\inst2|master_interface|addr_counter[28]~91_combout ),
	.cout(\inst2|master_interface|addr_counter[28]~92 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[28]~91 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[28]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \inst2|master_interface|addr_counter[28] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[28]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[28] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneive_lcell_comb \inst2|master_interface|addr_counter[29]~93 (
// Equation(s):
// \inst2|master_interface|addr_counter[29]~93_combout  = \inst2|master_interface|addr_counter[28]~92  $ (\inst2|master_interface|addr_counter [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [29]),
	.cin(\inst2|master_interface|addr_counter[28]~92 ),
	.combout(\inst2|master_interface|addr_counter[29]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[29]~93 .lut_mask = 16'h0FF0;
defparam \inst2|master_interface|addr_counter[29]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \inst2|master_interface|addr_counter[29] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[29]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[29] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \inst2|master_interface|addr_counter[0]~54 (
// Equation(s):
// \inst2|master_interface|addr_counter[0]~54_combout  = (!\inst2|master_interface|addr_counter [28] & (!\inst2|master_interface|addr_counter [29] & (!\inst2|master_interface|addr_counter [26] & !\inst2|master_interface|addr_counter [27])))

	.dataa(\inst2|master_interface|addr_counter [28]),
	.datab(\inst2|master_interface|addr_counter [29]),
	.datac(\inst2|master_interface|addr_counter [26]),
	.datad(\inst2|master_interface|addr_counter [27]),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0]~54 .lut_mask = 16'h0001;
defparam \inst2|master_interface|addr_counter[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cycloneive_lcell_comb \inst2|master_interface|addr_counter[0]~53 (
// Equation(s):
// \inst2|master_interface|addr_counter[0]~53_combout  = (!\inst2|master_interface|addr_counter [22] & (!\inst2|master_interface|addr_counter [21] & (!\inst2|master_interface|addr_counter [23] & !\inst2|master_interface|addr_counter [25])))

	.dataa(\inst2|master_interface|addr_counter [22]),
	.datab(\inst2|master_interface|addr_counter [21]),
	.datac(\inst2|master_interface|addr_counter [23]),
	.datad(\inst2|master_interface|addr_counter [25]),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0]~53 .lut_mask = 16'h0001;
defparam \inst2|master_interface|addr_counter[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneive_lcell_comb \inst2|master_interface|addr_counter[0]~52 (
// Equation(s):
// \inst2|master_interface|addr_counter[0]~52_combout  = (!\inst2|master_interface|addr_counter [24] & (!\inst2|master_interface|addr_counter [20] & (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// !\inst2|master_interface|addr_counter [19])))

	.dataa(\inst2|master_interface|addr_counter [24]),
	.datab(\inst2|master_interface|addr_counter [20]),
	.datac(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst2|master_interface|addr_counter [19]),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0]~52 .lut_mask = 16'h0010;
defparam \inst2|master_interface|addr_counter[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
cycloneive_lcell_comb \inst2|master_interface|addr_counter[0]~55 (
// Equation(s):
// \inst2|master_interface|addr_counter[0]~55_combout  = (((!\inst2|master_interface|addr_counter[0]~52_combout ) # (!\inst2|master_interface|addr_counter[0]~53_combout )) # (!\inst2|master_interface|addr_counter[0]~54_combout )) # 
// (!\inst2|master_interface|LessThan1~5_combout )

	.dataa(\inst2|master_interface|LessThan1~5_combout ),
	.datab(\inst2|master_interface|addr_counter[0]~54_combout ),
	.datac(\inst2|master_interface|addr_counter[0]~53_combout ),
	.datad(\inst2|master_interface|addr_counter[0]~52_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|addr_counter[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0]~55 .lut_mask = 16'h7FFF;
defparam \inst2|master_interface|addr_counter[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N3
dffeas \inst2|master_interface|addr_counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[0]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[0] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N4
cycloneive_lcell_comb \inst2|master_interface|addr_counter[1]~32 (
// Equation(s):
// \inst2|master_interface|addr_counter[1]~32_combout  = (\inst2|master_interface|addr_counter [1] & (!\inst2|master_interface|addr_counter[0]~31 )) # (!\inst2|master_interface|addr_counter [1] & ((\inst2|master_interface|addr_counter[0]~31 ) # (GND)))
// \inst2|master_interface|addr_counter[1]~33  = CARRY((!\inst2|master_interface|addr_counter[0]~31 ) # (!\inst2|master_interface|addr_counter [1]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[0]~31 ),
	.combout(\inst2|master_interface|addr_counter[1]~32_combout ),
	.cout(\inst2|master_interface|addr_counter[1]~33 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[1]~32 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[1]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N5
dffeas \inst2|master_interface|addr_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[1]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[1] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneive_lcell_comb \inst2|master_interface|addr_counter[2]~34 (
// Equation(s):
// \inst2|master_interface|addr_counter[2]~34_combout  = (\inst2|master_interface|addr_counter [2] & (\inst2|master_interface|addr_counter[1]~33  $ (GND))) # (!\inst2|master_interface|addr_counter [2] & (!\inst2|master_interface|addr_counter[1]~33  & VCC))
// \inst2|master_interface|addr_counter[2]~35  = CARRY((\inst2|master_interface|addr_counter [2] & !\inst2|master_interface|addr_counter[1]~33 ))

	.dataa(\inst2|master_interface|addr_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[1]~33 ),
	.combout(\inst2|master_interface|addr_counter[2]~34_combout ),
	.cout(\inst2|master_interface|addr_counter[2]~35 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[2]~34 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N7
dffeas \inst2|master_interface|addr_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[2] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneive_lcell_comb \inst2|master_interface|addr_counter[3]~36 (
// Equation(s):
// \inst2|master_interface|addr_counter[3]~36_combout  = (\inst2|master_interface|addr_counter [3] & (!\inst2|master_interface|addr_counter[2]~35 )) # (!\inst2|master_interface|addr_counter [3] & ((\inst2|master_interface|addr_counter[2]~35 ) # (GND)))
// \inst2|master_interface|addr_counter[3]~37  = CARRY((!\inst2|master_interface|addr_counter[2]~35 ) # (!\inst2|master_interface|addr_counter [3]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[2]~35 ),
	.combout(\inst2|master_interface|addr_counter[3]~36_combout ),
	.cout(\inst2|master_interface|addr_counter[3]~37 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[3]~36 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N9
dffeas \inst2|master_interface|addr_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[3] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneive_lcell_comb \inst2|master_interface|addr_counter[4]~38 (
// Equation(s):
// \inst2|master_interface|addr_counter[4]~38_combout  = (\inst2|master_interface|addr_counter [4] & (\inst2|master_interface|addr_counter[3]~37  $ (GND))) # (!\inst2|master_interface|addr_counter [4] & (!\inst2|master_interface|addr_counter[3]~37  & VCC))
// \inst2|master_interface|addr_counter[4]~39  = CARRY((\inst2|master_interface|addr_counter [4] & !\inst2|master_interface|addr_counter[3]~37 ))

	.dataa(\inst2|master_interface|addr_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[3]~37 ),
	.combout(\inst2|master_interface|addr_counter[4]~38_combout ),
	.cout(\inst2|master_interface|addr_counter[4]~39 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[4]~38 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N11
dffeas \inst2|master_interface|addr_counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[4] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneive_lcell_comb \inst2|master_interface|addr_counter[5]~40 (
// Equation(s):
// \inst2|master_interface|addr_counter[5]~40_combout  = (\inst2|master_interface|addr_counter [5] & (!\inst2|master_interface|addr_counter[4]~39 )) # (!\inst2|master_interface|addr_counter [5] & ((\inst2|master_interface|addr_counter[4]~39 ) # (GND)))
// \inst2|master_interface|addr_counter[5]~41  = CARRY((!\inst2|master_interface|addr_counter[4]~39 ) # (!\inst2|master_interface|addr_counter [5]))

	.dataa(\inst2|master_interface|addr_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[4]~39 ),
	.combout(\inst2|master_interface|addr_counter[5]~40_combout ),
	.cout(\inst2|master_interface|addr_counter[5]~41 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[5]~40 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|addr_counter[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \inst2|master_interface|addr_counter[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[5] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneive_lcell_comb \inst2|master_interface|addr_counter[6]~42 (
// Equation(s):
// \inst2|master_interface|addr_counter[6]~42_combout  = (\inst2|master_interface|addr_counter [6] & (\inst2|master_interface|addr_counter[5]~41  $ (GND))) # (!\inst2|master_interface|addr_counter [6] & (!\inst2|master_interface|addr_counter[5]~41  & VCC))
// \inst2|master_interface|addr_counter[6]~43  = CARRY((\inst2|master_interface|addr_counter [6] & !\inst2|master_interface|addr_counter[5]~41 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[5]~41 ),
	.combout(\inst2|master_interface|addr_counter[6]~42_combout ),
	.cout(\inst2|master_interface|addr_counter[6]~43 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[6]~42 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|addr_counter[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N15
dffeas \inst2|master_interface|addr_counter[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[6] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneive_lcell_comb \inst2|master_interface|addr_counter[7]~44 (
// Equation(s):
// \inst2|master_interface|addr_counter[7]~44_combout  = (\inst2|master_interface|addr_counter [7] & (!\inst2|master_interface|addr_counter[6]~43 )) # (!\inst2|master_interface|addr_counter [7] & ((\inst2|master_interface|addr_counter[6]~43 ) # (GND)))
// \inst2|master_interface|addr_counter[7]~45  = CARRY((!\inst2|master_interface|addr_counter[6]~43 ) # (!\inst2|master_interface|addr_counter [7]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[6]~43 ),
	.combout(\inst2|master_interface|addr_counter[7]~44_combout ),
	.cout(\inst2|master_interface|addr_counter[7]~45 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[7]~44 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N17
dffeas \inst2|master_interface|addr_counter[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[7] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneive_lcell_comb \inst2|master_interface|addr_counter[8]~46 (
// Equation(s):
// \inst2|master_interface|addr_counter[8]~46_combout  = (\inst2|master_interface|addr_counter [8] & (\inst2|master_interface|addr_counter[7]~45  $ (GND))) # (!\inst2|master_interface|addr_counter [8] & (!\inst2|master_interface|addr_counter[7]~45  & VCC))
// \inst2|master_interface|addr_counter[8]~47  = CARRY((\inst2|master_interface|addr_counter [8] & !\inst2|master_interface|addr_counter[7]~45 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[7]~45 ),
	.combout(\inst2|master_interface|addr_counter[8]~46_combout ),
	.cout(\inst2|master_interface|addr_counter[8]~47 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[8]~46 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|addr_counter[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \inst2|master_interface|addr_counter[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[8] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneive_lcell_comb \inst2|master_interface|addr_counter[9]~48 (
// Equation(s):
// \inst2|master_interface|addr_counter[9]~48_combout  = (\inst2|master_interface|addr_counter [9] & (!\inst2|master_interface|addr_counter[8]~47 )) # (!\inst2|master_interface|addr_counter [9] & ((\inst2|master_interface|addr_counter[8]~47 ) # (GND)))
// \inst2|master_interface|addr_counter[9]~49  = CARRY((!\inst2|master_interface|addr_counter[8]~47 ) # (!\inst2|master_interface|addr_counter [9]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[8]~47 ),
	.combout(\inst2|master_interface|addr_counter[9]~48_combout ),
	.cout(\inst2|master_interface|addr_counter[9]~49 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[9]~48 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N21
dffeas \inst2|master_interface|addr_counter[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[9] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneive_lcell_comb \inst2|master_interface|addr_counter[10]~50 (
// Equation(s):
// \inst2|master_interface|addr_counter[10]~50_combout  = (\inst2|master_interface|addr_counter [10] & (\inst2|master_interface|addr_counter[9]~49  $ (GND))) # (!\inst2|master_interface|addr_counter [10] & (!\inst2|master_interface|addr_counter[9]~49  & 
// VCC))
// \inst2|master_interface|addr_counter[10]~51  = CARRY((\inst2|master_interface|addr_counter [10] & !\inst2|master_interface|addr_counter[9]~49 ))

	.dataa(\inst2|master_interface|addr_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[9]~49 ),
	.combout(\inst2|master_interface|addr_counter[10]~50_combout ),
	.cout(\inst2|master_interface|addr_counter[10]~51 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[10]~50 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N23
dffeas \inst2|master_interface|addr_counter[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[10] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneive_lcell_comb \inst2|master_interface|addr_counter[11]~57 (
// Equation(s):
// \inst2|master_interface|addr_counter[11]~57_combout  = (\inst2|master_interface|addr_counter [11] & (!\inst2|master_interface|addr_counter[10]~51 )) # (!\inst2|master_interface|addr_counter [11] & ((\inst2|master_interface|addr_counter[10]~51 ) # (GND)))
// \inst2|master_interface|addr_counter[11]~58  = CARRY((!\inst2|master_interface|addr_counter[10]~51 ) # (!\inst2|master_interface|addr_counter [11]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[10]~51 ),
	.combout(\inst2|master_interface|addr_counter[11]~57_combout ),
	.cout(\inst2|master_interface|addr_counter[11]~58 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[11]~57 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[11]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N25
dffeas \inst2|master_interface|addr_counter[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[11]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[11] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneive_lcell_comb \inst2|master_interface|addr_counter[12]~59 (
// Equation(s):
// \inst2|master_interface|addr_counter[12]~59_combout  = (\inst2|master_interface|addr_counter [12] & (\inst2|master_interface|addr_counter[11]~58  $ (GND))) # (!\inst2|master_interface|addr_counter [12] & (!\inst2|master_interface|addr_counter[11]~58  & 
// VCC))
// \inst2|master_interface|addr_counter[12]~60  = CARRY((\inst2|master_interface|addr_counter [12] & !\inst2|master_interface|addr_counter[11]~58 ))

	.dataa(\inst2|master_interface|addr_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[11]~58 ),
	.combout(\inst2|master_interface|addr_counter[12]~59_combout ),
	.cout(\inst2|master_interface|addr_counter[12]~60 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[12]~59 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[12]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N27
dffeas \inst2|master_interface|addr_counter[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[12]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[12] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneive_lcell_comb \inst2|master_interface|addr_counter[13]~61 (
// Equation(s):
// \inst2|master_interface|addr_counter[13]~61_combout  = (\inst2|master_interface|addr_counter [13] & (!\inst2|master_interface|addr_counter[12]~60 )) # (!\inst2|master_interface|addr_counter [13] & ((\inst2|master_interface|addr_counter[12]~60 ) # (GND)))
// \inst2|master_interface|addr_counter[13]~62  = CARRY((!\inst2|master_interface|addr_counter[12]~60 ) # (!\inst2|master_interface|addr_counter [13]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[12]~60 ),
	.combout(\inst2|master_interface|addr_counter[13]~61_combout ),
	.cout(\inst2|master_interface|addr_counter[13]~62 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[13]~61 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[13]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N29
dffeas \inst2|master_interface|addr_counter[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[13]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[13] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneive_lcell_comb \inst2|master_interface|addr_counter[14]~63 (
// Equation(s):
// \inst2|master_interface|addr_counter[14]~63_combout  = (\inst2|master_interface|addr_counter [14] & (\inst2|master_interface|addr_counter[13]~62  $ (GND))) # (!\inst2|master_interface|addr_counter [14] & (!\inst2|master_interface|addr_counter[13]~62  & 
// VCC))
// \inst2|master_interface|addr_counter[14]~64  = CARRY((\inst2|master_interface|addr_counter [14] & !\inst2|master_interface|addr_counter[13]~62 ))

	.dataa(\inst2|master_interface|addr_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[13]~62 ),
	.combout(\inst2|master_interface|addr_counter[14]~63_combout ),
	.cout(\inst2|master_interface|addr_counter[14]~64 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[14]~63 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[14]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y23_N31
dffeas \inst2|master_interface|addr_counter[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[14]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[14] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \inst2|master_interface|addr_counter[15]~65 (
// Equation(s):
// \inst2|master_interface|addr_counter[15]~65_combout  = (\inst2|master_interface|addr_counter [15] & (!\inst2|master_interface|addr_counter[14]~64 )) # (!\inst2|master_interface|addr_counter [15] & ((\inst2|master_interface|addr_counter[14]~64 ) # (GND)))
// \inst2|master_interface|addr_counter[15]~66  = CARRY((!\inst2|master_interface|addr_counter[14]~64 ) # (!\inst2|master_interface|addr_counter [15]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[14]~64 ),
	.combout(\inst2|master_interface|addr_counter[15]~65_combout ),
	.cout(\inst2|master_interface|addr_counter[15]~66 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[15]~65 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[15]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \inst2|master_interface|addr_counter[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[15]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[15] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneive_lcell_comb \inst2|master_interface|addr_counter[16]~67 (
// Equation(s):
// \inst2|master_interface|addr_counter[16]~67_combout  = (\inst2|master_interface|addr_counter [16] & (\inst2|master_interface|addr_counter[15]~66  $ (GND))) # (!\inst2|master_interface|addr_counter [16] & (!\inst2|master_interface|addr_counter[15]~66  & 
// VCC))
// \inst2|master_interface|addr_counter[16]~68  = CARRY((\inst2|master_interface|addr_counter [16] & !\inst2|master_interface|addr_counter[15]~66 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[15]~66 ),
	.combout(\inst2|master_interface|addr_counter[16]~67_combout ),
	.cout(\inst2|master_interface|addr_counter[16]~68 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[16]~67 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|addr_counter[16]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N3
dffeas \inst2|master_interface|addr_counter[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[16]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[16] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneive_lcell_comb \inst2|master_interface|addr_counter[17]~69 (
// Equation(s):
// \inst2|master_interface|addr_counter[17]~69_combout  = (\inst2|master_interface|addr_counter [17] & (!\inst2|master_interface|addr_counter[16]~68 )) # (!\inst2|master_interface|addr_counter [17] & ((\inst2|master_interface|addr_counter[16]~68 ) # (GND)))
// \inst2|master_interface|addr_counter[17]~70  = CARRY((!\inst2|master_interface|addr_counter[16]~68 ) # (!\inst2|master_interface|addr_counter [17]))

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[16]~68 ),
	.combout(\inst2|master_interface|addr_counter[17]~69_combout ),
	.cout(\inst2|master_interface|addr_counter[17]~70 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[17]~69 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|addr_counter[17]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \inst2|master_interface|addr_counter[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[17]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[17] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneive_lcell_comb \inst2|master_interface|addr_counter[18]~71 (
// Equation(s):
// \inst2|master_interface|addr_counter[18]~71_combout  = (\inst2|master_interface|addr_counter [18] & (\inst2|master_interface|addr_counter[17]~70  $ (GND))) # (!\inst2|master_interface|addr_counter [18] & (!\inst2|master_interface|addr_counter[17]~70  & 
// VCC))
// \inst2|master_interface|addr_counter[18]~72  = CARRY((\inst2|master_interface|addr_counter [18] & !\inst2|master_interface|addr_counter[17]~70 ))

	.dataa(\inst2|master_interface|addr_counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|addr_counter[17]~70 ),
	.combout(\inst2|master_interface|addr_counter[18]~71_combout ),
	.cout(\inst2|master_interface|addr_counter[18]~72 ));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[18]~71 .lut_mask = 16'hA50A;
defparam \inst2|master_interface|addr_counter[18]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \inst2|master_interface|addr_counter[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[18]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[18] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \inst2|master_interface|addr_counter[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|addr_counter[19]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|master_interface|addr_counter[0]~55_combout ),
	.sload(gnd),
	.ena(\inst2|master_interface|addr_counter[0]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|addr_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|addr_counter[19] .is_wysiwyg = "true";
defparam \inst2|master_interface|addr_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \inst2|master_interface|address[20]~22 (
// Equation(s):
// \inst2|master_interface|address[20]~22_combout  = (\inst2|master_interface|addr_counter [19]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [19]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[20]~22 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[20]~22_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[20]~22_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [20])))))

	.dataa(\inst2|master_interface|address[20]~22_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [20]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16 .lut_mask = 16'hAAB8;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cycloneive_lcell_comb \inst2|master_interface|address[15]~5 (
// Equation(s):
// \inst2|master_interface|address[15]~5_combout  = (\inst2|master_interface|addr_counter [14]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|addr_counter [14]),
	.datad(\inst2|master_interface|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|address[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[15]~5 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|address[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cycloneive_lcell_comb \inst2|master_interface|address[13]~3 (
// Equation(s):
// \inst2|master_interface|address[13]~3_combout  = (\inst2|master_interface|addr_counter [12]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(\inst2|master_interface|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [12]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[13]~3 .lut_mask = 16'hFF55;
defparam \inst2|master_interface|address[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
cycloneive_lcell_comb \inst2|master_interface|address[12]~2 (
// Equation(s):
// \inst2|master_interface|address[12]~2_combout  = (\inst2|master_interface|addr_counter [11]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [11]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[12]~2 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cycloneive_lcell_comb \inst2|master_interface|address[9]~11 (
// Equation(s):
// \inst2|master_interface|address[9]~11_combout  = (\inst2|master_interface|addr_counter [8]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [8]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[9]~11 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneive_lcell_comb \inst2|master_interface|address[8]~12 (
// Equation(s):
// \inst2|master_interface|address[8]~12_combout  = (\inst2|master_interface|addr_counter [7]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(\inst2|master_interface|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [7]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[8]~12 .lut_mask = 16'hFF55;
defparam \inst2|master_interface|address[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N24
cycloneive_lcell_comb \inst2|master_interface|address[6]~14 (
// Equation(s):
// \inst2|master_interface|address[6]~14_combout  = (\inst2|master_interface|addr_counter [5]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|addr_counter [5]),
	.datad(\inst2|master_interface|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|address[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[6]~14 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|address[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N14
cycloneive_lcell_comb \inst2|master_interface|address[5]~15 (
// Equation(s):
// \inst2|master_interface|address[5]~15_combout  = (\inst2|master_interface|addr_counter [4]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|addr_counter [4]),
	.datad(\inst2|master_interface|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|address[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[5]~15 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|address[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneive_lcell_comb \inst2|master_interface|address[4]~16 (
// Equation(s):
// \inst2|master_interface|address[4]~16_combout  = (\inst2|master_interface|addr_counter [3]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(\inst2|master_interface|addr_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|address[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[4]~16 .lut_mask = 16'hF3F3;
defparam \inst2|master_interface|address[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25_combout  = \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10_combout  $ (VCC)
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~26  = CARRY(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10_combout )

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~26 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25 .lut_mask = 16'h55AA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cycloneive_lcell_comb \inst2|master_interface|address[1]~19 (
// Equation(s):
// \inst2|master_interface|address[1]~19_combout  = (\inst2|master_interface|addr_counter [0]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(\inst2|master_interface|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [0]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[1]~19 .lut_mask = 16'hFF55;
defparam \inst2|master_interface|address[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N9
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~25_combout ),
	.asdata(\inst2|master_interface|address[1]~19_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[1]~19_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[1]~19_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [1]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [1]),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|master_interface|address[1]~19_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10 .lut_mask = 16'hF0E2;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~26 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~26 
// ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~28  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~26 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[1]~26 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~28 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cycloneive_lcell_comb \inst2|master_interface|address[2]~18 (
// Equation(s):
// \inst2|master_interface|address[2]~18_combout  = (\inst2|master_interface|addr_counter [1]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(\inst2|master_interface|state.IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [1]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[2]~18 .lut_mask = 16'hFF55;
defparam \inst2|master_interface|address[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N11
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~27_combout ),
	.asdata(\inst2|master_interface|address[2]~18_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[2]~18_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[2]~18_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [2]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [2]),
	.datab(\inst2|master_interface|address[2]~18_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9 .lut_mask = 16'hCCCA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~28  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~28  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~30  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8_combout  & !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~28 
// ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[2]~28 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~30 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cycloneive_lcell_comb \inst2|master_interface|address[3]~17 (
// Equation(s):
// \inst2|master_interface|address[3]~17_combout  = (\inst2|master_interface|addr_counter [2]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(\inst2|master_interface|state.IDLE~q ),
	.datab(gnd),
	.datac(\inst2|master_interface|addr_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|address[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[3]~17 .lut_mask = 16'hF5F5;
defparam \inst2|master_interface|address[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N13
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~29_combout ),
	.asdata(\inst2|master_interface|address[3]~17_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[3]~17_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[3]~17_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [3]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [3]),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|master_interface|address[3]~17_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8 .lut_mask = 16'hF0E2;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~30 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~30 
// ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~32  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~30 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7_combout ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[3]~30 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~32 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N15
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~31_combout ),
	.asdata(\inst2|master_interface|address[4]~16_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[4]~16_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[4]~16_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [4])))))

	.dataa(\inst2|master_interface|address[4]~16_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [4]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~32  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~32  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~34  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6_combout  & !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~32 
// ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[4]~32 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~34 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N17
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~33_combout ),
	.asdata(\inst2|master_interface|address[5]~15_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[5]~15_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[5]~15_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [5])))))

	.dataa(\inst2|master_interface|address[5]~15_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [5]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6 .lut_mask = 16'hAAB8;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~34 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~34 
// ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~36  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~34 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[5]~34 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~36 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N19
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~35_combout ),
	.asdata(\inst2|master_interface|address[6]~14_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[6]~14_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[6]~14_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [6])))))

	.dataa(\inst2|master_interface|address[6]~14_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [6]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~36  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~36  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~38  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4_combout  & !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~36 
// ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[6]~36 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~38 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N4
cycloneive_lcell_comb \inst2|master_interface|address[7]~13 (
// Equation(s):
// \inst2|master_interface|address[7]~13_combout  = (\inst2|master_interface|addr_counter [6]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(\inst2|master_interface|addr_counter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|address[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[7]~13 .lut_mask = 16'hF3F3;
defparam \inst2|master_interface|address[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N21
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~37_combout ),
	.asdata(\inst2|master_interface|address[7]~13_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[7]~13_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[7]~13_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [7]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [7]),
	.datac(\inst2|master_interface|address[7]~13_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4 .lut_mask = 16'hF0E4;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~38 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~38 
// ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~40  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~38 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[7]~38 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~40 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N23
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~39_combout ),
	.asdata(\inst2|master_interface|address[8]~12_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[8]~12_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[8]~12_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [8])))))

	.dataa(\inst2|master_interface|address[8]~12_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [8]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~40  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~40  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~42  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2_combout  & !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~40 
// ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[8]~40 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~42 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N25
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~41_combout ),
	.asdata(\inst2|master_interface|address[9]~11_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[9]~11_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[9]~11_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [9])))))

	.dataa(\inst2|master_interface|address[9]~11_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [9]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~42 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~42 
// ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~44  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~42 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[9]~42 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~44 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N4
cycloneive_lcell_comb \inst2|master_interface|address[10]~10 (
// Equation(s):
// \inst2|master_interface|address[10]~10_combout  = (\inst2|master_interface|addr_counter [9]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(\inst2|master_interface|addr_counter [9]),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|address[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[10]~10 .lut_mask = 16'hCFCF;
defparam \inst2|master_interface|address[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N27
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~43_combout ),
	.asdata(\inst2|master_interface|address[10]~10_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[10]~10_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[10]~10_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [10]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [10]),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|master_interface|address[10]~10_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1 .lut_mask = 16'hF0E2;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~44  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~44  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~46  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0_combout  & 
// !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~44 ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[10]~44 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~46 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cycloneive_lcell_comb \inst2|master_interface|address[11]~0 (
// Equation(s):
// \inst2|master_interface|address[11]~0_combout  = (\inst2|master_interface|addr_counter [10]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [10]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[11]~0 .lut_mask = 16'hFF33;
defparam \inst2|master_interface|address[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N29
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~45_combout ),
	.asdata(\inst2|master_interface|address[11]~0_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[11]~0_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[11]~0_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [11]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [11]),
	.datac(\inst2|master_interface|address[11]~0_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0 .lut_mask = 16'hF0E4;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~46 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~46 ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~49  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~46 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24_combout ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[11]~46 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~49 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N31
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~48_combout ),
	.asdata(\inst2|master_interface|address[12]~2_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[12]~2_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[12]~2_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [12])))))

	.dataa(\inst2|master_interface|address[12]~2_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [12]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~49  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~49  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~51  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23_combout  & 
// !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~49 ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[12]~49 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~51 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N1
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~50_combout ),
	.asdata(\inst2|master_interface|address[13]~3_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[13]~3_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[13]~3_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [13])))))

	.dataa(\inst2|master_interface|address[13]~3_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [13]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~51 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~51 ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~53  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~51 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[13]~51 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~53 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneive_lcell_comb \inst2|master_interface|address[14]~4 (
// Equation(s):
// \inst2|master_interface|address[14]~4_combout  = (\inst2|master_interface|addr_counter [13]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [13]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[14]~4 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N3
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~52_combout ),
	.asdata(\inst2|master_interface|address[14]~4_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[14]~4_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[14]~4_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [14]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [14]),
	.datab(\inst2|master_interface|address[14]~4_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22 .lut_mask = 16'hCCCA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~53  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~53  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~55  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21_combout  & 
// !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~53 ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[14]~53 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~55 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N5
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~54_combout ),
	.asdata(\inst2|master_interface|address[15]~5_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[15]~5_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[15]~5_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [15])))))

	.dataa(\inst2|master_interface|address[15]~5_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [15]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~55 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~55 ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~57  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~55 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20_combout ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[15]~55 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~57 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
cycloneive_lcell_comb \inst2|master_interface|address[16]~24 (
// Equation(s):
// \inst2|master_interface|address[16]~24_combout  = (\inst2|master_interface|addr_counter [15]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [15]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[16]~24 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N7
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~56_combout ),
	.asdata(\inst2|master_interface|address[16]~24_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[16]~24_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[16]~24_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [16]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [16]),
	.datab(\inst2|master_interface|address[16]~24_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20 .lut_mask = 16'hCCCA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~57  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~57  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~59  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19_combout  & 
// !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~57 ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[16]~57 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~59 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneive_lcell_comb \inst2|master_interface|address[17]~6 (
// Equation(s):
// \inst2|master_interface|address[17]~6_combout  = (\inst2|master_interface|addr_counter [16]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [16]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[17]~6 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N9
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~58_combout ),
	.asdata(\inst2|master_interface|address[17]~6_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[17]~6_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[17]~6_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [17]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [17]),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|master_interface|address[17]~6_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19 .lut_mask = 16'hF0E2;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~59 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~59 ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~61  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~59 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[17]~59 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~61 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneive_lcell_comb \inst2|master_interface|address[18]~23 (
// Equation(s):
// \inst2|master_interface|address[18]~23_combout  = (\inst2|master_interface|addr_counter [17]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [17]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[18]~23 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~60_combout ),
	.asdata(\inst2|master_interface|address[18]~23_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[18]~23_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[18]~23_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [18]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [18]),
	.datab(\inst2|master_interface|address[18]~23_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18 .lut_mask = 16'hCCCA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~61  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~61  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~63  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17_combout  & 
// !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~61 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[18]~61 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~63 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneive_lcell_comb \inst2|master_interface|address[19]~7 (
// Equation(s):
// \inst2|master_interface|address[19]~7_combout  = (\inst2|master_interface|addr_counter [18]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [18]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[19]~7 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N13
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~62_combout ),
	.asdata(\inst2|master_interface|address[19]~7_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[19]~7_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[19]~7_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [19]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [19]),
	.datab(\inst2|master_interface|address[19]~7_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17 .lut_mask = 16'hCCCA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~63 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~63 ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~65  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~63 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[19]~63 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~65 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N15
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~64_combout ),
	.asdata(\inst2|master_interface|address[20]~22_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72_combout  = (\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|addr_counter [19]) # 
// ((!\inst2|master_interface|state.IDLE~q )))) # (!\inst2|master_interface|chipselect~5_combout  & (((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [20]))))

	.dataa(\inst2|master_interface|addr_counter [19]),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [20]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72 .lut_mask = 16'hBBF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [18] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [18] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q 
// ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [18]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [18]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18] .lut_mask = 16'h0050;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [18]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[17]~6_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [17]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [17]),
	.datac(\inst2|master_interface|chipselect~5_combout ),
	.datad(\inst2|master_interface|address[17]~6_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66 .lut_mask = 16'hA808;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [17] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [17]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17] .lut_mask = 16'h0504;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [17]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [16] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [16]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [16]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16] .lut_mask = 16'h1010;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [16]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[14]~4_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [14]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [14]),
	.datab(\inst2|master_interface|chipselect~5_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|address[14]~4_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60 .lut_mask = 16'hE020;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [14] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [14]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14] .lut_mask = 16'h1110;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [14]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[11]~0_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [11]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [11]),
	.datac(\inst2|master_interface|address[11]~0_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52 .lut_mask = 16'hA088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [11] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [11]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [11]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[10]~10_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [10]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [10]),
	.datab(\inst2|master_interface|address[10]~10_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82 .lut_mask = 16'hC0A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [10] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [10]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10] .lut_mask = 16'h1110;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N13
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [10]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[8]~12_combout )) # 
// (!\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [8])))))

	.dataa(\inst2|master_interface|address[8]~12_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [8]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86 .lut_mask = 16'hA0C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[7]~13_combout )) # 
// (!\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [7])))))

	.dataa(\inst2|master_interface|address[7]~13_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [7]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88 .lut_mask = 16'h88C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [7] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [7]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] .lut_mask = 16'h000E;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [7]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[6]~14_combout )) # 
// (!\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [6])))))

	.dataa(\inst2|master_interface|address[6]~14_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [6]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90 .lut_mask = 16'hA0C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [6] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [6]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [6]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[5]~15_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [5]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [5]),
	.datab(\inst2|master_interface|chipselect~5_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|address[5]~15_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92 .lut_mask = 16'hE020;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[4]~16_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [4]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [4]),
	.datab(\inst2|master_interface|address[4]~16_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94 .lut_mask = 16'hC0A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[2]~18_combout )) # 
// (!\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [2])))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|master_interface|address[2]~18_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [2]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98 .lut_mask = 16'h88A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0 .lut_mask = 16'h000F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0_combout  = 
// !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0 .lut_mask = 16'h00FF;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y24_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_burstwrap[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [0] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58 .lut_mask = 16'h0050;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~58_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg 
// [0] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] $ (VCC))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0] & VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg 
// [0] & \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0 .lut_mask = 16'h6688;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [0]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127 .lut_mask = 16'h5450;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~127_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] 
// & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1  
// & VCC)) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] 
// & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 
// )) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 ) # (GND)))))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~3  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 )) 
// # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1] & ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 ) 
// # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~3 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 .lut_mask = 16'h9617;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[1]~19_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [1]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [1]),
	.datab(\inst2|master_interface|address[1]~19_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100 .lut_mask = 16'hC0A0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .lut_mask = 16'h1110;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N13
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [1]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [1]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~2_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [1]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126 .lut_mask = 16'h5540;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~126_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~100_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N17
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~101_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] 
// & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~3  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~3  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2] & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~3 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~3 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .lut_mask = 16'h1110;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [2]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [2]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~4_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [2]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125 .lut_mask = 16'h5540;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~98_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~125_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~99_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] 
// & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 )) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3] 
// & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 ) # (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~7  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~7 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[3]~17_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [3]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [3]),
	.datac(\inst2|master_interface|chipselect~5_combout ),
	.datad(\inst2|master_interface|address[3]~17_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96 .lut_mask = 16'hA808;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [3]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [3]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~6_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [3]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124 .lut_mask = 16'h5540;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96_combout )

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~124_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~96_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97 .lut_mask = 16'hFFAA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~97_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4] 
// & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~7  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~7  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4] & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~7 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~7 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [4] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [4]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] .lut_mask = 16'h0504;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [4]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [4]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~8_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [4]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123 .lut_mask = 16'h5540;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~94_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~123_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N15
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~95_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [5] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 )) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [5] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 ) # (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~11  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~11 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [5] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [5]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N25
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [5]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [5]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~10_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [5]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122 .lut_mask = 16'h00EC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~92_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~122_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~93_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [6] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~11  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~11  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~11 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~11 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [6]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [6]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121 .lut_mask = 16'h0E0A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~121_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~90_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~91_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [7] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 )) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [7] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 ) # (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~15  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~15 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [7]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [7]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~14_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120 .lut_mask = 16'h00EA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~120_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~88_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~89_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [8] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~15  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~15  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~15 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~15 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [8] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [8]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] .lut_mask = 16'h0032;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N15
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [8]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [8]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~16_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [8]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119 .lut_mask = 16'h00F8;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~86_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~119_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~87_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [9] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 )) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [9] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 ) # (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~19  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~19 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[9]~11_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [9]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [9]),
	.datac(\inst2|master_interface|address[9]~11_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84 .lut_mask = 16'hA088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [9] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [9]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] .lut_mask = 16'h0504;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [9]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [9]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~18_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [9]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118 .lut_mask = 16'h0F08;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~118_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~84_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~85_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [10] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~19  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~19  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~19 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~19 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [10]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [10]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~20_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117 .lut_mask = 16'h00EA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~117_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~82_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83 .lut_mask = 16'hFCFC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~83_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [11] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 ) # 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~23  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~23 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [11]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [11]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102 .lut_mask = 16'h3222;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52_combout )

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~102_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~52_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53 .lut_mask = 16'hFFAA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~53_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [12] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~23  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~23  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~23 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~23 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[12]~2_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [12]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [12]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|master_interface|address[12]~2_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56 .lut_mask = 16'hC088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [12] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [12]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N1
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [12]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [12]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~24_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [12]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104 .lut_mask = 16'h0F08;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~104_combout ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~56_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57 .lut_mask = 16'hFFCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~57_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [13] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [13] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 ) # 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~27  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [13]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~27 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[13]~3_combout )) # 
// (!\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [13])))))

	.dataa(\inst2|master_interface|address[13]~3_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [13]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58 .lut_mask = 16'h88C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [13] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [13]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13] .lut_mask = 16'h0504;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [13]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [13]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~26_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [13]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105 .lut_mask = 16'h00EC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~105_combout ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~58_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59 .lut_mask = 16'hFFCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~59_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [14] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~27  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [14] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~27  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [14] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~27 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~27 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [14]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [14]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106 .lut_mask = 16'h5450;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~106_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~60_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~61_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [15] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [15] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 ) # 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~31  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [15]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~31 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[15]~5_combout )) # 
// (!\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [15])))))

	.dataa(\inst2|master_interface|address[15]~5_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [15]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62 .lut_mask = 16'hA0C0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [15] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [15]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [15]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [15]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~30_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [15]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107 .lut_mask = 16'h0F08;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~107_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~62_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~63_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [16] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~31  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [16] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~31  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [16] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~31 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~31 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [16]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [16]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~32_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108 .lut_mask = 16'h00EC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64_combout  = (\inst2|master_interface|chipselect~5_combout  & (((\inst2|master_interface|addr_counter [15]) # 
// (!\inst2|master_interface|state.IDLE~q )))) # (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [16]))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [16]),
	.datab(\inst2|master_interface|addr_counter [15]),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64 .lut_mask = 16'hCFAA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~108_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~64_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65 .lut_mask = 16'hFCF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~65_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [17] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [17] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 ) # 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~35  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [17]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~35 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [17]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [17]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~34_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109 .lut_mask = 16'h00EC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~109_combout ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~66_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67 .lut_mask = 16'hFFCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~67_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [18] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~35  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~35  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~35 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~35 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [18]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [18]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~36_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110 .lut_mask = 16'h00EC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68_combout  = (\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|addr_counter [17]) # 
// ((!\inst2|master_interface|state.IDLE~q )))) # (!\inst2|master_interface|chipselect~5_combout  & (((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [18]))))

	.dataa(\inst2|master_interface|addr_counter [17]),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(\inst2|master_interface|chipselect~5_combout ),
	.datad(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [18]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68 .lut_mask = 16'hBFB0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~110_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~68_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69 .lut_mask = 16'hEEAA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[18]~69_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [19] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [19] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 ) # 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~39  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [19]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~39 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[19]~7_combout )) # 
// (!\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [19])))))

	.dataa(\inst2|master_interface|chipselect~5_combout ),
	.datab(\inst2|master_interface|address[19]~7_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [19]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70 .lut_mask = 16'hD800;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [19] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [19]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N21
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [19]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [19]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~38_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [19]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111 .lut_mask = 16'h00EC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~111_combout ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~70_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71 .lut_mask = 16'hFFCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N13
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[19]~71_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [20] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~39  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~39  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~39 ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~39 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [20] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [20] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg 
// [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [20]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [20]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20] .lut_mask = 16'h0050;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [20]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [20]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~40_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [20]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112 .lut_mask = 16'h0F08;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~72_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~112_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73 .lut_mask = 16'hFFA0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[20]~73_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q  $ (((\inst2|sdram_controller|comb~0_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0])))

	.dataa(\inst2|sdram_controller|comb~0_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 .lut_mask = 16'h7878;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (\inst2|sdram_controller|comb~0_combout  & !\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|sdram_controller|comb~0_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0 .lut_mask = 16'h00C0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N19
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  $ 
// (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout  & (\inst2|sdram_controller|f_pop~q  & !\inst2|sdram_controller|pending~11_combout ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datab(\inst2|sdram_controller|f_pop~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|pending~11_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 .lut_mask = 16'hF078;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y23_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [20]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N14
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// (\inst2|sdram_controller|comb~0_combout  & \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|sdram_controller|comb~0_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|wr_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0 .lut_mask = 16'hC000;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [37]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [37]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [37]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [37]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10 .lut_mask = 16'hFC0C;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N6
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[19]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[19]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[19]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N0
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[23]~0 (
// Equation(s):
// \inst2|sdram_controller|active_addr[23]~0_combout  = (!\inst2|sdram_controller|m_state.000000001~q  & (((!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0] & 
// !\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1])) # (!\inst2|sdram_controller|init_done~q )))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23]~0 .lut_mask = 16'h001F;
defparam \inst2|sdram_controller|active_addr[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N0
cycloneive_lcell_comb \inst2|sdram_controller|pending~12 (
// Equation(s):
// \inst2|sdram_controller|pending~12_combout  = (!\inst2|sdram_controller|pending~11_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datad(\inst2|sdram_controller|pending~11_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~12 .lut_mask = 16'h00FA;
defparam \inst2|sdram_controller|pending~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N8
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[23]~1 (
// Equation(s):
// \inst2|sdram_controller|active_addr[23]~1_combout  = (\inst2|sdram_controller|m_state.100000000~q  & (((!\inst2|sdram_controller|pending~12_combout )))) # (!\inst2|sdram_controller|m_state.100000000~q  & (\inst2|sdram_controller|m_state.000000001~q  & 
// ((!\inst2|sdram_controller|pending~12_combout ) # (!\inst2|sdram_controller|m_state.000001000~q ))))

	.dataa(\inst2|sdram_controller|m_state.000000001~q ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|pending~12_combout ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23]~1 .lut_mask = 16'h0F2A;
defparam \inst2|sdram_controller|active_addr[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N6
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[23]~2 (
// Equation(s):
// \inst2|sdram_controller|active_addr[23]~2_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\inst2|sdram_controller|active_addr[23]~0_combout  & (!\inst2|sdram_controller|active_addr[23]~1_combout  & 
// !\inst2|sdram_controller|refresh_request~q )))

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\inst2|sdram_controller|active_addr[23]~0_combout ),
	.datac(\inst2|sdram_controller|active_addr[23]~1_combout ),
	.datad(\inst2|sdram_controller|refresh_request~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23]~2 .lut_mask = 16'h0002;
defparam \inst2|sdram_controller|active_addr[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N7
dffeas \inst2|sdram_controller|active_addr[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[19] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneive_lcell_comb \inst2|master_interface|address[21]~8 (
// Equation(s):
// \inst2|master_interface|address[21]~8_combout  = (\inst2|master_interface|addr_counter [20]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [20]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[21]~8 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[21]~8_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[21]~8_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [21])))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datab(\inst2|master_interface|address[21]~8_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [21]),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15 .lut_mask = 16'hCCD8;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~65  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~65  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~67  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15_combout  & 
// !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~65 ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[20]~65 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~67 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66 .lut_mask = 16'hA50A;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~66_combout ),
	.asdata(\inst2|master_interface|address[21]~8_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[21]~8_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [21]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [21]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|master_interface|address[21]~8_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74 .lut_mask = 16'hC088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [21] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113_combout ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [21]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21] .lut_mask = 16'h0302;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [21]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [21] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [21] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 ) # 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~43  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [21]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~43 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [21]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [21]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~42_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113 .lut_mask = 16'h00EC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N30
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~113_combout ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~74_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75 .lut_mask = 16'hFFCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N31
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[21]~75_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y20_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [21]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [38])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [38])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [38]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [38]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11 .lut_mask = 16'hCFC0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N26
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[20]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[20]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[20]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N27
dffeas \inst2|sdram_controller|active_addr[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[20] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N16
cycloneive_lcell_comb \inst2|sdram_controller|pending~8 (
// Equation(s):
// \inst2|sdram_controller|pending~8_combout  = (\inst2|sdram_controller|active_addr [19] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout  $ (\inst2|sdram_controller|active_addr [20])) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout ))) # (!\inst2|sdram_controller|active_addr [19] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout 
// ) # (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout  $ (\inst2|sdram_controller|active_addr [20]))))

	.dataa(\inst2|sdram_controller|active_addr [19]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[38]~11_combout ),
	.datac(\inst2|sdram_controller|active_addr [20]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[37]~10_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~8 .lut_mask = 16'h7DBE;
defparam \inst2|sdram_controller|pending~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N18
cycloneive_lcell_comb \inst2|sdram_controller|active_cs_n~0 (
// Equation(s):
// \inst2|sdram_controller|active_cs_n~0_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\inst2|sdram_controller|m_state.000000001~q  & \inst2|sdram_controller|init_done~q ))

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_cs_n~0 .lut_mask = 16'h2200;
defparam \inst2|sdram_controller|active_cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N14
cycloneive_lcell_comb \inst2|sdram_controller|active_cs_n~1 (
// Equation(s):
// \inst2|sdram_controller|active_cs_n~1_combout  = (\inst2|sdram_controller|active_cs_n~0_combout  & ((\inst2|sdram_controller|refresh_request~q ) # ((!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout  & 
// \inst2|sdram_controller|active_cs_n~q )))) # (!\inst2|sdram_controller|active_cs_n~0_combout  & (((\inst2|sdram_controller|active_cs_n~q ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datab(\inst2|sdram_controller|active_cs_n~0_combout ),
	.datac(\inst2|sdram_controller|active_cs_n~q ),
	.datad(\inst2|sdram_controller|refresh_request~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_cs_n~1 .lut_mask = 16'hFC70;
defparam \inst2|sdram_controller|active_cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y21_N15
dffeas \inst2|sdram_controller|active_cs_n (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_cs_n~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_cs_n .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N4
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [24] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [24]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [24]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24] .lut_mask = 16'h1010;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N5
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [24]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneive_lcell_comb \inst2|master_interface|address[23]~9 (
// Equation(s):
// \inst2|master_interface|address[23]~9_combout  = (\inst2|master_interface|addr_counter [22]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|addr_counter [22]),
	.datad(\inst2|master_interface|state.IDLE~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|address[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[23]~9 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|address[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (\inst2|master_interface|address[23]~9_combout )) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & (\inst2|master_interface|address[23]~9_combout )) # (!\inst2|master_interface|chipselect~5_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [23])))))

	.dataa(\inst2|master_interface|address[23]~9_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [23]),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13 .lut_mask = 16'hAAAC;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~67 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~67 ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~69  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~67 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14_combout ))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[21]~67 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~69 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cycloneive_lcell_comb \inst2|master_interface|address[22]~21 (
// Equation(s):
// \inst2|master_interface|address[22]~21_combout  = (\inst2|master_interface|addr_counter [21]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(\inst2|master_interface|state.IDLE~q ),
	.datab(gnd),
	.datac(\inst2|master_interface|addr_counter [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|address[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[22]~21 .lut_mask = 16'hF5F5;
defparam \inst2|master_interface|address[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N19
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~68_combout ),
	.asdata(\inst2|master_interface|address[22]~21_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[22]~21_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[22]~21_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [22]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [22]),
	.datab(\inst2|master_interface|address[22]~21_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14 .lut_mask = 16'hCCCA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~69  $ (GND))) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~69  & VCC))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~71  = CARRY((\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13_combout  & 
// !\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~69 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[22]~69 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~71 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N21
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~70_combout ),
	.asdata(\inst2|master_interface|address[23]~9_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N10
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[23]~9_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [23]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [23]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|master_interface|address[23]~9_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78 .lut_mask = 16'hC088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N12
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [23] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [23]) # (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [23]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [23]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23] .lut_mask = 16'h1110;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N13
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [23]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [22] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [22] & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg 
// [0]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [22]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [22]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22] .lut_mask = 16'h0050;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [22]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [22] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~43  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [22] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~43  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [22] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~43 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~43 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [22]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [22]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114 .lut_mask = 16'h0E0C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76_combout  = (\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|addr_counter [21]) # 
// ((!\inst2|master_interface|state.IDLE~q )))) # (!\inst2|master_interface|chipselect~5_combout  & (((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [22]))))

	.dataa(\inst2|master_interface|addr_counter [21]),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [22]),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76 .lut_mask = 16'hAFCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76_combout ))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~114_combout ),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~76_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77 .lut_mask = 16'hFAAA;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[22]~77_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [23] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 )) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [23] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 ) # 
// (GND)))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~47  = CARRY((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [23]))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~47 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46 .lut_mask = 16'h5A5F;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N18
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [23]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [23]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115 .lut_mask = 16'h0E0A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78_combout )

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~115_combout ),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~78_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79 .lut_mask = 16'hFFCC;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[23]~79_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly 
// [24] & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~47  $ (GND))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24] & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~47  & 
// VCC))
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49  = CARRY((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24] 
// & !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~47 ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~47 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48_combout ),
	.cout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48 .lut_mask = 16'hC30C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [24]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [24]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116 .lut_mask = 16'h0E0A;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneive_lcell_comb \inst2|master_interface|address[24]~20 (
// Equation(s):
// \inst2|master_interface|address[24]~20_combout  = (\inst2|master_interface|addr_counter [23]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|state.IDLE~q ),
	.datad(\inst2|master_interface|addr_counter [23]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[24]~20 .lut_mask = 16'hFF0F;
defparam \inst2|master_interface|address[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[24]~20_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[24]~20_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [24]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [24]),
	.datab(\inst2|master_interface|address[24]~20_combout ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12 .lut_mask = 16'hCCCA;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12_combout  & 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~71 )) # (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12_combout  & 
// ((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~71 ) # (GND)))
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~73  = CARRY((!\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~71 ) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~71 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72_combout ),
	.cout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~73 ));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72 .lut_mask = 16'h3C3F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N23
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~72_combout ),
	.asdata(\inst2|master_interface|address[24]~20_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80_combout  = (\inst2|master_interface|chipselect~5_combout  & (((\inst2|master_interface|addr_counter [23])) # 
// (!\inst2|master_interface|state.IDLE~q ))) # (!\inst2|master_interface|chipselect~5_combout  & (((\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [24]))))

	.dataa(\inst2|master_interface|chipselect~5_combout ),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [24]),
	.datad(\inst2|master_interface|addr_counter [23]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80 .lut_mask = 16'hFA72;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116_combout ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80_combout ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~116_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~80_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81 .lut_mask = 16'hFCF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[24]~81_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N4
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N5
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [24]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N3
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N30
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [41])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [41])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [41]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [41]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14 .lut_mask = 16'hBB88;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N21
dffeas \inst2|sdram_controller|active_addr[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[23] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [40]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [40]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [40]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [40]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N12
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[22]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[22]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[22]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N13
dffeas \inst2|sdram_controller|active_addr[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[22] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y21_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [39]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [39]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [39]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [39]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N15
dffeas \inst2|sdram_controller|active_addr[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[21] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N10
cycloneive_lcell_comb \inst2|sdram_controller|pending~9 (
// Equation(s):
// \inst2|sdram_controller|pending~9_combout  = (\inst2|sdram_controller|active_addr [22] & ((\inst2|sdram_controller|active_addr [21] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12_combout )) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout ))) # (!\inst2|sdram_controller|active_addr [22] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout 
// ) # (\inst2|sdram_controller|active_addr [21] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [22]),
	.datab(\inst2|sdram_controller|active_addr [21]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[39]~12_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[40]~13_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~9 .lut_mask = 16'h7DBE;
defparam \inst2|sdram_controller|pending~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N24
cycloneive_lcell_comb \inst2|sdram_controller|pending~10 (
// Equation(s):
// \inst2|sdram_controller|pending~10_combout  = (\inst2|sdram_controller|active_cs_n~q ) # ((\inst2|sdram_controller|pending~9_combout ) # (\inst2|sdram_controller|active_addr [23] $ 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14_combout )))

	.dataa(\inst2|sdram_controller|active_cs_n~q ),
	.datab(\inst2|sdram_controller|active_addr [23]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[41]~14_combout ),
	.datad(\inst2|sdram_controller|pending~9_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~10 .lut_mask = 16'hFFBE;
defparam \inst2|sdram_controller|pending~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [19]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N3
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y22_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [36])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [36])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [36]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [36]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9 .lut_mask = 16'hAFA0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N22
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[18]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[18]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[18]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|sdram_controller|active_addr[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N23
dffeas \inst2|sdram_controller|active_addr[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[18] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [18]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N19
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [35])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [35])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [35]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [35]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8 .lut_mask = 16'hBB88;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N16
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[17]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[17]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[17]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N17
dffeas \inst2|sdram_controller|active_addr[17] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[17] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N28
cycloneive_lcell_comb \inst2|sdram_controller|pending~7 (
// Equation(s):
// \inst2|sdram_controller|pending~7_combout  = (\inst2|sdram_controller|active_addr [18] & ((\inst2|sdram_controller|active_addr [17] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout )) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout ))) # (!\inst2|sdram_controller|active_addr [18] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout ) 
// # (\inst2|sdram_controller|active_addr [17] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [18]),
	.datab(\inst2|sdram_controller|active_addr [17]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[36]~9_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[35]~8_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~7 .lut_mask = 16'h7BDE;
defparam \inst2|sdram_controller|pending~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49  $ 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [25]),
	.cin(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 ),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50 .lut_mask = 16'h0FF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N30
cycloneive_lcell_comb \inst2|master_interface|address[25]~1 (
// Equation(s):
// \inst2|master_interface|address[25]~1_combout  = (\inst2|master_interface|addr_counter [24]) # (!\inst2|master_interface|state.IDLE~q )

	.dataa(gnd),
	.datab(\inst2|master_interface|state.IDLE~q ),
	.datac(gnd),
	.datad(\inst2|master_interface|addr_counter [24]),
	.cin(gnd),
	.combout(\inst2|master_interface|address[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|address[25]~1 .lut_mask = 16'hFF33;
defparam \inst2|master_interface|address[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11_combout  = (\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & (((\inst2|master_interface|address[25]~1_combout )))) # 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[25]~1_combout ))) # (!\inst2|master_interface|chipselect~5_combout  & 
// (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [25]))))

	.dataa(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [25]),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|first_burst_stalled~q ),
	.datac(\inst2|master_interface|address[25]~1_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11 .lut_mask = 16'hF0E2;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74 (
// Equation(s):
// \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74_combout  = \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~73  $ 
// (!\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|master_interface_avalon_translator|Add0~11_combout ),
	.cin(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[24]~73 ),
	.combout(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74 .lut_mask = 16'hF00F;
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25]~74_combout ),
	.asdata(\inst2|master_interface|address[25]~1_combout ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[23]~47_combout ),
	.ena(\inst2|mm_interconnect_0|master_interface_avalon_translator|burstcount_register_lint[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|master_interface_avalon_translator|address_register[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|master_interface|chipselect~5_combout  & ((\inst2|master_interface|address[25]~1_combout ))) # 
// (!\inst2|master_interface|chipselect~5_combout  & (\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [25]))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_translator|address_register [25]),
	.datac(\inst2|master_interface|address[25]~1_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54 .lut_mask = 16'hA088;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25] (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [25] = (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [25]) # (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [25]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [25]),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25] .lut_mask = 16'h1110;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N29
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr [25]),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103_combout  = 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg 
// [25]) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~50_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg [25]),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103 .lut_mask = 16'h5540;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103_combout ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~103_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~54_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55 .lut_mask = 16'hFFF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[25]~55_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N19
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [42])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [42])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [42]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [42]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1 .lut_mask = 16'hF3C0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N27
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[28] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[28] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y21_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y21_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [28]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [28]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [28]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [28]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N17
dffeas \inst2|sdram_controller|active_addr[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y21_N7
dffeas \inst2|sdram_controller|active_addr[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[24] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N6
cycloneive_lcell_comb \inst2|sdram_controller|pending~2 (
// Equation(s):
// \inst2|sdram_controller|pending~2_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout  & ((\inst2|sdram_controller|active_addr [10] $ 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout )) # (!\inst2|sdram_controller|active_addr [24]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout  
// & ((\inst2|sdram_controller|active_addr [24]) # (\inst2|sdram_controller|active_addr [10] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout ),
	.datab(\inst2|sdram_controller|active_addr [10]),
	.datac(\inst2|sdram_controller|active_addr [24]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~2 .lut_mask = 16'h7BDE;
defparam \inst2|sdram_controller|pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[34] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[34] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [34]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [34]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [34]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [34]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7 .lut_mask = 16'hF0AA;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N22
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[16]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[16]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[16]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N23
dffeas \inst2|sdram_controller|active_addr[16] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[16] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[33] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[33] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[33] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[33] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [33])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [33])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [33]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [33]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6 .lut_mask = 16'hCCF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N8
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[15]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[15]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N9
dffeas \inst2|sdram_controller|active_addr[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[15] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N0
cycloneive_lcell_comb \inst2|sdram_controller|pending~5 (
// Equation(s):
// \inst2|sdram_controller|pending~5_combout  = (\inst2|sdram_controller|active_addr [16] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout  $ (\inst2|sdram_controller|active_addr [15])) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout ))) # (!\inst2|sdram_controller|active_addr [16] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout ) 
// # (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout  $ (\inst2|sdram_controller|active_addr [15]))))

	.dataa(\inst2|sdram_controller|active_addr [16]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[33]~6_combout ),
	.datac(\inst2|sdram_controller|active_addr [15]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[34]~7_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~5 .lut_mask = 16'h7DBE;
defparam \inst2|sdram_controller|pending~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N12
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N13
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N19
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[31] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[31] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [31])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [31])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [31]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [31]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4 .lut_mask = 16'hAAF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N12
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[13]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[13]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N13
dffeas \inst2|sdram_controller|active_addr[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[13] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N27
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[32] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[32] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [32])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [32])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [32]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [32]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5 .lut_mask = 16'hCCF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N30
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[14]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[14]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N31
dffeas \inst2|sdram_controller|active_addr[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[14] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N28
cycloneive_lcell_comb \inst2|sdram_controller|pending~4 (
// Equation(s):
// \inst2|sdram_controller|pending~4_combout  = (\inst2|sdram_controller|active_addr [13] & ((\inst2|sdram_controller|active_addr [14] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout )) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout ))) # (!\inst2|sdram_controller|active_addr [13] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout ) 
// # (\inst2|sdram_controller|active_addr [14] $ (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [13]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[31]~4_combout ),
	.datac(\inst2|sdram_controller|active_addr [14]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[32]~5_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~4 .lut_mask = 16'h6FF6;
defparam \inst2|sdram_controller|pending~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N4
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N5
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N6
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [12]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N7
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N16
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [29])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [29])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [29]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [29]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2 .lut_mask = 16'hAFA0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N12
cycloneive_lcell_comb \inst2|sdram_controller|active_addr[11]~feeder (
// Equation(s):
// \inst2|sdram_controller|active_addr[11]~feeder_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|active_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|active_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y22_N13
dffeas \inst2|sdram_controller|active_addr[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|active_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[30] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[30] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N15
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[30] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[30] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [30])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [30])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [30]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [30]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3 .lut_mask = 16'hCCF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N11
dffeas \inst2|sdram_controller|active_addr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N10
cycloneive_lcell_comb \inst2|sdram_controller|pending~3 (
// Equation(s):
// \inst2|sdram_controller|pending~3_combout  = (\inst2|sdram_controller|active_addr [11] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3_combout  $ (\inst2|sdram_controller|active_addr [12])) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout ))) # (!\inst2|sdram_controller|active_addr [11] & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout ) 
// # (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3_combout  $ (\inst2|sdram_controller|active_addr [12]))))

	.dataa(\inst2|sdram_controller|active_addr [11]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[30]~3_combout ),
	.datac(\inst2|sdram_controller|active_addr [12]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[29]~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~3 .lut_mask = 16'h7DBE;
defparam \inst2|sdram_controller|pending~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N28
cycloneive_lcell_comb \inst2|sdram_controller|pending~6 (
// Equation(s):
// \inst2|sdram_controller|pending~6_combout  = (\inst2|sdram_controller|pending~2_combout ) # ((\inst2|sdram_controller|pending~5_combout ) # ((\inst2|sdram_controller|pending~4_combout ) # (\inst2|sdram_controller|pending~3_combout )))

	.dataa(\inst2|sdram_controller|pending~2_combout ),
	.datab(\inst2|sdram_controller|pending~5_combout ),
	.datac(\inst2|sdram_controller|pending~4_combout ),
	.datad(\inst2|sdram_controller|pending~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~6 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|pending~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N2
cycloneive_lcell_comb \inst2|sdram_controller|pending~11 (
// Equation(s):
// \inst2|sdram_controller|pending~11_combout  = (\inst2|sdram_controller|pending~8_combout ) # ((\inst2|sdram_controller|pending~10_combout ) # ((\inst2|sdram_controller|pending~7_combout ) # (\inst2|sdram_controller|pending~6_combout )))

	.dataa(\inst2|sdram_controller|pending~8_combout ),
	.datab(\inst2|sdram_controller|pending~10_combout ),
	.datac(\inst2|sdram_controller|pending~7_combout ),
	.datad(\inst2|sdram_controller|pending~6_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|pending~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|pending~11 .lut_mask = 16'hFFFE;
defparam \inst2|sdram_controller|pending~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N18
cycloneive_lcell_comb \inst2|sdram_controller|f_select (
// Equation(s):
// \inst2|sdram_controller|f_select~combout  = (\inst2|sdram_controller|f_pop~q  & (!\inst2|sdram_controller|pending~11_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datab(\inst2|sdram_controller|f_pop~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datad(\inst2|sdram_controller|pending~11_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|f_select~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|f_select .lut_mask = 16'h00C8;
defparam \inst2|sdram_controller|f_select .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1] $ 
// (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0] & (\inst2|sdram_controller|comb~1_combout  & !\inst2|sdram_controller|f_select~combout )) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0] & (!\inst2|sdram_controller|comb~1_combout  & \inst2|sdram_controller|f_select~combout ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datab(\inst2|sdram_controller|comb~1_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datad(\inst2|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 .lut_mask = 16'hE178;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1]~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  = (!\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7] & 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # 
// (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_agent_rsp_fifo|mem_used [7]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .lut_mask = 16'h0D00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ) # 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ) # 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .lut_mask = 16'hFFA8;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N20
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// ((\inst2|master_interface|chipselect~5_combout ) # ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q )))) # (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout  & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q 
// )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 .lut_mask = 16'hBA30;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N21
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & 
// (\inst2|master_interface|chipselect~5_combout  & ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~q ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 .lut_mask = 16'h8A00;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N16
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout 
// ) # ((!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~3_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4 .lut_mask = 16'hFF30;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N2
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q 
//  & ((\inst2|master_interface|chipselect~5_combout ) # ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// !\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )))) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q  & (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q 
//  & (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout )))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(\inst2|master_interface|chipselect~5_combout ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .lut_mask = 16'hAE0C;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N3
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cycloneive_lcell_comb \inst2|master_interface|chipselect~0 (
// Equation(s):
// \inst2|master_interface|chipselect~0_combout  = (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q  & 
// ((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ) # 
// (!\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q )))

	.dataa(gnd),
	.datab(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~q ),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0_combout ),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|chipselect~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|chipselect~0 .lut_mask = 16'hF300;
defparam \inst2|master_interface|chipselect~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
cycloneive_lcell_comb \inst2|master_interface|chipselect~4 (
// Equation(s):
// \inst2|master_interface|chipselect~4_combout  = (\inst2|master_interface|state.READ_REQUEST~q  & ((\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ) # ((\inst2|master_interface|chipselect~0_combout  & 
// \inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ))))

	.dataa(\inst2|master_interface|chipselect~0_combout ),
	.datab(\inst2|mm_interconnect_0|master_interface_avalon_agent|hold_waitrequest~q ),
	.datac(\inst2|mm_interconnect_0|master_interface_avalon_agent|av_waitrequest~1_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|chipselect~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|chipselect~4 .lut_mask = 16'hF800;
defparam \inst2|master_interface|chipselect~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N28
cycloneive_lcell_comb \inst2|master_interface|chipselect~5 (
// Equation(s):
// \inst2|master_interface|chipselect~5_combout  = (\inst2|master_interface|chipselect~4_combout  & (((\inst2|master_interface|read~1_combout  & \inst2|master_interface|chipselect~3_combout )) # 
// (!\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0])))

	.dataa(\inst2|master_interface|read~1_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.datac(\inst2|master_interface|chipselect~3_combout ),
	.datad(\inst2|master_interface|chipselect~4_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|chipselect~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|chipselect~5 .lut_mask = 16'hB300;
defparam \inst2|master_interface|chipselect~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N8
cycloneive_lcell_comb \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0 (
// Equation(s):
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0_combout  = 
// (\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]) # ((\inst2|master_interface|chipselect~5_combout  & 
// \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ))

	.dataa(\inst2|master_interface|chipselect~5_combout ),
	.datab(gnd),
	.datac(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~q ),
	.cin(gnd),
	.combout(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0 .lut_mask = 16'hFAF0;
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N9
dffeas \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .is_wysiwyg = "true";
defparam \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout  = \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0] $ (\inst2|sdram_controller|f_select~combout  $ 
// (((\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0] & \inst2|sdram_controller|comb~0_combout ))))

	.dataa(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg [0]),
	.datab(\inst2|sdram_controller|comb~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datad(\inst2|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 .lut_mask = 16'h8778;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y21_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0]~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N28
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 .lut_mask = 16'hFFF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector32~0 (
// Equation(s):
// \inst2|sdram_controller|Selector32~0_combout  = (\inst2|sdram_controller|Selector29~1_combout  & (((\inst2|sdram_controller|m_state.000001000~q )) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ))) # 
// (!\inst2|sdram_controller|Selector29~1_combout  & (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|pending~11_combout ) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ))))

	.dataa(\inst2|sdram_controller|Selector29~1_combout ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\inst2|sdram_controller|pending~11_combout ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector32~0 .lut_mask = 16'hFB22;
defparam \inst2|sdram_controller|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N19
dffeas \inst2|sdram_controller|m_state.100000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.100000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector29~1 (
// Equation(s):
// \inst2|sdram_controller|Selector29~1_combout  = (!\inst2|sdram_controller|refresh_request~q  & \inst2|sdram_controller|m_state.100000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|refresh_request~q ),
	.datad(\inst2|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector29~1 .lut_mask = 16'h0F00;
defparam \inst2|sdram_controller|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector29~2 (
// Equation(s):
// \inst2|sdram_controller|Selector29~2_combout  = (\inst2|sdram_controller|Selector29~0_combout ) # ((\inst2|sdram_controller|Selector29~1_combout  & (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout  & 
// \inst2|sdram_controller|pending~11_combout )))

	.dataa(\inst2|sdram_controller|Selector29~0_combout ),
	.datab(\inst2|sdram_controller|Selector29~1_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datad(\inst2|sdram_controller|pending~11_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector29~2 .lut_mask = 16'hEAAA;
defparam \inst2|sdram_controller|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N7
dffeas \inst2|sdram_controller|m_state.000100000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector29~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000100000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector37~2 (
// Equation(s):
// \inst2|sdram_controller|Selector37~2_combout  = (\inst2|sdram_controller|m_count [0] & ((\inst2|sdram_controller|m_state.000000100~q ) # ((\inst2|sdram_controller|m_state.000100000~q )))) # (!\inst2|sdram_controller|m_count [0] & 
// (\inst2|sdram_controller|m_count [1] & ((\inst2|sdram_controller|m_state.000000100~q ) # (\inst2|sdram_controller|m_state.000100000~q ))))

	.dataa(\inst2|sdram_controller|m_count [0]),
	.datab(\inst2|sdram_controller|m_state.000000100~q ),
	.datac(\inst2|sdram_controller|m_count [1]),
	.datad(\inst2|sdram_controller|m_state.000100000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector37~2 .lut_mask = 16'hFAC8;
defparam \inst2|sdram_controller|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector37~0 (
// Equation(s):
// \inst2|sdram_controller|Selector37~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (((\inst2|sdram_controller|pending~11_combout ) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout )) # 
// (!\inst2|sdram_controller|refresh_request~q )))

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|refresh_request~q ),
	.datac(\inst2|sdram_controller|pending~11_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector37~0 .lut_mask = 16'hA2AA;
defparam \inst2|sdram_controller|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector30~2 (
// Equation(s):
// \inst2|sdram_controller|Selector30~2_combout  = (\inst2|sdram_controller|refresh_request~q  & (!\inst2|sdram_controller|m_state.000000001~q  & \inst2|sdram_controller|init_done~q ))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector30~2 .lut_mask = 16'h2200;
defparam \inst2|sdram_controller|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector30~3 (
// Equation(s):
// \inst2|sdram_controller|Selector30~3_combout  = (\inst2|sdram_controller|Selector30~2_combout ) # ((\inst2|sdram_controller|m_state.000100000~q  & (!\inst2|sdram_controller|m_count [1] & !\inst2|sdram_controller|m_count [2])))

	.dataa(\inst2|sdram_controller|m_state.000100000~q ),
	.datab(\inst2|sdram_controller|m_count [1]),
	.datac(\inst2|sdram_controller|Selector30~2_combout ),
	.datad(\inst2|sdram_controller|m_count [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector30~3 .lut_mask = 16'hF0F2;
defparam \inst2|sdram_controller|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y21_N31
dffeas \inst2|sdram_controller|m_state.001000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector30~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.001000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N4
cycloneive_lcell_comb \inst2|sdram_controller|m_next~19 (
// Equation(s):
// \inst2|sdram_controller|m_next~19_combout  = (\inst2|sdram_controller|refresh_request~q ) # ((\inst2|sdram_controller|pending~11_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datad(\inst2|sdram_controller|pending~11_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|m_next~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|m_next~19 .lut_mask = 16'hFEAA;
defparam \inst2|sdram_controller|m_next~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector37~1 (
// Equation(s):
// \inst2|sdram_controller|Selector37~1_combout  = (!\inst2|sdram_controller|Selector37~0_combout  & (!\inst2|sdram_controller|m_state.001000000~q  & ((\inst2|sdram_controller|m_next~19_combout ) # (!\inst2|sdram_controller|m_state.100000000~q ))))

	.dataa(\inst2|sdram_controller|Selector37~0_combout ),
	.datab(\inst2|sdram_controller|m_state.100000000~q ),
	.datac(\inst2|sdram_controller|m_state.001000000~q ),
	.datad(\inst2|sdram_controller|m_next~19_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector37~1 .lut_mask = 16'h0501;
defparam \inst2|sdram_controller|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector37~3 (
// Equation(s):
// \inst2|sdram_controller|Selector37~3_combout  = (\inst2|sdram_controller|Selector37~1_combout  & ((\inst2|sdram_controller|m_state.000000001~q ) # ((\inst2|sdram_controller|refresh_request~q  & \inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|init_done~q ),
	.datac(\inst2|sdram_controller|m_state.000000001~q ),
	.datad(\inst2|sdram_controller|Selector37~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector37~3 .lut_mask = 16'hF800;
defparam \inst2|sdram_controller|Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector37~4 (
// Equation(s):
// \inst2|sdram_controller|Selector37~4_combout  = (\inst2|sdram_controller|m_state.010000000~q ) # ((\inst2|sdram_controller|m_count [2] & ((\inst2|sdram_controller|Selector37~2_combout ) # (!\inst2|sdram_controller|Selector37~3_combout ))))

	.dataa(\inst2|sdram_controller|Selector37~2_combout ),
	.datab(\inst2|sdram_controller|m_state.010000000~q ),
	.datac(\inst2|sdram_controller|m_count [2]),
	.datad(\inst2|sdram_controller|Selector37~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector37~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector37~4 .lut_mask = 16'hECFC;
defparam \inst2|sdram_controller|Selector37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y21_N3
dffeas \inst2|sdram_controller|m_count[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector37~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_count[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N14
cycloneive_lcell_comb \inst2|sdram_controller|LessThan1~0 (
// Equation(s):
// \inst2|sdram_controller|LessThan1~0_combout  = (\inst2|sdram_controller|m_count [1]) # (\inst2|sdram_controller|m_count [2])

	.dataa(\inst2|sdram_controller|m_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_count [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|LessThan1~0 .lut_mask = 16'hFFAA;
defparam \inst2|sdram_controller|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector39~1 (
// Equation(s):
// \inst2|sdram_controller|Selector39~1_combout  = (\inst2|sdram_controller|m_state.000100000~q  & (((!\inst2|sdram_controller|LessThan1~0_combout ) # (!\inst2|sdram_controller|m_count [0])))) # (!\inst2|sdram_controller|m_state.000100000~q  & 
// (\inst2|sdram_controller|m_state.000000100~q  & (\inst2|sdram_controller|m_count [0] $ (\inst2|sdram_controller|LessThan1~0_combout ))))

	.dataa(\inst2|sdram_controller|m_state.000000100~q ),
	.datab(\inst2|sdram_controller|m_count [0]),
	.datac(\inst2|sdram_controller|LessThan1~0_combout ),
	.datad(\inst2|sdram_controller|m_state.000100000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector39~1 .lut_mask = 16'h3F28;
defparam \inst2|sdram_controller|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~1 (
// Equation(s):
// \inst2|sdram_controller|Selector33~1_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & (!\inst2|sdram_controller|m_state.100000000~q  & !\inst2|sdram_controller|m_state.001000000~q ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.100000000~q ),
	.datad(\inst2|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~1 .lut_mask = 16'h0003;
defparam \inst2|sdram_controller|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector39~0 (
// Equation(s):
// \inst2|sdram_controller|Selector39~0_combout  = (\inst2|sdram_controller|m_count [0] & ((!\inst2|sdram_controller|Selector33~1_combout ) # (!\inst2|sdram_controller|m_state.000000001~q )))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_count [0]),
	.datac(\inst2|sdram_controller|m_state.000000001~q ),
	.datad(\inst2|sdram_controller|Selector33~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector39~0 .lut_mask = 16'h0CCC;
defparam \inst2|sdram_controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector34~0 (
// Equation(s):
// \inst2|sdram_controller|Selector34~0_combout  = (!\inst2|sdram_controller|m_state.010000000~q  & ((!\inst2|sdram_controller|m_next~19_combout ) # (!\inst2|sdram_controller|m_state.100000000~q )))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_state.100000000~q ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_next~19_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector34~0 .lut_mask = 16'h030F;
defparam \inst2|sdram_controller|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~3 (
// Equation(s):
// \inst2|sdram_controller|Selector33~3_combout  = (\inst2|sdram_controller|Selector34~0_combout  & (((!\inst2|sdram_controller|pending~12_combout ) # (!\inst2|sdram_controller|m_state.000001000~q )) # (!\inst2|sdram_controller|refresh_request~q )))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|Selector34~0_combout ),
	.datad(\inst2|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~3 .lut_mask = 16'h70F0;
defparam \inst2|sdram_controller|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector39~2 (
// Equation(s):
// \inst2|sdram_controller|Selector39~2_combout  = (\inst2|sdram_controller|Selector39~1_combout ) # ((\inst2|sdram_controller|Selector39~0_combout ) # ((\inst2|sdram_controller|Selector30~2_combout ) # (!\inst2|sdram_controller|Selector33~3_combout )))

	.dataa(\inst2|sdram_controller|Selector39~1_combout ),
	.datab(\inst2|sdram_controller|Selector39~0_combout ),
	.datac(\inst2|sdram_controller|Selector30~2_combout ),
	.datad(\inst2|sdram_controller|Selector33~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector39~2 .lut_mask = 16'hFEFF;
defparam \inst2|sdram_controller|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N21
dffeas \inst2|sdram_controller|m_count[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector39~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_count[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector93~5 (
// Equation(s):
// \inst2|sdram_controller|Selector93~5_combout  = (!\inst2|sdram_controller|m_state.000000100~q  & !\inst2|sdram_controller|m_state.000100000~q )

	.dataa(\inst2|sdram_controller|m_state.000000100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_state.000100000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector93~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector93~5 .lut_mask = 16'h0055;
defparam \inst2|sdram_controller|Selector93~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~4 (
// Equation(s):
// \inst2|sdram_controller|Selector38~4_combout  = (!\inst2|sdram_controller|Selector93~5_combout  & ((\inst2|sdram_controller|m_count [0] & ((\inst2|sdram_controller|m_count [1]))) # (!\inst2|sdram_controller|m_count [0] & (\inst2|sdram_controller|m_count 
// [2] & !\inst2|sdram_controller|m_count [1]))))

	.dataa(\inst2|sdram_controller|m_count [0]),
	.datab(\inst2|sdram_controller|m_count [2]),
	.datac(\inst2|sdram_controller|m_count [1]),
	.datad(\inst2|sdram_controller|Selector93~5_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~4 .lut_mask = 16'h00A4;
defparam \inst2|sdram_controller|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~3 (
// Equation(s):
// \inst2|sdram_controller|Selector38~3_combout  = ((\inst2|sdram_controller|Selector38~4_combout ) # ((\inst2|sdram_controller|m_count [1] & !\inst2|sdram_controller|Selector37~3_combout ))) # (!\inst2|sdram_controller|Selector38~2_combout )

	.dataa(\inst2|sdram_controller|Selector38~2_combout ),
	.datab(\inst2|sdram_controller|Selector38~4_combout ),
	.datac(\inst2|sdram_controller|m_count [1]),
	.datad(\inst2|sdram_controller|Selector37~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~3 .lut_mask = 16'hDDFD;
defparam \inst2|sdram_controller|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y21_N13
dffeas \inst2|sdram_controller|m_count[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector38~3_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_count[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector36~0 (
// Equation(s):
// \inst2|sdram_controller|Selector36~0_combout  = (!\inst2|sdram_controller|m_state.000000001~q  & (\inst2|sdram_controller|init_done~q  & ((\inst2|sdram_controller|refresh_request~q ) # (\inst2|sdram_controller|m_next.010000000~q ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|m_next.010000000~q ),
	.datad(\inst2|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector36~0 .lut_mask = 16'h3200;
defparam \inst2|sdram_controller|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector36~1 (
// Equation(s):
// \inst2|sdram_controller|Selector36~1_combout  = (\inst2|sdram_controller|Selector36~0_combout ) # ((\inst2|sdram_controller|m_next.010000000~q  & ((!\inst2|sdram_controller|Selector37~1_combout ) # (!\inst2|sdram_controller|Selector93~5_combout ))))

	.dataa(\inst2|sdram_controller|Selector36~0_combout ),
	.datab(\inst2|sdram_controller|Selector93~5_combout ),
	.datac(\inst2|sdram_controller|m_next.010000000~q ),
	.datad(\inst2|sdram_controller|Selector37~1_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector36~1 .lut_mask = 16'hBAFA;
defparam \inst2|sdram_controller|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N25
dffeas \inst2|sdram_controller|m_next.010000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_next.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_next.010000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_next.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector31~0 (
// Equation(s):
// \inst2|sdram_controller|Selector31~0_combout  = (!\inst2|sdram_controller|m_count [1] & (\inst2|sdram_controller|m_next.010000000~q  & (\inst2|sdram_controller|m_state.000000100~q  & !\inst2|sdram_controller|m_count [2])))

	.dataa(\inst2|sdram_controller|m_count [1]),
	.datab(\inst2|sdram_controller|m_next.010000000~q ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|m_count [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector31~0 .lut_mask = 16'h0040;
defparam \inst2|sdram_controller|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y21_N25
dffeas \inst2|sdram_controller|m_state.010000000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.010000000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.010000000 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y21_N11
dffeas \inst2|sdram_controller|m_state.000000010 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000000010 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector38~2 (
// Equation(s):
// \inst2|sdram_controller|Selector38~2_combout  = (!\inst2|sdram_controller|m_state.010000000~q  & !\inst2|sdram_controller|m_state.000000010~q )

	.dataa(\inst2|sdram_controller|m_state.010000000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector38~2 .lut_mask = 16'h0055;
defparam \inst2|sdram_controller|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector26~1 (
// Equation(s):
// \inst2|sdram_controller|Selector26~1_combout  = ((\inst2|sdram_controller|m_state.001000000~q ) # ((\inst2|sdram_controller|refresh_request~q  & \inst2|sdram_controller|m_state.100000000~q ))) # (!\inst2|sdram_controller|Selector38~2_combout )

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|Selector38~2_combout ),
	.datac(\inst2|sdram_controller|m_state.100000000~q ),
	.datad(\inst2|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector26~1 .lut_mask = 16'hFFB3;
defparam \inst2|sdram_controller|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector26~0 (
// Equation(s):
// \inst2|sdram_controller|Selector26~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (\inst2|sdram_controller|pending~12_combout  & ((\inst2|sdram_controller|refresh_request~q ) # (\inst2|sdram_controller|m_state.000000100~q ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector26~0 .lut_mask = 16'hC800;
defparam \inst2|sdram_controller|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N2
cycloneive_lcell_comb \inst2|sdram_controller|Selector26~2 (
// Equation(s):
// \inst2|sdram_controller|Selector26~2_combout  = (\inst2|sdram_controller|Selector26~1_combout ) # ((\inst2|sdram_controller|Selector26~0_combout ) # ((\inst2|sdram_controller|LessThan1~0_combout  & \inst2|sdram_controller|m_state.000000100~q )))

	.dataa(\inst2|sdram_controller|Selector26~1_combout ),
	.datab(\inst2|sdram_controller|LessThan1~0_combout ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|Selector26~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector26~2 .lut_mask = 16'hFFEA;
defparam \inst2|sdram_controller|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y19_N3
dffeas \inst2|sdram_controller|m_state.000000100 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000000100 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector24~0 (
// Equation(s):
// \inst2|sdram_controller|Selector24~0_combout  = (\inst2|sdram_controller|init_done~q  & ((\inst2|sdram_controller|refresh_request~q ) # ((\inst2|sdram_controller|m_state.000001000~q ) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datad(\inst2|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector24~0 .lut_mask = 16'hFE00;
defparam \inst2|sdram_controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector24~1 (
// Equation(s):
// \inst2|sdram_controller|Selector24~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # ((\inst2|sdram_controller|Selector24~0_combout ) # ((\inst2|sdram_controller|m_state.000000001~q ) # (!\inst2|sdram_controller|Selector38~2_combout )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|Selector24~0_combout ),
	.datac(\inst2|sdram_controller|m_state.000000001~q ),
	.datad(\inst2|sdram_controller|Selector38~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector24~1 .lut_mask = 16'hFEFF;
defparam \inst2|sdram_controller|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~0 (
// Equation(s):
// \inst2|sdram_controller|Selector33~0_combout  = (\inst2|sdram_controller|m_state.000000100~q ) # ((\inst2|sdram_controller|m_state.000100000~q ) # ((!\inst2|sdram_controller|refresh_request~q  & !\inst2|sdram_controller|m_state.000000001~q )))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000000100~q ),
	.datac(\inst2|sdram_controller|m_state.000100000~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~0 .lut_mask = 16'hFCFD;
defparam \inst2|sdram_controller|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~2 (
// Equation(s):
// \inst2|sdram_controller|Selector33~2_combout  = (!\inst2|sdram_controller|m_next.000000001~q  & ((\inst2|sdram_controller|Selector33~0_combout ) # (!\inst2|sdram_controller|Selector33~1_combout )))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|Selector33~1_combout ),
	.datac(\inst2|sdram_controller|Selector33~0_combout ),
	.datad(\inst2|sdram_controller|m_next.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~2 .lut_mask = 16'h00F3;
defparam \inst2|sdram_controller|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector33~4 (
// Equation(s):
// \inst2|sdram_controller|Selector33~4_combout  = (!\inst2|sdram_controller|Selector33~2_combout  & (\inst2|sdram_controller|Selector33~3_combout  & ((\inst2|sdram_controller|m_state.000000001~q ) # (\inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|Selector33~2_combout ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|Selector33~3_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector33~4 .lut_mask = 16'h5400;
defparam \inst2|sdram_controller|Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y19_N25
dffeas \inst2|sdram_controller|m_next.000000001 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector33~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_next.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_next.000000001 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_next.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector24~2 (
// Equation(s):
// \inst2|sdram_controller|Selector24~2_combout  = (\inst2|sdram_controller|m_state.000000100~q  & ((\inst2|sdram_controller|LessThan1~0_combout  & (\inst2|sdram_controller|Selector24~1_combout )) # (!\inst2|sdram_controller|LessThan1~0_combout  & 
// ((\inst2|sdram_controller|m_next.000000001~q ))))) # (!\inst2|sdram_controller|m_state.000000100~q  & (((\inst2|sdram_controller|Selector24~1_combout ))))

	.dataa(\inst2|sdram_controller|m_state.000000100~q ),
	.datab(\inst2|sdram_controller|LessThan1~0_combout ),
	.datac(\inst2|sdram_controller|Selector24~1_combout ),
	.datad(\inst2|sdram_controller|m_next.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector24~2 .lut_mask = 16'hF2D0;
defparam \inst2|sdram_controller|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N13
dffeas \inst2|sdram_controller|m_state.000000001 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector24~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000000001 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector23~0 (
// Equation(s):
// \inst2|sdram_controller|Selector23~0_combout  = (\inst2|sdram_controller|m_state.000000001~q  & ((\inst2|sdram_controller|m_state.010000000~q ) # ((\inst2|sdram_controller|ack_refresh_request~q )))) # (!\inst2|sdram_controller|m_state.000000001~q  & 
// (((\inst2|sdram_controller|ack_refresh_request~q  & !\inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|m_state.000000001~q ),
	.datab(\inst2|sdram_controller|m_state.010000000~q ),
	.datac(\inst2|sdram_controller|ack_refresh_request~q ),
	.datad(\inst2|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector23~0 .lut_mask = 16'hA8F8;
defparam \inst2|sdram_controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y21_N17
dffeas \inst2|sdram_controller|ack_refresh_request (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|ack_refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|ack_refresh_request .is_wysiwyg = "true";
defparam \inst2|sdram_controller|ack_refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y21_N10
cycloneive_lcell_comb \inst2|sdram_controller|refresh_request~0 (
// Equation(s):
// \inst2|sdram_controller|refresh_request~0_combout  = (!\inst2|sdram_controller|ack_refresh_request~q  & (\inst2|sdram_controller|init_done~q  & ((\inst2|sdram_controller|Equal0~4_combout ) # (\inst2|sdram_controller|refresh_request~q ))))

	.dataa(\inst2|sdram_controller|ack_refresh_request~q ),
	.datab(\inst2|sdram_controller|Equal0~4_combout ),
	.datac(\inst2|sdram_controller|refresh_request~q ),
	.datad(\inst2|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|refresh_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_request~0 .lut_mask = 16'h5400;
defparam \inst2|sdram_controller|refresh_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y21_N11
dffeas \inst2|sdram_controller|refresh_request (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|refresh_request~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|refresh_request .is_wysiwyg = "true";
defparam \inst2|sdram_controller|refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector27~0 (
// Equation(s):
// \inst2|sdram_controller|Selector27~0_combout  = (!\inst2|sdram_controller|refresh_request~q  & (\inst2|sdram_controller|pending~12_combout  & ((\inst2|sdram_controller|m_state.000001000~q ) # (\inst2|sdram_controller|m_state.100000000~q ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.100000000~q ),
	.datad(\inst2|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector27~0 .lut_mask = 16'h5400;
defparam \inst2|sdram_controller|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y21_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector41~4 (
// Equation(s):
// \inst2|sdram_controller|Selector41~4_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (!\inst2|sdram_controller|pending~11_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]) # 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [0]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entries [1]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|pending~11_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector41~4 .lut_mask = 16'h00E0;
defparam \inst2|sdram_controller|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector34~1 (
// Equation(s):
// \inst2|sdram_controller|Selector34~1_combout  = (\inst2|sdram_controller|refresh_request~q  & (\inst2|sdram_controller|m_state.000000001~q  & ((!\inst2|sdram_controller|Selector41~4_combout )))) # (!\inst2|sdram_controller|refresh_request~q  & 
// ((\inst2|sdram_controller|m_state.000000001~q ) # ((\inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|Selector41~4_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector34~1 .lut_mask = 16'h54DC;
defparam \inst2|sdram_controller|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector34~2 (
// Equation(s):
// \inst2|sdram_controller|Selector34~2_combout  = (\inst2|sdram_controller|Selector34~0_combout  & ((\inst2|sdram_controller|m_state.000000010~q ) # ((\inst2|sdram_controller|Selector34~1_combout  & \inst2|sdram_controller|m_next.000001000~q ))))

	.dataa(\inst2|sdram_controller|Selector34~0_combout ),
	.datab(\inst2|sdram_controller|Selector34~1_combout ),
	.datac(\inst2|sdram_controller|m_next.000001000~q ),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector34~2 .lut_mask = 16'hAA80;
defparam \inst2|sdram_controller|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y19_N5
dffeas \inst2|sdram_controller|m_next.000001000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_next.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_next.000001000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_next.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector27~1 (
// Equation(s):
// \inst2|sdram_controller|Selector27~1_combout  = (\inst2|sdram_controller|Selector27~0_combout ) # ((\inst2|sdram_controller|m_state.000000100~q  & (\inst2|sdram_controller|m_next.000001000~q  & !\inst2|sdram_controller|LessThan1~0_combout )))

	.dataa(\inst2|sdram_controller|Selector27~0_combout ),
	.datab(\inst2|sdram_controller|m_state.000000100~q ),
	.datac(\inst2|sdram_controller|m_next.000001000~q ),
	.datad(\inst2|sdram_controller|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector27~1 .lut_mask = 16'hAAEA;
defparam \inst2|sdram_controller|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y19_N1
dffeas \inst2|sdram_controller|m_state.000001000 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_state.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_state.000001000 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_state.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N18
cycloneive_lcell_comb \inst2|sdram_controller|WideOr9~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr9~0_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & (!\inst2|sdram_controller|m_state.010000000~q  & \inst2|sdram_controller|m_state.000000001~q ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr9~0 .lut_mask = 16'h0300;
defparam \inst2|sdram_controller|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N12
cycloneive_lcell_comb \inst2|sdram_controller|Selector21~0 (
// Equation(s):
// \inst2|sdram_controller|Selector21~0_combout  = (\inst2|sdram_controller|WideOr9~0_combout ) # ((!\inst2|sdram_controller|m_state.000000001~q  & ((\inst2|sdram_controller|init_done~q ) # (!\inst2|sdram_controller|i_cmd [1]))))

	.dataa(\inst2|sdram_controller|i_cmd [1]),
	.datab(\inst2|sdram_controller|WideOr9~0_combout ),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector21~0 .lut_mask = 16'hCCFD;
defparam \inst2|sdram_controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector21~1 (
// Equation(s):
// \inst2|sdram_controller|Selector21~1_combout  = (!\inst2|sdram_controller|Selector21~0_combout  & (((\inst2|sdram_controller|pending~12_combout ) # (!\inst2|sdram_controller|m_state.000001000~q )) # (!\inst2|sdram_controller|f_pop~q )))

	.dataa(\inst2|sdram_controller|Selector21~0_combout ),
	.datab(\inst2|sdram_controller|f_pop~q ),
	.datac(\inst2|sdram_controller|pending~12_combout ),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector21~1 .lut_mask = 16'h5155;
defparam \inst2|sdram_controller|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y21_N29
dffeas \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector3~0 (
// Equation(s):
// \inst2|sdram_controller|Selector3~0_combout  = (!\inst2|sdram_controller|i_state.010~q  & (\inst2|sdram_controller|WideOr6~0_combout  & ((\inst2|sdram_controller|i_cmd [0]) # (!\inst2|sdram_controller|i_state.101~q ))))

	.dataa(\inst2|sdram_controller|i_state.101~q ),
	.datab(\inst2|sdram_controller|i_state.010~q ),
	.datac(\inst2|sdram_controller|i_cmd [0]),
	.datad(\inst2|sdram_controller|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector3~0 .lut_mask = 16'h3100;
defparam \inst2|sdram_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N23
dffeas \inst2|sdram_controller|i_cmd[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector22~0 (
// Equation(s):
// \inst2|sdram_controller|Selector22~0_combout  = (\inst2|sdram_controller|m_state.000000001~q  & (\inst2|sdram_controller|m_state.001000000~q )) # (!\inst2|sdram_controller|m_state.000000001~q  & (((\inst2|sdram_controller|i_cmd [0] & 
// !\inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|i_cmd [0]),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector22~0 .lut_mask = 16'hAA0C;
defparam \inst2|sdram_controller|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N31
dffeas \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y22_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector1~0 (
// Equation(s):
// \inst2|sdram_controller|Selector1~0_combout  = (\inst2|sdram_controller|i_state.000~q  & (!\inst2|sdram_controller|i_state.011~q  & ((\inst2|sdram_controller|i_cmd [2]) # (!\inst2|sdram_controller|i_state.101~q ))))

	.dataa(\inst2|sdram_controller|i_state.101~q ),
	.datab(\inst2|sdram_controller|i_state.000~q ),
	.datac(\inst2|sdram_controller|i_cmd [2]),
	.datad(\inst2|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector1~0 .lut_mask = 16'h00C4;
defparam \inst2|sdram_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y22_N1
dffeas \inst2|sdram_controller|i_cmd[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N20
cycloneive_lcell_comb \inst2|sdram_controller|WideOr8~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr8~0_combout  = (!\inst2|sdram_controller|m_state.001000000~q  & (!\inst2|sdram_controller|m_state.000000010~q  & (!\inst2|sdram_controller|m_state.010000000~q  & \inst2|sdram_controller|m_state.000000001~q )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|m_state.000000010~q ),
	.datac(\inst2|sdram_controller|m_state.010000000~q ),
	.datad(\inst2|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr8~0 .lut_mask = 16'h0100;
defparam \inst2|sdram_controller|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector20~0 (
// Equation(s):
// \inst2|sdram_controller|Selector20~0_combout  = (!\inst2|sdram_controller|WideOr8~0_combout  & ((\inst2|sdram_controller|m_state.000000001~q ) # ((\inst2|sdram_controller|i_cmd [2] & !\inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|m_state.000000001~q ),
	.datab(\inst2|sdram_controller|i_cmd [2]),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector20~0 .lut_mask = 16'h00AE;
defparam \inst2|sdram_controller|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N25
dffeas \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N28
cycloneive_lcell_comb \inst2|sdram_controller|Equal4~0 (
// Equation(s):
// \inst2|sdram_controller|Equal4~0_combout  = (\inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q  & (!\inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q  & !\inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_cmd[1]~_Duplicate_1_q ),
	.datac(\inst2|sdram_controller|m_cmd[0]~_Duplicate_1_q ),
	.datad(\inst2|sdram_controller|m_cmd[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Equal4~0 .lut_mask = 16'h000C;
defparam \inst2|sdram_controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y21_N29
dffeas \inst2|sdram_controller|rd_valid[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|rd_valid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|rd_valid[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|rd_valid[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N9
dffeas \inst2|sdram_controller|rd_valid[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|rd_valid [0]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|rd_valid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|rd_valid[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|rd_valid[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N13
dffeas \inst2|sdram_controller|za_valid (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|rd_valid [1]),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_valid .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \inst2|master_interface|Add1~2 (
// Equation(s):
// \inst2|master_interface|Add1~2_combout  = (\inst2|master_interface|burst_word_counter [1] & (!\inst2|master_interface|Add1~1 )) # (!\inst2|master_interface|burst_word_counter [1] & ((\inst2|master_interface|Add1~1 ) # (GND)))
// \inst2|master_interface|Add1~3  = CARRY((!\inst2|master_interface|Add1~1 ) # (!\inst2|master_interface|burst_word_counter [1]))

	.dataa(gnd),
	.datab(\inst2|master_interface|burst_word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add1~1 ),
	.combout(\inst2|master_interface|Add1~2_combout ),
	.cout(\inst2|master_interface|Add1~3 ));
// synopsys translate_off
defparam \inst2|master_interface|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst2|master_interface|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \inst2|master_interface|Add1~13 (
// Equation(s):
// \inst2|master_interface|Add1~13_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|master_interface|Add1~2_combout )

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add1~13 .lut_mask = 16'hAA00;
defparam \inst2|master_interface|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \inst2|master_interface|burst_word_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|master_interface|state.WAIT_DATA~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|burst_word_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|burst_word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[1] .is_wysiwyg = "true";
defparam \inst2|master_interface|burst_word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \inst2|master_interface|Add1~4 (
// Equation(s):
// \inst2|master_interface|Add1~4_combout  = (\inst2|master_interface|burst_word_counter [2] & (\inst2|master_interface|Add1~3  $ (GND))) # (!\inst2|master_interface|burst_word_counter [2] & (!\inst2|master_interface|Add1~3  & VCC))
// \inst2|master_interface|Add1~5  = CARRY((\inst2|master_interface|burst_word_counter [2] & !\inst2|master_interface|Add1~3 ))

	.dataa(gnd),
	.datab(\inst2|master_interface|burst_word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add1~3 ),
	.combout(\inst2|master_interface|Add1~4_combout ),
	.cout(\inst2|master_interface|Add1~5 ));
// synopsys translate_off
defparam \inst2|master_interface|Add1~4 .lut_mask = 16'hC30C;
defparam \inst2|master_interface|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \inst2|master_interface|Add1~14 (
// Equation(s):
// \inst2|master_interface|Add1~14_combout  = (\inst2|master_interface|Add1~4_combout  & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|Add1~4_combout ),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add1~14 .lut_mask = 16'hF000;
defparam \inst2|master_interface|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N17
dffeas \inst2|master_interface|burst_word_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|master_interface|state.WAIT_DATA~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|burst_word_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|burst_word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[2] .is_wysiwyg = "true";
defparam \inst2|master_interface|burst_word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \inst2|master_interface|Add1~6 (
// Equation(s):
// \inst2|master_interface|Add1~6_combout  = (\inst2|master_interface|burst_word_counter [3] & (!\inst2|master_interface|Add1~5 )) # (!\inst2|master_interface|burst_word_counter [3] & ((\inst2|master_interface|Add1~5 ) # (GND)))
// \inst2|master_interface|Add1~7  = CARRY((!\inst2|master_interface|Add1~5 ) # (!\inst2|master_interface|burst_word_counter [3]))

	.dataa(\inst2|master_interface|burst_word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|master_interface|Add1~5 ),
	.combout(\inst2|master_interface|Add1~6_combout ),
	.cout(\inst2|master_interface|Add1~7 ));
// synopsys translate_off
defparam \inst2|master_interface|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst2|master_interface|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \inst2|master_interface|Add1~8 (
// Equation(s):
// \inst2|master_interface|Add1~8_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|master_interface|Add1~6_combout )

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add1~8 .lut_mask = 16'hAA00;
defparam \inst2|master_interface|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \inst2|master_interface|burst_word_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|master_interface|state.WAIT_DATA~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|burst_word_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|burst_word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[3] .is_wysiwyg = "true";
defparam \inst2|master_interface|burst_word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneive_lcell_comb \inst2|master_interface|Add1~9 (
// Equation(s):
// \inst2|master_interface|Add1~9_combout  = \inst2|master_interface|burst_word_counter [4] $ (!\inst2|master_interface|Add1~7 )

	.dataa(\inst2|master_interface|burst_word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|master_interface|Add1~7 ),
	.combout(\inst2|master_interface|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add1~9 .lut_mask = 16'hA5A5;
defparam \inst2|master_interface|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \inst2|master_interface|Add1~11 (
// Equation(s):
// \inst2|master_interface|Add1~11_combout  = (\inst2|master_interface|Add1~9_combout  & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|Add1~9_combout ),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Add1~11 .lut_mask = 16'hF000;
defparam \inst2|master_interface|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \inst2|master_interface|burst_word_counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|Add1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst2|master_interface|state.WAIT_DATA~q ),
	.sload(gnd),
	.ena(\inst2|master_interface|burst_word_counter[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|burst_word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|burst_word_counter[4] .is_wysiwyg = "true";
defparam \inst2|master_interface|burst_word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneive_lcell_comb \inst2|master_interface|state~6 (
// Equation(s):
// \inst2|master_interface|state~6_combout  = (!\inst2|master_interface|burst_word_counter [4] & (\inst2|master_interface|state.WAIT_DATA~q  & (\inst2|sdram_controller|za_valid~q  & !\inst2|master_interface|burst_word_counter [3])))

	.dataa(\inst2|master_interface|burst_word_counter [4]),
	.datab(\inst2|master_interface|state.WAIT_DATA~q ),
	.datac(\inst2|sdram_controller|za_valid~q ),
	.datad(\inst2|master_interface|burst_word_counter [3]),
	.cin(gnd),
	.combout(\inst2|master_interface|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|state~6 .lut_mask = 16'h0040;
defparam \inst2|master_interface|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & \inst2|master_interface|state~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(\inst2|master_interface|state~6_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hF000;
defparam \inst3|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h5AF0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N29
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N23
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N31
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h3C3C;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N9
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h3CC3;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N3
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] & \inst2|master_interface|state~6_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.datad(\inst2|master_interface|state~6_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h4000;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & !\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'hF078;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N11
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  & 
// !\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0030;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (((!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'hB4F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N31
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N11
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'hA5F0;
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y28_N15
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N7
dffeas \inst3|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N13
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N21
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X20_Y28_N27
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N9
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N19
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [8] & ((\inst3|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])) # (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [8] & 
// ((\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]) # (\inst3|dcfifo_component|auto_generated|rdptr_g [9] $ (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N2
cycloneive_lcell_comb \inst1|vCount[0]~10 (
// Equation(s):
// \inst1|vCount[0]~10_combout  = \inst1|vCount [0] $ (VCC)
// \inst1|vCount[0]~11  = CARRY(\inst1|vCount [0])

	.dataa(gnd),
	.datab(\inst1|vCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|vCount[0]~10_combout ),
	.cout(\inst1|vCount[0]~11 ));
// synopsys translate_off
defparam \inst1|vCount[0]~10 .lut_mask = 16'h33CC;
defparam \inst1|vCount[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N4
cycloneive_lcell_comb \inst1|vCount[0]~12 (
// Equation(s):
// \inst1|vCount[0]~12_combout  = (!\inst1|LessThan3~2_combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\inst1|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\inst1|vCount[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vCount[0]~12 .lut_mask = 16'h0FFF;
defparam \inst1|vCount[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N3
dffeas \inst1|vCount[0] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[0] .is_wysiwyg = "true";
defparam \inst1|vCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N4
cycloneive_lcell_comb \inst1|vCount[1]~13 (
// Equation(s):
// \inst1|vCount[1]~13_combout  = (\inst1|vCount [1] & (!\inst1|vCount[0]~11 )) # (!\inst1|vCount [1] & ((\inst1|vCount[0]~11 ) # (GND)))
// \inst1|vCount[1]~14  = CARRY((!\inst1|vCount[0]~11 ) # (!\inst1|vCount [1]))

	.dataa(\inst1|vCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[0]~11 ),
	.combout(\inst1|vCount[1]~13_combout ),
	.cout(\inst1|vCount[1]~14 ));
// synopsys translate_off
defparam \inst1|vCount[1]~13 .lut_mask = 16'h5A5F;
defparam \inst1|vCount[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N5
dffeas \inst1|vCount[1] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[1] .is_wysiwyg = "true";
defparam \inst1|vCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N6
cycloneive_lcell_comb \inst1|vCount[2]~15 (
// Equation(s):
// \inst1|vCount[2]~15_combout  = (\inst1|vCount [2] & (\inst1|vCount[1]~14  $ (GND))) # (!\inst1|vCount [2] & (!\inst1|vCount[1]~14  & VCC))
// \inst1|vCount[2]~16  = CARRY((\inst1|vCount [2] & !\inst1|vCount[1]~14 ))

	.dataa(gnd),
	.datab(\inst1|vCount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[1]~14 ),
	.combout(\inst1|vCount[2]~15_combout ),
	.cout(\inst1|vCount[2]~16 ));
// synopsys translate_off
defparam \inst1|vCount[2]~15 .lut_mask = 16'hC30C;
defparam \inst1|vCount[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N7
dffeas \inst1|vCount[2] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[2] .is_wysiwyg = "true";
defparam \inst1|vCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N8
cycloneive_lcell_comb \inst1|vCount[3]~17 (
// Equation(s):
// \inst1|vCount[3]~17_combout  = (\inst1|vCount [3] & (!\inst1|vCount[2]~16 )) # (!\inst1|vCount [3] & ((\inst1|vCount[2]~16 ) # (GND)))
// \inst1|vCount[3]~18  = CARRY((!\inst1|vCount[2]~16 ) # (!\inst1|vCount [3]))

	.dataa(\inst1|vCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[2]~16 ),
	.combout(\inst1|vCount[3]~17_combout ),
	.cout(\inst1|vCount[3]~18 ));
// synopsys translate_off
defparam \inst1|vCount[3]~17 .lut_mask = 16'h5A5F;
defparam \inst1|vCount[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N9
dffeas \inst1|vCount[3] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[3] .is_wysiwyg = "true";
defparam \inst1|vCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N10
cycloneive_lcell_comb \inst1|vCount[4]~19 (
// Equation(s):
// \inst1|vCount[4]~19_combout  = (\inst1|vCount [4] & (\inst1|vCount[3]~18  $ (GND))) # (!\inst1|vCount [4] & (!\inst1|vCount[3]~18  & VCC))
// \inst1|vCount[4]~20  = CARRY((\inst1|vCount [4] & !\inst1|vCount[3]~18 ))

	.dataa(gnd),
	.datab(\inst1|vCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[3]~18 ),
	.combout(\inst1|vCount[4]~19_combout ),
	.cout(\inst1|vCount[4]~20 ));
// synopsys translate_off
defparam \inst1|vCount[4]~19 .lut_mask = 16'hC30C;
defparam \inst1|vCount[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N12
cycloneive_lcell_comb \inst1|vCount[5]~21 (
// Equation(s):
// \inst1|vCount[5]~21_combout  = (\inst1|vCount [5] & (!\inst1|vCount[4]~20 )) # (!\inst1|vCount [5] & ((\inst1|vCount[4]~20 ) # (GND)))
// \inst1|vCount[5]~22  = CARRY((!\inst1|vCount[4]~20 ) # (!\inst1|vCount [5]))

	.dataa(gnd),
	.datab(\inst1|vCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[4]~20 ),
	.combout(\inst1|vCount[5]~21_combout ),
	.cout(\inst1|vCount[5]~22 ));
// synopsys translate_off
defparam \inst1|vCount[5]~21 .lut_mask = 16'h3C3F;
defparam \inst1|vCount[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N13
dffeas \inst1|vCount[5] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[5] .is_wysiwyg = "true";
defparam \inst1|vCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N14
cycloneive_lcell_comb \inst1|vCount[6]~23 (
// Equation(s):
// \inst1|vCount[6]~23_combout  = (\inst1|vCount [6] & (\inst1|vCount[5]~22  $ (GND))) # (!\inst1|vCount [6] & (!\inst1|vCount[5]~22  & VCC))
// \inst1|vCount[6]~24  = CARRY((\inst1|vCount [6] & !\inst1|vCount[5]~22 ))

	.dataa(\inst1|vCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[5]~22 ),
	.combout(\inst1|vCount[6]~23_combout ),
	.cout(\inst1|vCount[6]~24 ));
// synopsys translate_off
defparam \inst1|vCount[6]~23 .lut_mask = 16'hA50A;
defparam \inst1|vCount[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N15
dffeas \inst1|vCount[6] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[6] .is_wysiwyg = "true";
defparam \inst1|vCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N16
cycloneive_lcell_comb \inst1|vCount[7]~25 (
// Equation(s):
// \inst1|vCount[7]~25_combout  = (\inst1|vCount [7] & (!\inst1|vCount[6]~24 )) # (!\inst1|vCount [7] & ((\inst1|vCount[6]~24 ) # (GND)))
// \inst1|vCount[7]~26  = CARRY((!\inst1|vCount[6]~24 ) # (!\inst1|vCount [7]))

	.dataa(gnd),
	.datab(\inst1|vCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[6]~24 ),
	.combout(\inst1|vCount[7]~25_combout ),
	.cout(\inst1|vCount[7]~26 ));
// synopsys translate_off
defparam \inst1|vCount[7]~25 .lut_mask = 16'h3C3F;
defparam \inst1|vCount[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N17
dffeas \inst1|vCount[7] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[7] .is_wysiwyg = "true";
defparam \inst1|vCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N18
cycloneive_lcell_comb \inst1|vCount[8]~27 (
// Equation(s):
// \inst1|vCount[8]~27_combout  = (\inst1|vCount [8] & (\inst1|vCount[7]~26  $ (GND))) # (!\inst1|vCount [8] & (!\inst1|vCount[7]~26  & VCC))
// \inst1|vCount[8]~28  = CARRY((\inst1|vCount [8] & !\inst1|vCount[7]~26 ))

	.dataa(\inst1|vCount [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|vCount[7]~26 ),
	.combout(\inst1|vCount[8]~27_combout ),
	.cout(\inst1|vCount[8]~28 ));
// synopsys translate_off
defparam \inst1|vCount[8]~27 .lut_mask = 16'hA50A;
defparam \inst1|vCount[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N19
dffeas \inst1|vCount[8] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[8] .is_wysiwyg = "true";
defparam \inst1|vCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N30
cycloneive_lcell_comb \inst1|LessThan3~1 (
// Equation(s):
// \inst1|LessThan3~1_combout  = (!\inst1|vCount [5] & (!\inst1|vCount [7] & (!\inst1|vCount [6] & !\inst1|vCount [8])))

	.dataa(\inst1|vCount [5]),
	.datab(\inst1|vCount [7]),
	.datac(\inst1|vCount [6]),
	.datad(\inst1|vCount [8]),
	.cin(gnd),
	.combout(\inst1|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan3~1 .lut_mask = 16'h0001;
defparam \inst1|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N20
cycloneive_lcell_comb \inst1|vCount[9]~29 (
// Equation(s):
// \inst1|vCount[9]~29_combout  = \inst1|vCount [9] $ (\inst1|vCount[8]~28 )

	.dataa(\inst1|vCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|vCount[8]~28 ),
	.combout(\inst1|vCount[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vCount[9]~29 .lut_mask = 16'h5A5A;
defparam \inst1|vCount[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y69_N21
dffeas \inst1|vCount[9] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[9] .is_wysiwyg = "true";
defparam \inst1|vCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N0
cycloneive_lcell_comb \inst1|LessThan3~0 (
// Equation(s):
// \inst1|LessThan3~0_combout  = (((!\inst1|vCount [1] & !\inst1|vCount [0])) # (!\inst1|vCount [2])) # (!\inst1|vCount [3])

	.dataa(\inst1|vCount [1]),
	.datab(\inst1|vCount [0]),
	.datac(\inst1|vCount [3]),
	.datad(\inst1|vCount [2]),
	.cin(gnd),
	.combout(\inst1|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan3~0 .lut_mask = 16'h1FFF;
defparam \inst1|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N28
cycloneive_lcell_comb \inst1|LessThan7~0 (
// Equation(s):
// \inst1|LessThan7~0_combout  = (!\inst1|vCount [9] & (!\inst1|vCount [7] & (!\inst1|vCount [6] & !\inst1|vCount [8])))

	.dataa(\inst1|vCount [9]),
	.datab(\inst1|vCount [7]),
	.datac(\inst1|vCount [6]),
	.datad(\inst1|vCount [8]),
	.cin(gnd),
	.combout(\inst1|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan7~0 .lut_mask = 16'h0001;
defparam \inst1|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N26
cycloneive_lcell_comb \inst1|LessThan7~1 (
// Equation(s):
// \inst1|LessThan7~1_combout  = (\inst1|LessThan7~0_combout  & (((\inst1|LessThan3~0_combout  & !\inst1|vCount [4])) # (!\inst1|vCount [5])))

	.dataa(\inst1|vCount [5]),
	.datab(\inst1|LessThan3~0_combout ),
	.datac(\inst1|vCount [4]),
	.datad(\inst1|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan7~1 .lut_mask = 16'h5D00;
defparam \inst1|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N20
cycloneive_lcell_comb \inst1|LessThan4~1 (
// Equation(s):
// \inst1|LessThan4~1_combout  = (\inst1|hCount [2] & (\inst1|hCount [1] & \inst1|hCount [3]))

	.dataa(gnd),
	.datab(\inst1|hCount [2]),
	.datac(\inst1|hCount [1]),
	.datad(\inst1|hCount [3]),
	.cin(gnd),
	.combout(\inst1|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~1 .lut_mask = 16'hC000;
defparam \inst1|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N2
cycloneive_lcell_comb \inst1|LessThan4~2 (
// Equation(s):
// \inst1|LessThan4~2_combout  = (!\inst1|hCount [6] & (!\inst1|hCount [5] & ((!\inst1|hCount [4]) # (!\inst1|LessThan4~1_combout ))))

	.dataa(\inst1|hCount [6]),
	.datab(\inst1|hCount [5]),
	.datac(\inst1|LessThan4~1_combout ),
	.datad(\inst1|hCount [4]),
	.cin(gnd),
	.combout(\inst1|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~2 .lut_mask = 16'h0111;
defparam \inst1|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N20
cycloneive_lcell_comb \inst1|hCount[6]~24 (
// Equation(s):
// \inst1|hCount[6]~24_combout  = (\inst1|hCount [6] & (\inst1|hCount[5]~21  $ (GND))) # (!\inst1|hCount [6] & (!\inst1|hCount[5]~21  & VCC))
// \inst1|hCount[6]~25  = CARRY((\inst1|hCount [6] & !\inst1|hCount[5]~21 ))

	.dataa(gnd),
	.datab(\inst1|hCount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[5]~21 ),
	.combout(\inst1|hCount[6]~24_combout ),
	.cout(\inst1|hCount[6]~25 ));
// synopsys translate_off
defparam \inst1|hCount[6]~24 .lut_mask = 16'hC30C;
defparam \inst1|hCount[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N22
cycloneive_lcell_comb \inst1|hCount[7]~26 (
// Equation(s):
// \inst1|hCount[7]~26_combout  = (\inst1|hCount [7] & (!\inst1|hCount[6]~25 )) # (!\inst1|hCount [7] & ((\inst1|hCount[6]~25 ) # (GND)))
// \inst1|hCount[7]~27  = CARRY((!\inst1|hCount[6]~25 ) # (!\inst1|hCount [7]))

	.dataa(\inst1|hCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[6]~25 ),
	.combout(\inst1|hCount[7]~26_combout ),
	.cout(\inst1|hCount[7]~27 ));
// synopsys translate_off
defparam \inst1|hCount[7]~26 .lut_mask = 16'h5A5F;
defparam \inst1|hCount[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N23
dffeas \inst1|hCount[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[7] .is_wysiwyg = "true";
defparam \inst1|hCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N24
cycloneive_lcell_comb \inst1|hCount[8]~28 (
// Equation(s):
// \inst1|hCount[8]~28_combout  = (\inst1|hCount [8] & (\inst1|hCount[7]~27  $ (GND))) # (!\inst1|hCount [8] & (!\inst1|hCount[7]~27  & VCC))
// \inst1|hCount[8]~29  = CARRY((\inst1|hCount [8] & !\inst1|hCount[7]~27 ))

	.dataa(gnd),
	.datab(\inst1|hCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[7]~27 ),
	.combout(\inst1|hCount[8]~28_combout ),
	.cout(\inst1|hCount[8]~29 ));
// synopsys translate_off
defparam \inst1|hCount[8]~28 .lut_mask = 16'hC30C;
defparam \inst1|hCount[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N25
dffeas \inst1|hCount[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[8] .is_wysiwyg = "true";
defparam \inst1|hCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N26
cycloneive_lcell_comb \inst1|hCount[9]~30 (
// Equation(s):
// \inst1|hCount[9]~30_combout  = \inst1|hCount [9] $ (\inst1|hCount[8]~29 )

	.dataa(\inst1|hCount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|hCount[8]~29 ),
	.combout(\inst1|hCount[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hCount[9]~30 .lut_mask = 16'h5A5A;
defparam \inst1|hCount[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N27
dffeas \inst1|hCount[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[9] .is_wysiwyg = "true";
defparam \inst1|hCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N20
cycloneive_lcell_comb \inst4|fifo_rd_en~6 (
// Equation(s):
// \inst4|fifo_rd_en~6_combout  = (\inst1|hCount [9] & (!\inst1|hCount [8])) # (!\inst1|hCount [9] & ((\inst1|hCount [8]) # (!\inst1|LessThan4~2_combout )))

	.dataa(gnd),
	.datab(\inst1|hCount [9]),
	.datac(\inst1|hCount [8]),
	.datad(\inst1|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\inst4|fifo_rd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fifo_rd_en~6 .lut_mask = 16'h3C3F;
defparam \inst4|fifo_rd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N28
cycloneive_lcell_comb \inst1|LessThan4~0 (
// Equation(s):
// \inst1|LessThan4~0_combout  = (!\inst1|hCount [9] & !\inst1|hCount [8])

	.dataa(gnd),
	.datab(\inst1|hCount [9]),
	.datac(\inst1|hCount [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan4~0 .lut_mask = 16'h0303;
defparam \inst1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N30
cycloneive_lcell_comb \inst4|fifo_rd_en~2 (
// Equation(s):
// \inst4|fifo_rd_en~2_combout  = (\inst1|hCount [7] & (((\inst4|fifo_rd_en~6_combout )))) # (!\inst1|hCount [7] & (!\inst1|LessThan4~0_combout  & ((\inst1|LessThan4~2_combout ) # (\inst4|fifo_rd_en~6_combout ))))

	.dataa(\inst1|LessThan4~2_combout ),
	.datab(\inst4|fifo_rd_en~6_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst4|fifo_rd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fifo_rd_en~2 .lut_mask = 16'hC0CE;
defparam \inst4|fifo_rd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N30
cycloneive_lcell_comb \inst4|fifo_rd_en~3 (
// Equation(s):
// \inst4|fifo_rd_en~3_combout  = (\KEY[0]~input_o  & (\inst4|fifo_rd_en~2_combout  & ((\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inst1|always0~4_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\inst4|fifo_rd_en~2_combout ),
	.datac(\inst1|always0~4_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\inst4|fifo_rd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fifo_rd_en~3 .lut_mask = 16'h8808;
defparam \inst4|fifo_rd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N22
cycloneive_lcell_comb \inst4|fifo_rd_en~4 (
// Equation(s):
// \inst4|fifo_rd_en~4_combout  = (\inst4|fifo_rd_en~3_combout  & (((!\inst1|vCount [4] & \inst1|LessThan3~0_combout )) # (!\inst1|vCount [9])))

	.dataa(\inst4|fifo_rd_en~3_combout ),
	.datab(\inst1|vCount [9]),
	.datac(\inst1|vCount [4]),
	.datad(\inst1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\inst4|fifo_rd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fifo_rd_en~4 .lut_mask = 16'h2A22;
defparam \inst4|fifo_rd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N24
cycloneive_lcell_comb \inst4|fifo_rd_en~5 (
// Equation(s):
// \inst4|fifo_rd_en~5_combout  = (!\inst1|LessThan7~1_combout  & (\inst4|fifo_rd_en~4_combout  & ((\inst1|LessThan3~1_combout ) # (!\inst1|vCount [9]))))

	.dataa(\inst1|LessThan3~1_combout ),
	.datab(\inst1|vCount [9]),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst4|fifo_rd_en~4_combout ),
	.cin(gnd),
	.combout(\inst4|fifo_rd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fifo_rd_en~5 .lut_mask = 16'h0B00;
defparam \inst4|fifo_rd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N25
dffeas \inst4|fifo_rd_en (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst4|fifo_rd_en~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fifo_rd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fifo_rd_en .is_wysiwyg = "true";
defparam \inst4|fifo_rd_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\inst4|fifo_rd_en~q  & ((\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\inst1|always0~4_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\inst4|fifo_rd_en~q ),
	.datac(gnd),
	.datad(\inst1|always0~4_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h88CC;
defparam \inst3|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & \inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hE1F0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N9
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0200;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h3CF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N29
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N27
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|ram_address_b [8] = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N21
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|ram_address_b [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N5
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h6969;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N7
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N11
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N3
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N31
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0200;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N29
dffeas \inst3|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N27
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N27
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [5]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \inst1|always0~1 (
// Equation(s):
// \inst1|always0~1_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [5] & (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] & (\inst3|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4])))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [5] & (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5] & (\inst3|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [4]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [5]),
	.cin(gnd),
	.combout(\inst1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~1 .lut_mask = 16'h8241;
defparam \inst1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N17
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N13
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N15
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hF0F0;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N19
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [7]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
cycloneive_lcell_comb \inst1|always0~0 (
// Equation(s):
// \inst1|always0~0_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [7] & (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & (\inst3|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6])))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [7] & (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7] & (\inst3|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [6]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [7]),
	.cin(gnd),
	.combout(\inst1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~0 .lut_mask = 16'h8241;
defparam \inst1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N11
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N9
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [1]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N13
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \inst1|always0~3 (
// Equation(s):
// \inst1|always0~3_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [0] & (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & (\inst3|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1])))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [0] & (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0] & (\inst3|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [0]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [1]),
	.cin(gnd),
	.combout(\inst1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~3 .lut_mask = 16'h8421;
defparam \inst1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N31
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N15
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N3
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N21
dffeas \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N29
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout  = \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a [3]),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder .lut_mask = 16'hFF00;
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .is_wysiwyg = "true";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .power_up = "low";
defparam \inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
cycloneive_lcell_comb \inst1|always0~2 (
// Equation(s):
// \inst1|always0~2_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [3] & (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (\inst3|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2])))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [3] & (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3] & (\inst3|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [2]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [3]),
	.cin(gnd),
	.combout(\inst1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~2 .lut_mask = 16'h8241;
defparam \inst1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \inst1|always0~4 (
// Equation(s):
// \inst1|always0~4_combout  = (\inst1|always0~1_combout  & (\inst1|always0~0_combout  & (\inst1|always0~3_combout  & \inst1|always0~2_combout )))

	.dataa(\inst1|always0~1_combout ),
	.datab(\inst1|always0~0_combout ),
	.datac(\inst1|always0~3_combout ),
	.datad(\inst1|always0~2_combout ),
	.cin(gnd),
	.combout(\inst1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~4 .lut_mask = 16'h8000;
defparam \inst1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \inst1|always0~5 (
// Equation(s):
// \inst1|always0~5_combout  = (\inst3|dcfifo_component|auto_generated|rdptr_g [8] & (!\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & (\inst3|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9])))) # (!\inst3|dcfifo_component|auto_generated|rdptr_g [8] & (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8] & (\inst3|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]))))

	.dataa(\inst3|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\inst3|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [8]),
	.datad(\inst3|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a [9]),
	.cin(gnd),
	.combout(\inst1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|always0~5 .lut_mask = 16'h1248;
defparam \inst1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \inst1|started~0 (
// Equation(s):
// \inst1|started~0_combout  = (\inst1|started~q ) # ((\inst1|always0~4_combout  & \inst1|always0~5_combout ))

	.dataa(\inst1|always0~4_combout ),
	.datab(gnd),
	.datac(\inst1|started~q ),
	.datad(\inst1|always0~5_combout ),
	.cin(gnd),
	.combout(\inst1|started~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|started~0 .lut_mask = 16'hFAF0;
defparam \inst1|started~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N11
dffeas \inst1|started (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|started~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|started .is_wysiwyg = "true";
defparam \inst1|started .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N28
cycloneive_lcell_comb \inst1|hCount[0]~23 (
// Equation(s):
// \inst1|hCount[0]~23_combout  = (\inst1|started~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\inst1|started~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\inst1|hCount[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hCount[0]~23 .lut_mask = 16'hCCFF;
defparam \inst1|hCount[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N11
dffeas \inst1|hCount[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[1] .is_wysiwyg = "true";
defparam \inst1|hCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N12
cycloneive_lcell_comb \inst1|hCount[2]~14 (
// Equation(s):
// \inst1|hCount[2]~14_combout  = (\inst1|hCount [2] & (\inst1|hCount[1]~13  $ (GND))) # (!\inst1|hCount [2] & (!\inst1|hCount[1]~13  & VCC))
// \inst1|hCount[2]~15  = CARRY((\inst1|hCount [2] & !\inst1|hCount[1]~13 ))

	.dataa(\inst1|hCount [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[1]~13 ),
	.combout(\inst1|hCount[2]~14_combout ),
	.cout(\inst1|hCount[2]~15 ));
// synopsys translate_off
defparam \inst1|hCount[2]~14 .lut_mask = 16'hA50A;
defparam \inst1|hCount[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N13
dffeas \inst1|hCount[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[2] .is_wysiwyg = "true";
defparam \inst1|hCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N14
cycloneive_lcell_comb \inst1|hCount[3]~16 (
// Equation(s):
// \inst1|hCount[3]~16_combout  = (\inst1|hCount [3] & (!\inst1|hCount[2]~15 )) # (!\inst1|hCount [3] & ((\inst1|hCount[2]~15 ) # (GND)))
// \inst1|hCount[3]~17  = CARRY((!\inst1|hCount[2]~15 ) # (!\inst1|hCount [3]))

	.dataa(gnd),
	.datab(\inst1|hCount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[2]~15 ),
	.combout(\inst1|hCount[3]~16_combout ),
	.cout(\inst1|hCount[3]~17 ));
// synopsys translate_off
defparam \inst1|hCount[3]~16 .lut_mask = 16'h3C3F;
defparam \inst1|hCount[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N15
dffeas \inst1|hCount[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[3] .is_wysiwyg = "true";
defparam \inst1|hCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N16
cycloneive_lcell_comb \inst1|hCount[4]~18 (
// Equation(s):
// \inst1|hCount[4]~18_combout  = (\inst1|hCount [4] & (\inst1|hCount[3]~17  $ (GND))) # (!\inst1|hCount [4] & (!\inst1|hCount[3]~17  & VCC))
// \inst1|hCount[4]~19  = CARRY((\inst1|hCount [4] & !\inst1|hCount[3]~17 ))

	.dataa(gnd),
	.datab(\inst1|hCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[3]~17 ),
	.combout(\inst1|hCount[4]~18_combout ),
	.cout(\inst1|hCount[4]~19 ));
// synopsys translate_off
defparam \inst1|hCount[4]~18 .lut_mask = 16'hC30C;
defparam \inst1|hCount[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N17
dffeas \inst1|hCount[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[4] .is_wysiwyg = "true";
defparam \inst1|hCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N18
cycloneive_lcell_comb \inst1|hCount[5]~20 (
// Equation(s):
// \inst1|hCount[5]~20_combout  = (\inst1|hCount [5] & (!\inst1|hCount[4]~19 )) # (!\inst1|hCount [5] & ((\inst1|hCount[4]~19 ) # (GND)))
// \inst1|hCount[5]~21  = CARRY((!\inst1|hCount[4]~19 ) # (!\inst1|hCount [5]))

	.dataa(gnd),
	.datab(\inst1|hCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|hCount[4]~19 ),
	.combout(\inst1|hCount[5]~20_combout ),
	.cout(\inst1|hCount[5]~21 ));
// synopsys translate_off
defparam \inst1|hCount[5]~20 .lut_mask = 16'h3C3F;
defparam \inst1|hCount[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N19
dffeas \inst1|hCount[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[5] .is_wysiwyg = "true";
defparam \inst1|hCount[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N21
dffeas \inst1|hCount[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[6] .is_wysiwyg = "true";
defparam \inst1|hCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N0
cycloneive_lcell_comb \inst1|LessThan2~1 (
// Equation(s):
// \inst1|LessThan2~1_combout  = (!\inst1|hCount [6] & (!\inst1|hCount [7] & !\inst1|hCount [5]))

	.dataa(gnd),
	.datab(\inst1|hCount [6]),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|hCount [5]),
	.cin(gnd),
	.combout(\inst1|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~1 .lut_mask = 16'h0003;
defparam \inst1|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N6
cycloneive_lcell_comb \inst1|hCount[0]~22 (
// Equation(s):
// \inst1|hCount[0]~22_combout  = ((!\inst1|LessThan2~1_combout  & (\inst1|hCount [9] & \inst1|hCount [8]))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\inst1|LessThan2~1_combout ),
	.datac(\inst1|hCount [9]),
	.datad(\inst1|hCount [8]),
	.cin(gnd),
	.combout(\inst1|hCount[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hCount[0]~22 .lut_mask = 16'h7555;
defparam \inst1|hCount[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N9
dffeas \inst1|hCount[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hCount[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|hCount[0]~22_combout ),
	.sload(gnd),
	.ena(\inst1|hCount[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hCount[0] .is_wysiwyg = "true";
defparam \inst1|hCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N30
cycloneive_lcell_comb \inst1|hs~0 (
// Equation(s):
// \inst1|hs~0_combout  = (!\inst1|hCount [9] & (\inst1|started~q  & (!\inst1|hCount [7] & !\inst1|hCount [8])))

	.dataa(\inst1|hCount [9]),
	.datab(\inst1|started~q ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|hCount [8]),
	.cin(gnd),
	.combout(\inst1|hs~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hs~0 .lut_mask = 16'h0004;
defparam \inst1|hs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N18
cycloneive_lcell_comb \inst1|hs~1 (
// Equation(s):
// \inst1|hs~1_combout  = (\inst1|hCount [0] & (\inst1|hs~0_combout  & (!\inst1|hCount [4] & \inst1|LessThan4~1_combout )))

	.dataa(\inst1|hCount [0]),
	.datab(\inst1|hs~0_combout ),
	.datac(\inst1|hCount [4]),
	.datad(\inst1|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\inst1|hs~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hs~1 .lut_mask = 16'h0800;
defparam \inst1|hs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N4
cycloneive_lcell_comb \inst1|hs~2 (
// Equation(s):
// \inst1|hs~2_combout  = ((\inst1|hCount [5] & (\inst1|hs~1_combout  & \inst1|hCount [6]))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\inst1|hCount [5]),
	.datac(\inst1|hs~1_combout ),
	.datad(\inst1|hCount [6]),
	.cin(gnd),
	.combout(\inst1|hs~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hs~2 .lut_mask = 16'hD555;
defparam \inst1|hs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N8
cycloneive_lcell_comb \inst1|LessThan2~0 (
// Equation(s):
// \inst1|LessThan2~0_combout  = (!\inst1|hCount [6] & !\inst1|hCount [5])

	.dataa(\inst1|hCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|hCount [5]),
	.cin(gnd),
	.combout(\inst1|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan2~0 .lut_mask = 16'h0055;
defparam \inst1|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N0
cycloneive_lcell_comb \inst1|hs~3 (
// Equation(s):
// \inst1|hs~3_combout  = (\inst1|hs~2_combout ) # ((\inst1|hs~_Duplicate_1_q  & ((!\inst1|LessThan2~0_combout ) # (!\inst1|hs~1_combout ))))

	.dataa(\inst1|hs~1_combout ),
	.datab(\inst1|hs~2_combout ),
	.datac(\inst1|LessThan2~0_combout ),
	.datad(\inst1|hs~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst1|hs~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hs~3 .lut_mask = 16'hDFCC;
defparam \inst1|hs~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N20
cycloneive_lcell_comb \inst1|hs~_Duplicate_1feeder (
// Equation(s):
// \inst1|hs~_Duplicate_1feeder_combout  = \inst1|hs~3_combout 

	.dataa(gnd),
	.datab(\inst1|hs~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|hs~_Duplicate_1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hs~_Duplicate_1feeder .lut_mask = 16'hCCCC;
defparam \inst1|hs~_Duplicate_1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N21
dffeas \inst1|hs~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hs~_Duplicate_1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hs~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hs~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst1|hs~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst1|hs~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|hs~_Duplicate_1_q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|hs~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|hs~clkctrl .clock_type = "global clock";
defparam \inst1|hs~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X53_Y69_N11
dffeas \inst1|vCount[4] (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vCount[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|vCount[0]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vCount[4] .is_wysiwyg = "true";
defparam \inst1|vCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N28
cycloneive_lcell_comb \inst1|LessThan3~2 (
// Equation(s):
// \inst1|LessThan3~2_combout  = ((!\inst1|vCount [4] & (\inst1|LessThan3~0_combout  & \inst1|LessThan3~1_combout ))) # (!\inst1|vCount [9])

	.dataa(\inst1|vCount [4]),
	.datab(\inst1|vCount [9]),
	.datac(\inst1|LessThan3~0_combout ),
	.datad(\inst1|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\inst1|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|LessThan3~2 .lut_mask = 16'h7333;
defparam \inst1|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N22
cycloneive_lcell_comb \inst1|outRequest~0 (
// Equation(s):
// \inst1|outRequest~0_combout  = (\inst1|hCount [8] & (((!\inst1|hCount [7] & \inst1|LessThan2~0_combout )) # (!\inst1|hCount [9]))) # (!\inst1|hCount [8] & ((\inst1|hCount [9]) # ((\inst1|hCount [7] & !\inst1|LessThan2~0_combout ))))

	.dataa(\inst1|hCount [8]),
	.datab(\inst1|hCount [9]),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRequest~0 .lut_mask = 16'h6E76;
defparam \inst1|outRequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N8
cycloneive_lcell_comb \inst1|outRequest (
// Equation(s):
// \inst1|outRequest~combout  = (\inst1|LessThan3~2_combout  & (!\inst1|LessThan7~1_combout  & \inst1|outRequest~0_combout ))

	.dataa(gnd),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRequest~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRequest .lut_mask = 16'h0C00;
defparam \inst1|outRequest .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \inst1|hs (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst1|hs~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hs .is_wysiwyg = "true";
defparam \inst1|hs .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y69_N3
dffeas \inst1|vs~_Duplicate_1 (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vs~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vs~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vs~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst1|vs~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N26
cycloneive_lcell_comb \inst1|vs~0 (
// Equation(s):
// \inst1|vs~0_combout  = (!\inst1|vCount [4] & (!\inst1|vCount [2] & (\inst1|vCount [0] & \inst1|vCount [3])))

	.dataa(\inst1|vCount [4]),
	.datab(\inst1|vCount [2]),
	.datac(\inst1|vCount [0]),
	.datad(\inst1|vCount [3]),
	.cin(gnd),
	.combout(\inst1|vs~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vs~0 .lut_mask = 16'h1000;
defparam \inst1|vs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N0
cycloneive_lcell_comb \inst1|vs~1 (
// Equation(s):
// \inst1|vs~1_combout  = (!\inst1|vCount [9] & (\inst1|vs~0_combout  & \inst1|LessThan3~1_combout ))

	.dataa(gnd),
	.datab(\inst1|vCount [9]),
	.datac(\inst1|vs~0_combout ),
	.datad(\inst1|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\inst1|vs~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vs~1 .lut_mask = 16'h3000;
defparam \inst1|vs~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N2
cycloneive_lcell_comb \inst1|vs~2 (
// Equation(s):
// \inst1|vs~2_combout  = ((\inst1|vs~1_combout  & (\inst1|vCount [1])) # (!\inst1|vs~1_combout  & ((\inst1|vs~_Duplicate_1_q )))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\inst1|vCount [1]),
	.datac(\inst1|vs~_Duplicate_1_q ),
	.datad(\inst1|vs~1_combout ),
	.cin(gnd),
	.combout(\inst1|vs~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vs~2 .lut_mask = 16'hDDF5;
defparam \inst1|vs~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \inst1|vs (
	.clk(\inst1|hs~clkctrl_outclk ),
	.d(\inst1|vs~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|vs .is_wysiwyg = "true";
defparam \inst1|vs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N28
cycloneive_lcell_comb \inst1|vgaBlankN~0 (
// Equation(s):
// \inst1|vgaBlankN~0_combout  = (\inst1|LessThan7~1_combout ) # ((\inst1|LessThan4~0_combout  & ((\inst1|LessThan2~0_combout ) # (!\inst1|hCount [7]))))

	.dataa(\inst1|LessThan7~1_combout ),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst1|LessThan4~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|vgaBlankN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|vgaBlankN~0 .lut_mask = 16'hEAFA;
defparam \inst1|vgaBlankN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y14_N4
dffeas \inst2|sdram_controller|m_cmd[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~2 (
// Equation(s):
// \inst2|sdram_controller|Selector19~2_combout  = (\inst2|sdram_controller|m_state.001000000~q  & (((!\inst2|sdram_controller|m_next.010000000~q  & \inst2|sdram_controller|m_state.000000100~q )) # (!\inst2|sdram_controller|refresh_request~q ))) # 
// (!\inst2|sdram_controller|m_state.001000000~q  & (!\inst2|sdram_controller|m_next.010000000~q  & (\inst2|sdram_controller|m_state.000000100~q )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|m_next.010000000~q ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|refresh_request~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~2 .lut_mask = 16'h30BA;
defparam \inst2|sdram_controller|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~1 (
// Equation(s):
// \inst2|sdram_controller|Selector19~1_combout  = (!\inst2|sdram_controller|m_state.001000000~q  & (\inst2|sdram_controller|m_state.000000001~q  & (!\inst2|sdram_controller|m_state.000000100~q  & !\inst2|sdram_controller|m_state.010000000~q )))

	.dataa(\inst2|sdram_controller|m_state.001000000~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|m_state.000000100~q ),
	.datad(\inst2|sdram_controller|m_state.010000000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~1 .lut_mask = 16'h0004;
defparam \inst2|sdram_controller|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y22_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector0~0 (
// Equation(s):
// \inst2|sdram_controller|Selector0~0_combout  = (\inst2|sdram_controller|i_state.000~q  & ((\inst2|sdram_controller|i_cmd [3]) # (!\inst2|sdram_controller|i_state.101~q )))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|i_state.101~q ),
	.datac(\inst2|sdram_controller|i_cmd [3]),
	.datad(\inst2|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector0~0 .lut_mask = 16'hF300;
defparam \inst2|sdram_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y22_N1
dffeas \inst2|sdram_controller|i_cmd[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_cmd[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~0 (
// Equation(s):
// \inst2|sdram_controller|Selector19~0_combout  = (!\inst2|sdram_controller|m_state.000000001~q  & ((\inst2|sdram_controller|init_done~q  & (!\inst2|sdram_controller|refresh_request~q )) # (!\inst2|sdram_controller|init_done~q  & 
// ((!\inst2|sdram_controller|i_cmd [3])))))

	.dataa(\inst2|sdram_controller|refresh_request~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|i_cmd [3]),
	.datad(\inst2|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~0 .lut_mask = 16'h1103;
defparam \inst2|sdram_controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector19~3 (
// Equation(s):
// \inst2|sdram_controller|Selector19~3_combout  = (!\inst2|sdram_controller|Selector19~0_combout  & (((!\inst2|sdram_controller|Selector19~2_combout  & !\inst2|sdram_controller|Selector19~1_combout )) # (!\inst2|sdram_controller|active_cs_n~q )))

	.dataa(\inst2|sdram_controller|Selector19~2_combout ),
	.datab(\inst2|sdram_controller|Selector19~1_combout ),
	.datac(\inst2|sdram_controller|active_cs_n~q ),
	.datad(\inst2|sdram_controller|Selector19~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector19~3 .lut_mask = 16'h001F;
defparam \inst2|sdram_controller|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y33_N25
dffeas \inst2|sdram_controller|m_cmd[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y25_N25
dffeas \inst2|sdram_controller|m_cmd[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[2] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y16_N25
dffeas \inst2|sdram_controller|m_cmd[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(!\inst2|sdram_controller|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_cmd[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_cmd[0] .power_up = "high";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK .clock_type = "external clock output";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_DRAM_CLK .ena_register_mode = "double register";
// synopsys translate_on

// Location: FF_X6_Y22_N5
dffeas \inst2|sdram_controller|i_addr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|i_state.111~q ),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|i_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|i_addr[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|i_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector86~0 (
// Equation(s):
// \inst2|sdram_controller|Selector86~0_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|active_addr [23]))) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|active_addr [23]),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector86~0 .lut_mask = 16'h00B1;
defparam \inst2|sdram_controller|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y21_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector86~1 (
// Equation(s):
// \inst2|sdram_controller|Selector86~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # (\inst2|sdram_controller|Selector86~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.001000000~q ),
	.datad(\inst2|sdram_controller|Selector86~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector86~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector86~1 .lut_mask = 16'hFFF0;
defparam \inst2|sdram_controller|Selector86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector93~0 (
// Equation(s):
// \inst2|sdram_controller|Selector93~0_combout  = (!\inst2|sdram_controller|m_state.000100000~q  & (!\inst2|sdram_controller|m_state.000000100~q  & ((\inst2|sdram_controller|m_state.000000001~q ) # (!\inst2|sdram_controller|init_done~q ))))

	.dataa(\inst2|sdram_controller|m_state.000100000~q ),
	.datab(\inst2|sdram_controller|m_state.000000001~q ),
	.datac(\inst2|sdram_controller|init_done~q ),
	.datad(\inst2|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector93~0 .lut_mask = 16'h0045;
defparam \inst2|sdram_controller|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector93~1 (
// Equation(s):
// \inst2|sdram_controller|Selector93~1_combout  = (!\inst2|sdram_controller|m_state.010000000~q  & (\inst2|sdram_controller|Selector93~0_combout  & !\inst2|sdram_controller|m_state.100000000~q ))

	.dataa(\inst2|sdram_controller|m_state.010000000~q ),
	.datab(\inst2|sdram_controller|Selector93~0_combout ),
	.datac(\inst2|sdram_controller|m_state.100000000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector93~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector93~1 .lut_mask = 16'h0404;
defparam \inst2|sdram_controller|Selector93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N25
dffeas \inst2|sdram_controller|m_addr[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector86~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector87~0 (
// Equation(s):
// \inst2|sdram_controller|Selector87~0_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|active_addr [22]))) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|active_addr [22]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector87~0 .lut_mask = 16'h0B01;
defparam \inst2|sdram_controller|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector87~1 (
// Equation(s):
// \inst2|sdram_controller|Selector87~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # (\inst2|sdram_controller|Selector87~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.001000000~q ),
	.datad(\inst2|sdram_controller|Selector87~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector87~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector87~1 .lut_mask = 16'hFFF0;
defparam \inst2|sdram_controller|Selector87~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N25
dffeas \inst2|sdram_controller|m_addr[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector87~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector88~0 (
// Equation(s):
// \inst2|sdram_controller|Selector88~0_combout  = (!\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|active_addr [21]))) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// (!\inst2|sdram_controller|i_addr [12]))))

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|active_addr [21]),
	.datad(\inst2|sdram_controller|m_state.000001000~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector88~0 .lut_mask = 16'h00B1;
defparam \inst2|sdram_controller|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y21_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector88~1 (
// Equation(s):
// \inst2|sdram_controller|Selector88~1_combout  = (\inst2|sdram_controller|m_state.001000000~q ) # (\inst2|sdram_controller|Selector88~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|m_state.001000000~q ),
	.datad(\inst2|sdram_controller|Selector88~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector88~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector88~1 .lut_mask = 16'hFFF0;
defparam \inst2|sdram_controller|Selector88~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y32_N25
dffeas \inst2|sdram_controller|m_addr[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector88~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y22_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[27] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[27] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [27])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [27])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [27]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [27]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15 .lut_mask = 16'hAFA0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N3
dffeas \inst2|sdram_controller|active_addr[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N2
cycloneive_lcell_comb \inst2|sdram_controller|m_addr[0]~0 (
// Equation(s):
// \inst2|sdram_controller|m_addr[0]~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (\inst2|sdram_controller|f_pop~q  & ((\inst2|sdram_controller|pending~12_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((\inst2|sdram_controller|m_state.000000010~q ))))

	.dataa(\inst2|sdram_controller|f_pop~q ),
	.datab(\inst2|sdram_controller|m_state.000000010~q ),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[0]~0 .lut_mask = 16'hAC0C;
defparam \inst2|sdram_controller|m_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector89~0 (
// Equation(s):
// \inst2|sdram_controller|Selector89~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [9]) # ((\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((!\inst2|sdram_controller|i_addr [12] & !\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [9]),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector89~0 .lut_mask = 16'hF0A3;
defparam \inst2|sdram_controller|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N10
cycloneive_lcell_comb \inst2|sdram_controller|Selector89~1 (
// Equation(s):
// \inst2|sdram_controller|Selector89~1_combout  = (\inst2|sdram_controller|Selector89~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15_combout ) # ((!\inst2|sdram_controller|m_addr[0]~0_combout )))) 
// # (!\inst2|sdram_controller|Selector89~0_combout  & (((\inst2|sdram_controller|active_addr [20] & \inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[27]~15_combout ),
	.datab(\inst2|sdram_controller|active_addr [20]),
	.datac(\inst2|sdram_controller|Selector89~0_combout ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector89~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector89~1 .lut_mask = 16'hACF0;
defparam \inst2|sdram_controller|Selector89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N11
dffeas \inst2|sdram_controller|m_addr[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector89~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N4
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y20_N2
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [9]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y20_N3
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y20_N14
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [26]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [26]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [26]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [26]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16 .lut_mask = 16'hFA0A;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y20_N15
dffeas \inst2|sdram_controller|active_addr[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N8
cycloneive_lcell_comb \inst2|sdram_controller|Selector90~0 (
// Equation(s):
// \inst2|sdram_controller|Selector90~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [8]) # ((\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((!\inst2|sdram_controller|i_addr [12] & !\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|active_addr [8]),
	.datac(\inst2|sdram_controller|i_addr [12]),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector90~0 .lut_mask = 16'hAA8D;
defparam \inst2|sdram_controller|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector90~1 (
// Equation(s):
// \inst2|sdram_controller|Selector90~1_combout  = (\inst2|sdram_controller|Selector90~0_combout  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16_combout ) # (!\inst2|sdram_controller|m_addr[0]~0_combout )))) 
// # (!\inst2|sdram_controller|Selector90~0_combout  & (\inst2|sdram_controller|active_addr [19] & ((\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [19]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[26]~16_combout ),
	.datac(\inst2|sdram_controller|Selector90~0_combout ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector90~1 .lut_mask = 16'hCAF0;
defparam \inst2|sdram_controller|Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N18
dffeas \inst2|sdram_controller|m_addr[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector90~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N10
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [8]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N9
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [25])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [25])))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [25]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [25]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17 .lut_mask = 16'hCCF0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N25
dffeas \inst2|sdram_controller|active_addr[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector91~0 (
// Equation(s):
// \inst2|sdram_controller|Selector91~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [7]) # ((\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((!\inst2|sdram_controller|i_addr [12] & !\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [7]),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|i_addr [12]),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector91~0 .lut_mask = 16'hCC8B;
defparam \inst2|sdram_controller|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N30
cycloneive_lcell_comb \inst2|sdram_controller|Selector91~1 (
// Equation(s):
// \inst2|sdram_controller|Selector91~1_combout  = (\inst2|sdram_controller|Selector91~0_combout  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17_combout ) # (!\inst2|sdram_controller|m_addr[0]~0_combout )))) 
// # (!\inst2|sdram_controller|Selector91~0_combout  & (\inst2|sdram_controller|active_addr [18] & ((\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [18]),
	.datab(\inst2|sdram_controller|Selector91~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[25]~17_combout ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector91~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector91~1 .lut_mask = 16'hE2CC;
defparam \inst2|sdram_controller|Selector91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y9_N18
dffeas \inst2|sdram_controller|m_addr[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector91~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N4
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N5
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [7]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y22_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N14
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [24]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [24]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [24]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [24]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18 .lut_mask = 16'hFC30;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N15
dffeas \inst2|sdram_controller|active_addr[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N0
cycloneive_lcell_comb \inst2|sdram_controller|Selector92~0 (
// Equation(s):
// \inst2|sdram_controller|Selector92~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [6]) # ((\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((!\inst2|sdram_controller|i_addr [12] & !\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [6]),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector92~0 .lut_mask = 16'hF0A3;
defparam \inst2|sdram_controller|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector92~1 (
// Equation(s):
// \inst2|sdram_controller|Selector92~1_combout  = (\inst2|sdram_controller|Selector92~0_combout  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18_combout ) # (!\inst2|sdram_controller|m_addr[0]~0_combout )))) 
// # (!\inst2|sdram_controller|Selector92~0_combout  & (\inst2|sdram_controller|active_addr [17] & ((\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [17]),
	.datab(\inst2|sdram_controller|Selector92~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[24]~18_combout ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector92~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector92~1 .lut_mask = 16'hE2CC;
defparam \inst2|sdram_controller|Selector92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N25
dffeas \inst2|sdram_controller|m_addr[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector92~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y19_N24
cycloneive_lcell_comb \inst2|sdram_controller|Selector93~3 (
// Equation(s):
// \inst2|sdram_controller|Selector93~3_combout  = (\inst2|sdram_controller|active_addr [16]) # (!\inst2|sdram_controller|m_state.000000010~q )

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|active_addr [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector93~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector93~3 .lut_mask = 16'hF5F5;
defparam \inst2|sdram_controller|Selector93~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y19_N21
dffeas \inst2|sdram_controller|m_addr[5]~_Duplicate_1 (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector93~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N14
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N15
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N20
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [6]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N21
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [23]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [23]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [23]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [23]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19 .lut_mask = 16'hF0AA;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y21_N27
dffeas \inst2|sdram_controller|active_addr[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector93~2 (
// Equation(s):
// \inst2|sdram_controller|Selector93~2_combout  = ((\inst2|sdram_controller|f_select~combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19_combout ))) # (!\inst2|sdram_controller|f_select~combout  & 
// (\inst2|sdram_controller|active_addr [5]))) # (!\inst2|sdram_controller|m_state.000001000~q )

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|active_addr [5]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[23]~19_combout ),
	.datad(\inst2|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector93~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector93~2 .lut_mask = 16'hF5DD;
defparam \inst2|sdram_controller|Selector93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y19_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector93~4 (
// Equation(s):
// \inst2|sdram_controller|Selector93~4_combout  = (\inst2|sdram_controller|Selector93~3_combout  & (\inst2|sdram_controller|Selector93~2_combout  & ((\inst2|sdram_controller|Selector93~1_combout ) # (\inst2|sdram_controller|m_addr[5]~_Duplicate_1_q ))))

	.dataa(\inst2|sdram_controller|Selector93~1_combout ),
	.datab(\inst2|sdram_controller|Selector93~3_combout ),
	.datac(\inst2|sdram_controller|m_addr[5]~_Duplicate_1_q ),
	.datad(\inst2|sdram_controller|Selector93~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector93~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector93~4 .lut_mask = 16'hC800;
defparam \inst2|sdram_controller|Selector93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N18
dffeas \inst2|sdram_controller|m_addr[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector93~4_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N8
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N9
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [5]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N25
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N26
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [22]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [22]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [22]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [22]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20 .lut_mask = 16'hFC30;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N27
dffeas \inst2|sdram_controller|active_addr[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N4
cycloneive_lcell_comb \inst2|sdram_controller|Selector94~0 (
// Equation(s):
// \inst2|sdram_controller|Selector94~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (((\inst2|sdram_controller|active_addr [4]) # (\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (!\inst2|sdram_controller|i_addr [12] & ((!\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|i_addr [12]),
	.datab(\inst2|sdram_controller|active_addr [4]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector94~0 .lut_mask = 16'hF0C5;
defparam \inst2|sdram_controller|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N14
cycloneive_lcell_comb \inst2|sdram_controller|Selector94~1 (
// Equation(s):
// \inst2|sdram_controller|Selector94~1_combout  = (\inst2|sdram_controller|m_addr[0]~0_combout  & ((\inst2|sdram_controller|Selector94~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20_combout ))) # 
// (!\inst2|sdram_controller|Selector94~0_combout  & (\inst2|sdram_controller|active_addr [15])))) # (!\inst2|sdram_controller|m_addr[0]~0_combout  & (((\inst2|sdram_controller|Selector94~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [15]),
	.datab(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.datac(\inst2|sdram_controller|Selector94~0_combout ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[22]~20_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector94~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector94~1 .lut_mask = 16'hF838;
defparam \inst2|sdram_controller|Selector94~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N18
dffeas \inst2|sdram_controller|m_addr[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector94~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N31
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[21] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N29
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[21] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[21] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N30
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [21]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [21]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [21]),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [21]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21 .lut_mask = 16'hFA50;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N7
dffeas \inst2|sdram_controller|active_addr[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector95~0 (
// Equation(s):
// \inst2|sdram_controller|Selector95~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (((\inst2|sdram_controller|active_addr [3]) # (\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (!\inst2|sdram_controller|i_addr [12] & ((!\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|m_state.000001000~q ),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|active_addr [3]),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector95~0 .lut_mask = 16'hAAB1;
defparam \inst2|sdram_controller|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector95~1 (
// Equation(s):
// \inst2|sdram_controller|Selector95~1_combout  = (\inst2|sdram_controller|m_addr[0]~0_combout  & ((\inst2|sdram_controller|Selector95~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21_combout ))) # 
// (!\inst2|sdram_controller|Selector95~0_combout  & (\inst2|sdram_controller|active_addr [14])))) # (!\inst2|sdram_controller|m_addr[0]~0_combout  & (((\inst2|sdram_controller|Selector95~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [14]),
	.datab(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[21]~21_combout ),
	.datad(\inst2|sdram_controller|Selector95~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector95~1 .lut_mask = 16'hF388;
defparam \inst2|sdram_controller|Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y42_N4
dffeas \inst2|sdram_controller|m_addr[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector95~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y24_N11
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[20] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y24_N17
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[20] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[20] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [20]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [20]))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [20]),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [20]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22 .lut_mask = 16'hCACA;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N23
dffeas \inst2|sdram_controller|active_addr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N28
cycloneive_lcell_comb \inst2|sdram_controller|Selector96~0 (
// Equation(s):
// \inst2|sdram_controller|Selector96~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [2]) # ((\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((!\inst2|sdram_controller|i_addr [12] & !\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [2]),
	.datab(\inst2|sdram_controller|i_addr [12]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector96~0 .lut_mask = 16'hF0A3;
defparam \inst2|sdram_controller|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N6
cycloneive_lcell_comb \inst2|sdram_controller|Selector96~1 (
// Equation(s):
// \inst2|sdram_controller|Selector96~1_combout  = (\inst2|sdram_controller|Selector96~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22_combout ) # ((!\inst2|sdram_controller|m_addr[0]~0_combout )))) 
// # (!\inst2|sdram_controller|Selector96~0_combout  & (((\inst2|sdram_controller|active_addr [13] & \inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[20]~22_combout ),
	.datab(\inst2|sdram_controller|Selector96~0_combout ),
	.datac(\inst2|sdram_controller|active_addr [13]),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector96~1 .lut_mask = 16'hB8CC;
defparam \inst2|sdram_controller|Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N25
dffeas \inst2|sdram_controller|m_addr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector96~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N30
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N31
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N12
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [2]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N13
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N0
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [19]))) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [19]))

	.dataa(gnd),
	.datab(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [19]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [19]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23 .lut_mask = 16'hFC0C;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N1
dffeas \inst2|sdram_controller|active_addr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N20
cycloneive_lcell_comb \inst2|sdram_controller|Selector97~0 (
// Equation(s):
// \inst2|sdram_controller|Selector97~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & ((\inst2|sdram_controller|active_addr [1]) # ((\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (((!\inst2|sdram_controller|i_addr [12] & !\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [1]),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(\inst2|sdram_controller|i_addr [12]),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector97~0 .lut_mask = 16'hCC8B;
defparam \inst2|sdram_controller|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N26
cycloneive_lcell_comb \inst2|sdram_controller|Selector97~1 (
// Equation(s):
// \inst2|sdram_controller|Selector97~1_combout  = (\inst2|sdram_controller|Selector97~0_combout  & (((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23_combout ) # (!\inst2|sdram_controller|m_addr[0]~0_combout )))) 
// # (!\inst2|sdram_controller|Selector97~0_combout  & (\inst2|sdram_controller|active_addr [12] & ((\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [12]),
	.datab(\inst2|sdram_controller|Selector97~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[19]~23_combout ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector97~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector97~1 .lut_mask = 16'hE2CC;
defparam \inst2|sdram_controller|Selector97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N25
dffeas \inst2|sdram_controller|m_addr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector97~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N0
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N1
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N22
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout  = \inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|mm_interconnect_0|sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly [1]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder .lut_mask = 16'hFF00;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N23
dffeas \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[41]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y22_N18
cycloneive_lcell_comb \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24 (
// Equation(s):
// \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24_combout  = (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [18])) # (!\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [18])))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_1 [18]),
	.datab(gnd),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|entry_0 [18]),
	.cin(gnd),
	.combout(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24 .lut_mask = 16'hAFA0;
defparam \inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y22_N19
dffeas \inst2|sdram_controller|active_addr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|active_addr[23]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|active_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|active_addr[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|active_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector98~0 (
// Equation(s):
// \inst2|sdram_controller|Selector98~0_combout  = (\inst2|sdram_controller|m_state.000001000~q  & (((\inst2|sdram_controller|active_addr [0]) # (\inst2|sdram_controller|m_addr[0]~0_combout )))) # (!\inst2|sdram_controller|m_state.000001000~q  & 
// (!\inst2|sdram_controller|i_addr [12] & ((!\inst2|sdram_controller|m_addr[0]~0_combout ))))

	.dataa(\inst2|sdram_controller|i_addr [12]),
	.datab(\inst2|sdram_controller|active_addr [0]),
	.datac(\inst2|sdram_controller|m_state.000001000~q ),
	.datad(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector98~0 .lut_mask = 16'hF0C5;
defparam \inst2|sdram_controller|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y22_N18
cycloneive_lcell_comb \inst2|sdram_controller|Selector98~1 (
// Equation(s):
// \inst2|sdram_controller|Selector98~1_combout  = (\inst2|sdram_controller|m_addr[0]~0_combout  & ((\inst2|sdram_controller|Selector98~0_combout  & ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24_combout ))) # 
// (!\inst2|sdram_controller|Selector98~0_combout  & (\inst2|sdram_controller|active_addr [11])))) # (!\inst2|sdram_controller|m_addr[0]~0_combout  & (((\inst2|sdram_controller|Selector98~0_combout ))))

	.dataa(\inst2|sdram_controller|active_addr [11]),
	.datab(\inst2|sdram_controller|m_addr[0]~0_combout ),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[18]~24_combout ),
	.datad(\inst2|sdram_controller|Selector98~0_combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector98~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector98~1 .lut_mask = 16'hF388;
defparam \inst2|sdram_controller|Selector98~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y34_N4
dffeas \inst2|sdram_controller|m_addr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector98~1_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|sdram_controller|m_state.001000000~q ),
	.ena(\inst2|sdram_controller|Selector93~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_addr[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N22
cycloneive_lcell_comb \inst2|sdram_controller|Selector99~0 (
// Equation(s):
// \inst2|sdram_controller|Selector99~0_combout  = (\inst2|sdram_controller|m_state.000000010~q  & (\inst2|sdram_controller|active_addr [24])) # (!\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|f_select~combout  & 
// ((\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout ))) # (!\inst2|sdram_controller|f_select~combout  & (\inst2|sdram_controller|active_addr [24]))))

	.dataa(\inst2|sdram_controller|m_state.000000010~q ),
	.datab(\inst2|sdram_controller|active_addr [24]),
	.datac(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[42]~1_combout ),
	.datad(\inst2|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector99~0 .lut_mask = 16'hD8CC;
defparam \inst2|sdram_controller|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y19_N16
cycloneive_lcell_comb \inst2|sdram_controller|WideOr16~0 (
// Equation(s):
// \inst2|sdram_controller|WideOr16~0_combout  = (\inst2|sdram_controller|m_state.000001000~q ) # (\inst2|sdram_controller|m_state.000000010~q )

	.dataa(gnd),
	.datab(\inst2|sdram_controller|m_state.000001000~q ),
	.datac(gnd),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|WideOr16~0 .lut_mask = 16'hFFCC;
defparam \inst2|sdram_controller|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y33_N18
dffeas \inst2|sdram_controller|m_bank[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_bank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_bank[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_bank[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y21_N16
cycloneive_lcell_comb \inst2|sdram_controller|Selector100~0 (
// Equation(s):
// \inst2|sdram_controller|Selector100~0_combout  = (\inst2|sdram_controller|f_select~combout  & ((\inst2|sdram_controller|m_state.000000010~q  & ((\inst2|sdram_controller|active_addr [10]))) # (!\inst2|sdram_controller|m_state.000000010~q  & 
// (\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout )))) # (!\inst2|sdram_controller|f_select~combout  & (((\inst2|sdram_controller|active_addr [10]))))

	.dataa(\inst2|sdram_controller|the_EmbarcadoVGA_sdram_controller_input_efifo_module|rd_data[28]~0_combout ),
	.datab(\inst2|sdram_controller|f_select~combout ),
	.datac(\inst2|sdram_controller|active_addr [10]),
	.datad(\inst2|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\inst2|sdram_controller|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdram_controller|Selector100~0 .lut_mask = 16'hF0B8;
defparam \inst2|sdram_controller|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N18
dffeas \inst2|sdram_controller|m_bank[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|sdram_controller|Selector100~0_combout ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|sdram_controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|m_bank [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|m_bank[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|m_bank[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N10
cycloneive_lcell_comb \inst1|Add0~0 (
// Equation(s):
// \inst1|Add0~0_combout  = \inst1|hCount [5] $ (VCC)
// \inst1|Add0~1  = CARRY(\inst1|hCount [5])

	.dataa(gnd),
	.datab(\inst1|hCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add0~0_combout ),
	.cout(\inst1|Add0~1 ));
// synopsys translate_off
defparam \inst1|Add0~0 .lut_mask = 16'h33CC;
defparam \inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N12
cycloneive_lcell_comb \inst1|Add0~2 (
// Equation(s):
// \inst1|Add0~2_combout  = (\inst1|hCount [6] & (\inst1|Add0~1  & VCC)) # (!\inst1|hCount [6] & (!\inst1|Add0~1 ))
// \inst1|Add0~3  = CARRY((!\inst1|hCount [6] & !\inst1|Add0~1 ))

	.dataa(\inst1|hCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~1 ),
	.combout(\inst1|Add0~2_combout ),
	.cout(\inst1|Add0~3 ));
// synopsys translate_off
defparam \inst1|Add0~2 .lut_mask = 16'hA505;
defparam \inst1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N14
cycloneive_lcell_comb \inst1|Add0~4 (
// Equation(s):
// \inst1|Add0~4_combout  = (\inst1|hCount [7] & (\inst1|Add0~3  $ (GND))) # (!\inst1|hCount [7] & (!\inst1|Add0~3  & VCC))
// \inst1|Add0~5  = CARRY((\inst1|hCount [7] & !\inst1|Add0~3 ))

	.dataa(gnd),
	.datab(\inst1|hCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~3 ),
	.combout(\inst1|Add0~4_combout ),
	.cout(\inst1|Add0~5 ));
// synopsys translate_off
defparam \inst1|Add0~4 .lut_mask = 16'hC30C;
defparam \inst1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N16
cycloneive_lcell_comb \inst1|Add0~6 (
// Equation(s):
// \inst1|Add0~6_combout  = (\inst1|hCount [8] & (\inst1|Add0~5  & VCC)) # (!\inst1|hCount [8] & (!\inst1|Add0~5 ))
// \inst1|Add0~7  = CARRY((!\inst1|hCount [8] & !\inst1|Add0~5 ))

	.dataa(\inst1|hCount [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~5 ),
	.combout(\inst1|Add0~6_combout ),
	.cout(\inst1|Add0~7 ));
// synopsys translate_off
defparam \inst1|Add0~6 .lut_mask = 16'hA505;
defparam \inst1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N18
cycloneive_lcell_comb \inst1|Add0~8 (
// Equation(s):
// \inst1|Add0~8_combout  = \inst1|hCount [9] $ (\inst1|Add0~7 )

	.dataa(gnd),
	.datab(\inst1|hCount [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|Add0~7 ),
	.combout(\inst1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~8 .lut_mask = 16'h3C3C;
defparam \inst1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N6
cycloneive_lcell_comb \inst1|Add0~10 (
// Equation(s):
// \inst1|Add0~10_combout  = (\inst1|Add0~8_combout  & (((!\inst1|LessThan2~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|LessThan2~0_combout ),
	.datab(\inst1|Add0~8_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~10 .lut_mask = 16'h40CC;
defparam \inst1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N24
cycloneive_lcell_comb \inst1|Add0~11 (
// Equation(s):
// \inst1|Add0~11_combout  = (\inst1|Add0~6_combout  & (((!\inst1|LessThan2~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|LessThan2~0_combout ),
	.datab(\inst1|Add0~6_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~11 .lut_mask = 16'h40CC;
defparam \inst1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N0
cycloneive_lcell_comb \inst1|Add0~12 (
// Equation(s):
// \inst1|Add0~12_combout  = (\inst1|Add0~4_combout  & (((!\inst1|LessThan2~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|LessThan2~0_combout ),
	.datab(\inst1|Add0~4_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~12 .lut_mask = 16'h40CC;
defparam \inst1|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N2
cycloneive_lcell_comb \inst1|Add0~13 (
// Equation(s):
// \inst1|Add0~13_combout  = (\inst1|Add0~2_combout  & (((\inst1|hCount [7] & !\inst1|LessThan2~0_combout )) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\inst1|LessThan4~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~13 .lut_mask = 16'h22A2;
defparam \inst1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N4
cycloneive_lcell_comb \inst1|Add0~14 (
// Equation(s):
// \inst1|Add0~14_combout  = (\inst1|Add0~0_combout  & (((\inst1|hCount [7] & !\inst1|LessThan2~0_combout )) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|Add0~0_combout ),
	.datab(\inst1|LessThan4~0_combout ),
	.datac(\inst1|hCount [7]),
	.datad(\inst1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~14 .lut_mask = 16'h22A2;
defparam \inst1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N2
cycloneive_lcell_comb \inst1|outX[4]~0 (
// Equation(s):
// \inst1|outX[4]~0_combout  = (\inst1|hCount [4] & (((!\inst1|LessThan2~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|hCount [4]),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst1|LessThan4~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|outX[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[4]~0 .lut_mask = 16'h2A0A;
defparam \inst1|outX[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N0
cycloneive_lcell_comb \inst1|outX[3]~1 (
// Equation(s):
// \inst1|outX[3]~1_combout  = (\inst1|hCount [3] & (((!\inst1|LessThan2~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|hCount [3]),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst1|LessThan4~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|outX[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[3]~1 .lut_mask = 16'h2A0A;
defparam \inst1|outX[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N10
cycloneive_lcell_comb \inst1|outX[2]~2 (
// Equation(s):
// \inst1|outX[2]~2_combout  = (\inst1|hCount [2] & (((\inst1|hCount [7] & !\inst1|LessThan2~0_combout )) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|LessThan4~0_combout ),
	.datab(\inst1|hCount [7]),
	.datac(\inst1|hCount [2]),
	.datad(\inst1|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\inst1|outX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[2]~2 .lut_mask = 16'h50D0;
defparam \inst1|outX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N4
cycloneive_lcell_comb \inst1|outX[1]~3 (
// Equation(s):
// \inst1|outX[1]~3_combout  = (\inst1|hCount [1] & (((!\inst1|LessThan2~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|hCount [1]),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst1|LessThan4~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|outX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[1]~3 .lut_mask = 16'h2A0A;
defparam \inst1|outX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N30
cycloneive_lcell_comb \inst1|outX[0]~4 (
// Equation(s):
// \inst1|outX[0]~4_combout  = (\inst1|hCount [0] & (((!\inst1|LessThan2~0_combout  & \inst1|hCount [7])) # (!\inst1|LessThan4~0_combout )))

	.dataa(\inst1|hCount [0]),
	.datab(\inst1|LessThan2~0_combout ),
	.datac(\inst1|LessThan4~0_combout ),
	.datad(\inst1|hCount [7]),
	.cin(gnd),
	.combout(\inst1|outX[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outX[0]~4 .lut_mask = 16'h2A0A;
defparam \inst1|outX[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N6
cycloneive_lcell_comb \inst1|Add1~0 (
// Equation(s):
// \inst1|Add1~0_combout  = \inst1|vCount [0] $ (VCC)
// \inst1|Add1~1  = CARRY(\inst1|vCount [0])

	.dataa(gnd),
	.datab(\inst1|vCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|Add1~0_combout ),
	.cout(\inst1|Add1~1 ));
// synopsys translate_off
defparam \inst1|Add1~0 .lut_mask = 16'h33CC;
defparam \inst1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N8
cycloneive_lcell_comb \inst1|Add1~2 (
// Equation(s):
// \inst1|Add1~2_combout  = (\inst1|vCount [1] & (\inst1|Add1~1  & VCC)) # (!\inst1|vCount [1] & (!\inst1|Add1~1 ))
// \inst1|Add1~3  = CARRY((!\inst1|vCount [1] & !\inst1|Add1~1 ))

	.dataa(gnd),
	.datab(\inst1|vCount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~1 ),
	.combout(\inst1|Add1~2_combout ),
	.cout(\inst1|Add1~3 ));
// synopsys translate_off
defparam \inst1|Add1~2 .lut_mask = 16'hC303;
defparam \inst1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N10
cycloneive_lcell_comb \inst1|Add1~4 (
// Equation(s):
// \inst1|Add1~4_combout  = (\inst1|vCount [2] & (\inst1|Add1~3  $ (GND))) # (!\inst1|vCount [2] & (!\inst1|Add1~3  & VCC))
// \inst1|Add1~5  = CARRY((\inst1|vCount [2] & !\inst1|Add1~3 ))

	.dataa(gnd),
	.datab(\inst1|vCount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~3 ),
	.combout(\inst1|Add1~4_combout ),
	.cout(\inst1|Add1~5 ));
// synopsys translate_off
defparam \inst1|Add1~4 .lut_mask = 16'hC30C;
defparam \inst1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N12
cycloneive_lcell_comb \inst1|Add1~6 (
// Equation(s):
// \inst1|Add1~6_combout  = (\inst1|vCount [3] & (!\inst1|Add1~5 )) # (!\inst1|vCount [3] & ((\inst1|Add1~5 ) # (GND)))
// \inst1|Add1~7  = CARRY((!\inst1|Add1~5 ) # (!\inst1|vCount [3]))

	.dataa(\inst1|vCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~5 ),
	.combout(\inst1|Add1~6_combout ),
	.cout(\inst1|Add1~7 ));
// synopsys translate_off
defparam \inst1|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N14
cycloneive_lcell_comb \inst1|Add1~8 (
// Equation(s):
// \inst1|Add1~8_combout  = (\inst1|vCount [4] & ((GND) # (!\inst1|Add1~7 ))) # (!\inst1|vCount [4] & (\inst1|Add1~7  $ (GND)))
// \inst1|Add1~9  = CARRY((\inst1|vCount [4]) # (!\inst1|Add1~7 ))

	.dataa(\inst1|vCount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~7 ),
	.combout(\inst1|Add1~8_combout ),
	.cout(\inst1|Add1~9 ));
// synopsys translate_off
defparam \inst1|Add1~8 .lut_mask = 16'h5AAF;
defparam \inst1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N16
cycloneive_lcell_comb \inst1|Add1~10 (
// Equation(s):
// \inst1|Add1~10_combout  = (\inst1|vCount [5] & (!\inst1|Add1~9 )) # (!\inst1|vCount [5] & ((\inst1|Add1~9 ) # (GND)))
// \inst1|Add1~11  = CARRY((!\inst1|Add1~9 ) # (!\inst1|vCount [5]))

	.dataa(\inst1|vCount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~9 ),
	.combout(\inst1|Add1~10_combout ),
	.cout(\inst1|Add1~11 ));
// synopsys translate_off
defparam \inst1|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N18
cycloneive_lcell_comb \inst1|Add1~12 (
// Equation(s):
// \inst1|Add1~12_combout  = (\inst1|vCount [6] & ((GND) # (!\inst1|Add1~11 ))) # (!\inst1|vCount [6] & (\inst1|Add1~11  $ (GND)))
// \inst1|Add1~13  = CARRY((\inst1|vCount [6]) # (!\inst1|Add1~11 ))

	.dataa(\inst1|vCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~11 ),
	.combout(\inst1|Add1~12_combout ),
	.cout(\inst1|Add1~13 ));
// synopsys translate_off
defparam \inst1|Add1~12 .lut_mask = 16'h5AAF;
defparam \inst1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N20
cycloneive_lcell_comb \inst1|Add1~14 (
// Equation(s):
// \inst1|Add1~14_combout  = (\inst1|vCount [7] & (\inst1|Add1~13  & VCC)) # (!\inst1|vCount [7] & (!\inst1|Add1~13 ))
// \inst1|Add1~15  = CARRY((!\inst1|vCount [7] & !\inst1|Add1~13 ))

	.dataa(\inst1|vCount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~13 ),
	.combout(\inst1|Add1~14_combout ),
	.cout(\inst1|Add1~15 ));
// synopsys translate_off
defparam \inst1|Add1~14 .lut_mask = 16'hA505;
defparam \inst1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N22
cycloneive_lcell_comb \inst1|Add1~16 (
// Equation(s):
// \inst1|Add1~16_combout  = (\inst1|vCount [8] & ((GND) # (!\inst1|Add1~15 ))) # (!\inst1|vCount [8] & (\inst1|Add1~15  $ (GND)))
// \inst1|Add1~17  = CARRY((\inst1|vCount [8]) # (!\inst1|Add1~15 ))

	.dataa(gnd),
	.datab(\inst1|vCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add1~15 ),
	.combout(\inst1|Add1~16_combout ),
	.cout(\inst1|Add1~17 ));
// synopsys translate_off
defparam \inst1|Add1~16 .lut_mask = 16'h3CCF;
defparam \inst1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N24
cycloneive_lcell_comb \inst1|Add1~18 (
// Equation(s):
// \inst1|Add1~18_combout  = \inst1|Add1~17  $ (!\inst1|vCount [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|vCount [9]),
	.cin(\inst1|Add1~17 ),
	.combout(\inst1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~18 .lut_mask = 16'hF00F;
defparam \inst1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N16
cycloneive_lcell_comb \inst1|Add1~20 (
// Equation(s):
// \inst1|Add1~20_combout  = (!\inst1|LessThan7~1_combout  & \inst1|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~20 .lut_mask = 16'h0F00;
defparam \inst1|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N12
cycloneive_lcell_comb \inst1|Add1~21 (
// Equation(s):
// \inst1|Add1~21_combout  = (\inst1|Add1~16_combout  & !\inst1|LessThan7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Add1~16_combout ),
	.datad(\inst1|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~21 .lut_mask = 16'h00F0;
defparam \inst1|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N22
cycloneive_lcell_comb \inst1|Add1~22 (
// Equation(s):
// \inst1|Add1~22_combout  = (!\inst1|LessThan7~1_combout  & \inst1|Add1~14_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan7~1_combout ),
	.datac(gnd),
	.datad(\inst1|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~22 .lut_mask = 16'h3300;
defparam \inst1|Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N16
cycloneive_lcell_comb \inst1|Add1~23 (
// Equation(s):
// \inst1|Add1~23_combout  = (!\inst1|LessThan7~1_combout  & \inst1|Add1~12_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan7~1_combout ),
	.datac(gnd),
	.datad(\inst1|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~23 .lut_mask = 16'h3300;
defparam \inst1|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N14
cycloneive_lcell_comb \inst1|Add1~24 (
// Equation(s):
// \inst1|Add1~24_combout  = (!\inst1|LessThan7~1_combout  & \inst1|Add1~10_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan7~1_combout ),
	.datac(gnd),
	.datad(\inst1|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~24 .lut_mask = 16'h3300;
defparam \inst1|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N8
cycloneive_lcell_comb \inst1|Add1~25 (
// Equation(s):
// \inst1|Add1~25_combout  = (\inst1|Add1~8_combout  & !\inst1|LessThan7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Add1~8_combout ),
	.datad(\inst1|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~25 .lut_mask = 16'h00F0;
defparam \inst1|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y69_N6
cycloneive_lcell_comb \inst1|Add1~26 (
// Equation(s):
// \inst1|Add1~26_combout  = (!\inst1|LessThan7~1_combout  & \inst1|Add1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|Add1~6_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~26 .lut_mask = 16'h0F00;
defparam \inst1|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N6
cycloneive_lcell_comb \inst1|Add1~27 (
// Equation(s):
// \inst1|Add1~27_combout  = (!\inst1|LessThan7~1_combout  & \inst1|Add1~4_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan7~1_combout ),
	.datac(gnd),
	.datad(\inst1|Add1~4_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~27 .lut_mask = 16'h3300;
defparam \inst1|Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N24
cycloneive_lcell_comb \inst1|Add1~28 (
// Equation(s):
// \inst1|Add1~28_combout  = (\inst1|Add1~2_combout  & !\inst1|LessThan7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Add1~2_combout ),
	.datad(\inst1|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~28 .lut_mask = 16'h00F0;
defparam \inst1|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N26
cycloneive_lcell_comb \inst1|Add1~29 (
// Equation(s):
// \inst1|Add1~29_combout  = (!\inst1|LessThan7~1_combout  & \inst1|Add1~0_combout )

	.dataa(gnd),
	.datab(\inst1|LessThan7~1_combout ),
	.datac(gnd),
	.datad(\inst1|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst1|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add1~29 .lut_mask = 16'h3300;
defparam \inst1|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y13_N3
dffeas \inst2|sdram_controller|za_data[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[0]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[0] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \inst2|master_interface|data_d~4 (
// Equation(s):
// \inst2|master_interface|data_d~4_combout  = (\inst2|sdram_controller|za_data [0] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [0]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~4 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N31
dffeas \inst2|master_interface|data_d[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[0] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cycloneive_lcell_comb \inst2|master_interface|Selector16~0 (
// Equation(s):
// \inst2|master_interface|Selector16~0_combout  = (\inst2|master_interface|data_d [0]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [0]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector16~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst2|master_interface|state.READ_REQUEST~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|master_interface|state.READ_REQUEST~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|master_interface|state.READ_REQUEST~clkctrl .clock_type = "global clock";
defparam \inst2|master_interface|state.READ_REQUEST~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneive_lcell_comb \inst2|master_interface|exportdata[0] (
// Equation(s):
// \inst2|master_interface|exportdata [0] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [0])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector16~0_combout )))

	.dataa(gnd),
	.datab(\inst2|master_interface|exportdata [0]),
	.datac(\inst2|master_interface|Selector16~0_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [0]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[0] .lut_mask = 16'hCCF0;
defparam \inst2|master_interface|exportdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y26_N17
dffeas \inst2|sdram_controller|za_data[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[1]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[1] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N20
cycloneive_lcell_comb \inst2|master_interface|data_d~3 (
// Equation(s):
// \inst2|master_interface|data_d~3_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|sdram_controller|za_data [1])

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~3 .lut_mask = 16'hA0A0;
defparam \inst2|master_interface|data_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N29
dffeas \inst2|master_interface|data_d[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[1] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneive_lcell_comb \inst2|master_interface|Selector15~0 (
// Equation(s):
// \inst2|master_interface|Selector15~0_combout  = (\inst2|master_interface|data_d [1]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [1]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector15~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneive_lcell_comb \inst2|master_interface|exportdata[1] (
// Equation(s):
// \inst2|master_interface|exportdata [1] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [1])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector15~0_combout )))

	.dataa(\inst2|master_interface|exportdata [1]),
	.datab(gnd),
	.datac(\inst2|master_interface|Selector15~0_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [1]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[1] .lut_mask = 16'hAAF0;
defparam \inst2|master_interface|exportdata[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y29_N17
dffeas \inst2|sdram_controller|za_data[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[2]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[2] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneive_lcell_comb \inst2|master_interface|data_d~2 (
// Equation(s):
// \inst2|master_interface|data_d~2_combout  = (\inst2|sdram_controller|za_data [2] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [2]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~2 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N15
dffeas \inst2|master_interface|data_d[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[2] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneive_lcell_comb \inst2|master_interface|Selector14~0 (
// Equation(s):
// \inst2|master_interface|Selector14~0_combout  = (\inst2|master_interface|data_d [2]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [2]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector14~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneive_lcell_comb \inst2|master_interface|exportdata[2] (
// Equation(s):
// \inst2|master_interface|exportdata [2] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [2])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector14~0_combout )))

	.dataa(\inst2|master_interface|exportdata [2]),
	.datab(gnd),
	.datac(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.datad(\inst2|master_interface|Selector14~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [2]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[2] .lut_mask = 16'hAFA0;
defparam \inst2|master_interface|exportdata[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y25_N17
dffeas \inst2|sdram_controller|za_data[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[3]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[3] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \inst2|master_interface|data_d~1 (
// Equation(s):
// \inst2|master_interface|data_d~1_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|sdram_controller|za_data [3])

	.dataa(gnd),
	.datab(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\inst2|sdram_controller|za_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~1 .lut_mask = 16'hC0C0;
defparam \inst2|master_interface|data_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \inst2|master_interface|data_d[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[3] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneive_lcell_comb \inst2|master_interface|Selector10~0 (
// Equation(s):
// \inst2|master_interface|Selector10~0_combout  = (\inst2|master_interface|data_d [3]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [3]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector10~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneive_lcell_comb \inst2|master_interface|exportdata[3] (
// Equation(s):
// \inst2|master_interface|exportdata [3] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [3])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector10~0_combout )))

	.dataa(gnd),
	.datab(\inst2|master_interface|exportdata [3]),
	.datac(\inst2|master_interface|Selector10~0_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [3]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[3] .lut_mask = 16'hCCF0;
defparam \inst2|master_interface|exportdata[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y29_N24
dffeas \inst2|sdram_controller|za_data[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[4]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[4] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneive_lcell_comb \inst2|master_interface|data_d~0 (
// Equation(s):
// \inst2|master_interface|data_d~0_combout  = (\inst2|sdram_controller|za_data [4] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [4]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~0 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N25
dffeas \inst2|master_interface|data_d[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[4] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneive_lcell_comb \inst2|master_interface|Selector9~0 (
// Equation(s):
// \inst2|master_interface|Selector9~0_combout  = (\inst2|master_interface|data_d [4]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [4]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector9~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneive_lcell_comb \inst2|master_interface|exportdata[4] (
// Equation(s):
// \inst2|master_interface|exportdata [4] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & ((\inst2|master_interface|exportdata [4]))) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// (\inst2|master_interface|Selector9~0_combout ))

	.dataa(\inst2|master_interface|Selector9~0_combout ),
	.datab(gnd),
	.datac(\inst2|master_interface|exportdata [4]),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [4]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[4] .lut_mask = 16'hF0AA;
defparam \inst2|master_interface|exportdata[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y28_N17
dffeas \inst2|sdram_controller|za_data[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[5]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[5] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N22
cycloneive_lcell_comb \inst2|master_interface|data_d~10 (
// Equation(s):
// \inst2|master_interface|data_d~10_combout  = (\inst2|sdram_controller|za_data [5] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [5]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~10 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneive_lcell_comb \inst2|master_interface|data_d[5]~feeder (
// Equation(s):
// \inst2|master_interface|data_d[5]~feeder_combout  = \inst2|master_interface|data_d~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|data_d~10_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|master_interface|data_d[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N15
dffeas \inst2|master_interface|data_d[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|data_d[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[5] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneive_lcell_comb \inst2|master_interface|Selector8~0 (
// Equation(s):
// \inst2|master_interface|Selector8~0_combout  = (\inst2|master_interface|data_d [5]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(\inst2|master_interface|state.WAIT_DATA~q ),
	.datac(\inst2|master_interface|data_d [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector8~0 .lut_mask = 16'hF3F3;
defparam \inst2|master_interface|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneive_lcell_comb \inst2|master_interface|exportdata[5] (
// Equation(s):
// \inst2|master_interface|exportdata [5] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [5])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector8~0_combout )))

	.dataa(\inst2|master_interface|exportdata [5]),
	.datab(\inst2|master_interface|Selector8~0_combout ),
	.datac(gnd),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [5]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[5] .lut_mask = 16'hAACC;
defparam \inst2|master_interface|exportdata[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y28_N24
dffeas \inst2|sdram_controller|za_data[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[6]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[6] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N4
cycloneive_lcell_comb \inst2|master_interface|data_d~9 (
// Equation(s):
// \inst2|master_interface|data_d~9_combout  = (\inst2|sdram_controller|za_data [6] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [6]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~9 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N17
dffeas \inst2|master_interface|data_d[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[6] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneive_lcell_comb \inst2|master_interface|Selector7~0 (
// Equation(s):
// \inst2|master_interface|Selector7~0_combout  = (\inst2|master_interface|data_d [6]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [6]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector7~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneive_lcell_comb \inst2|master_interface|exportdata[6] (
// Equation(s):
// \inst2|master_interface|exportdata [6] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [6])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector7~0_combout )))

	.dataa(gnd),
	.datab(\inst2|master_interface|exportdata [6]),
	.datac(\inst2|master_interface|Selector7~0_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [6]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[6] .lut_mask = 16'hCCF0;
defparam \inst2|master_interface|exportdata[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y34_N10
dffeas \inst2|sdram_controller|za_data[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[7]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[7] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N24
cycloneive_lcell_comb \inst2|master_interface|data_d~8 (
// Equation(s):
// \inst2|master_interface|data_d~8_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|sdram_controller|za_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst2|sdram_controller|za_data [7]),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~8 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \inst2|master_interface|data_d[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[7] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneive_lcell_comb \inst2|master_interface|Selector6~0 (
// Equation(s):
// \inst2|master_interface|Selector6~0_combout  = (\inst2|master_interface|data_d [7]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(\inst2|master_interface|data_d [7]),
	.datab(gnd),
	.datac(\inst2|master_interface|state.WAIT_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector6~0 .lut_mask = 16'hAFAF;
defparam \inst2|master_interface|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneive_lcell_comb \inst2|master_interface|exportdata[7] (
// Equation(s):
// \inst2|master_interface|exportdata [7] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [7])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector6~0_combout )))

	.dataa(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.datab(\inst2|master_interface|exportdata [7]),
	.datac(gnd),
	.datad(\inst2|master_interface|Selector6~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [7]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[7] .lut_mask = 16'hDD88;
defparam \inst2|master_interface|exportdata[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N17
dffeas \inst2|sdram_controller|za_data[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[8]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[8] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneive_lcell_comb \inst2|master_interface|data_d~7 (
// Equation(s):
// \inst2|master_interface|data_d~7_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|sdram_controller|za_data [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst2|sdram_controller|za_data [8]),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~7 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N25
dffeas \inst2|master_interface|data_d[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[8] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cycloneive_lcell_comb \inst2|master_interface|Selector0~0 (
// Equation(s):
// \inst2|master_interface|Selector0~0_combout  = (\inst2|master_interface|data_d [8]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [8]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector0~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneive_lcell_comb \inst2|master_interface|exportdata[8] (
// Equation(s):
// \inst2|master_interface|exportdata [8] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [8])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector0~0_combout )))

	.dataa(\inst2|master_interface|exportdata [8]),
	.datab(\inst2|master_interface|Selector0~0_combout ),
	.datac(gnd),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [8]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[8] .lut_mask = 16'hAACC;
defparam \inst2|master_interface|exportdata[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N10
dffeas \inst2|sdram_controller|za_data[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[9]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[9] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneive_lcell_comb \inst2|master_interface|data_d~6 (
// Equation(s):
// \inst2|master_interface|data_d~6_combout  = (\inst2|sdram_controller|za_data [9] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [9]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~6 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \inst2|master_interface|data_d[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[9] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneive_lcell_comb \inst2|master_interface|Selector17~0 (
// Equation(s):
// \inst2|master_interface|Selector17~0_combout  = (\inst2|master_interface|data_d [9]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [9]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector17~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneive_lcell_comb \inst2|master_interface|exportdata[9] (
// Equation(s):
// \inst2|master_interface|exportdata [9] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [9])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector17~0_combout )))

	.dataa(gnd),
	.datab(\inst2|master_interface|exportdata [9]),
	.datac(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.datad(\inst2|master_interface|Selector17~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [9]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[9] .lut_mask = 16'hCFC0;
defparam \inst2|master_interface|exportdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y27_N24
dffeas \inst2|sdram_controller|za_data[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[10]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[10] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \inst2|master_interface|data_d~5 (
// Equation(s):
// \inst2|master_interface|data_d~5_combout  = (\inst2|sdram_controller|za_data [10] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [10]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~5 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N9
dffeas \inst2|master_interface|data_d[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[10] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneive_lcell_comb \inst2|master_interface|Selector18~0 (
// Equation(s):
// \inst2|master_interface|Selector18~0_combout  = (\inst2|master_interface|data_d [10]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [10]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector18~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneive_lcell_comb \inst2|master_interface|exportdata[10] (
// Equation(s):
// \inst2|master_interface|exportdata [10] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [10])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector18~0_combout )))

	.dataa(\inst2|master_interface|exportdata [10]),
	.datab(gnd),
	.datac(\inst2|master_interface|Selector18~0_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [10]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[10] .lut_mask = 16'hAAF0;
defparam \inst2|master_interface|exportdata[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y19_N10
dffeas \inst2|sdram_controller|za_data[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[11]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[11] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \inst2|master_interface|data_d~15 (
// Equation(s):
// \inst2|master_interface|data_d~15_combout  = (\inst2|sdram_controller|za_data [11] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\inst2|sdram_controller|za_data [11]),
	.datab(gnd),
	.datac(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~15 .lut_mask = 16'hA0A0;
defparam \inst2|master_interface|data_d~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N5
dffeas \inst2|master_interface|data_d[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst2|master_interface|data_d~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[11] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneive_lcell_comb \inst2|master_interface|Selector19~0 (
// Equation(s):
// \inst2|master_interface|Selector19~0_combout  = (\inst2|master_interface|data_d [11]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(\inst2|master_interface|data_d [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector19~0 .lut_mask = 16'hAAFF;
defparam \inst2|master_interface|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneive_lcell_comb \inst2|master_interface|exportdata[11] (
// Equation(s):
// \inst2|master_interface|exportdata [11] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [11])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector19~0_combout )))

	.dataa(gnd),
	.datab(\inst2|master_interface|exportdata [11]),
	.datac(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.datad(\inst2|master_interface|Selector19~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [11]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[11] .lut_mask = 16'hCFC0;
defparam \inst2|master_interface|exportdata[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y27_N17
dffeas \inst2|sdram_controller|za_data[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[12]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[12] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y26_N6
cycloneive_lcell_comb \inst2|master_interface|data_d~14 (
// Equation(s):
// \inst2|master_interface|data_d~14_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|sdram_controller|za_data [12])

	.dataa(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~14 .lut_mask = 16'hA0A0;
defparam \inst2|master_interface|data_d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \inst2|master_interface|data_d[12] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[12] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneive_lcell_comb \inst2|master_interface|Selector20~0 (
// Equation(s):
// \inst2|master_interface|Selector20~0_combout  = (\inst2|master_interface|data_d [12]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [12]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector20~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneive_lcell_comb \inst2|master_interface|exportdata[12] (
// Equation(s):
// \inst2|master_interface|exportdata [12] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & ((\inst2|master_interface|exportdata [12]))) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// (\inst2|master_interface|Selector20~0_combout ))

	.dataa(\inst2|master_interface|Selector20~0_combout ),
	.datab(\inst2|master_interface|exportdata [12]),
	.datac(gnd),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [12]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[12] .lut_mask = 16'hCCAA;
defparam \inst2|master_interface|exportdata[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y23_N17
dffeas \inst2|sdram_controller|za_data[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[13]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[13] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneive_lcell_comb \inst2|master_interface|data_d~13 (
// Equation(s):
// \inst2|master_interface|data_d~13_combout  = (\inst2|sdram_controller|za_data [13] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [13]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~13 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \inst2|master_interface|data_d[13] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[13] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneive_lcell_comb \inst2|master_interface|Selector21~0 (
// Equation(s):
// \inst2|master_interface|Selector21~0_combout  = (\inst2|master_interface|data_d [13]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [13]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector21~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneive_lcell_comb \inst2|master_interface|exportdata[13] (
// Equation(s):
// \inst2|master_interface|exportdata [13] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [13])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector21~0_combout )))

	.dataa(gnd),
	.datab(\inst2|master_interface|exportdata [13]),
	.datac(\inst2|master_interface|Selector21~0_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [13]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[13] .lut_mask = 16'hCCF0;
defparam \inst2|master_interface|exportdata[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y21_N24
dffeas \inst2|sdram_controller|za_data[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[14]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[14] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneive_lcell_comb \inst2|master_interface|data_d~12 (
// Equation(s):
// \inst2|master_interface|data_d~12_combout  = (\inst2|sdram_controller|za_data [14] & \inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdram_controller|za_data [14]),
	.datad(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~12 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N1
dffeas \inst2|master_interface|data_d[14] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[14] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cycloneive_lcell_comb \inst2|master_interface|Selector22~0 (
// Equation(s):
// \inst2|master_interface|Selector22~0_combout  = (\inst2|master_interface|data_d [14]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [14]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector22~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneive_lcell_comb \inst2|master_interface|exportdata[14] (
// Equation(s):
// \inst2|master_interface|exportdata [14] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [14])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector22~0_combout )))

	.dataa(gnd),
	.datab(\inst2|master_interface|exportdata [14]),
	.datac(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.datad(\inst2|master_interface|Selector22~0_combout ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [14]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[14] .lut_mask = 16'hCFC0;
defparam \inst2|master_interface|exportdata[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N24
dffeas \inst2|sdram_controller|za_data[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\DRAM_DQ[15]~input_o ),
	.asdata(vcc),
	.clrn(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdram_controller|za_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdram_controller|za_data[15] .is_wysiwyg = "true";
defparam \inst2|sdram_controller|za_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \inst2|master_interface|data_d~11 (
// Equation(s):
// \inst2|master_interface|data_d~11_combout  = (\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \inst2|sdram_controller|za_data [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\inst2|sdram_controller|za_data [15]),
	.cin(gnd),
	.combout(\inst2|master_interface|data_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|data_d~11 .lut_mask = 16'hF000;
defparam \inst2|master_interface|data_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N7
dffeas \inst2|master_interface|data_d[15] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|master_interface|data_d~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|master_interface|data_d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|master_interface|data_d[15] .is_wysiwyg = "true";
defparam \inst2|master_interface|data_d[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneive_lcell_comb \inst2|master_interface|Selector23~0 (
// Equation(s):
// \inst2|master_interface|Selector23~0_combout  = (\inst2|master_interface|data_d [15]) # (!\inst2|master_interface|state.WAIT_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|master_interface|data_d [15]),
	.datad(\inst2|master_interface|state.WAIT_DATA~q ),
	.cin(gnd),
	.combout(\inst2|master_interface|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|Selector23~0 .lut_mask = 16'hF0FF;
defparam \inst2|master_interface|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneive_lcell_comb \inst2|master_interface|exportdata[15] (
// Equation(s):
// \inst2|master_interface|exportdata [15] = (GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & (\inst2|master_interface|exportdata [15])) # (!GLOBAL(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ) & 
// ((\inst2|master_interface|Selector23~0_combout )))

	.dataa(\inst2|master_interface|exportdata [15]),
	.datab(gnd),
	.datac(\inst2|master_interface|Selector23~0_combout ),
	.datad(\inst2|master_interface|state.READ_REQUEST~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst2|master_interface|exportdata [15]),
	.cout());
// synopsys translate_off
defparam \inst2|master_interface|exportdata[15] .lut_mask = 16'hAAF0;
defparam \inst2|master_interface|exportdata[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 (
	.portawe(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\inst3|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\inst3|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\inst2|master_interface|exportdata [15],\inst2|master_interface|exportdata [14],\inst2|master_interface|exportdata [13],\inst2|master_interface|exportdata [12],\inst2|master_interface|exportdata [11],\inst2|master_interface|exportdata [10],\inst2|master_interface|exportdata [9],
\inst2|master_interface|exportdata [8],\inst2|master_interface|exportdata [7],\inst2|master_interface|exportdata [6],\inst2|master_interface|exportdata [5],\inst2|master_interface|exportdata [4],\inst2|master_interface|exportdata [3],\inst2|master_interface|exportdata [2],
\inst2|master_interface|exportdata [1],\inst2|master_interface|exportdata [0]}),
	.portaaddr({\inst3|dcfifo_component|auto_generated|ram_address_a [8],\inst3|dcfifo_component|auto_generated|wrptr_g [7],\inst3|dcfifo_component|auto_generated|wrptr_g [6],\inst3|dcfifo_component|auto_generated|wrptr_g [5],\inst3|dcfifo_component|auto_generated|wrptr_g [4],
\inst3|dcfifo_component|auto_generated|wrptr_g [3],\inst3|dcfifo_component|auto_generated|wrptr_g [2],\inst3|dcfifo_component|auto_generated|wrptr_g [1],\inst3|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\inst3|dcfifo_component|auto_generated|ram_address_b [8],\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\inst3|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .clk1_output_clock_enable = "ena1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .logical_ram_name = "fifo_dualClock:inst3|dcfifo:dcfifo_component|dcfifo_vth1:auto_generated|altsyncram_4c41:fifo_ram|ALTSYNCRAM";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .operation_mode = "dual_port";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_address_width = 9;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_out_clock = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_data_width = 18;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_address = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_first_bit_number = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_last_address = 511;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_depth = 512;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_logical_ram_width = 16;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_address_width = 9;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clear = "none";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_out_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_data_width = 18;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_address = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_first_bit_number = 0;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_last_address = 511;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_depth = 512;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_logical_ram_width = 16;
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .port_b_read_enable_clock = "clock1";
defparam \inst3|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N12
cycloneive_lcell_comb \inst1|outBlue[7]~0 (
// Equation(s):
// \inst1|outBlue[7]~0_combout  = (!\inst1|LessThan7~1_combout  & (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [4] & (\inst1|LessThan3~2_combout  & \inst1|outRequest~0_combout )))

	.dataa(\inst1|LessThan7~1_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(\inst1|LessThan3~2_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outBlue[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outBlue[7]~0 .lut_mask = 16'h4000;
defparam \inst1|outBlue[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N14
cycloneive_lcell_comb \inst1|outBlue[6]~1 (
// Equation(s):
// \inst1|outBlue[6]~1_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [3] & (\inst1|LessThan3~2_combout  & (!\inst1|LessThan7~1_combout  & \inst1|outRequest~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outBlue[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outBlue[6]~1 .lut_mask = 16'h0800;
defparam \inst1|outBlue[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N24
cycloneive_lcell_comb \inst1|outBlue[5]~2 (
// Equation(s):
// \inst1|outBlue[5]~2_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [2] & (\inst1|LessThan3~2_combout  & (!\inst1|LessThan7~1_combout  & \inst1|outRequest~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outBlue[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outBlue[5]~2 .lut_mask = 16'h0800;
defparam \inst1|outBlue[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N26
cycloneive_lcell_comb \inst1|outBlue[4]~3 (
// Equation(s):
// \inst1|outBlue[4]~3_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [1] & (\inst1|LessThan3~2_combout  & (!\inst1|LessThan7~1_combout  & \inst1|outRequest~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outBlue[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outBlue[4]~3 .lut_mask = 16'h0800;
defparam \inst1|outBlue[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N4
cycloneive_lcell_comb \inst1|outBlue[3]~4 (
// Equation(s):
// \inst1|outBlue[3]~4_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [0] & (\inst1|LessThan3~2_combout  & (!\inst1|LessThan7~1_combout  & \inst1|outRequest~0_combout )))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outBlue[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outBlue[3]~4 .lut_mask = 16'h0800;
defparam \inst1|outBlue[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N6
cycloneive_lcell_comb \inst1|outGreen[7]~0 (
// Equation(s):
// \inst1|outGreen[7]~0_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [10]) # (((\inst1|LessThan7~1_combout ) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outGreen[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outGreen[7]~0 .lut_mask = 16'hFBFF;
defparam \inst1|outGreen[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N28
cycloneive_lcell_comb \inst1|outGreen[6]~1 (
// Equation(s):
// \inst1|outGreen[6]~1_combout  = (\inst1|LessThan7~1_combout ) # ((\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # ((!\inst1|outRequest~0_combout ) # (!\inst1|LessThan3~2_combout )))

	.dataa(\inst1|LessThan7~1_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\inst1|LessThan3~2_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outGreen[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outGreen[6]~1 .lut_mask = 16'hEFFF;
defparam \inst1|outGreen[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N18
cycloneive_lcell_comb \inst1|outGreen[5]~2 (
// Equation(s):
// \inst1|outGreen[5]~2_combout  = (\inst1|LessThan7~1_combout ) # ((\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [8]) # ((!\inst1|outRequest~0_combout ) # (!\inst1|LessThan3~2_combout )))

	.dataa(\inst1|LessThan7~1_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(\inst1|LessThan3~2_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outGreen[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outGreen[5]~2 .lut_mask = 16'hEFFF;
defparam \inst1|outGreen[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N8
cycloneive_lcell_comb \inst1|outGreen[4]~3 (
// Equation(s):
// \inst1|outGreen[4]~3_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # (((\inst1|LessThan7~1_combout ) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outGreen[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outGreen[4]~3 .lut_mask = 16'hFBFF;
defparam \inst1|outGreen[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N22
cycloneive_lcell_comb \inst1|outGreen[3]~4 (
// Equation(s):
// \inst1|outGreen[3]~4_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [6]) # (((\inst1|LessThan7~1_combout ) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outGreen[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outGreen[3]~4 .lut_mask = 16'hFBFF;
defparam \inst1|outGreen[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N0
cycloneive_lcell_comb \inst1|outGreen[2]~5 (
// Equation(s):
// \inst1|outGreen[2]~5_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [5]) # (((\inst1|LessThan7~1_combout ) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outGreen[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outGreen[2]~5 .lut_mask = 16'hFBFF;
defparam \inst1|outGreen[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N30
cycloneive_lcell_comb \inst1|outRed[7]~0 (
// Equation(s):
// \inst1|outRed[7]~0_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [15]) # (((\inst1|LessThan7~1_combout ) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRed[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRed[7]~0 .lut_mask = 16'hFBFF;
defparam \inst1|outRed[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N20
cycloneive_lcell_comb \inst1|outRed[6]~1 (
// Equation(s):
// \inst1|outRed[6]~1_combout  = (\inst1|LessThan7~1_combout ) # (((\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [14]) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst1|LessThan7~1_combout ),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRed[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRed[6]~1 .lut_mask = 16'hFBFF;
defparam \inst1|outRed[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N2
cycloneive_lcell_comb \inst1|outRed[5]~2 (
// Equation(s):
// \inst1|outRed[5]~2_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [13]) # (((\inst1|LessThan7~1_combout ) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRed[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRed[5]~2 .lut_mask = 16'hFBFF;
defparam \inst1|outRed[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N16
cycloneive_lcell_comb \inst1|outRed[4]~3 (
// Equation(s):
// \inst1|outRed[4]~3_combout  = (\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [12]) # (((\inst1|LessThan7~1_combout ) # (!\inst1|outRequest~0_combout )) # (!\inst1|LessThan3~2_combout ))

	.dataa(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datab(\inst1|LessThan3~2_combout ),
	.datac(\inst1|LessThan7~1_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRed[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRed[4]~3 .lut_mask = 16'hFBFF;
defparam \inst1|outRed[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N10
cycloneive_lcell_comb \inst1|outRed[3]~4 (
// Equation(s):
// \inst1|outRed[3]~4_combout  = (\inst1|LessThan7~1_combout ) # ((\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [11]) # ((!\inst1|outRequest~0_combout ) # (!\inst1|LessThan3~2_combout )))

	.dataa(\inst1|LessThan7~1_combout ),
	.datab(\inst3|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\inst1|LessThan3~2_combout ),
	.datad(\inst1|outRequest~0_combout ),
	.cin(gnd),
	.combout(\inst1|outRed[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|outRed[3]~4 .lut_mask = 16'hEFFF;
defparam \inst1|outRed[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
