#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 28 11:16:22 2023
# Process ID: 8212
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6088 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab4\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab4/RVfpga_SoC.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user PWM_7digit 1.0 -dir D:/_Code/verilog/interface_lab
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PWM_7digit:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PWM_7digit:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PWM_7digit:1.0]
set_property  ip_repo_paths  {D:/_Code/verilog/interface_lab/PWM_7digit_1.0 D:/_Code/verilog/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_7digit_v1_0 -directory D:/_Code/verilog/interface_lab d:/_Code/verilog/interface_lab/PWM_7digit_1.0/component.xml
update_compile_order -fileset sources_1
close_project
create_peripheral xilinx.com user PWM_7digit 1.0 -dir D:/_Code/verilog/interface_lab/PWM_7digit_1.0
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PWM_7digit:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:PWM_7digit:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PWM_7digit:1.0]
set_property  ip_repo_paths  {D:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0 D:/_Code/verilog/interface_lab/PWM_7digit_1.0 D:/_Code/verilog/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_7digit_v1_0 -directory D:/_Code/verilog/interface_lab/PWM_7digit_1.0 d:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0/component.xml
update_compile_order -fileset sources_1
set_property supported_families {artix7 Pre-Production artix7 Beta artix7l Beta kintex7 Beta kintex7l Beta spartan7 Beta aartix7 Beta aspartan7 Beta} [ipx::current_core]
close [ open D:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0/hdl/PWM_7digit_Controller.v w ]
add_files D:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0/hdl/PWM_7digit_Controller.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path d:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0
