{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742293851728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742293851729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 18:30:51 2025 " "Processing started: Tue Mar 18 18:30:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742293851729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293851729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom -c rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off rom -c rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293851729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742293852024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742293852024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpurom.v 1 1 " "Found 1 design units, including 1 entities, in source file cpurom.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpurom " "Found entity 1: cpurom" {  } { { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen.v 1 1 " "Found 1 design units, including 1 entities, in source file addrgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrGen " "Found entity 1: addrGen" {  } { { "addrGen.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/addrGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "ROM_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "ROM2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2_tb " "Found entity 1: ROM2_tb" {  } { { "ROM2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpurom2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpurom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpurom2 " "Found entity 1: cpurom2" {  } { { "cpurom2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/regfile_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile2.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile2.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile2 " "Found entity 1: regfile2" {  } { { "regfile2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/regfile2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile2_tb " "Found entity 1: regfile2_tb" {  } { { "regfile2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/regfile2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu2_tb " "Found entity 1: alu2_tb" {  } { { "alu2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuram " "Found entity 1: cpuram" {  } { { "cpuram.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdatagen.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdatagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrDataGen " "Found entity 1: addrDataGen" {  } { { "addrDataGen.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/addrDataGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "RAM_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/RAM_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuram2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuram2 " "Found entity 1: cpuram2" {  } { { "cpuram2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdatagen2.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdatagen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrDataGen2 " "Found entity 1: addrDataGen2" {  } { { "addrDataGen2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/addrDataGen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "RAM2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2_tb " "Found entity 1: RAM2_tb" {  } { { "RAM2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/RAM2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "flag.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpua.v 1 1 " "Found 1 design units, including 1 entities, in source file cpua.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuA " "Found entity 1: cpuA" {  } { { "cpuA.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpua_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpua_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuA_tb " "Found entity 1: cpuA_tb" {  } { { "cpuA_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuA_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_tb " "Found entity 1: flag_tb" {  } { { "flag_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/flag_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_tb " "Found entity 1: mux2_tb" {  } { { "mux2_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/mux2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpub.v 1 1 " "Found 1 design units, including 1 entities, in source file cpub.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuB " "Found entity 1: cpuB" {  } { { "cpuB.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuB_tb " "Found entity 1: cpuB_tb" {  } { { "cpuB_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuB_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuC " "Found entity 1: cpuC" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpuC_tb " "Found entity 1: cpuC_tb" {  } { { "cpuC_tb.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "redges cpuC.v(96) " "Verilog HDL Implicit Net warning at cpuC.v(96): created implicit net for \"redges\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpuC " "Elaborating entity \"cpuC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742293859357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:muxscrB " "Elaborating entity \"mux2\" for hierarchy \"mux2:muxscrB\"" {  } { { "cpuC.v" "muxscrB" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:muxnd " "Elaborating entity \"mux1\" for hierarchy \"mux1:muxnd\"" {  } { { "cpuC.v" "muxnd" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile\"" {  } { { "cpuC.v" "regfile" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "cpuC.v" "alu" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(31) " "Verilog HDL assignment warning at alu.v(31): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742293859366 "|cpuB|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(35) " "Verilog HDL assignment warning at alu.v(35): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742293859366 "|cpuB|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(9) " "Verilog HDL Case Statement warning at alu.v(9): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1742293859366 "|cpuB|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s alu.v(8) " "Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out alu.v(8) " "Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out alu.v(8) " "Inferred latch for \"carry_out\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] alu.v(8) " "Inferred latch for \"s\[0\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] alu.v(8) " "Inferred latch for \"s\[1\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] alu.v(8) " "Inferred latch for \"s\[2\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] alu.v(8) " "Inferred latch for \"s\[3\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] alu.v(8) " "Inferred latch for \"s\[4\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] alu.v(8) " "Inferred latch for \"s\[5\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] alu.v(8) " "Inferred latch for \"s\[6\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] alu.v(8) " "Inferred latch for \"s\[7\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859367 "|cpuB|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag flag:flag " "Elaborating entity \"flag\" for hierarchy \"flag:flag\"" {  } { { "cpuC.v" "flag" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "cpuC.v" "ROM" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrGen ROM:ROM\|addrGen:addrGen " "Elaborating entity \"addrGen\" for hierarchy \"ROM:ROM\|addrGen:addrGen\"" {  } { { "ROM.v" "addrGen" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addrGen.v(10) " "Verilog HDL assignment warning at addrGen.v(10): truncated value with size 32 to match size of target (8)" {  } { { "addrGen.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/addrGen.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742293859373 "|cpuC|ROM:ROM|addrGen:addrGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpurom ROM:ROM\|cpurom:cpu_rom_inst " "Elaborating entity \"cpurom\" for hierarchy \"ROM:ROM\|cpurom:cpu_rom_inst\"" {  } { { "ROM.v" "cpu_rom_inst" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cpurom.v" "altsyncram_component" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.hex " "Parameter \"init_file\" = \"rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742293859418 ""}  } { { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742293859418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km91 " "Found entity 1: altsyncram_km91" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742293859464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km91 ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated " "Elaborating entity \"altsyncram_km91\" for hierarchy \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "cpuC.v" "controller" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293859467 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859467 "|cpuC|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selscrB controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"selscrB\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859467 "|cpuC|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "redges controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"redges\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859467 "|cpuC|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859467 "|cpuC|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucs controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"alucs\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859467 "|cpuC|controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagwrite controller.v(10) " "Verilog HDL Always Construct warning at controller.v(10): inferring latch(es) for variable \"flagwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742293859467 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagwrite controller.v(10) " "Inferred latch for \"flagwrite\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[0\] controller.v(10) " "Inferred latch for \"alucs\[0\]\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[1\] controller.v(10) " "Inferred latch for \"alucs\[1\]\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucs\[2\] controller.v(10) " "Inferred latch for \"alucs\[2\]\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg controller.v(10) " "Inferred latch for \"memtoreg\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "redges controller.v(10) " "Inferred latch for \"redges\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selscrB controller.v(10) " "Inferred latch for \"selscrB\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite controller.v(10) " "Inferred latch for \"regwrite\" at controller.v(10)" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293859468 "|cpuC|controller:controller"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartusprime/quartusprime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cpurom.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpurom.v" 82 0 0 } } { "ROM.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/ROM.v" 29 0 0 } } { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293859602 "|cpuC|ROM:ROM|cpurom:cpu_rom_inst|altsyncram:altsyncram_component|altsyncram_km91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1742293859602 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1742293859602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[0\] " "Latch alu:alu\|s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860023 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[1\] " "Latch alu:alu\|s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860023 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[2\] " "Latch alu:alu\|s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860023 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[3\] " "Latch alu:alu\|s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860023 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[4\] " "Latch alu:alu\|s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860023 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[5\] " "Latch alu:alu\|s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[6\] " "Latch alu:alu\|s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|s\[7\] " "Latch alu:alu\|s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|alucs\[1\] " "Latch controller:controller\|alucs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|alucs\[0\] " "Latch controller:controller\|alucs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[12\] " "Ports D and ENA on the latch are fed by the same signal ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[12\]" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|alucs\[2\] " "Latch controller:controller\|alucs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu\|carry_out " "Latch alu:alu\|carry_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|alucs\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller\|alucs\[2\]" {  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "alu.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller\|flagwrite " "Latch controller:controller\|flagwrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal ROM:ROM\|cpurom:cpu_rom_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_km91.tdf" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/db/altsyncram_km91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742293860024 ""}  } { { "controller.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/controller.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742293860024 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "regfile.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/regfile.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742293860026 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742293860026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742293860113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742293860775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742293860775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[0\] " "No output dependent on input pin \"memData\[0\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[1\] " "No output dependent on input pin \"memData\[1\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[2\] " "No output dependent on input pin \"memData\[2\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[3\] " "No output dependent on input pin \"memData\[3\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[4\] " "No output dependent on input pin \"memData\[4\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[5\] " "No output dependent on input pin \"memData\[5\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[6\] " "No output dependent on input pin \"memData\[6\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memData\[7\] " "No output dependent on input pin \"memData\[7\]\"" {  } { { "cpuC.v" "" { Text "E:/QuartusPrime/Computer and Network Technology/Ex3/cpuC.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742293860962 "|cpuC|memData[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742293860962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742293860963 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742293860963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Implemented 269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742293860963 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742293860963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742293860963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742293860988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 18:31:00 2025 " "Processing ended: Tue Mar 18 18:31:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742293860988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742293860988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742293860988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742293860988 ""}
