// Seed: 1050517807
module module_0;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    id_5,
    output supply1 id_3,
    id_6
);
  supply1 id_7;
  assign id_6 = 1 & 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8, id_9;
  always id_6 = id_7;
endmodule
module module_2 (
    output tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wor   id_6
);
  tri0 id_8, id_9;
  assign id_8 = -1;
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
