\hypertarget{union__hw__ftm__synconf}{}\section{\+\_\+hw\+\_\+ftm\+\_\+synconf Union Reference}
\label{union__hw__ftm__synconf}\index{\+\_\+hw\+\_\+ftm\+\_\+synconf@{\+\_\+hw\+\_\+ftm\+\_\+synconf}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+N\+C\+O\+NF -\/ Synchronization Configuration (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+synconf\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__synconf_a82f9074813a6e58ae887871a41a90dfd}{}\label{union__hw__ftm__synconf_a82f9074813a6e58ae887871a41a90dfd}

\item 
struct \hyperlink{struct__hw__ftm__synconf_1_1__hw__ftm__synconf__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+synconf\+::\+\_\+hw\+\_\+ftm\+\_\+synconf\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__synconf_a665e91eb0fe04e0faeb8e3945c794f60}{}\label{union__hw__ftm__synconf_a665e91eb0fe04e0faeb8e3945c794f60}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+N\+C\+O\+NF -\/ Synchronization Configuration (RW) 

Reset value\+: 0x00000000U

This register selects the P\+WM synchronization configuration, S\+W\+O\+C\+T\+RL, I\+N\+V\+C\+T\+RL and C\+N\+T\+IN registers synchronization, if F\+TM clears the T\+R\+I\+Gj bit, where j = 0, 1, 2, when the hardware trigger j is detected. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
