INFO: [VRFC 10-163] Analyzing VHDL file "E:/Aghilan/Amrita/Sem - VI/Open Lab/Vivado projects/ref/ref.srcs/sim_1/new/tb_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX_TB'
