verilog xil_defaultlib --include "../../../../m6.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../m6.srcs/sources_1/bd/design_1/ipshared/cac7/hdl" --include "../../../../m6.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm" --include "../../../../m6.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ipshared/7b49/hdl/myip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/7b49/hdl/myip_v1_0.v" \
"../../../bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
