Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Dec 16 16:38:01 2019
| Host         : kamek running 64-bit CentOS release 6.10 (Final)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   309 |
| Unused register locations in slices containing registers |   869 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             320 |          163 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             542 |          238 |
| Yes          | No                    | No                     |            6140 |         2086 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2793 |          790 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                               Enable Signal                                                                                               |                                                                                    Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                |                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                       |                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                           |                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/fifo_resp/pop0_0                                                                                                                  | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             |                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                         |                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                           |                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg           |                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift        |                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                        |                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                |                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                              |                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/start_for_Stream2qcK_U/mOutPtr[3]_i_1__0_n_8                                                                                                                               | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                     | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                      |                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/i_reg_2740                                                                                                                                                 | design_1_i/image_filter_0/inst/gaussianBlur_U0/i_reg_274                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/p_12_in                                                                                                                                                         |                                                                                                                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/ap_CS_fsm_pp0_stage0                                                                                                                                            |                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/out_V_c_U/mOutPtr[3]_i_1_n_8                                                                                                                                               | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_8                                                                                                      | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/p_15_in                                                                                                                                                    |                                                                                                                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                     |                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_8                                                                                                          | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.arlen_buf_reg[0]_0                                                                                    | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                             |                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                               |                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                    |                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                          |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                          |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                     |                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/start_addr_reg[2][0]                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/fifo_wreq/align_len_reg[31]_1[0]                                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                               |                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                 |                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                        |                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                          |                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                        |                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                               |                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.b_cnt_reg[5]                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0  | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0  | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/waddr                                                                                                                                     |                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                               |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[5]_0[0]                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                      |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1__1_n_0                                                                                                         |                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                               |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                  | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_normal_area.m_sc_handshake0  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gray2bgr_U0/usedw_reg[6][0]                                                                                                                                                | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/p_Val2_s_reg_4160                                                                                                                                              | design_1_i/image_filter_0/inst/bgr2gray_U0/p_Val2_s_reg_416[7]                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/p_Val2_8_reg_3570                                                                                                                                           | design_1_i/image_filter_0/inst/addWeighted_U0/p_Val2_8_reg_357[7]                                                                                                                     |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_fu_96/usedw_reg[6]_0[0]                                                                                                                | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_8                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_8                                                                                                        | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__1_n_8                                                                                                    | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt_reg[7][0]                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/E[0]                                                                                                                              | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/lineBuff_val_2_V_lo_3_reg_6700                                                                                                                                  |                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/out_x_V_reg_10130                                                                                                                                          |                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                             |                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/ap_block_pp0_stage0_subdone3_in                                                                                                                             |                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                            |                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                  |                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/pixConvolved_reg_2320                                                                                                                                           | design_1_i/image_filter_0/inst/sobel_y_U0/pixConvolved_reg_232                                                                                                                        |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/E[0]                                                                                                                                                            | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/mOutPtr_reg[8][0]                                                                                                                                               | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/col_assign_1_0_2_reg_6060                                                                                                                                       |                                                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/accumulator_V_2_2_reg_6860                                                                                                                                      |                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                        |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/mOutPtr_reg[8][0]                                                                                                                                               | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/E[0]                                                                                                                                                            | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/pixConvolved_reg_2330                                                                                                                                           | design_1_i/image_filter_0/inst/sobel_x_U0/pixConvolved_reg_233                                                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/accumulator_V_2_2_reg_6710                                                                                                                                      |                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/E[0]                                                                                                                                                        | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/mOutPtr_reg[8][0]                                                                                                                                              | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/pixConvolved_reg_3070                                                                                                                                      | design_1_i/image_filter_0/inst/gaussianBlur_U0/pixConvolved_reg_307                                                                                                                   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/countWait_1_reg_257[9]_i_1_n_8                                                                                                                                  | design_1_i/image_filter_0/inst/sobel_x_U0/clear                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/countWait_1_reg_2560                                                                                                                                            | design_1_i/image_filter_0/inst/sobel_y_U0/clear                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[2][0]                                                              |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/countWait_1_reg_3310                                                                                                                                       | design_1_i/image_filter_0/inst/gaussianBlur_U0/clear                                                                                                                                  |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/sect_addr_buf_reg[2][0]                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_dmuldEe_U41/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10] |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_dmuldEe_U42/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10] |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_dmuldEe_U18/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]    |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_dmuldEe_U19/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]    |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_dmuldEe_U17/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]    |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                    |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                           |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/p_5_in                                                                                                                                                 |                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/p_7_in                                                                                                                                                |                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                        |                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                         |                                                                                                                                                                                       |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/lineBuff_val_2_V_U/gaussianBlur_linefYi_ram_U/E[0]                                                                                                              |                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/tmp_V_7_reg_3060                                                                                                                                            |                                                                                                                                                                                       |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gray2bgr_U0/E[0]                                                                                                                                                           | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                            |                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                               |                                                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/accumulator_V_0_2_reg_6610                                                                                                                                      |                                                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                              |                                                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/tmp_118_0_1_reg_892_reg0                                                                                                                                   |                                                                                                                                                                                       |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/accumulator_V_0_2_reg_6760                                                                                                                                      |                                                                                                                                                                                       |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/ap_block_pp0_stage0_subdone3_in                                                                                                                             | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_1_fu_106/i_reg_1030                                                                                                                    | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_1_fu_106/i_reg_103                                                                                                 |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_86/i_reg_1100                                                                                                                      | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_86/i_reg_110                                                                                                   |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gray2bgr_U0/i_reg_810                                                                                                                                                      | design_1_i/image_filter_0/inst/gray2bgr_U0/i_reg_81                                                                                                                                   |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/i_reg_1130                                                                                                                                                     | design_1_i/image_filter_0/inst/bgr2gray_U0/i_reg_113                                                                                                                                  |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/i_reg_1270                                                                                                                                                  | design_1_i/image_filter_0/inst/addWeighted_U0/i_reg_127                                                                                                                               |                5 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rreq/sect_cnt_reg[19][0]                                                                                                      | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                    | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/ap_block_pp0_stage0_subdone3_in                                                                                                                                |                                                                                                                                                                                       |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_fu_96/i_reg_1030                                                                                                                       | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_fu_96/i_reg_103                                                                                                    |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_76/i_reg_1100                                                                                                                        | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_76/i_reg_110                                                                                                     |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/E[0]                                                                                                                                                           | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/ap_block_pp0_stage0_subdone3_in                                                                                                                                | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/lineBuff_val_0_V_U/gaussianBlur_linefYi_ram_U/E[0]                                                                                                              |                                                                                                                                                                                       |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/blue_V_reg_3350                                                                                                                                                |                                                                                                                                                                                       |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                     | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_8                                                                                                     |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                             |                                                                                                                                                                                       |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/idxCol_1_reg_9280                                                                                                                                          |                                                                                                                                                                                       |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                |                                                                                                                                                                                       |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                |                                                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                           |                                                                                                                                                                                       |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/idxCol_1_reg_6220                                                                                                                                               |                                                                                                                                                                                       |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/idxCol_1_reg_6210                                                                                                                                               |                                                                                                                                                                                       |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_fu_96/ap_NS_fsm17_out                                                                                                                  |                                                                                                                                                                                       |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/ce_r                                                                                                                                  | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_sitoeOg_U22/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                  |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/ce_r                                                                                                                                  | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_sitoeOg_U21/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                  |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/ce_r                                                                                                                                  | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_sitoeOg_U20/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                  |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/start_addr_reg[2][0]                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_1_fu_106/ap_NS_fsm17_out                                                                                                               |                                                                                                                                                                                       |                9 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/Stream2Mem_Batch_U0_out_V_offset_read                                                                                                                  |                                                                                                                                                                                       |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_daddcud_U40/ce_r                                                                                                                               | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_sitoeOg_U43/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]               |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_daddcud_U40/ce_r                                                                                                                               | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_sitoeOg_U44/image_filter_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]               |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/Mem2Stream_Batch9_U0_out_V_out_write                                                                                                                  |                                                                                                                                                                                       |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                  | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_76/ap_NS_fsm113_out                                                                                                                  |                                                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/shiftReg_ce                                                                                                                                           |                                                                                                                                                                                       |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_86/ap_NS_fsm113_out                                                                                                                |                                                                                                                                                                                       |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_fu_96/waddr_reg[0][0]                                                                                                                  | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                     | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/loc_V_1_reg_4110                                                                                                                                               |                                                                                                                                                                                       |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_86/tmp_V_reg_1720                                                                                                                  |                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/p_0_in0                                                                                                                                   | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_fu_76/tmp_V_reg_1720                                                                                                                    |                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/idxCol_1_reg_6220                                                                                                                                               | design_1_i/image_filter_0/inst/sobel_x_U0/idxCol_1_reg_622                                                                                                                            |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_fu_96/e_V_reg_1650                                                                                                                     |                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/idxRow_1_reg_583[0]_i_1_n_8                                                                                                                                     |                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/int_rows[31]_i_1_n_8                                                                                                                      | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                    |                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/idxRow_1_reg_8780                                                                                                                                          |                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/int_out_V[31]_i_1_n_8                                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/grp_Stream2Mem_1_fu_86/E[0]                                                                                                                            | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/idxCol_1_reg_6210                                                                                                                                               | design_1_i/image_filter_0/inst/sobel_y_U0/idxCol_1_reg_621                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/idxRow_1_reg_5870                                                                                                                                               |                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_CONTROL_BUS_s_axi_U/int_cols[31]_i_1_n_8                                                                                                                      | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/lineBuff_val_0_V_U/gaussianBlur_linefYi_ram_U/E[0]                                                                                                         |                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/rs_rreq/push                                                                                                                       |                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                   |                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                   |                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_fu_96/E[0]                                                                                                                             |                                                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/grp_Mem2Stream_1_fu_106/e_V_reg_1650                                                                                                                  |                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/p_5_in                                                                                                                                                 | design_1_i/image_filter_0/inst/Stream2Mem_Batch_U0/rep_fu_66                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                    |                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                |                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                   |                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                   |                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/rs_wreq/push                                                                                                                      |                                                                                                                                                                                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/idxCol_1_reg_9280                                                                                                                                          | design_1_i/image_filter_0/inst/gaussianBlur_U0/idxCol_1_reg_928                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/p_7_in                                                                                                                                                | design_1_i/image_filter_0/inst/Mem2Stream_Batch9_U0/rep_fu_72                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                           |                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[0]_0                                                                                               | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/buff_rdata/pop                                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                        |               16 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                             | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                              |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                 |               15 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1__1_n_0                                                                                                                |                                                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                     | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/pop                                                                                                                    | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                       |               11 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                       |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                            |                                                                                                                                                                                       |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                           |                                                                                                                                                                                       |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                       |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                                       |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                              |                                                                                                                                                                                       |               14 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                       |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                       |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                       |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                       |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                       |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                       |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                |                                                                                                                                                                                       |               15 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/tmp2_reg_993_reg0                                                                                                                                          |                                                                                                                                                                                       |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/push                                                                                                                   | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/buff_rdata/push                                                                                                                    | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/tmp_30_reg_3750                                                                                                                                                |                                                                                                                                                                                       |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                    |                                                                                                                                                                                       |               14 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                             |                                                                                                                                                                                       |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/idxCol_reg_5780                                                                                                                                                 |                                                                                                                                                                                       |               18 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/idxCol_reg_5820                                                                                                                                                 |                                                                                                                                                                                       |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/idxCol_reg_8730                                                                                                                                            |                                                                                                                                                                                       |               16 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                           |                                                                                                                                                                                       |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                         |                                                                                                                                                                                       |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                       |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/ce_r                                                                                                                                  | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_dmuldEe_U18/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                 |               21 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_daddcud_U40/ce_r                                                                                                                               | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_dmuldEe_U42/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                              |               17 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_daddcud_U40/ce_r                                                                                                                               | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_dmuldEe_U41/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                              |               16 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/ce_r                                                                                                                                  | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_dmuldEe_U17/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                 |               23 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/ce_r                                                                                                                                  | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_dmuldEe_U19/image_filter_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/SR[0]                                 |               18 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                       |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                       |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                       |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               12 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                      | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |               12 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |               12 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                  |               18 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               12 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/tmp_32_reg_4000                                                                                                                                                |                                                                                                                                                                                       |               17 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/loc_V_2_reg_3520                                                                                                                                            |                                                                                                                                                                                       |               17 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/shiftReg_ce                                                                                                                                                 |                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_1_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/shiftReg_ce                                                                                                                                                |                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/shiftReg_ce_0                                                                                                                                              |                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                 |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/shiftReg_ce                                                                                                                                                    |                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                        |               27 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                       |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_y_U0/col_assign_reg_2100                                                                                                                                             | design_1_i/image_filter_0/inst/sobel_y_U0/col_assign_reg_210                                                                                                                          |               24 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/sobel_x_U0/countWait_reg_245[18]_i_2_n_8                                                                                                                                   | design_1_i/image_filter_0/inst/sobel_x_U0/col_assign_reg_211                                                                                                                          |               24 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/gaussianBlur_U0/col_assign_reg_2850                                                                                                                                        | design_1_i/image_filter_0/inst/gaussianBlur_U0/col_assign_reg_285                                                                                                                     |               23 |             83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/tmp_26_reg_3650                                                                                                                                                |                                                                                                                                                                                       |               29 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/tmp_36_reg_3310                                                                                                                                             |                                                                                                                                                                                       |               23 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                              |                                                                                                                                                                                       |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/tmp_28_reg_3900                                                                                                                                                |                                                                                                                                                                                       |               44 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/tmp_34_reg_3360                                                                                                                                             |                                                                                                                                                                                       |               30 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/tmp_24_reg_3800                                                                                                                                                |                                                                                                                                                                                       |               45 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           | design_1_i/image_filter_0/inst/image_filter_hostmem_2_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                              |               95 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_daddcud_U40/E[0]                                                                                                                               |                                                                                                                                                                                       |               87 |            228 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                           |                                                                                                                                                                                       |              168 |            325 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/E[0]                                                                                                                                  |                                                                                                                                                                                       |              175 |            404 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/addWeighted_U0/image_filter_daddcud_U40/ce_r                                                                                                                               |                                                                                                                                                                                       |              280 |            851 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/image_filter_0/inst/bgr2gray_U0/image_filter_daddcud_U15/ce_r                                                                                                                                  |                                                                                                                                                                                       |              520 |           1438 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     7 |
| 3      |                     7 |
| 4      |                    28 |
| 5      |                    11 |
| 6      |                    24 |
| 7      |                     4 |
| 8      |                    16 |
| 9      |                    16 |
| 10     |                     5 |
| 11     |                     5 |
| 12     |                    10 |
| 13     |                     3 |
| 14     |                     2 |
| 16+    |                   169 |
+--------+-----------------------+


