<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p97" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_97{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_97{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_97{left:188px;bottom:1082px;letter-spacing:-0.18px;word-spacing:1.45px;}
#t4_97{left:202px;bottom:1058px;}
#t5_97{left:220px;bottom:1058px;letter-spacing:-0.19px;}
#t6_97{left:291px;bottom:1058px;letter-spacing:-0.15px;}
#t7_97{left:319px;bottom:1058px;letter-spacing:-0.2px;word-spacing:1.49px;}
#t8_97{left:579px;bottom:1058px;}
#t9_97{left:591px;bottom:1058px;}
#ta_97{left:608px;bottom:1058px;letter-spacing:0.08px;}
#tb_97{left:657px;bottom:1058px;}
#tc_97{left:662px;bottom:1058px;}
#td_97{left:667px;bottom:1058px;}
#te_97{left:676px;bottom:1058px;}
#tf_97{left:692px;bottom:1058px;letter-spacing:-0.19px;}
#tg_97{left:202px;bottom:1035px;}
#th_97{left:220px;bottom:1035px;letter-spacing:-0.23px;word-spacing:1.28px;}
#ti_97{left:394px;bottom:1035px;letter-spacing:-0.14px;}
#tj_97{left:435px;bottom:1035px;letter-spacing:-0.14px;word-spacing:1.1px;}
#tk_97{left:220px;bottom:1015px;letter-spacing:-0.14px;}
#tl_97{left:246px;bottom:1015px;letter-spacing:-0.14px;}
#tm_97{left:287px;bottom:1015px;letter-spacing:-0.13px;word-spacing:1.38px;}
#tn_97{left:202px;bottom:992px;}
#to_97{left:220px;bottom:992px;letter-spacing:-0.14px;word-spacing:1.39px;}
#tp_97{left:130px;bottom:960px;letter-spacing:-0.16px;word-spacing:1.82px;}
#tq_97{left:188px;bottom:928px;letter-spacing:-0.44px;}
#tr_97{left:248px;bottom:928px;}
#ts_97{left:266px;bottom:928px;letter-spacing:-0.3px;}
#tt_97{left:321px;bottom:928px;}
#tu_97{left:188px;bottom:904px;letter-spacing:-0.11px;}
#tv_97{left:205px;bottom:904px;letter-spacing:4.4px;}
#tw_97{left:233px;bottom:904px;letter-spacing:-0.13px;word-spacing:1.36px;}
#tx_97{left:548px;bottom:904px;letter-spacing:-0.16px;}
#ty_97{left:596px;bottom:904px;}
#tz_97{left:601px;bottom:904px;}
#t10_97{left:610px;bottom:904px;}
#t11_97{left:627px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.46px;}
#t12_97{left:685px;bottom:904px;letter-spacing:0.08px;}
#t13_97{left:734px;bottom:904px;}
#t14_97{left:738px;bottom:904px;}
#t15_97{left:748px;bottom:904px;}
#t16_97{left:764px;bottom:904px;letter-spacing:-0.11px;word-spacing:0.46px;}
#t17_97{left:188px;bottom:880px;letter-spacing:-0.16px;}
#t18_97{left:237px;bottom:880px;letter-spacing:-0.2px;}
#t19_97{left:311px;bottom:880px;}
#t1a_97{left:327px;bottom:880px;letter-spacing:4.46px;}
#t1b_97{left:349px;bottom:880px;}
#t1c_97{left:355px;bottom:880px;letter-spacing:4.41px;}
#t1d_97{left:382px;bottom:880px;letter-spacing:-0.15px;}
#t1e_97{left:436px;bottom:880px;letter-spacing:-0.2px;}
#t1f_97{left:509px;bottom:880px;}
#t1g_97{left:526px;bottom:880px;letter-spacing:4.46px;}
#t1h_97{left:548px;bottom:880px;}
#t1i_97{left:554px;bottom:880px;letter-spacing:-0.09px;}
#t1j_97{left:110px;bottom:833px;letter-spacing:-0.14px;word-spacing:3.42px;}
#t1k_97{left:110px;bottom:812px;letter-spacing:-0.17px;word-spacing:1.39px;}
#t1l_97{left:152px;bottom:768px;letter-spacing:0.05px;word-spacing:2.08px;}
#t1m_97{left:152px;bottom:750px;letter-spacing:0.04px;word-spacing:1.95px;}
#t1n_97{left:152px;bottom:731px;letter-spacing:0.01px;word-spacing:2.53px;}
#t1o_97{left:152px;bottom:713px;letter-spacing:0.08px;word-spacing:1.68px;}
#t1p_97{left:110px;bottom:676px;letter-spacing:-0.17px;word-spacing:2.16px;}
#t1q_97{left:110px;bottom:656px;letter-spacing:-0.26px;word-spacing:1.47px;}
#t1r_97{left:296px;bottom:656px;letter-spacing:-0.17px;word-spacing:1.04px;}
#t1s_97{left:110px;bottom:635px;letter-spacing:-0.17px;word-spacing:1.54px;}
#t1t_97{left:110px;bottom:614px;letter-spacing:-0.18px;word-spacing:3.4px;}
#t1u_97{left:110px;bottom:594px;letter-spacing:-0.16px;word-spacing:2.6px;}
#t1v_97{left:110px;bottom:573px;letter-spacing:-0.16px;word-spacing:2.95px;}
#t1w_97{left:165px;bottom:573px;letter-spacing:-0.3px;}
#t1x_97{left:212px;bottom:573px;letter-spacing:-0.17px;}
#t1y_97{left:292px;bottom:573px;letter-spacing:-0.19px;word-spacing:3.02px;}
#t1z_97{left:110px;bottom:552px;letter-spacing:-0.18px;word-spacing:0.97px;}
#t20_97{left:110px;bottom:532px;letter-spacing:-0.14px;}
#t21_97{left:110px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.07px;}
#t22_97{left:110px;bottom:475px;letter-spacing:-0.25px;word-spacing:1.59px;}
#t23_97{left:152px;bottom:430px;letter-spacing:0.02px;word-spacing:2.76px;}
#t24_97{left:152px;bottom:412px;letter-spacing:0.02px;word-spacing:1.57px;}
#t25_97{left:152px;bottom:394px;letter-spacing:-0.01px;word-spacing:1.06px;}
#t26_97{left:152px;bottom:375px;letter-spacing:0.07px;word-spacing:0.42px;}
#t27_97{left:642px;bottom:375px;letter-spacing:0.09px;}
#t28_97{left:662px;bottom:375px;}
#t29_97{left:674px;bottom:375px;letter-spacing:0.12px;}
#t2a_97{left:690px;bottom:375px;letter-spacing:0.09px;word-spacing:0.44px;}
#t2b_97{left:152px;bottom:357px;letter-spacing:0.04px;word-spacing:1.08px;}
#t2c_97{left:152px;bottom:339px;letter-spacing:0.02px;word-spacing:1.76px;}
#t2d_97{left:152px;bottom:321px;letter-spacing:0.03px;word-spacing:2.57px;}
#t2e_97{left:152px;bottom:302px;letter-spacing:0.05px;word-spacing:1.73px;}
#t2f_97{left:110px;bottom:266px;letter-spacing:-0.17px;word-spacing:3.65px;}
#t2g_97{left:110px;bottom:245px;letter-spacing:-0.16px;word-spacing:2.2px;}
#t2h_97{left:368px;bottom:245px;letter-spacing:-0.17px;}
#t2i_97{left:409px;bottom:245px;letter-spacing:-0.17px;word-spacing:2.17px;}
#t2j_97{left:640px;bottom:245px;letter-spacing:-0.14px;}
#t2k_97{left:683px;bottom:245px;letter-spacing:-0.18px;word-spacing:3.86px;}
#t2l_97{left:110px;bottom:224px;letter-spacing:-0.16px;word-spacing:1.42px;}
#t2m_97{left:110px;bottom:189px;letter-spacing:-0.16px;word-spacing:2.31px;}
#t2n_97{left:110px;bottom:168px;letter-spacing:-0.17px;word-spacing:1.66px;}
#t2o_97{left:110px;bottom:147px;letter-spacing:-0.18px;word-spacing:3.4px;}
#t2p_97{left:110px;bottom:126px;letter-spacing:-0.2px;word-spacing:0.6px;}
#t2q_97{left:110px;bottom:106px;letter-spacing:-0.13px;word-spacing:1.35px;}

.s1_97{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_97{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_97{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s4_97{font-size:17px;font-family:CMMI10_1fq;color:#000;}
.s5_97{font-size:17px;font-family:CMSY10_1g9;color:#000;}
.s6_97{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s7_97{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s8_97{font-size:15px;font-family:CMR10_1fw;color:#000;}
.s9_97{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.sa_97{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.sb_97{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts97" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMMI10_1fq;
	src: url("fonts/CMMI10_1fq.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMSY10_1g9;
	src: url("fonts/CMSY10_1g9.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg97Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg97" style="-webkit-user-select: none;"><object width="935" height="1210" data="97/97.svg" type="image/svg+xml" id="pdf97" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_97" class="t s1_97">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_97" class="t s2_97">83 </span>
<span id="t3_97" class="t s2_97">Perform the following steps atomically: </span>
<span id="t4_97" class="t s3_97">– </span><span id="t5_97" class="t s2_97">Compare </span><span id="t6_97" class="t s4_97">pte </span><span id="t7_97" class="t s2_97">to the value of the PTE at address </span><span id="t8_97" class="t s4_97">a </span><span id="t9_97" class="t s2_97">+ </span><span id="ta_97" class="t s4_97">va.vpn</span><span id="tb_97" class="t s2_97">[</span><span id="tc_97" class="t s4_97">i</span><span id="td_97" class="t s2_97">] </span><span id="te_97" class="t s5_97">× </span><span id="tf_97" class="t s2_97">PTESIZE. </span>
<span id="tg_97" class="t s3_97">– </span><span id="th_97" class="t s2_97">If the values match, set </span><span id="ti_97" class="t s4_97">pte.a </span><span id="tj_97" class="t s2_97">to 1 and, if the original memory access is a store, also </span>
<span id="tk_97" class="t s2_97">set </span><span id="tl_97" class="t s4_97">pte.d </span><span id="tm_97" class="t s2_97">to 1. </span>
<span id="tn_97" class="t s3_97">– </span><span id="to_97" class="t s2_97">If the comparison fails, return to step 2 </span>
<span id="tp_97" class="t s2_97">8. The translation is successful. The translated physical address is given as follows: </span>
<span id="tq_97" class="t s6_97" data-mappings='[[6,"ff"]]'>pa.pgoﬀ </span><span id="tr_97" class="t s2_97">= </span><span id="ts_97" class="t s6_97" data-mappings='[[6,"ff"]]'>va.pgoﬀ</span><span id="tt_97" class="t s2_97">. </span>
<span id="tu_97" class="t s2_97">If </span><span id="tv_97" class="t s4_97">i&gt; </span><span id="tw_97" class="t s2_97">0, then this is a superpage translation and </span><span id="tx_97" class="t s4_97">pa.ppn</span><span id="ty_97" class="t s2_97">[</span><span id="tz_97" class="t s4_97">i </span><span id="t10_97" class="t s5_97">− </span><span id="t11_97" class="t s2_97">1 : 0] = </span><span id="t12_97" class="t s4_97">va.vpn</span><span id="t13_97" class="t s2_97">[</span><span id="t14_97" class="t s4_97">i </span><span id="t15_97" class="t s5_97">− </span><span id="t16_97" class="t s2_97">1 : 0]. </span>
<span id="t17_97" class="t s4_97">pa.ppn</span><span id="t18_97" class="t s2_97">[LEVELS </span><span id="t19_97" class="t s5_97">− </span><span id="t1a_97" class="t s2_97">1: </span><span id="t1b_97" class="t s4_97">i</span><span id="t1c_97" class="t s2_97">]= </span><span id="t1d_97" class="t s4_97">pte.ppn</span><span id="t1e_97" class="t s2_97">[LEVELS </span><span id="t1f_97" class="t s5_97">− </span><span id="t1g_97" class="t s2_97">1: </span><span id="t1h_97" class="t s4_97">i</span><span id="t1i_97" class="t s2_97">]. </span>
<span id="t1j_97" class="t s2_97">All implicit accesses to the address-translation data structures in this algorithm are performed </span>
<span id="t1k_97" class="t s2_97">using width PTESIZE. </span>
<span id="t1l_97" class="t s7_97">This implies, for example, that an Sv48 implementation may not use two separate 4B reads to </span>
<span id="t1m_97" class="t s7_97">non-atomically access a single 8B PTE, and that A/D bit updates performed by the implemen- </span>
<span id="t1n_97" class="t s7_97">tation are treated as atomically updating the entire PTE, rather than just the A and/or D bit </span>
<span id="t1o_97" class="t s7_97">alone (even though the PTE value does not otherwise change). </span>
<span id="t1p_97" class="t s2_97">The results of implicit address-translation reads in step 2 may be held in a read-only, incoherent </span>
<span id="t1q_97" class="t s6_97">address-translation cache </span><span id="t1r_97" class="t s2_97">but not shared with other harts. The address-translation cache may hold </span>
<span id="t1s_97" class="t s2_97">an arbitrary number of entries, including an arbitrary number of entries for the same address and </span>
<span id="t1t_97" class="t s2_97">ASID. Entries in the address-translation cache may then satisfy subsequent step 2 reads if the </span>
<span id="t1u_97" class="t s2_97">ASID associated with the entry matches the ASID loaded in step 0 or if the entry is associated </span>
<span id="t1v_97" class="t s2_97">with a </span><span id="t1w_97" class="t s6_97">global </span><span id="t1x_97" class="t s2_97">mapping. </span><span id="t1y_97" class="t s2_97">To ensure that implicit reads observe writes to the same memory loca- </span>
<span id="t1z_97" class="t s2_97" data-mappings='[[70,"fl"]]'>tions, an SFENCE.VMA instruction must be executed after the writes to ﬂush the relevant cached </span>
<span id="t20_97" class="t s2_97">translations. </span>
<span id="t21_97" class="t s2_97">The address-translation cache cannot be used in step 7; accessed and dirty bits may only be updated </span>
<span id="t22_97" class="t s2_97">in memory directly. </span>
<span id="t23_97" class="t s7_97">It is permitted for multiple address-translation cache entries to co-exist for the same address. </span>
<span id="t24_97" class="t s7_97">This represents the fact that in a conventional TLB hierarchy, it is possible for multiple entries </span>
<span id="t25_97" class="t s7_97" data-mappings='[[85,"fi"]]'>to match a single address if, for example, a page is upgraded to a superpage without ﬁrst clearing </span>
<span id="t26_97" class="t s7_97">the original non-leaf PTE’s valid bit and executing an SFENCE.VMA with </span><span id="t27_97" class="t s8_97">rs1</span><span id="t28_97" class="t s7_97">=</span><span id="t29_97" class="t s9_97">x0</span><span id="t2a_97" class="t s7_97">, or if multiple </span>
<span id="t2b_97" class="t s7_97">TLBs exist in parallel at a given level of the hierarchy. In this case, just as if an SFENCE.VMA </span>
<span id="t2c_97" class="t s7_97">is not executed between a write to the memory-management tables and subsequent implicit read </span>
<span id="t2d_97" class="t s7_97">of the same address: it is unpredictable whether the old non-leaf PTE or the new leaf PTE is </span>
<span id="t2e_97" class="t s7_97" data-mappings='[[43,"fi"]]'>used, but the behavior is otherwise well deﬁned. </span>
<span id="t2f_97" class="t s2_97">Implementations may also execute the address-translation algorithm speculatively at any time, </span>
<span id="t2g_97" class="t s2_97">for any virtual address, as long as </span><span id="t2h_97" class="t sa_97">satp </span><span id="t2i_97" class="t s2_97" data-mappings='[[16,"fi"]]'>is active (as deﬁned in Section </span><span id="t2j_97" class="t sb_97">4.1.11</span><span id="t2k_97" class="t s2_97">). Such speculative </span>
<span id="t2l_97" class="t s2_97" data-mappings='[[21,"ff"]]'>executions have the eﬀect of pre-populating the address-translation cache. </span>
<span id="t2m_97" class="t s2_97">Speculative executions of the address-translation algorithm behave as non-speculative executions </span>
<span id="t2n_97" class="t s2_97">of the algorithm do, except that they must not set the dirty bit for a PTE, they must not trigger </span>
<span id="t2o_97" class="t s2_97">an exception, and they must not create address-translation cache entries if those entries would </span>
<span id="t2p_97" class="t s2_97">have been invalidated by any SFENCE.VMA instruction executed by the hart since the speculative </span>
<span id="t2q_97" class="t s2_97">execution of the algorithm began. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
