$date
	Fri Jul 12 19:19:17 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end
$scope module alu_test $end
$var reg 1 ! carry_in $end
$var reg 8 " input_a [7:0] $end
$var reg 8 # input_b [7:0] $end
$var integer 32 $ operation $end
$var wire 1 % flag_overflow $end
$var wire 1 & flag_zero $end
$var wire 1 ' flag_neg $end
$var wire 1 ( flag_carry $end
$var wire 1 ) alu_out [7] $end
$var wire 1 * alu_out [6] $end
$var wire 1 + alu_out [5] $end
$var wire 1 , alu_out [4] $end
$var wire 1 - alu_out [3] $end
$var wire 1 . alu_out [2] $end
$var wire 1 / alu_out [1] $end
$var wire 1 0 alu_out [0] $end
$upscope $end
$enddefinitions $end
#0
b1 !
b101 "
b101 #
bx0xxxxx $
0%
0&
0'
0(
0)
0*
0+
0,
1-
0.
1/
10
0(
0'
0)
0*
0+
0,
1-
0.
1/
10
0&
0%
#5000
bx0xxxxx $
b0 !
b100 "
1(
1'
1%
1)
1*
1+
1,
1.
#10000
b11 "
b1000 #
0.
#15000
bx0xxxxx $
b110011 "
b11111111 #
0%
0(
0'
0)
0*
0-
#20000
bx0xxx1xxxx0xxx $
b11000011 "
b1 #
1(
1'
1)
0+
0,
1.
00
