// Seed: 105466604
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    output wire id_10,
    input supply1 id_11,
    output supply1 id_12,
    output supply0 id_13,
    input supply0 id_14
    , id_20,
    output wor id_15,
    output wor id_16,
    output wire id_17,
    input wor id_18
);
  assign id_5 = 1'b0;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd66,
    parameter id_2 = 32'd93,
    parameter id_6 = 32'd59
) (
    input tri1 _id_0,
    input tri id_1,
    output wire _id_2,
    input wor id_3,
    output wand id_4,
    output tri id_5,
    output supply0 _id_6,
    input wand id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    input tri id_11,
    input uwire id_12,
    input wor id_13,
    output tri0 id_14
);
  logic [id_6  -  id_2 : id_0] id_16;
  ;
  assign id_14 = -1;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_8,
      id_7,
      id_12,
      id_14,
      id_7,
      id_5,
      id_5,
      id_8,
      id_4,
      id_1,
      id_5,
      id_4,
      id_8,
      id_4,
      id_14,
      id_5,
      id_7
  );
endmodule
