# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Fibonacci.srcs/sources_1/new/Fibonacci.vhd" \
"../../../../Fibonacci.srcs/sim_1/new/tb_fibonacci.vhd" \

# Do not sort compile order
nosort
