// Seed: 1371570834
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    output tri id_6,
    input uwire id_7,
    output tri1 id_8,
    input wor id_9,
    input uwire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri id_13,
    id_29,
    input tri id_14,
    input tri0 id_15,
    output uwire id_16,
    input supply0 void id_17,
    output supply0 id_18,
    input supply1 id_19,
    input supply1 id_20,
    input wor id_21,
    id_30,
    input tri0 id_22,
    output supply1 id_23,
    output supply1 id_24,
    output uwire id_25,
    input wire id_26,
    output supply0 id_27
);
  wire id_31;
  wire id_32, id_33;
  assign id_29 = 1'b0;
  wire id_34;
  assign id_18 = id_11;
  wire id_35;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    id_13,
    output tri1 id_3,
    output wire id_4,
    input wire id_5,
    output supply1 id_6,
    output tri1 id_7,
    output supply1 id_8,
    output wor id_9,
    input wor id_10,
    input tri0 id_11
);
  assign id_0 = id_13;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_5,
      id_8,
      id_13,
      id_7,
      id_13,
      id_6,
      id_5,
      id_1,
      id_10,
      id_6,
      id_5,
      id_5,
      id_13,
      id_7,
      id_11,
      id_7,
      id_2,
      id_13,
      id_1,
      id_13,
      id_0,
      id_9,
      id_3,
      id_13,
      id_9
  );
  assign modCall_1.type_8 = 0;
  wire id_14;
endmodule
