-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module2_coarse_cfo_Pipeline_CFO_ESTIMATE is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    add_ln119_1_cast_i : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (10 downto 0);
    C_re_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    C_re_out_ap_vld : OUT STD_LOGIC;
    C_im_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    C_im_out_ap_vld : OUT STD_LOGIC;
    early_buf_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    early_buf_re_ce0 : OUT STD_LOGIC;
    early_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    early_buf_re_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    early_buf_re_ce1 : OUT STD_LOGIC;
    early_buf_re_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    early_buf_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    early_buf_im_ce0 : OUT STD_LOGIC;
    early_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    early_buf_im_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    early_buf_im_ce1 : OUT STD_LOGIC;
    early_buf_im_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of system_top_module2_coarse_cfo_Pipeline_CFO_ESTIMATE is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_C : STD_LOGIC_VECTOR (10 downto 0) := "00000001100";
    constant ap_const_lv11_1C : STD_LOGIC_VECTOR (10 downto 0) := "00000011100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln119_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln119_1_cast_i_cast_fu_150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln119_1_cast_i_cast_reg_363 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln119_reg_368 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_368_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_368_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln123_fu_215_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln123_reg_372 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln125_fu_225_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln125_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln125_reg_397_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln125_1_fu_229_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln125_2_fu_233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln125_2_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln125_2_reg_409_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sx_im_reg_415 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln126_fu_249_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln122_fu_198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal C_im_fu_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal C_im_2_fu_292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal C_re_fu_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal C_re_2_fu_273_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_70 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln119_fu_177_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal early_buf_re_ce1_local : STD_LOGIC;
    signal early_buf_re_ce0_local : STD_LOGIC;
    signal early_buf_im_ce1_local : STD_LOGIC;
    signal early_buf_im_ce0_local : STD_LOGIC;
    signal trunc_ln119_fu_183_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln121_1_fu_187_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln121_fu_193_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln122_1_fu_204_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln122_fu_210_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln125_1_fu_240_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln125_3_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln125_1_fu_240_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln125_1_fu_240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln126_fu_249_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln126_fu_249_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_316_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln_fu_260_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln125_6_fu_269_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_325_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln7_fu_279_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln126_fu_288_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_316_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_325_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_mac_muladd_16s_16s_32s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component system_top_mac_mulsub_16s_16s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_16s_32_1_1_U111 : component system_top_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln125_1_fu_240_p0,
        din1 => mul_ln125_1_fu_240_p1,
        dout => mul_ln125_1_fu_240_p2);

    mul_16s_16s_32_1_1_U112 : component system_top_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln126_fu_249_p0,
        din1 => mul_ln126_fu_249_p1,
        dout => mul_ln126_fu_249_p2);

    mac_muladd_16s_16s_32s_33_4_1_U113 : component system_top_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_316_p0,
        din1 => early_buf_re_q1,
        din2 => mul_ln125_1_fu_240_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_316_p3);

    mac_mulsub_16s_16s_32s_32_4_1_U114 : component system_top_mac_mulsub_16s_16s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_325_p0,
        din1 => early_buf_im_q1,
        din2 => mul_ln126_fu_249_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_325_p3);

    flow_control_loop_pipe_sequential_init_U : component system_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    C_im_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    C_im_fu_62 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    C_im_fu_62 <= C_im_2_fu_292_p2;
                end if;
            end if; 
        end if;
    end process;

    C_re_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    C_re_fu_66 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    C_re_fu_66 <= C_re_2_fu_273_p2;
                end if;
            end if; 
        end if;
    end process;

    i_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_70 <= ap_const_lv64_0;
                elsif (((icmp_ln119_fu_172_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_70 <= add_ln119_fu_177_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln119_1_cast_i_cast_reg_363 <= add_ln119_1_cast_i_cast_fu_150_p1;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln119_reg_368 <= icmp_ln119_fu_172_p2;
                    zext_ln123_reg_372(10 downto 0) <= zext_ln123_fu_215_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                icmp_ln119_reg_368_pp0_iter2_reg <= icmp_ln119_reg_368;
                icmp_ln119_reg_368_pp0_iter3_reg <= icmp_ln119_reg_368_pp0_iter2_reg;
                sext_ln125_2_reg_409 <= sext_ln125_2_fu_233_p1;
                sext_ln125_2_reg_409_pp0_iter3_reg <= sext_ln125_2_reg_409;
                sext_ln125_reg_397 <= sext_ln125_fu_225_p1;
                sext_ln125_reg_397_pp0_iter3_reg <= sext_ln125_reg_397;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                sx_im_reg_415 <= early_buf_im_q0;
            end if;
        end if;
    end process;
    zext_ln123_reg_372(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    C_im_2_fu_292_p2 <= std_logic_vector(signed(sext_ln126_fu_288_p1) + signed(C_im_fu_62));
    C_im_out <= C_im_fu_62;

    C_im_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln119_reg_368_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln119_reg_368_pp0_iter3_reg = ap_const_lv1_1))) then 
            C_im_out_ap_vld <= ap_const_logic_1;
        else 
            C_im_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    C_re_2_fu_273_p2 <= std_logic_vector(signed(sext_ln125_6_fu_269_p1) + signed(C_re_fu_66));
    C_re_out <= C_re_fu_66;

    C_re_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln119_reg_368_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (icmp_ln119_reg_368_pp0_iter3_reg = ap_const_lv1_1))) then 
            C_re_out_ap_vld <= ap_const_logic_1;
        else 
            C_re_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        add_ln119_1_cast_i_cast_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln119_1_cast_i),64));

    add_ln119_fu_177_p2 <= std_logic_vector(unsigned(i_fu_70) + unsigned(ap_const_lv64_1));
    add_ln121_1_fu_187_p2 <= std_logic_vector(unsigned(trunc_ln119_fu_183_p1) + unsigned(ap_const_lv11_C));
    add_ln121_fu_193_p2 <= std_logic_vector(unsigned(add_ln121_1_fu_187_p2) + unsigned(empty));
    add_ln122_1_fu_204_p2 <= std_logic_vector(unsigned(trunc_ln119_fu_183_p1) + unsigned(ap_const_lv11_1C));
    add_ln122_fu_210_p2 <= std_logic_vector(unsigned(add_ln122_1_fu_204_p2) + unsigned(empty));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln119_fu_172_p2)
    begin
        if (((icmp_ln119_fu_172_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    early_buf_im_address0 <= zext_ln123_reg_372(11 - 1 downto 0);
    early_buf_im_address1 <= zext_ln122_fu_198_p1(11 - 1 downto 0);
    early_buf_im_ce0 <= early_buf_im_ce0_local;

    early_buf_im_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            early_buf_im_ce0_local <= ap_const_logic_1;
        else 
            early_buf_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    early_buf_im_ce1 <= early_buf_im_ce1_local;

    early_buf_im_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            early_buf_im_ce1_local <= ap_const_logic_1;
        else 
            early_buf_im_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    early_buf_re_address0 <= zext_ln123_fu_215_p1(11 - 1 downto 0);
    early_buf_re_address1 <= zext_ln122_fu_198_p1(11 - 1 downto 0);
    early_buf_re_ce0 <= early_buf_re_ce0_local;

    early_buf_re_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            early_buf_re_ce0_local <= ap_const_logic_1;
        else 
            early_buf_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    early_buf_re_ce1 <= early_buf_re_ce1_local;

    early_buf_re_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            early_buf_re_ce1_local <= ap_const_logic_1;
        else 
            early_buf_re_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_316_p0 <= sext_ln125_1_fu_229_p1(16 - 1 downto 0);
    grp_fu_325_p0 <= sext_ln125_1_fu_229_p1(16 - 1 downto 0);
    icmp_ln119_fu_172_p2 <= "1" when (i_fu_70 = add_ln119_1_cast_i_cast_reg_363) else "0";
    mul_ln125_1_fu_240_p0 <= sext_ln125_3_fu_237_p1(16 - 1 downto 0);
    mul_ln125_1_fu_240_p1 <= sext_ln125_2_reg_409_pp0_iter3_reg(16 - 1 downto 0);
    mul_ln126_fu_249_p0 <= sext_ln125_3_fu_237_p1(16 - 1 downto 0);
    mul_ln126_fu_249_p1 <= sext_ln125_reg_397_pp0_iter3_reg(16 - 1 downto 0);
        sext_ln125_1_fu_229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(early_buf_re_q0),32));

        sext_ln125_2_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(early_buf_im_q1),32));

        sext_ln125_3_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sx_im_reg_415),32));

        sext_ln125_6_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_260_p4),32));

        sext_ln125_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(early_buf_re_q1),32));

        sext_ln126_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_fu_279_p4),32));

    trunc_ln119_fu_183_p1 <= i_fu_70(11 - 1 downto 0);
    trunc_ln7_fu_279_p4 <= grp_fu_325_p3(31 downto 5);
    trunc_ln_fu_260_p4 <= grp_fu_316_p3(32 downto 5);
    zext_ln122_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln121_fu_193_p2),64));
    zext_ln123_fu_215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln122_fu_210_p2),64));
end behav;
