Analysis & Synthesis report for eecs301_lab6
Thu Dec 15 15:48:04 2016
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated
 17. Source assignments for dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for Inferred Entity Instance: dualram:rlow|altsyncram:ram_rtl_0
 20. Parameter Settings for Inferred Entity Instance: dualram:rhigh|altsyncram:ram_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "dualram:rlow"
 23. Port Connectivity Checks: "dualram:rhigh"
 24. Port Connectivity Checks: "ram:control"
 25. Port Connectivity Checks: "detector:low"
 26. Port Connectivity Checks: "detector:high"
 27. Port Connectivity Checks: "pwmmod:comb_50"
 28. Port Connectivity Checks: "analog:dacout"
 29. Port Connectivity Checks: "convsign:convert"
 30. Port Connectivity Checks: "convunsign:conversion"
 31. Port Connectivity Checks: "digital:adcin"
 32. Port Connectivity Checks: "pll:clk9"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 15 15:48:04 2016       ;
; Quartus II 64-Bit Version       ; 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name                   ; eecs301_lab6                                ;
; Top-level Entity Name           ; eecs301_lab6                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 120                                         ;
; Total pins                      ; 175                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,288                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; eecs301_lab6       ; eecs301_lab6       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; eecs301_lab6.v                   ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/eecs301_lab6.v                           ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; C:/rxr353snt21/eecs301_lab6/pll.v                                    ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/pll/pll_0002.v                           ; pll     ;
; V/dualram.v                      ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/dualram.v                              ;         ;
; V/lcd.v                          ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/lcd.v                                  ;         ;
; V/ram.v                          ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/ram.v                                  ;         ;
; V/pwmmod.v                       ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/pwmmod.v                               ;         ;
; V/analog.v                       ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/analog.v                               ;         ;
; V/digital.v                      ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/digital.v                              ;         ;
; V/convsign.v                     ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/convsign.v                             ;         ;
; V/convunsign.v                   ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/convunsign.v                           ;         ;
; V/vsync.v                        ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/vsync.v                                ;         ;
; V/hsync.v                        ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/hsync.v                                ;         ;
; V/slclk.v                        ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/slclk.v                                ;         ;
; V/peakdetect.v                   ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/peakdetect.v                           ;         ;
; V/pwm.v                          ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/pwm.v                                  ;         ;
; V/peakrst.v                      ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/peakrst.v                              ;         ;
; V/detector.v                     ; yes             ; User Verilog HDL File        ; C:/rxr353snt21/eecs301_lab6/V/detector.v                             ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_64i1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/rxr353snt21/eecs301_lab6/db/altsyncram_64i1.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------+
; Resource                                    ; Usage                                                             ;
+---------------------------------------------+-------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 80                                                                ;
;                                             ;                                                                   ;
; Combinational ALUT usage for logic          ; 140                                                               ;
;     -- 7 input functions                    ; 1                                                                 ;
;     -- 6 input functions                    ; 18                                                                ;
;     -- 5 input functions                    ; 19                                                                ;
;     -- 4 input functions                    ; 11                                                                ;
;     -- <=3 input functions                  ; 91                                                                ;
;                                             ;                                                                   ;
; Dedicated logic registers                   ; 120                                                               ;
;                                             ;                                                                   ;
; I/O pins                                    ; 175                                                               ;
; Total MLAB memory bits                      ; 0                                                                 ;
; Total block memory bits                     ; 12288                                                             ;
;                                             ;                                                                   ;
; Total DSP Blocks                            ; 0                                                                 ;
;                                             ;                                                                   ;
; Total PLLs                                  ; 1                                                                 ;
;     -- PLLs                                 ; 1                                                                 ;
;                                             ;                                                                   ;
; Maximum fan-out node                        ; pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 59                                                                ;
; Total fan-out                               ; 1275                                                              ;
; Average fan-out                             ; 1.80                                                              ;
+---------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+--------------+
; |eecs301_lab6                             ; 140 (1)           ; 120 (0)      ; 12288             ; 0          ; 175  ; 0            ; |eecs301_lab6                                                                   ; work         ;
;    |analog:dacout|                        ; 25 (25)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|analog:dacout                                                     ; work         ;
;    |digital:adcin|                        ; 22 (22)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|digital:adcin                                                     ; work         ;
;    |dualram:rhigh|                        ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab6|dualram:rhigh                                                     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab6|dualram:rhigh|altsyncram:ram_rtl_0                                ; work         ;
;          |altsyncram_64i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab6|dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated ; work         ;
;    |dualram:rlow|                         ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab6|dualram:rlow                                                      ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab6|dualram:rlow|altsyncram:ram_rtl_0                                 ; work         ;
;          |altsyncram_64i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144              ; 0          ; 0    ; 0            ; |eecs301_lab6|dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated  ; work         ;
;    |hsync:hgen|                           ; 29 (29)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|hsync:hgen                                                        ; work         ;
;    |lcd:display|                          ; 36 (36)           ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|lcd:display                                                       ; work         ;
;    |pll:clk9|                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|pll:clk9                                                          ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|pll:clk9|pll_0002:pll_inst                                        ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i                ; work         ;
;    |pwm:comb_51|                          ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|pwm:comb_51                                                       ; work         ;
;    |slclk:comb_45|                        ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|slclk:comb_45                                                     ; work         ;
;    |vsync:vgen|                           ; 23 (23)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab6|vsync:vgen                                                        ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 513          ; 12           ; 513          ; 12           ; 6156 ; None ;
; dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 513          ; 12           ; 513          ; 12           ; 6156 ; None ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |eecs301_lab6|pll:clk9 ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+------------------------------------------------+-----------------------------------------------------+
; Register name                                  ; Reason for Removal                                  ;
+------------------------------------------------+-----------------------------------------------------+
; lcd:display|blue[0,1]                          ; Stuck at GND due to stuck port data_in              ;
; lcd:display|green[0..3]                        ; Stuck at GND due to stuck port data_in              ;
; lcd:display|red[0,1]                           ; Stuck at GND due to stuck port data_in              ;
; ram:control|write[4,5]                         ; Stuck at GND due to stuck port clock_enable         ;
; ram:control|write[0..3]                        ; Stuck at VCC due to stuck port clock_enable         ;
; ram:control|write[7]                           ; Stuck at GND due to stuck port clock_enable         ;
; ram:control|write[8]                           ; Stuck at VCC due to stuck port clock_enable         ;
; ram:control|const[0,1]                         ; Stuck at GND due to stuck port clock_enable         ;
; pwmmod:comb_50|pwmmod[4..11]                   ; Stuck at GND due to stuck port clock                ;
; pwmmod:comb_50|cnt                             ; Stuck at GND due to stuck port clock                ;
; digital:adcin|shftin[0]                        ; Stuck at GND due to stuck port data_in              ;
; lcd:display|first[0..3]                        ; Stuck at VCC due to stuck port data_in              ;
; lcd:display|first[4,5,7]                       ; Stuck at GND due to stuck port data_in              ;
; lcd:display|first[8]                           ; Stuck at VCC due to stuck port data_in              ;
; dualram:rlow|addrwrite[0..3]                   ; Stuck at VCC due to stuck port data_in              ;
; dualram:rlow|addrwrite[4,5,7]                  ; Stuck at GND due to stuck port data_in              ;
; dualram:rlow|addrwrite[8]                      ; Stuck at VCC due to stuck port data_in              ;
; dualram:rhigh|addrwrite[0..3]                  ; Stuck at VCC due to stuck port data_in              ;
; dualram:rhigh|addrwrite[4,5,7]                 ; Stuck at GND due to stuck port data_in              ;
; dualram:rhigh|addrwrite[8]                     ; Stuck at VCC due to stuck port data_in              ;
; ram:control|write[6]                           ; Stuck at GND due to stuck port clock_enable         ;
; ram:control|en                                 ; Stuck at GND due to stuck port data_in              ;
; lcd:display|first[6]                           ; Stuck at GND due to stuck port data_in              ;
; dualram:rlow|addrwrite[6]                      ; Stuck at GND due to stuck port data_in              ;
; dualram:rhigh|addrwrite[6]                     ; Stuck at GND due to stuck port data_in              ;
; detector:low|peakdetect:detect|tmp[9..11]      ; Lost fanout                                         ;
; detector:low|peakdetect:detect|tmp[0..8]       ; Stuck at GND due to stuck port data_in              ;
; detector:low|peakdetect:detect|peak[0..8]      ; Stuck at GND due to stuck port data_in              ;
; detector:low|peakrst:peakreset|rst             ; Lost fanout                                         ;
; digital:adcin|rtmp[0]                          ; Stuck at GND due to stuck port data_in              ;
; dualram:rhigh|addrread[0]                      ; Merged with dualram:rlow|addrread[0]                ;
; dualram:rhigh|addrread[1]                      ; Merged with dualram:rlow|addrread[1]                ;
; dualram:rhigh|addrread[2]                      ; Merged with dualram:rlow|addrread[2]                ;
; dualram:rhigh|addrread[3]                      ; Merged with dualram:rlow|addrread[3]                ;
; dualram:rhigh|addrread[4]                      ; Merged with dualram:rlow|addrread[4]                ;
; dualram:rhigh|addrread[5]                      ; Merged with dualram:rlow|addrread[5]                ;
; dualram:rhigh|addrread[6]                      ; Merged with dualram:rlow|addrread[6]                ;
; dualram:rhigh|addrread[7]                      ; Merged with dualram:rlow|addrread[7]                ;
; dualram:rhigh|addrread[8]                      ; Merged with dualram:rlow|addrread[8]                ;
; detector:high|peakdetect:detect|tmp[0,1,3..11] ; Merged with detector:high|peakdetect:detect|tmp[2]  ;
; detector:high|peakdetect:detect|peak[1..8]     ; Merged with detector:high|peakdetect:detect|peak[0] ;
; detector:low|peakrst:peakreset|cnt[0..11]      ; Lost fanout                                         ;
; detector:high|peakdetect:detect|tmp[2]         ; Lost fanout                                         ;
; detector:high|peakrst:peakreset|cnt[0..11]     ; Lost fanout                                         ;
; detector:high|peakrst:peakreset|rst            ; Lost fanout                                         ;
; analog:dacout|out[0]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[0]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[1]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[1]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[2]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[2]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[3]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[3]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[4]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[4]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[5]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[5]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[6]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[6]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[7]                           ; Stuck at GND due to stuck port data_in              ;
; digital:adcin|shftout[7]                       ; Stuck at GND due to stuck port data_in              ;
; analog:dacout|out[8..18]                       ; Stuck at GND due to stuck port data_in              ;
; pwm:comb_51|cnt[1]                             ; Merged with digital:adcin|cnt[1]                    ;
; pwm:comb_51|cnt[0]                             ; Merged with digital:adcin|cnt[0]                    ;
; pwm:comb_51|cnt[2]                             ; Merged with digital:adcin|cnt[2]                    ;
; pwm:comb_51|cnt[3]                             ; Merged with digital:adcin|cnt[3]                    ;
; pwm:comb_51|cnt[4]                             ; Merged with digital:adcin|cnt[4]                    ;
; pwm:comb_51|cnt[5]                             ; Merged with digital:adcin|cnt[5]                    ;
; pwm:comb_51|cnt[6]                             ; Merged with digital:adcin|cnt[6]                    ;
; pwm:comb_51|cnt[7]                             ; Merged with digital:adcin|cnt[7]                    ;
; Total Number of Removed Registers = 169        ;                                                     ;
+------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+---------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal             ; Registers Removed due to This Register                                                  ;
+---------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; digital:adcin|shftin[0]               ; Stuck at GND                   ; digital:adcin|rtmp[0], detector:high|peakrst:peakreset|rst, analog:dacout|out[8],       ;
;                                       ; due to stuck port data_in      ; analog:dacout|out[9], analog:dacout|out[10], analog:dacout|out[11],                     ;
;                                       ;                                ; analog:dacout|out[12], analog:dacout|out[13], analog:dacout|out[14],                    ;
;                                       ;                                ; analog:dacout|out[15], analog:dacout|out[16], analog:dacout|out[17],                    ;
;                                       ;                                ; analog:dacout|out[18]                                                                   ;
; detector:low|peakdetect:detect|tmp[2] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[2], detector:low|peakrst:peakreset|rst,             ;
;                                       ; due to stuck port data_in      ; detector:low|peakrst:peakreset|cnt[11], detector:low|peakrst:peakreset|cnt[10],         ;
;                                       ;                                ; detector:low|peakrst:peakreset|cnt[9], detector:low|peakrst:peakreset|cnt[8],           ;
;                                       ;                                ; detector:low|peakrst:peakreset|cnt[7], detector:low|peakrst:peakreset|cnt[6],           ;
;                                       ;                                ; detector:low|peakrst:peakreset|cnt[5], detector:low|peakrst:peakreset|cnt[4],           ;
;                                       ;                                ; detector:low|peakrst:peakreset|cnt[3]                                                   ;
; analog:dacout|out[0]                  ; Stuck at GND                   ; analog:dacout|out[1], analog:dacout|out[2], analog:dacout|out[3], analog:dacout|out[4], ;
;                                       ; due to stuck port data_in      ; analog:dacout|out[5], analog:dacout|out[6], analog:dacout|out[7]                        ;
; digital:adcin|shftout[0]              ; Stuck at GND                   ; digital:adcin|shftout[1], digital:adcin|shftout[2], digital:adcin|shftout[3],           ;
;                                       ; due to stuck port data_in      ; digital:adcin|shftout[4], digital:adcin|shftout[5], digital:adcin|shftout[6],           ;
;                                       ;                                ; digital:adcin|shftout[7]                                                                ;
; ram:control|write[5]                  ; Stuck at GND                   ; lcd:display|first[5], dualram:rlow|addrwrite[5], dualram:rhigh|addrwrite[5]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[4]                  ; Stuck at GND                   ; lcd:display|first[4], dualram:rlow|addrwrite[4], dualram:rhigh|addrwrite[4]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[3]                  ; Stuck at VCC                   ; lcd:display|first[3], dualram:rlow|addrwrite[3], dualram:rhigh|addrwrite[3]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[2]                  ; Stuck at VCC                   ; lcd:display|first[2], dualram:rlow|addrwrite[2], dualram:rhigh|addrwrite[2]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[1]                  ; Stuck at VCC                   ; lcd:display|first[1], dualram:rlow|addrwrite[1], dualram:rhigh|addrwrite[1]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[0]                  ; Stuck at VCC                   ; lcd:display|first[0], dualram:rlow|addrwrite[0], dualram:rhigh|addrwrite[0]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[7]                  ; Stuck at GND                   ; lcd:display|first[7], dualram:rlow|addrwrite[7], dualram:rhigh|addrwrite[7]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[8]                  ; Stuck at VCC                   ; lcd:display|first[8], dualram:rlow|addrwrite[8], dualram:rhigh|addrwrite[8]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; ram:control|write[6]                  ; Stuck at GND                   ; lcd:display|first[6], dualram:rlow|addrwrite[6], dualram:rhigh|addrwrite[6]             ;
;                                       ; due to stuck port clock_enable ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[1] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[1]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[0] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[0]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[3] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[3]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[4] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[4]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[5] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[5]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[6] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[6]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[7] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[7]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
; detector:low|peakdetect:detect|tmp[8] ; Stuck at GND                   ; detector:low|peakdetect:detect|peak[8]                                                  ;
;                                       ; due to stuck port data_in      ;                                                                                         ;
+---------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 120   ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 22    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; analog:dacout|tmp                      ; 2       ;
; digital:adcin|cstmp                    ; 1       ;
; hsync:hgen|htmp                        ; 22      ;
; vsync:vgen|vtmp                        ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+-----------------------------------------+-------------------------+------+
; Register Name                           ; Megafunction            ; Type ;
+-----------------------------------------+-------------------------+------+
; dualram:rlow|addrread[0..8]             ; dualram:rhigh|ram_rtl_0 ; RAM  ;
; detector:high|peakdetect:detect|peak[0] ; dualram:rhigh|ram_rtl_0 ; RAM  ;
+-----------------------------------------+-------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |eecs301_lab6|digital:adcin|shftout[14] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eecs301_lab6|analog:dacout|out[25]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |eecs301_lab6|analog:dacout|out[31]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |eecs301_lab6|lcd:display|red[6]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |eecs301_lab6|lcd:display|blue[7]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |eecs301_lab6|lcd:display|green[6]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                  ;
; operation_mode                       ; direct                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 9.000000 MHz           ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dualram:rlow|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 12                   ; Untyped                ;
; WIDTHAD_A                          ; 10                   ; Untyped                ;
; NUMWORDS_A                         ; 513                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 12                   ; Untyped                ;
; WIDTHAD_B                          ; 10                   ; Untyped                ;
; NUMWORDS_B                         ; 513                  ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_64i1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dualram:rhigh|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 12                   ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 513                  ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 12                   ; Untyped                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                 ;
; NUMWORDS_B                         ; 513                  ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_64i1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 2                                  ;
; Entity Instance                           ; dualram:rlow|altsyncram:ram_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 12                                 ;
;     -- NUMWORDS_A                         ; 513                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 12                                 ;
;     -- NUMWORDS_B                         ; 513                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
; Entity Instance                           ; dualram:rhigh|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 12                                 ;
;     -- NUMWORDS_A                         ; 513                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 12                                 ;
;     -- NUMWORDS_B                         ; 513                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dualram:rlow"                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "data[11..9]" will be connected to GND. ;
; writeout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dualram:rhigh"                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data     ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "data[11..9]" will be connected to GND. ;
; writeout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:control"                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pxl  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "pxl[9..1]" will be connected to GND. ;
; line ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "line[8..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "detector:low"                                                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "data[11..1]" will be connected to GND. ;
; peak ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (9 bits) it drives; bit(s) "peak[11..9]" have no fanouts                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "detector:high"                                                                                                                                 ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "data[11..1]" will be connected to GND. ;
; peak ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (9 bits) it drives; bit(s) "peak[11..9]" have no fanouts                      ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwmmod:comb_50"                                                                                                                                 ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                         ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; cycle ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "cycle[11..1]" will be connected to GND. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "analog:dacout"                                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "din[11..1]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "convsign:convert"                                                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "in[11..1]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[11..1]" have no fanouts                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "convunsign:conversion"                                                                                                                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "in[11..1]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[11..1]" have no fanouts                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digital:adcin"                                                                                                            ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; res   ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "res[11..1]" have no fanouts ;
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:clk9"                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 120                         ;
;     ENA               ; 22                          ;
;     SCLR              ; 54                          ;
;     plain             ; 44                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 140                         ;
;     arith             ; 54                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 53                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 85                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 19                          ;
;         6 data inputs ; 18                          ;
; boundary_port         ; 175                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Thu Dec 15 15:47:51 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab6 -c eecs301_lab6
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file eecs301_lab6.v
    Info (12023): Found entity 1: eecs301_lab6
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file v/dualram.v
    Info (12023): Found entity 1: dualram
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd.v
    Info (12023): Found entity 1: lcd
Warning (10463): Verilog HDL Declaration warning at ram.v(13): "const" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file v/ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file v/pwmmod.v
    Info (12023): Found entity 1: pwmmod
Warning (10463): Verilog HDL Declaration warning at analog.v(14): "new" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file v/analog.v
    Info (12023): Found entity 1: analog
Info (12021): Found 1 design units, including 1 entities, in source file v/digital.v
    Info (12023): Found entity 1: digital
Info (12021): Found 1 design units, including 1 entities, in source file v/convsign.v
    Info (12023): Found entity 1: convsign
Info (12021): Found 1 design units, including 1 entities, in source file v/convunsign.v
    Info (12023): Found entity 1: convunsign
Info (12021): Found 1 design units, including 1 entities, in source file v/vsync.v
    Info (12023): Found entity 1: vsync
Info (12021): Found 1 design units, including 1 entities, in source file v/hsync.v
    Info (12023): Found entity 1: hsync
Info (12021): Found 1 design units, including 1 entities, in source file v/slclk.v
    Info (12023): Found entity 1: slclk
Info (12021): Found 1 design units, including 1 entities, in source file v/peakdetect.v
    Info (12023): Found entity 1: peakdetect
Info (12021): Found 1 design units, including 1 entities, in source file v/pwm.v
    Info (12023): Found entity 1: pwm
Info (12021): Found 1 design units, including 1 entities, in source file v/peakrst.v
    Info (12023): Found entity 1: peakrst
Info (12021): Found 1 design units, including 1 entities, in source file v/detector.v
    Info (12023): Found entity 1: detector
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: fir
Info (12021): Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir)
Info (12021): Found 2 design units, including 1 entities, in source file fir/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay
    Info (12023): Found entity 1: dspba_delay
Info (12021): Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir)
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body
Info (12021): Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir
Info (12021): Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl.vhd
    Info (12022): Found design unit 1: fir_0002_rtl-normal
    Info (12023): Found entity 1: fir_0002_rtl
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd
    Info (12022): Found design unit 1: fir_0002_ast-struct
    Info (12023): Found entity 1: fir_0002_ast
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd
    Info (12022): Found design unit 1: fir_0002-syn
    Info (12023): Found entity 1: fir_0002
Warning (10236): Verilog HDL Implicit Net warning at eecs301_lab6.v(81): created implicit net for "out_7928"
Warning (10236): Verilog HDL Implicit Net warning at eecs301_lab6.v(142): created implicit net for "lvalid"
Warning (10236): Verilog HDL Implicit Net warning at eecs301_lab6.v(184): created implicit net for "cnt_px"
Warning (10236): Verilog HDL Implicit Net warning at eecs301_lab6.v(185): created implicit net for "cnt_line"
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab6.v(104): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab6.v(145): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at eecs301_lab6.v(151): instance has no name
Info (12127): Elaborating entity "eecs301_lab6" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab6.v(81): object "out_7928" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab6.v(60): object "ena" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab6.v(60): object "enb" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab6.v(70): object "ldata" assigned a value but never read
Warning (10034): Output port "HEX0" at eecs301_lab6.v(20) has no driver
Warning (10034): Output port "HEX1" at eecs301_lab6.v(21) has no driver
Warning (10034): Output port "HEX2" at eecs301_lab6.v(22) has no driver
Warning (10034): Output port "HEX3" at eecs301_lab6.v(23) has no driver
Warning (10034): Output port "HEX4" at eecs301_lab6.v(24) has no driver
Warning (10034): Output port "HEX5" at eecs301_lab6.v(25) has no driver
Warning (10034): Output port "LEDR" at eecs301_lab6.v(31) has no driver
Warning (10034): Output port "VGA_B" at eecs301_lab6.v(37) has no driver
Warning (10034): Output port "VGA_G" at eecs301_lab6.v(40) has no driver
Warning (10034): Output port "VGA_R" at eecs301_lab6.v(42) has no driver
Warning (10034): Output port "ADC_CONVST" at eecs301_lab6.v(8) has no driver
Warning (10034): Output port "ADC_DIN" at eecs301_lab6.v(9) has no driver
Warning (10034): Output port "ADC_SCLK" at eecs301_lab6.v(11) has no driver
Warning (10034): Output port "VGA_BLANK_N" at eecs301_lab6.v(38) has no driver
Warning (10034): Output port "VGA_CLK" at eecs301_lab6.v(39) has no driver
Warning (10034): Output port "VGA_HS" at eecs301_lab6.v(41) has no driver
Warning (10034): Output port "VGA_SYNC_N" at eecs301_lab6.v(43) has no driver
Warning (10034): Output port "VGA_VS" at eecs301_lab6.v(44) has no driver
Info (12128): Elaborating entity "slclk" for hierarchy "slclk:comb_45"
Warning (10230): Verilog HDL assignment warning at slclk.v(19): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "pll" for hierarchy "pll:clk9"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:clk9|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "9.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "digital" for hierarchy "digital:adcin"
Warning (10230): Verilog HDL assignment warning at digital.v(65): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "convunsign" for hierarchy "convunsign:conversion"
Info (12128): Elaborating entity "convsign" for hierarchy "convsign:convert"
Info (12128): Elaborating entity "analog" for hierarchy "analog:dacout"
Warning (10230): Verilog HDL assignment warning at analog.v(50): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "pwmmod" for hierarchy "pwmmod:comb_50"
Warning (10230): Verilog HDL assignment warning at pwmmod.v(18): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:comb_51"
Warning (10230): Verilog HDL assignment warning at pwm.v(22): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "vsync" for hierarchy "vsync:vgen"
Warning (10230): Verilog HDL assignment warning at vsync.v(44): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "hsync" for hierarchy "hsync:hgen"
Warning (10230): Verilog HDL assignment warning at hsync.v(48): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "detector" for hierarchy "detector:high"
Info (12128): Elaborating entity "peakrst" for hierarchy "detector:high|peakrst:peakreset"
Warning (10230): Verilog HDL assignment warning at peakrst.v(19): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "peakdetect" for hierarchy "detector:high|peakdetect:detect"
Info (12128): Elaborating entity "ram" for hierarchy "ram:control"
Warning (10230): Verilog HDL assignment warning at ram.v(26): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at ram.v(32): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "dualram" for hierarchy "dualram:rhigh"
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:display"
Warning (10230): Verilog HDL assignment warning at lcd.v(74): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at lcd.v(76): truncated value with size 10 to match size of target (9)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vlow" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vlow" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vlow" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vlow" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vlow" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vlow" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vlow" is missing source, defaulting to GND
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dualram:rlow|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 513
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 513
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dualram:rhigh|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 513
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 513
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "dualram:rlow|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "dualram:rlow|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "513"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "513"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_64i1.tdf
    Info (12023): Found entity 1: altsyncram_64i1
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[11]" is fed by GND
    Warning (13033): The pin "GPIO_0[12]" is fed by VCC
    Warning (13033): The pin "GPIO_1[1]" is fed by GND
    Warning (13033): The pin "GPIO_1[3]" is fed by GND
    Warning (13033): The pin "GPIO_1[10]" is fed by GND
    Warning (13033): The pin "GPIO_1[11]" is fed by GND
    Warning (13033): The pin "GPIO_1[12]" is fed by GND
    Warning (13033): The pin "GPIO_1[13]" is fed by GND
    Warning (13033): The pin "GPIO_1[20]" is fed by GND
    Warning (13033): The pin "GPIO_1[21]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[1]~synth"
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
    Warning (13010): Node "GPIO_0[13]~synth"
    Warning (13010): Node "GPIO_0[14]~synth"
    Warning (13010): Node "GPIO_0[17]~synth"
    Warning (13010): Node "GPIO_1[4]~synth"
    Warning (13010): Node "GPIO_1[5]~synth"
    Warning (13010): Node "GPIO_1[6]~synth"
    Warning (13010): Node "GPIO_1[7]~synth"
    Warning (13010): Node "GPIO_1[8]~synth"
    Warning (13010): Node "GPIO_1[9]~synth"
    Warning (13010): Node "GPIO_1[14]~synth"
    Warning (13010): Node "GPIO_1[15]~synth"
    Warning (13010): Node "GPIO_1[17]~synth"
    Warning (13010): Node "GPIO_1[19]~synth"
    Warning (13010): Node "GPIO_1[22]~synth"
    Warning (13010): Node "GPIO_1[23]~synth"
    Warning (13010): Node "GPIO_1[24]~synth"
    Warning (13010): Node "GPIO_1[25]~synth"
    Warning (13010): Node "GPIO_1[26]~synth"
    Warning (13010): Node "GPIO_1[27]~synth"
    Warning (13010): Node "GPIO_1[28]~synth"
    Warning (13010): Node "GPIO_1[29]~synth"
    Warning (13010): Node "GPIO_1[30]~synth"
    Warning (13010): Node "GPIO_1[31]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ALTSYNCRAM"
Warning (20013): Ignored assignments for entity "fir" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity fir -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity fir -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity fir -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored
Warning (20013): Ignored assignments for entity "fir_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_0002 -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fir_0002 -qip fir.qip -library fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_0002 -qip fir.qip -library fir was ignored
Info (144001): Generated suppressed messages file C:/rxr353snt21/eecs301_lab6/eecs301_lab6.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:clk9|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rhigh|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "dualram:rlow|altsyncram:ram_rtl_0|altsyncram_64i1:auto_generated|ram_block1a11" has a port clk0 that is stuck at GND
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 348 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 148 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 305 warnings
    Info: Peak virtual memory: 774 megabytes
    Info: Processing ended: Thu Dec 15 15:48:04 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/rxr353snt21/eecs301_lab6/eecs301_lab6.map.smsg.


