Reading netlist file: "/home/iordana/Documents/GitHub/RiscY/RISCY/impl/gwsynthesis/RISCY.vg"
Parsing netlist file "/home/iordana/Documents/GitHub/RiscY/RISCY/impl/gwsynthesis/RISCY.vg" completed
Processing netlist completed
Reading constraint file: "/home/iordana/Documents/GitHub/RiscY/RISCY/src/tangnano9k.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk' was determined to be a clock but was not created.
