--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/giorgio/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Moltiplicatore_NperNbit_Robertson.twx
Moltiplicatore_NperNbit_Robertson.ncd -o Moltiplicatore_NperNbit_Robertson.twr
Moltiplicatore_NperNbit_Robertson.pcf

Design file:              Moltiplicatore_NperNbit_Robertson.ncd
Physical constraint file: Moltiplicatore_NperNbit_Robertson.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
op1<0>      |    0.304(R)|    0.847(R)|clock_BUFGP       |   0.000|
op1<1>      |    0.057(R)|    1.045(R)|clock_BUFGP       |   0.000|
op1<2>      |    0.128(R)|    0.989(R)|clock_BUFGP       |   0.000|
op1<3>      |    0.141(R)|    0.979(R)|clock_BUFGP       |   0.000|
op1<4>      |    0.486(R)|    0.703(R)|clock_BUFGP       |   0.000|
op1<5>      |    0.129(R)|    0.988(R)|clock_BUFGP       |   0.000|
op1<6>      |    0.243(R)|    0.897(R)|clock_BUFGP       |   0.000|
op1<7>      |    1.373(R)|    0.879(R)|clock_BUFGP       |   0.000|
op2<0>      |    0.327(R)|    0.830(R)|clock_BUFGP       |   0.000|
op2<1>      |    0.355(R)|    0.807(R)|clock_BUFGP       |   0.000|
op2<2>      |   -0.105(R)|    1.178(R)|clock_BUFGP       |   0.000|
op2<3>      |    0.377(R)|    0.793(R)|clock_BUFGP       |   0.000|
op2<4>      |    0.203(R)|    0.931(R)|clock_BUFGP       |   0.000|
op2<5>      |   -0.164(R)|    1.225(R)|clock_BUFGP       |   0.000|
op2<6>      |    0.204(R)|    0.930(R)|clock_BUFGP       |   0.000|
op2<7>      |   -0.108(R)|    1.180(R)|clock_BUFGP       |   0.000|
start       |    0.731(R)|    0.534(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
risultato<0> |    7.233(R)|clock_BUFGP       |   0.000|
risultato<1> |    7.126(R)|clock_BUFGP       |   0.000|
risultato<2> |    7.451(R)|clock_BUFGP       |   0.000|
risultato<3> |    7.942(R)|clock_BUFGP       |   0.000|
risultato<4> |    7.446(R)|clock_BUFGP       |   0.000|
risultato<5> |    7.464(R)|clock_BUFGP       |   0.000|
risultato<6> |    7.192(R)|clock_BUFGP       |   0.000|
risultato<7> |    7.350(R)|clock_BUFGP       |   0.000|
risultato<8> |    7.267(R)|clock_BUFGP       |   0.000|
risultato<9> |    6.937(R)|clock_BUFGP       |   0.000|
risultato<10>|    6.711(R)|clock_BUFGP       |   0.000|
risultato<11>|    7.262(R)|clock_BUFGP       |   0.000|
risultato<12>|    7.682(R)|clock_BUFGP       |   0.000|
risultato<13>|    7.217(R)|clock_BUFGP       |   0.000|
risultato<14>|    7.193(R)|clock_BUFGP       |   0.000|
risultato<15>|    7.173(R)|clock_BUFGP       |   0.000|
stop         |    7.756(R)|clock_BUFGP       |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.069|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar  8 22:39:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



