// Seed: 734770629
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    output tri id_3,
    input wor id_4,
    output uwire id_5,
    output uwire id_6,
    input wand id_7,
    input tri id_8
);
  assign id_5 = 1'd0 ? 1'd0 : id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0
    , id_6,
    input uwire id_1,
    input wand id_2,
    output tri0 id_3,
    input supply1 id_4
);
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2
  );
endmodule
