// Seed: 397507443
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_2.id_8 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd70
) (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output wire id_3,
    output supply1 _id_4,
    input wor id_5,
    input tri0 id_6
);
  logic [id_4 : 1] id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5,
    output tri1 id_6
);
  logic id_8 = -1'b0;
  or primCall (id_5, id_0, id_2, id_4, id_8, id_3, id_1);
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
