Synopsys Lattice Technology Mapper, Version maplat201209latp1, Build 002R, Built Dec 20 2012 02:21:53
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\timestampcounter.vhd":67:4:67:5|Found counter in view:work.USBAER_top_level(structural) inst uTimestampCounter.CountxDP[14:0]
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[117] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[116] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[115] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[114] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[113] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[112] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[15] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[14] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[13] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[12] of view:PrimLib.latr(prim) in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\earlypakettimer.vhd":57:4:57:5|Found counter in view:work.earlyPaketTimer(behavioral) inst CountxDP[20:0]
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\eventcounter.vhd":63:4:63:5|Found counter in view:work.eventCounter(behavioral) inst CountxDP[8:0]
Encoding state machine StatexDP[0:5] (netlist:statemachine)
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@W: MO197 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\synchronizerstatemachine.vhd":174:6:174:23|FSM register StatexDP[1] removed due to constant propagation
@W: MO197 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\synchronizerstatemachine.vhd":197:6:197:28|FSM register StatexDP[0] removed due to constant propagation
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst CounterxDP[13:0]
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst DividerxDP[6:0]
Encoding state machine StatexDP[0:3] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StatexDP[0:10] (netlist:statemachine)
original code -> new code
   00000000001 -> 00000000001
   00000000010 -> 00000000010
   00000000100 -> 00000000100
   00000001000 -> 00000001000
   00000010000 -> 00000010000
   00000100000 -> 00000100000
   00001000000 -> 00001000000
   00010000000 -> 00010000000
   00100000000 -> 00100000000
   01000000000 -> 01000000000
   10000000000 -> 10000000000
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\monitorstatemachine.vhd":262:4:262:5|Found updn counter in view:work.monitorStateMachine(behavioral) inst TimestampOverflowxDP[15:0] 
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\monitorstatemachine.vhd":262:4:262:5|Found counter in view:work.monitorStateMachine(behavioral) inst CountxDP[7:0]
Encoding state machine StatexDP[0:3] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StatexDP[0:2] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\cdvsresetstatemachine.vhd":107:4:107:5|Found counter in view:work.cDVSResetStateMachine(behavioral) inst CountxDP[18:0]
Encoding state machine StateRowxDP[0:11] (netlist:statemachine)
original code -> new code
   0000000000001 -> 000000000001
   0000000000010 -> 000000000010
   0000000001000 -> 000000000100
   0000000010000 -> 000000001000
   0000000100000 -> 000000010000
   0000001000000 -> 000000100000
   0000010000000 -> 000001000000
   0000100000000 -> 000010000000
   0001000000000 -> 000100000000
   0010000000000 -> 001000000000
   0100000000000 -> 010000000000
   1000000000000 -> 100000000000
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\adcstatemachineabc.vhd":446:4:446:5|Found counter in view:work.ADCStateMachineABC(behavioral) inst DividerColxDP[32:0]
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\adcstatemachineabc.vhd":446:4:446:5|Found counter in view:work.ADCStateMachineABC(behavioral) inst CountRowxDP[4:0]
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\adcstatemachineabc.vhd":446:4:446:5|Found counter in view:work.ADCStateMachineABC(behavioral) inst DividerRowxDP[16:0]
@N:"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\adcstatemachineabc.vhd":446:4:446:5|Found counter in view:work.ADCStateMachineABC(behavioral) inst CountColxDP[17:0]
@N: MF179 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\adcstatemachineabc.vhd":239:44:239:82|Found 18 bit by 18 bit '==' comparator, 'p_col\.un6_countcolxdp'
@N: MF179 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\adcstatemachineabc.vhd":239:14:239:39|Found 18 bit by 18 bit '==' comparator, 'p_col\.un1_countcolxdp'
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[7] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[6] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[5] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[4] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[3] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[2] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[1] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[0] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[11] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[10] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[9] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\shiftregister.vhd":52:4:52:5|Removing sequential instance shiftRegister_1.DataOutxDO[8] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 149MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.25ns		 387 /       394
------------------------------------------------------------

@N: FX271 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\monitorstatemachine.vhd":173:6:173:29|Instance "monitorStateMachine_1.StatexDP[6]" with 20 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\monitorstatemachine.vhd":160:6:160:23|Instance "monitorStateMachine_1.StatexDP[7]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\timestampcounter.vhd":67:4:67:5|Instance "uTimestampCounter.CountxDP[14]" with 4 loads replicated 1 times to improve timing 
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.77ns		 404 /       397
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -2.77ns		 408 /       397
   2		0h:00m:03s		    -2.77ns		 408 /       397
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 149MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MT453 |clock period is too long for clock USBAER_top_level|PC1xSIO, changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock ADCStateMachineABC|StateColxDP_derived_clock[17], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock ADCStateMachineABC|StateColxDP_derived_clock[9], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock ADCStateMachineABC|StateRowxDP_derived_clock[8], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 149MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 343 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 155 clock pin(s) of sequential element(s)
108 instances converted, 155 sequential instances remain driven by gated/generated clocks

=============================================================================== Non-Gated/Non-Generated Clocks ===============================================================================
Clock Tree ID                                                                                             Driving Element     Drive Element Type     Fanout     Sample Instance               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:"@|S:IfClockxCI@|E:ADCStateMachine_2.ClockxC@|F:@syn_sample_clock_path3==CKID0005@|M:ClockId0005"      IfClockxCI          port                   125        ADCStateMachine_2.ClockxC     
@K:"@|S:PC1xSIO@|E:shiftRegister_1.StatexD[119]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006"       PC1xSIO             port                   120        shiftRegister_1.StatexD[119]  
@K:"@|S:PC2xSIO@|E:shiftRegister_1.DataOutxDO[16]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007"     PC2xSIO             port                   98         shiftRegister_1.DataOutxDO[16]
==============================================================================================================================================================================================
========================================================================================================================================================================= Gated/Generated Clocks =========================================================================================================================================================================
Clock Tree ID                                                                                                                     Driving Element                       Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:"@|S:uClockGen.PLLCInst_0@|E:AERREQxSB@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001"                                     uClockGen.PLLCInst_0                  EHXPLLC                152        AERREQxSB                         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:"@|S:ADCStateMachine_2.StateRowxDP[8]@|E:ADCStateMachine_2.StartRowxSN@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002"     ADCStateMachine_2.StateRowxDP[8]      FD1P3DX                1          ADCStateMachine_2.StartRowxSN     Inferred clock from port                                                                                                      
@K:"@|S:ADCStateMachine_2.StateColxDP[9]@|E:ADCStateMachine_2.IsAxS@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003"          ADCStateMachine_2.StateColxDP[9]      FD1P3DX                1          ADCStateMachine_2.IsAxS           Inferred clock from port                                                                                                      
@K:"@|S:ADCStateMachine_2.StateColxDP[17]@|E:ADCStateMachine_2.NoBxS@|F:@syn_sample_clock_path2==CKID0004@|M:ClockId0004"         ADCStateMachine_2.StateColxDP[17]     FD1P3BX                1          ADCStateMachine_2.NoBxS           Inferred clock from port                                                                                                      
==========================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\Minhao\Documents\jaer\deviceFirmwarePCBLayout\LatticeMachXO\SeeBetter30\SeeBetter30\SeeBetter30_SeeBetter30.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 141MB peak: 149MB)

Writing EDIF Netlist and constraint files
G-2012.09L-1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 149MB)

@W: MT246 :"c:\users\minhao\documents\jaer\devicefirmwarepcblayout\latticemachxo\seebetter30\sourcecode\aerfifo.vhd":179:4:179:14|Blackbox FIFO8KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock USBAER_top_level|IfClockxCI with period 807.70ns. Please declare a user-defined clock on object "p:IfClockxCI"

@W: MT420 |Found inferred clock USBAER_top_level|PC1xSIO with period 1.48ns. Please declare a user-defined clock on object "p:PC1xSIO"

@W: MT420 |Found inferred clock USBAER_top_level|PC2xSIO with period 1000.00ns. Please declare a user-defined clock on object "p:PC2xSIO"

Found clock ADCStateMachineABC|StateRowxDP_derived_clock[8] with period 16154.09ns 
Found clock ADCStateMachineABC|StateColxDP_derived_clock[9] with period 16154.09ns 
Found clock ADCStateMachineABC|StateColxDP_derived_clock[17] with period 16154.09ns 
@W: MT420 |Found inferred clock clockgen|CLKOP_inferred_clock with period 7.85ns. Please declare a user-defined clock on object "n:uClockGen.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 25 15:16:03 2013
#


Top view:               USBAER_top_level
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.386

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                                     Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                                       Frequency     Frequency     Period        Period        Slack       Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachineABC|StateColxDP_derived_clock[9]      0.1 MHz       10.7 MHz      16154.086     93.380        803.035     derived      Autoconstr_clkgroup_1
ADCStateMachineABC|StateColxDP_derived_clock[17]     0.1 MHz       14.1 MHz      16154.086     70.710        804.169     derived      Autoconstr_clkgroup_1
ADCStateMachineABC|StateRowxDP_derived_clock[8]      0.1 MHz       30.7 MHz      16154.086     32.620        806.073     derived      Autoconstr_clkgroup_1
USBAER_top_level|IfClockxCI                          1.2 MHz       88.1 MHz      807.704       11.352        796.352     inferred     Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO                             676.5 MHz     575.0 MHz     1.478         1.739         -0.261      inferred     Autoconstr_clkgroup_3
USBAER_top_level|PC2xSIO                             1.0 MHz       NA            1000.000      NA            NA          inferred     Autoconstr_clkgroup_2
clockgen|CLKOP_inferred_clock                        127.3 MHz     108.2 MHz     7.854         9.239         -1.386      inferred     Autoconstr_clkgroup_0
System                                               1.0 MHz       1.0 MHz       1000.000      997.473       2.527       system       system_clkgroup      
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                             |    rise  to  rise       |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                          Ending                                           |  constraint  slack      |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            System                                           |  1000.000    1000.000   |  No paths    -      |  No paths    -      |  No paths    -    
System                                            clockgen|CLKOP_inferred_clock                    |  7.854       2.527      |  No paths    -      |  No paths    -      |  No paths    -    
System                                            USBAER_top_level|IfClockxCI                      |  807.704     804.755    |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock                     System                                           |  7.854       2.711      |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock                     clockgen|CLKOP_inferred_clock                    |  7.854       -1.386     |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock                     USBAER_top_level|IfClockxCI                      |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI                       System                                           |  807.704     804.830    |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI                       clockgen|CLKOP_inferred_clock                    |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI                       USBAER_top_level|IfClockxCI                      |  807.704     796.352    |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|PC2xSIO                          clockgen|CLKOP_inferred_clock                    |  No paths    -          |  No paths    -      |  No paths    -      |  Diff grp    -    
USBAER_top_level|PC2xSIO                          USBAER_top_level|IfClockxCI                      |  No paths    -          |  No paths    -      |  No paths    -      |  Diff grp    -    
USBAER_top_level|PC1xSIO                          USBAER_top_level|PC2xSIO                         |  No paths    -          |  No paths    -      |  Diff grp    -      |  No paths    -    
USBAER_top_level|PC1xSIO                          USBAER_top_level|PC1xSIO                         |  1.478       -0.261     |  No paths    -      |  No paths    -      |  No paths    -    
ADCStateMachineABC|StateColxDP_derived_clock[17]  clockgen|CLKOP_inferred_clock                    |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
ADCStateMachineABC|StateColxDP_derived_clock[17]  USBAER_top_level|IfClockxCI                      |  807.704     804.169    |  No paths    -      |  No paths    -      |  No paths    -    
ADCStateMachineABC|StateColxDP_derived_clock[9]   clockgen|CLKOP_inferred_clock                    |  Diff grp    -          |  No paths    -      |  No paths    -      |  No paths    -    
ADCStateMachineABC|StateColxDP_derived_clock[9]   USBAER_top_level|IfClockxCI                      |  807.704     803.035    |  No paths    -      |  No paths    -      |  No paths    -    
ADCStateMachineABC|StateColxDP_derived_clock[9]   ADCStateMachineABC|StateRowxDP_derived_clock[8]  |  16154.086   16151.231  |  No paths    -      |  No paths    -      |  No paths    -    
ADCStateMachineABC|StateRowxDP_derived_clock[8]   USBAER_top_level|IfClockxCI                      |  807.704     806.073    |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ADCStateMachineABC|StateColxDP_derived_clock[9]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                                 Arrival            
Instance                    Reference                                           Type       Pin     Net               Time        Slack  
                            Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.IsAxS     ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1S1D     Q       ADCdataxD[11]     1.720       803.035
========================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                      Required            
Instance                      Reference                                           Type        Pin     Net                   Time         Slack  
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
uADCRegister.StatexDP[12]     ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     D       StatexDP_ldmx[12]     806.701      803.035
uADCRegister.StatexDP[0]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[1]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[2]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[3]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[4]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[5]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[6]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[7]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
uADCRegister.StatexDP[8]      ADCStateMachineABC|StateColxDP_derived_clock[9]     FD1P3DX     SP      N_321_i               807.511      804.157
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.704
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         806.701

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 803.035

    Number of logic level(s):                2
    Starting point:                          ADCStateMachine_2.IsAxS / Q
    Ending point:                            uADCRegister.StatexDP[12] / D
    The start point is clocked by            ADCStateMachineABC|StateColxDP_derived_clock[9] [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
ADCStateMachine_2.IsAxS            FD1S1D       Q        Out     1.720     1.720       -         
ADCdataxD[11]                      Net          -        -       -         -           8         
uADCRegister.StatexDP_en[12]       ORCALUT4     C        In      0.000     1.720       -         
uADCRegister.StatexDP_en[12]       ORCALUT4     Z        Out     1.189     2.909       -         
StatexDP_en[12]                    Net          -        -       -         -           1         
uADCRegister.StatexDP_ldmx[12]     ORCALUT4     D        In      0.000     2.909       -         
uADCRegister.StatexDP_ldmx[12]     ORCALUT4     Z        Out     0.757     3.666       -         
StatexDP_ldmx[12]                  Net          -        -       -         -           1         
uADCRegister.StatexDP[12]          FD1P3DX      D        In      0.000     3.666       -         
=================================================================================================




====================================
Detailed Report for Clock: ADCStateMachineABC|StateColxDP_derived_clock[17]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                          Arrival            
Instance                    Reference                                            Type       Pin     Net       Time        Slack  
                            Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.NoBxS     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1S1D     Q       NoBxS     1.552       804.169
=================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                             Required            
Instance                     Reference                                            Type        Pin     Net         Time         Slack  
                             Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------
uADCRegister.StatexDP[0]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[1]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[2]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[3]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[4]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[5]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[6]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[7]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[8]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
uADCRegister.StatexDP[9]     ADCStateMachineABC|StateColxDP_derived_clock[17]     FD1P3DX     SP      N_321_i     807.511      804.169
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.704
    - Setup time:                            0.193
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         807.511

    - Propagation time:                      3.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 804.169

    Number of logic level(s):                2
    Starting point:                          ADCStateMachine_2.NoBxS / Q
    Ending point:                            uADCRegister.StatexDP[0] / SP
    The start point is clocked by            ADCStateMachineABC|StateColxDP_derived_clock[17] [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                               Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.NoBxS                            FD1S1D       Q        Out     1.552     1.552       -         
NoBxS                                              Net          -        -       -         -           3         
ADCStateMachine_2.p_col\.un23_nobxs                ORCALUT4     A        In      0.000     1.552       -         
ADCStateMachine_2.p_col\.un23_nobxs                ORCALUT4     Z        Out     1.453     3.005       -         
un23_nobxs                                         Net          -        -       -         -           4         
ADCStateMachine_2.RegisterWritexEO_i_0_RNIPE2H     ORCALUT4     C        In      0.000     3.005       -         
ADCStateMachine_2.RegisterWritexEO_i_0_RNIPE2H     ORCALUT4     Z        Out     0.337     3.342       -         
N_321_i                                            Net          -        -       -         -           12        
uADCRegister.StatexDP[0]                           FD1P3DX      SP       In      0.000     3.342       -         
=================================================================================================================




====================================
Detailed Report for Clock: ADCStateMachineABC|StateRowxDP_derived_clock[8]
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                               Arrival            
Instance                          Reference                                           Type       Pin     Net             Time        Slack  
                                  Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.StartRowxSN     ADCStateMachineABC|StateRowxDP_derived_clock[8]     FD1S1D     Q       StartRowxSN     1.348       806.073
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                Required            
Instance                          Reference                                           Type        Pin     Net             Time         Slack  
                                  Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.StartRowxSP     ADCStateMachineABC|StateRowxDP_derived_clock[8]     FD1P3DX     D       StartRowxSN     807.421      806.073
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.704
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         807.421

    - Propagation time:                      1.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 806.073

    Number of logic level(s):                0
    Starting point:                          ADCStateMachine_2.StartRowxSN / Q
    Ending point:                            ADCStateMachine_2.StartRowxSP / D
    The start point is clocked by            ADCStateMachineABC|StateRowxDP_derived_clock[8] [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ADCStateMachine_2.StartRowxSN     FD1S1D      Q        Out     1.348     1.348       -         
StartRowxSN                       Net         -        -       -         -           1         
ADCStateMachine_2.StartRowxSP     FD1P3DX     D        In      0.000     1.348       -         
===============================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|IfClockxCI
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                  Arrival            
Instance                                Reference                       Type        Pin     Net                   Time        Slack  
                                        Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.DividerColxDP[0]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[0]      1.672       796.352
ADCStateMachine_2.DividerColxDP[1]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[1]      1.672       796.352
ADCStateMachine_2.DividerColxDP[2]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[2]      1.672       796.480
ADCStateMachine_2.DividerColxDP[3]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[3]      1.672       796.480
ADCStateMachine_2.DividerColxDP[4]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[4]      1.672       796.608
ADCStateMachine_2.DividerColxDP[5]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[5]      1.672       796.608
ADCStateMachine_2.DividerColxDP[6]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[6]      1.672       796.736
ADCStateMachine_2.DividerColxDP[7]      USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[7]      1.672       796.736
ADCStateMachine_2.DividerColxDP[17]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[17]     1.696       796.860
ADCStateMachine_2.DividerColxDP[18]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       DividerColxDP[18]     1.696       796.860
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                    Required            
Instance                               Reference                       Type        Pin     Net                     Time         Slack  
                                       Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.DividerColxDP[0]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[0]     806.701      796.831
ADCStateMachine_2.DividerColxDP[1]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[1]     806.701      796.831
ADCStateMachine_2.DividerColxDP[2]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[2]     806.701      796.831
ADCStateMachine_2.DividerColxDP[3]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[3]     806.701      796.831
ADCStateMachine_2.DividerColxDP[4]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[4]     806.701      796.831
ADCStateMachine_2.DividerColxDP[5]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[5]     806.701      796.831
ADCStateMachine_2.DividerColxDP[6]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[6]     806.701      796.831
ADCStateMachine_2.DividerColxDP[7]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[7]     806.701      796.831
ADCStateMachine_2.DividerColxDP[8]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[8]     806.701      796.831
ADCStateMachine_2.DividerColxDP[9]     USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[9]     806.701      796.831
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.704
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         806.701

    - Propagation time:                      10.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 796.352

    Number of logic level(s):                17
    Starting point:                          ADCStateMachine_2.DividerColxDP[0] / Q
    Ending point:                            ADCStateMachine_2.StateColxDP[4] / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                                                       Type         Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_2.DividerColxDP[0]                         FD1P3DX      Q         Out     1.672     1.672       -         
DividerColxDP[0]                                           Net          -         -       -         -           6         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[0]      CCU2         B0        In      0.000     1.672       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[0]      CCU2         COUT1     Out     1.761     3.433       -         
un1_DividerColxDP_0_cry[1]                                 Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[2]      CCU2         CIN       In      0.000     3.433       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[2]      CCU2         COUT1     Out     0.128     3.561       -         
un1_DividerColxDP_0_cry[3]                                 Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[4]      CCU2         CIN       In      0.000     3.561       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[4]      CCU2         COUT1     Out     0.128     3.689       -         
un1_DividerColxDP_0_cry[5]                                 Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[6]      CCU2         CIN       In      0.000     3.689       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[6]      CCU2         COUT1     Out     0.128     3.817       -         
un1_DividerColxDP_0_cry[7]                                 Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[8]      CCU2         CIN       In      0.000     3.817       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[8]      CCU2         COUT1     Out     0.128     3.945       -         
un1_DividerColxDP_0_cry[9]                                 Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[10]     CCU2         CIN       In      0.000     3.945       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[10]     CCU2         COUT1     Out     0.128     4.073       -         
un1_DividerColxDP_0_cry[11]                                Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[12]     CCU2         CIN       In      0.000     4.073       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[12]     CCU2         COUT1     Out     0.128     4.201       -         
un1_DividerColxDP_0_cry[13]                                Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[14]     CCU2         CIN       In      0.000     4.201       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[14]     CCU2         COUT1     Out     0.128     4.329       -         
un1_DividerColxDP_0_cry[15]                                Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[16]     CCU2         CIN       In      0.000     4.329       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[16]     CCU2         COUT1     Out     0.128     4.457       -         
un1_DividerColxDP_0_cry[17]                                Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[19]     CCU2         CIN       In      0.000     4.457       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[19]     CCU2         COUT1     Out     0.128     4.585       -         
un1_DividerColxDP_0_cry[21]                                Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[23]     CCU2         CIN       In      0.000     4.585       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[23]     CCU2         COUT1     Out     0.128     4.713       -         
un1_DividerColxDP_0_cry[25]                                Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[27]     CCU2         CIN       In      0.000     4.713       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[27]     CCU2         COUT1     Out     0.128     4.841       -         
un1_DividerColxDP_0_cry[29]                                Net          -         -       -         -           1         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[31]     CCU2         CIN       In      0.000     4.841       -         
ADCStateMachine_2.p_col\.un1_DividerColxDP_0_cry_0[31]     CCU2         COUT0     Out     1.184     6.025       -         
un1_DividerColxDP_3                                        Net          -         -       -         -           3         
ADCStateMachine_2.StateColxDP_RNO_4[4]                     ORCALUT4     D         In      0.000     6.025       -         
ADCStateMachine_2.StateColxDP_RNO_4[4]                     ORCALUT4     Z         Out     1.189     7.214       -         
g0_1_0                                                     Net          -         -       -         -           1         
ADCStateMachine_2.StateColxDP_RNO_2[4]                     ORCALUT4     B         In      0.000     7.214       -         
ADCStateMachine_2.StateColxDP_RNO_2[4]                     ORCALUT4     Z         Out     1.189     8.403       -         
g0_1_5_sx                                                  Net          -         -       -         -           1         
ADCStateMachine_2.StateColxDP_RNO_0[4]                     ORCALUT4     B         In      0.000     8.403       -         
ADCStateMachine_2.StateColxDP_RNO_0[4]                     ORCALUT4     Z         Out     1.189     9.592       -         
g0_1_5                                                     Net          -         -       -         -           1         
ADCStateMachine_2.StateColxDP_RNO[4]                       ORCALUT4     B         In      0.000     9.592       -         
ADCStateMachine_2.StateColxDP_RNO[4]                       ORCALUT4     Z         Out     0.757     10.349      -         
StateColxDN[4]                                             Net          -         -       -         -           1         
ADCStateMachine_2.StateColxDP[4]                           FD1P3DX      D         In      0.000     10.349      -         
==========================================================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|PC1xSIO
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                         Arrival           
Instance                        Reference                    Type        Pin     Net             Time        Slack 
                                Clock                                                                              
-------------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[16]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[16]     1.456       -0.261
shiftRegister_1.StatexD[17]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[17]     1.456       -0.261
shiftRegister_1.StatexD[18]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[18]     1.456       -0.261
shiftRegister_1.StatexD[19]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[19]     1.456       -0.261
shiftRegister_1.StatexD[20]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[20]     1.456       -0.261
shiftRegister_1.StatexD[21]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[21]     1.456       -0.261
shiftRegister_1.StatexD[22]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[22]     1.456       -0.261
shiftRegister_1.StatexD[23]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[23]     1.456       -0.261
shiftRegister_1.StatexD[24]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[24]     1.456       -0.261
shiftRegister_1.StatexD[25]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[25]     1.456       -0.261
===================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                         Required           
Instance                        Reference                    Type        Pin     Net             Time         Slack 
                                Clock                                                                               
--------------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[17]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[16]     1.195        -0.261
shiftRegister_1.StatexD[18]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[17]     1.195        -0.261
shiftRegister_1.StatexD[19]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[18]     1.195        -0.261
shiftRegister_1.StatexD[20]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[19]     1.195        -0.261
shiftRegister_1.StatexD[21]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[20]     1.195        -0.261
shiftRegister_1.StatexD[22]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[21]     1.195        -0.261
shiftRegister_1.StatexD[23]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[22]     1.195        -0.261
shiftRegister_1.StatexD[24]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[23]     1.195        -0.261
shiftRegister_1.StatexD[25]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[24]     1.195        -0.261
shiftRegister_1.StatexD[26]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[25]     1.195        -0.261
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[16] / Q
    Ending point:                            shiftRegister_1.StatexD[17] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[16]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[16]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[17]     FD1S3DX     D        In      0.000     1.456       -         
=============================================================================================


Path information for path number 2: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[17] / Q
    Ending point:                            shiftRegister_1.StatexD[18] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[17]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[17]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[18]     FD1S3DX     D        In      0.000     1.456       -         
=============================================================================================


Path information for path number 3: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[18] / Q
    Ending point:                            shiftRegister_1.StatexD[19] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[18]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[18]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[19]     FD1S3DX     D        In      0.000     1.456       -         
=============================================================================================


Path information for path number 4: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[19] / Q
    Ending point:                            shiftRegister_1.StatexD[20] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[19]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[19]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[20]     FD1S3DX     D        In      0.000     1.456       -         
=============================================================================================


Path information for path number 5: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[20] / Q
    Ending point:                            shiftRegister_1.StatexD[21] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[20]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[20]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[21]     FD1S3DX     D        In      0.000     1.456       -         
=============================================================================================




====================================
Detailed Report for Clock: clockgen|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                   Arrival           
Instance                                      Reference                         Type        Pin     Net                  Time        Slack 
                                              Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]        clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[6]     1.552       -1.386
monitorStateMachine_1.StatexDP_fast[7]        clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[7]     1.552       -1.386
uSynchronizerStateMachine_1.CounterxDP[1]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[1]        1.612       -0.586
uSynchronizerStateMachine_1.CounterxDP[2]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[2]        1.612       -0.586
uSynchronizerStateMachine_1.CounterxDP[3]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[3]        1.612       -0.586
uSynchronizerStateMachine_1.CounterxDP[0]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[0]        1.552       -0.526
cDVSResetStateMachine_1.CountxDP[0]           clockgen|CLKOP_inferred_clock     FD1S3DX     Q       CountxDP[0]          1.552       -0.322
cDVSResetStateMachine_1.CountxDP[1]           clockgen|CLKOP_inferred_clock     FD1S3DX     Q       CountxDP[1]          1.552       -0.322
cDVSResetStateMachine_1.CountxDP[2]           clockgen|CLKOP_inferred_clock     FD1S3DX     Q       CountxDP[2]          1.552       -0.322
cDVSResetStateMachine_1.CountxDP[3]           clockgen|CLKOP_inferred_clock     FD1S3DX     Q       CountxDP[3]          1.552       -0.322
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                              Required           
Instance                                           Reference                         Type        Pin     Net                             Time         Slack 
                                                   Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.TimestampOverflowxDP[14]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[14]     6.851        -1.386
monitorStateMachine_1.TimestampOverflowxDP[15]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[15]     6.851        -1.386
monitorStateMachine_1.TimestampOverflowxDP[12]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[12]     6.851        -1.258
monitorStateMachine_1.TimestampOverflowxDP[13]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[13]     6.851        -1.258
monitorStateMachine_1.TimestampOverflowxDP[10]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[10]     6.851        -1.130
monitorStateMachine_1.TimestampOverflowxDP[11]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[11]     6.851        -1.130
monitorStateMachine_1.TimestampOverflowxDP[8]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[8]      6.851        -1.002
monitorStateMachine_1.TimestampOverflowxDP[9]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[9]      6.851        -1.002
monitorStateMachine_1.TimestampOverflowxDP[6]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[6]      6.851        -0.874
monitorStateMachine_1.TimestampOverflowxDP[7]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[7]      6.851        -0.874
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.854
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.851

    - Propagation time:                      8.236
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.386

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.552     1.552       -         
StatexDP_fast[6]                                         Net          -         -       -         -           3         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     A         In      0.000     1.552       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     Z         Out     1.633     3.185       -         
StatexDP_fast_RNI9VKP_0[6]                               Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.185       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.946       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.946       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     5.074       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     5.074       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.202       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.202       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.330       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.330       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.458       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.458       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.586       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.586       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.714       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.714       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.479       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.479       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.236       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.236       -         
========================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.854
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.851

    - Propagation time:                      8.236
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.386

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[7] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[7]                   FD1S3DX      Q         Out     1.552     1.552       -         
StatexDP_fast[7]                                         Net          -         -       -         -           3         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     B         In      0.000     1.552       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     Z         Out     1.633     3.185       -         
StatexDP_fast_RNI9VKP_0[6]                               Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.185       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.946       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.946       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     5.074       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     5.074       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.202       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.202       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.330       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.330       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.458       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.458       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.586       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.586       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.714       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.714       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.479       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.479       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.236       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.236       -         
========================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.854
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.851

    - Propagation time:                      8.236
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.386

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.552     1.552       -         
StatexDP_fast[6]                                         Net          -         -       -         -           3         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     A         In      0.000     1.552       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     Z         Out     1.633     3.185       -         
StatexDP_fast_RNI9VKP_0[6]                               Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A1        In      0.000     3.185       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.946       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.946       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     5.074       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     5.074       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.202       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.202       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.330       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.330       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.458       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.458       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.586       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.586       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.714       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.714       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.479       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.479       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.236       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.236       -         
========================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.854
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.851

    - Propagation time:                      8.236
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.386

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[14] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[6]                   FD1S3DX      Q         Out     1.552     1.552       -         
StatexDP_fast[6]                                         Net          -         -       -         -           3         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     A         In      0.000     1.552       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     Z         Out     1.633     3.185       -         
StatexDP_fast_RNI9VKP_0[6]                               Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.185       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.946       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.946       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     5.074       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     5.074       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.202       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.202       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.330       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.330       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.458       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.458       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.586       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.586       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.714       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.714       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S0        Out     1.766     7.479       -         
TimestampOverflowxDP_s[14]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     C         In      0.000     7.479       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     Z         Out     0.757     8.236       -         
TimestampOverflowxDP_lm[14]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[14]           FD1S3DX      D         In      0.000     8.236       -         
========================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.854
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.851

    - Propagation time:                      8.236
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.386

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[7] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[7]                   FD1S3DX      Q         Out     1.552     1.552       -         
StatexDP_fast[7]                                         Net          -         -       -         -           3         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     B         In      0.000     1.552       -         
monitorStateMachine_1.StatexDP_fast_RNI9VKP_0[6]         ORCALUT4     Z         Out     1.633     3.185       -         
StatexDP_fast_RNI9VKP_0[6]                               Net          -         -       -         -           16        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A1        In      0.000     3.185       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.946       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.946       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     5.074       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     5.074       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.202       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.202       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.330       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.330       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.458       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.458       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.586       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.586       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.714       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.714       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.479       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.479       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.236       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.236       -         
========================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival            
Instance              Reference     Type        Pin     Net             Time        Slack  
                      Clock                                                                
-------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1     System        FIFO8KA     FF      FifoFullxS      0.000       2.527  
uFifo.AERfifo_0_1     System        FIFO8KA     EF      FifoEmptyxS     0.000       804.755
===========================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                             Required          
Instance                                  Reference     Type        Pin     Net                Time         Slack
                                          Clock                                                                  
-----------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[10]        System        FD1S3BX     D       StatexDP_ns[0]     6.851        2.527
monitorStateMachine_1.StatexDP[9]         System        FD1S3DX     D       StatexDP_ns[1]     6.851        3.452
uMonitorTimestampRegister.StatexDP[0]     System        FD1P3DX     SP      N_256_i            7.660        4.573
uMonitorTimestampRegister.StatexDP[1]     System        FD1P3DX     SP      N_256_i            7.660        4.573
uMonitorTimestampRegister.StatexDP[2]     System        FD1P3DX     SP      N_256_i            7.660        4.573
uMonitorTimestampRegister.StatexDP[3]     System        FD1P3DX     SP      N_256_i            7.660        4.573
uMonitorTimestampRegister.StatexDP[4]     System        FD1P3DX     SP      N_256_i            7.660        4.573
uMonitorTimestampRegister.StatexDP[5]     System        FD1P3DX     SP      N_256_i            7.660        4.573
uMonitorTimestampRegister.StatexDP[6]     System        FD1P3DX     SP      N_256_i            7.660        4.573
uMonitorTimestampRegister.StatexDP[7]     System        FD1P3DX     SP      N_256_i            7.660        4.573
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.854
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.851

    - Propagation time:                      4.324
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.527

    Number of logic level(s):                4
    Starting point:                          uFifo.AERfifo_0_1 / FF
    Ending point:                            monitorStateMachine_1.StatexDP[10] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1                                 FIFO8KA      FF       Out     0.000     0.000       -         
FifoFullxS                                        Net          -        -       -         -           10        
monitorStateMachine_1.StatexDP_ns_0_a2_1_3[0]     ORCALUT4     C        In      0.000     0.000       -         
monitorStateMachine_1.StatexDP_ns_0_a2_1_3[0]     ORCALUT4     Z        Out     1.189     1.189       -         
StatexDP_ns_0_a2_1_3[0]                           Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_0_a2_1_5[0]     ORCALUT4     C        In      0.000     1.189       -         
monitorStateMachine_1.StatexDP_ns_0_a2_1_5[0]     ORCALUT4     Z        Out     1.189     2.378       -         
StatexDP_ns_0_a2_1_5[0]                           Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_0_0[0]          ORCALUT4     C        In      0.000     2.378       -         
monitorStateMachine_1.StatexDP_ns_0_0[0]          ORCALUT4     Z        Out     1.189     3.567       -         
StatexDP_ns_0_0[0]                                Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_0[0]            ORCALUT4     C        In      0.000     3.567       -         
monitorStateMachine_1.StatexDP_ns_0[0]            ORCALUT4     Z        Out     0.757     4.324       -         
StatexDP_ns[0]                                    Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP[10]                FD1S3BX      D        In      0.000     4.324       -         
================================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2280c-3

Register bits: 397 of 2280 (17%)
Latch bits:      101
PIC Latch:       0
I/O cells:       92


Details:
BB:             13
CCU2:           295
FD1P3BX:        1
FD1P3DX:        193
FD1S1D:         101
FD1S3AX:        4
FD1S3BX:        3
FD1S3DX:        196
GSR:            1
IB:             25
INV:            6
OB:             53
OBZ:            1
ORCALUT4:       404
PFUMX:          4
PUR:            1
VHI:            14
VLO:            12
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 43MB peak: 149MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Mon Feb 25 15:16:03 2013

###########################################################]
