{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684968743944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684968743949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 15:52:23 2023 " "Processing started: Wed May 24 15:52:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684968743949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684968743949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684968743949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1684968744499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684968744499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "Z:/ELEN_21L/Lab7/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684968750696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684968750696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file downcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 DownControl " "Found entity 1: DownControl" {  } { { "DownControl.v" "" { Text "Z:/ELEN_21L/Lab7/DownControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684968750712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684968750712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file upcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpControl " "Found entity 1: UpControl" {  } { { "UpControl.v" "" { Text "Z:/ELEN_21L/Lab7/UpControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684968750726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684968750726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winlose.v 1 1 " "Found 1 design units, including 1 entities, in source file winlose.v" { { "Info" "ISGN_ENTITY_NAME" "1 WinLose " "Found entity 1: WinLose" {  } { { "WinLose.v" "" { Text "Z:/ELEN_21L/Lab7/WinLose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684968750741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684968750741 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7.v 1 1 " "Using design file lab7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "lab7.v" "" { Text "Z:/ELEN_21L/Lab7/lab7.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684968750824 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1684968750824 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Lab7 " "Found the following files while searching for definition of entity \"Lab7\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "Lab7.bdf " "File: Lab7.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1684968750826 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Design Software" 0 -1 1684968750826 "|Lab7"}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1684968750827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:b2v_inst " "Elaborating entity \"Counter\" for hierarchy \"Counter:b2v_inst\"" {  } { { "lab7.v" "b2v_inst" { Text "Z:/ELEN_21L/Lab7/lab7.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684968750873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(19) " "Verilog HDL assignment warning at Counter.v(19): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "Z:/ELEN_21L/Lab7/Counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684968750873 "|Lab7|Counter:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Counter.v(21) " "Verilog HDL assignment warning at Counter.v(21): truncated value with size 32 to match size of target (3)" {  } { { "Counter.v" "" { Text "Z:/ELEN_21L/Lab7/Counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684968750873 "|Lab7|Counter:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DownControl DownControl:b2v_inst2 " "Elaborating entity \"DownControl\" for hierarchy \"DownControl:b2v_inst2\"" {  } { { "lab7.v" "b2v_inst2" { Text "Z:/ELEN_21L/Lab7/lab7.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684968750919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpControl UpControl:b2v_inst3 " "Elaborating entity \"UpControl\" for hierarchy \"UpControl:b2v_inst3\"" {  } { { "lab7.v" "b2v_inst3" { Text "Z:/ELEN_21L/Lab7/lab7.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684968750964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WinLose WinLose:b2v_inst4 " "Elaborating entity \"WinLose\" for hierarchy \"WinLose:b2v_inst4\"" {  } { { "lab7.v" "b2v_inst4" { Text "Z:/ELEN_21L/Lab7/lab7.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684968751011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684968751424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 15:52:31 2023 " "Processing ended: Wed May 24 15:52:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684968751424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684968751424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684968751424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684968751424 ""}
