// Seed: 2701117360
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  genvar id_27;
  assign id_4 = (1);
endmodule
module module_1 (
    output wand id_0,
    inout tri id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    output uwire id_7,
    input uwire id_8,
    output wire id_9,
    output wor id_10,
    output logic id_11,
    input wor id_12,
    inout uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16
    , id_26,
    input supply0 id_17,
    output supply1 id_18,
    input tri id_19,
    output wor id_20,
    input tri1 id_21,
    output tri id_22,
    input wand id_23
    , id_27,
    output supply1 id_24
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26
  );
  wire id_28;
  always begin : LABEL_0
    id_11 <= 1;
  end
endmodule
