module SyncMemory #(
	parameter WIDTH = 8,
	parameter DEPTH = 8
) (
	output 	wire 	[WIDTH-1:0] data_out,
	input 	wire 	[WIDTH-1:0] address,
	input 	wire 	[WIDTH-1:0] data_in, 
	input 	wire 	write_enable,
	input 	wire 	clk
);
	reg [WIDTH-1:0] memory [DEPTH-1:0];

	always @(posedge clk) begin
	  if (write_enable) begin
			memory[address] <= data_in;
	  end
	end

	assign data_out = memory[address];

endmodule
