#-----------------------------------------------------------
# xsim v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Feb 05 22:02:33 2015
# Process ID: 6684
# Log file: C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/xsim.log
# Journal file: C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
# xsim {example} -maxdeltaid 10000 -tclbatch {example.tcl}
Vivado Simulator 2014.4
Time resolution is 1 ps
source example.tcl
## run all
Note: simulation done!
Time: 1014150 ps  Iteration: 0  Process: /apatb_example_top/generate_done_cnt_proc  File: C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1014150 ps  Iteration: 0  Process: /apatb_example_top/generate_done_cnt_proc  File: C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/AFA2/AFA/proj_axi_master/solution2/sim/vhdl/example.autotb.vhd
$finish called at time : 1014150 ps
## quit
INFO: [Common 17-206] Exiting xsim at Thu Feb 05 22:02:49 2015...
