Loading db file '/home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 26 19:51:10 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.347    0.142 1.77e+07    0.506 100.0
  UART_TX (UART_TX)                    2.09e-03 1.46e-03 7.68e+05 4.32e-03   0.9
    DUT3 (MUX)                         4.73e-04 5.98e-05 1.60e+04 5.49e-04   0.1
    DUT2 (parity_Calc_WIDTH8)          1.98e-04 5.68e-04 3.04e+05 1.07e-03   0.2
    DUT1 (FSM)                         3.08e-04 1.65e-04 9.87e+04 5.72e-04   0.1
    DUT0 (serializer_WIDTH8)           1.17e-04 6.25e-04 3.43e+05 1.08e-03   0.2
  UART_RX (UART_RX)                    5.22e-03 2.58e-03 1.52e+06 9.33e-03   1.8
    DUT6 (deserializer)                1.34e-03 8.76e-04 3.08e+05 2.53e-03   0.5
    DUT5 (stop_check)                     0.000 6.82e-05 2.25e+04 9.07e-05   0.0
    DUT4 (start_check)                    0.000 6.82e-05 1.80e+04 8.63e-05   0.0
    DUT3 (parity_check)                1.38e-06 1.38e-04 1.26e+05 2.65e-04   0.1
    DUT2 (data_sampling)               6.72e-04 2.70e-04 3.79e+05 1.32e-03   0.3
    DUT1 (counter)                     1.37e-03 7.14e-04 4.02e+05 2.48e-03   0.5
    DUT0 (fsm)                         9.42e-04 4.05e-04 2.59e+05 1.61e-03   0.3
  PULSE_GEN (PULSE_GEN)                   0.000 8.73e-05 2.22e+04 1.09e-04   0.0
  FIFO (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)
                                       6.24e-03 4.01e-02 2.86e+06 4.92e-02   9.7
    DUT4 (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                          0.000 3.07e-02 1.88e+06 3.26e-02   6.4
    DUT3 (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                       1.35e-03 6.23e-04 4.03e+05 2.37e-03   0.5
    DUT2 (FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4)
                                       1.81e-03 5.13e-03 4.08e+05 7.35e-03   1.5
    DUT1 (DF_SYNC_ADDRESS_WIDTH4_1)    1.24e-03 3.17e-03 8.25e+04 4.49e-03   0.9
    DUT0 (DF_SYNC_ADDRESS_WIDTH4_0)    9.18e-04 3.92e-04 7.80e+04 1.39e-03   0.3
  CLK_DIV_2 (Clk_Div_WIDTH8_1)         1.77e-03 9.33e-04 6.03e+05 3.31e-03   0.7
    add_46 (Clk_Div_WIDTH8_1_DW01_inc_0)
                                       6.45e-05 1.49e-05 9.83e+04 1.78e-04   0.0
  CLK_DIV_1 (Clk_Div_WIDTH8_0)         1.28e-03 7.86e-04 6.15e+05 2.68e-03   0.5
    add_46 (Clk_Div_WIDTH8_0_DW01_inc_0)
                                          0.000    0.000 9.86e+04 9.86e-05   0.0
  CLK_DIV_MUX (CLK_DIV_MUX)            9.47e-07 8.98e-08 6.40e+04 6.50e-05   0.0
  CLK_GATE (CLK_GATE)                  3.13e-02 1.78e-03 1.92e+04 3.31e-02   6.5
  ALU (ALU_OPERAND_WIDTH8_FUN_WIDTH4)  2.76e-03 1.30e-02 6.16e+06 2.20e-02   4.3
    mult_42 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                          0.000    0.000 1.62e+06 1.62e-03   0.3
    add_30 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                          0.000    0.000 2.02e+05 2.02e-04   0.0
    sub_36 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                          0.000    0.000 2.39e+05 2.39e-04   0.0
    div_48 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                          0.000    0.000 2.83e+06 2.83e-03   0.6
  Reg_file (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                       2.01e-02 5.92e-02 3.91e+06 8.32e-02  16.4
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_1)  8.55e-05 3.57e-04 3.19e+04 4.75e-04   0.1
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_0)  2.14e-04 1.84e-03 3.36e+04 2.09e-03   0.4
  SYS_CTRL (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                       3.42e-03 1.02e-02 8.32e+05 1.45e-02   2.9
  DATA_SYNC (DATA_SYNC_BUS_WIDTH8)     1.65e-03 5.17e-03 2.13e+05 7.03e-03   1.4
  U6_mux2X1 (mux2X1_5)                 9.74e-05 3.97e-05 7.71e+03 1.45e-04   0.0
  U5_mux2X1 (mux2X1_6)                 1.31e-04 5.32e-05 7.65e+03 1.92e-04   0.0
  U4_mux2X1 (mux2X1_0)                 8.83e-04 1.07e-04 1.18e+04 1.00e-03   0.2
  U3_mux2X1 (mux2X1_2)                 4.44e-03 1.19e-04 1.18e+04 4.57e-03   0.9
  U2_mux2X1 (mux2X1_3)                 4.77e-03 1.61e-04 1.18e+04 4.94e-03   1.0
  U1_mux2X1 (mux2X1_4)                 3.92e-03 1.54e-04 1.18e+04 4.09e-03   0.8
  U0_mux2X1 (mux2X1_1)                    0.254 3.20e-03 1.18e+04    0.258  50.9
1
