{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606728935306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606728935316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 03:35:35 2020 " "Processing started: Mon Nov 30 03:35:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606728935316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728935316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test3 -c test3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test3 -c test3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728935316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606728936777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606728936777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test3.v 2 2 " "Found 2 design units, including 2 entities, in source file test3.v" { { "Info" "ISGN_ENTITY_NAME" "1 test3 " "Found entity 1: test3" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606728951321 ""} { "Info" "ISGN_ENTITY_NAME" "2 SSD_converter2 " "Found entity 2: SSD_converter2" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606728951321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951321 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test3.v(11) " "Verilog HDL Instantiation warning at test3.v(11): instance has no name" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606728951323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test3 " "Elaborating entity \"test3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606728951403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_converter2 SSD_converter2:comb_3 " "Elaborating entity \"SSD_converter2\" for hierarchy \"SSD_converter2:comb_3\"" {  } { { "test3.v" "comb_3" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606728951417 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test3.v(32) " "Verilog HDL Case Statement warning at test3.v(32): incomplete case statement has no default case item" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606728951418 "|test3|SSD_converter2:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD test3.v(28) " "Verilog HDL Always Construct warning at test3.v(28): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606728951418 "|test3|SSD_converter2:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] test3.v(28) " "Inferred latch for \"SSD\[0\]\" at test3.v(28)" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951419 "|test3|SSD_converter2:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] test3.v(28) " "Inferred latch for \"SSD\[1\]\" at test3.v(28)" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951419 "|test3|SSD_converter2:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] test3.v(28) " "Inferred latch for \"SSD\[2\]\" at test3.v(28)" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951419 "|test3|SSD_converter2:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] test3.v(28) " "Inferred latch for \"SSD\[3\]\" at test3.v(28)" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951419 "|test3|SSD_converter2:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] test3.v(28) " "Inferred latch for \"SSD\[4\]\" at test3.v(28)" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951419 "|test3|SSD_converter2:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] test3.v(28) " "Inferred latch for \"SSD\[5\]\" at test3.v(28)" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951419 "|test3|SSD_converter2:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] test3.v(28) " "Inferred latch for \"SSD\[6\]\" at test3.v(28)" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728951419 "|test3|SSD_converter2:comb_3"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SSD_converter2:comb_3\|SSD\[0\] " "LATCH primitive \"SSD_converter2:comb_3\|SSD\[0\]\" is permanently enabled" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 28 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606728951776 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606728951957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSD\[1\] GND " "Pin \"SSD\[1\]\" is stuck at GND" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606728951969 "|test3|SSD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD\[2\] GND " "Pin \"SSD\[2\]\" is stuck at GND" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606728951969 "|test3|SSD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD\[3\] VCC " "Pin \"SSD\[3\]\" is stuck at VCC" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606728951969 "|test3|SSD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD\[4\] VCC " "Pin \"SSD\[4\]\" is stuck at VCC" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606728951969 "|test3|SSD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD\[5\] GND " "Pin \"SSD\[5\]\" is stuck at GND" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606728951969 "|test3|SSD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSD\[6\] GND " "Pin \"SSD\[6\]\" is stuck at GND" {  } { { "test3.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test3/test3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606728951969 "|test3|SSD[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606728951969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606728952127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606728952127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606728952176 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606728952176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606728952176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606728952194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 03:35:52 2020 " "Processing ended: Mon Nov 30 03:35:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606728952194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606728952194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606728952194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606728952194 ""}
