V 50
K _ manchester_encoder
Y 1
D 0 0 340 180
Z 10
i 9
P 1 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 din[1:0]
A 0 150 10 0 2 0 PINTYPE=IN
A 0 150 10 0 2 0 VHDL_TYPE=STD_LOGIC_VECTOR
P 2 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 nextHopAddress[15:0]
A 0 130 10 0 2 0 PINTYPE=IN
A 0 130 10 0 2 0 VHDL_TYPE=STD_LOGIC_VECTOR
P 3 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 load
A 0 110 10 0 2 0 PINTYPE=IN
A 0 110 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 4 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 enable
A 0 90 10 0 2 0 PINTYPE=IN
A 0 90 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 8 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 clk
A 0 70 10 0 2 0 PINTYPE=IN
A 0 70 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 9 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 rst
A 0 50 10 0 2 0 PINTYPE=IN
A 0 50 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 5 340 140 320 140 0 3 0
L 250 140 10 0 2 0 1 0 end_msg
A 320 150 10 0 2 0 PINTYPE=OUT
A 320 150 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 6 340 120 320 120 0 3 0
L 280 120 10 0 2 0 1 0 d_hk
A 320 130 10 0 2 0 PINTYPE=OUT
A 320 130 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 7 340 100 320 100 0 3 0
L 280 100 10 0 2 0 1 0 dout
A 320 110 10 0 2 0 PINTYPE=OUT
A 320 110 10 0 2 0 VHDL_TYPE=STD_LOGIC
U 20 10 10 0 2 3 DEVICE=manchester_encoder
U 20 0 10 0 3 0 VHDLFILE=C:/Users/General/Desktop/generamendajes/hdl/manchester_encoder_preamble4WuR.vhd
U 20 -10 10 0 3 0 VHDL=manchester_encoder
U 20 -20 10 0 3 0 ACCEL=VANTAGE
U 20 -30 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_ARITH=PACKGE
U 20 -40 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_1164=PACKGE
U 20 -50 10 0 3 0 VHDL_IMPORT_IEEE=LIBRARY
U 20 -60 10 0 3 0 PINORDER=din[1:0] nextHopAddress[15:0] load enable end_msg d_hk dout clk rst 
b 20 20 320 160
E
