

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_121_51'
================================================================
* Date:           Thu Feb  5 21:48:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  49.913 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        5|        5|  0.250 us|  0.250 us|    3|    3|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_5  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_6 = alloca i32 1" [top.cpp:121]   --->   Operation 7 'alloca' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 8 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln121 = store i7 0, i7 %j_6" [top.cpp:121]   --->   Operation 9 'store' 'store_ln121' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body33.1"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = load i7 %j_6" [top.cpp:121]   --->   Operation 12 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [top.cpp:121]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp, void %for.body33.1.split, void %for.end40.1.exitStub" [top.cpp:121]   --->   Operation 14 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 5" [top.cpp:121]   --->   Operation 15 'bitselect' 'tmp_1533' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1534 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_1_read, i32 2, i32 7" [top.cpp:124]   --->   Operation 16 'partselect' 'tmp_1534' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_1534, i1 %tmp_1533" [top.cpp:124]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %tmp_s" [top.cpp:124]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_33_addr = getelementptr i24 %A_33, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 19 'getelementptr' 'A_33_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%A_33_load = load i7 %A_33_addr" [top.cpp:124]   --->   Operation 20 'load' 'A_33_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 21 [1/1] (0.89ns)   --->   "%add_ln121 = add i7 %j, i7 32" [top.cpp:121]   --->   Operation 21 'add' 'add_ln121' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln121 = store i7 %add_ln121, i7 %j_6" [top.cpp:121]   --->   Operation 22 'store' 'store_ln121' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_34_addr = getelementptr i24 %A_34, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 23 'getelementptr' 'A_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_35_addr = getelementptr i24 %A_35, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 24 'getelementptr' 'A_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_36_addr = getelementptr i24 %A_36, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 25 'getelementptr' 'A_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_37_addr = getelementptr i24 %A_37, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 26 'getelementptr' 'A_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%A_38_addr = getelementptr i24 %A_38, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 27 'getelementptr' 'A_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_39_addr = getelementptr i24 %A_39, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 28 'getelementptr' 'A_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%A_40_addr = getelementptr i24 %A_40, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 29 'getelementptr' 'A_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%A_41_addr = getelementptr i24 %A_41, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 30 'getelementptr' 'A_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_42_addr = getelementptr i24 %A_42, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 31 'getelementptr' 'A_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%A_43_addr = getelementptr i24 %A_43, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 32 'getelementptr' 'A_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_44_addr = getelementptr i24 %A_44, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 33 'getelementptr' 'A_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%A_45_addr = getelementptr i24 %A_45, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 34 'getelementptr' 'A_45_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%A_46_addr = getelementptr i24 %A_46, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 35 'getelementptr' 'A_46_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%A_47_addr = getelementptr i24 %A_47, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 36 'getelementptr' 'A_47_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_48_addr = getelementptr i24 %A_48, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 37 'getelementptr' 'A_48_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%A_49_addr = getelementptr i24 %A_49, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 38 'getelementptr' 'A_49_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%A_50_addr = getelementptr i24 %A_50, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 39 'getelementptr' 'A_50_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_51_addr = getelementptr i24 %A_51, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 40 'getelementptr' 'A_51_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%A_52_addr = getelementptr i24 %A_52, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 41 'getelementptr' 'A_52_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%A_53_addr = getelementptr i24 %A_53, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 42 'getelementptr' 'A_53_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%A_54_addr = getelementptr i24 %A_54, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 43 'getelementptr' 'A_54_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%A_55_addr = getelementptr i24 %A_55, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 44 'getelementptr' 'A_55_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%A_56_addr = getelementptr i24 %A_56, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 45 'getelementptr' 'A_56_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%A_57_addr = getelementptr i24 %A_57, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 46 'getelementptr' 'A_57_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%A_58_addr = getelementptr i24 %A_58, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 47 'getelementptr' 'A_58_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%A_59_addr = getelementptr i24 %A_59, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 48 'getelementptr' 'A_59_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%A_60_addr = getelementptr i24 %A_60, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 49 'getelementptr' 'A_60_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%A_61_addr = getelementptr i24 %A_61, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 50 'getelementptr' 'A_61_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%A_62_addr = getelementptr i24 %A_62, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 51 'getelementptr' 'A_62_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%A_63_addr = getelementptr i24 %A_63, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 52 'getelementptr' 'A_63_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%A_64_addr = getelementptr i24 %A_64, i64 0, i64 %zext_ln124" [top.cpp:124]   --->   Operation 53 'getelementptr' 'A_64_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_33_load = load i7 %A_33_addr" [top.cpp:124]   --->   Operation 54 'load' 'A_33_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 55 [2/2] (1.35ns)   --->   "%A_34_load = load i7 %A_34_addr" [top.cpp:124]   --->   Operation 55 'load' 'A_34_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 56 [2/2] (1.35ns)   --->   "%A_35_load = load i7 %A_35_addr" [top.cpp:124]   --->   Operation 56 'load' 'A_35_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 57 [2/2] (1.35ns)   --->   "%A_36_load = load i7 %A_36_addr" [top.cpp:124]   --->   Operation 57 'load' 'A_36_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 58 [2/2] (1.35ns)   --->   "%A_37_load = load i7 %A_37_addr" [top.cpp:124]   --->   Operation 58 'load' 'A_37_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 59 [2/2] (1.35ns)   --->   "%A_38_load = load i7 %A_38_addr" [top.cpp:124]   --->   Operation 59 'load' 'A_38_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 60 [2/2] (1.35ns)   --->   "%A_39_load = load i7 %A_39_addr" [top.cpp:124]   --->   Operation 60 'load' 'A_39_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 61 [2/2] (1.35ns)   --->   "%A_40_load = load i7 %A_40_addr" [top.cpp:124]   --->   Operation 61 'load' 'A_40_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 62 [2/2] (1.35ns)   --->   "%A_41_load = load i7 %A_41_addr" [top.cpp:124]   --->   Operation 62 'load' 'A_41_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 63 [2/2] (1.35ns)   --->   "%A_42_load = load i7 %A_42_addr" [top.cpp:124]   --->   Operation 63 'load' 'A_42_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 64 [2/2] (1.35ns)   --->   "%A_43_load = load i7 %A_43_addr" [top.cpp:124]   --->   Operation 64 'load' 'A_43_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 65 [2/2] (1.35ns)   --->   "%A_44_load = load i7 %A_44_addr" [top.cpp:124]   --->   Operation 65 'load' 'A_44_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 66 [2/2] (1.35ns)   --->   "%A_45_load = load i7 %A_45_addr" [top.cpp:124]   --->   Operation 66 'load' 'A_45_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 67 [2/2] (1.35ns)   --->   "%A_46_load = load i7 %A_46_addr" [top.cpp:124]   --->   Operation 67 'load' 'A_46_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 68 [2/2] (1.35ns)   --->   "%A_47_load = load i7 %A_47_addr" [top.cpp:124]   --->   Operation 68 'load' 'A_47_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 69 [2/2] (1.35ns)   --->   "%A_48_load = load i7 %A_48_addr" [top.cpp:124]   --->   Operation 69 'load' 'A_48_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 70 [2/2] (1.35ns)   --->   "%A_49_load = load i7 %A_49_addr" [top.cpp:124]   --->   Operation 70 'load' 'A_49_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 71 [2/2] (1.35ns)   --->   "%A_50_load = load i7 %A_50_addr" [top.cpp:124]   --->   Operation 71 'load' 'A_50_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 72 [2/2] (1.35ns)   --->   "%A_51_load = load i7 %A_51_addr" [top.cpp:124]   --->   Operation 72 'load' 'A_51_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 73 [2/2] (1.35ns)   --->   "%A_52_load = load i7 %A_52_addr" [top.cpp:124]   --->   Operation 73 'load' 'A_52_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 74 [2/2] (1.35ns)   --->   "%A_53_load = load i7 %A_53_addr" [top.cpp:124]   --->   Operation 74 'load' 'A_53_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 75 [2/2] (1.35ns)   --->   "%A_54_load = load i7 %A_54_addr" [top.cpp:124]   --->   Operation 75 'load' 'A_54_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 76 [2/2] (1.35ns)   --->   "%A_55_load = load i7 %A_55_addr" [top.cpp:124]   --->   Operation 76 'load' 'A_55_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 77 [2/2] (1.35ns)   --->   "%A_56_load = load i7 %A_56_addr" [top.cpp:124]   --->   Operation 77 'load' 'A_56_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 78 [2/2] (1.35ns)   --->   "%A_57_load = load i7 %A_57_addr" [top.cpp:124]   --->   Operation 78 'load' 'A_57_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 79 [2/2] (1.35ns)   --->   "%A_58_load = load i7 %A_58_addr" [top.cpp:124]   --->   Operation 79 'load' 'A_58_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 80 [2/2] (1.35ns)   --->   "%A_59_load = load i7 %A_59_addr" [top.cpp:124]   --->   Operation 80 'load' 'A_59_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 81 [2/2] (1.35ns)   --->   "%A_60_load = load i7 %A_60_addr" [top.cpp:124]   --->   Operation 81 'load' 'A_60_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 82 [2/2] (1.35ns)   --->   "%A_61_load = load i7 %A_61_addr" [top.cpp:124]   --->   Operation 82 'load' 'A_61_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 83 [2/2] (1.35ns)   --->   "%A_62_load = load i7 %A_62_addr" [top.cpp:124]   --->   Operation 83 'load' 'A_62_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 84 [2/2] (1.35ns)   --->   "%A_63_load = load i7 %A_63_addr" [top.cpp:124]   --->   Operation 84 'load' 'A_63_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 85 [2/2] (1.35ns)   --->   "%A_64_load = load i7 %A_64_addr" [top.cpp:124]   --->   Operation 85 'load' 'A_64_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 475 'load' 'p_load3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 476 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 477 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 49.9>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:124]   --->   Operation 86 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:122]   --->   Operation 87 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [top.cpp:121]   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:121]   --->   Operation 89 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln124_64 = sext i24 %p_load" [top.cpp:124]   --->   Operation 90 'sext' 'sext_ln124_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln124_65 = sext i24 %A_33_load" [top.cpp:124]   --->   Operation 91 'sext' 'sext_ln124_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln124_64 = add i24 %A_33_load, i24 %p_load" [top.cpp:124]   --->   Operation 92 'add' 'add_ln124_64' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.10ns)   --->   "%add_ln124_65 = add i25 %sext_ln124_65, i25 %sext_ln124_64" [top.cpp:124]   --->   Operation 93 'add' 'add_ln124_65' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_65, i32 24" [top.cpp:124]   --->   Operation 94 'bitselect' 'tmp_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_64, i32 23" [top.cpp:124]   --->   Operation 95 'bitselect' 'tmp_1536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_65)   --->   "%xor_ln124_64 = xor i1 %tmp_1535, i1 1" [top.cpp:124]   --->   Operation 96 'xor' 'xor_ln124_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_65)   --->   "%and_ln124_32 = and i1 %tmp_1536, i1 %xor_ln124_64" [top.cpp:124]   --->   Operation 97 'and' 'and_ln124_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_65)   --->   "%xor_ln124_65 = xor i1 %tmp_1535, i1 %tmp_1536" [top.cpp:124]   --->   Operation 98 'xor' 'xor_ln124_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_65)   --->   "%select_ln124_64 = select i1 %and_ln124_32, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 99 'select' 'select_ln124_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_65 = select i1 %xor_ln124_65, i24 %select_ln124_64, i24 %add_ln124_64" [top.cpp:124]   --->   Operation 100 'select' 'select_ln124_65' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln124_66 = sext i24 %select_ln124_65" [top.cpp:124]   --->   Operation 101 'sext' 'sext_ln124_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_34_load = load i7 %A_34_addr" [top.cpp:124]   --->   Operation 102 'load' 'A_34_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln124_67 = sext i24 %A_34_load" [top.cpp:124]   --->   Operation 103 'sext' 'sext_ln124_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.10ns)   --->   "%add_ln124_66 = add i24 %A_34_load, i24 %select_ln124_65" [top.cpp:124]   --->   Operation 104 'add' 'add_ln124_66' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.10ns)   --->   "%add_ln124_67 = add i25 %sext_ln124_66, i25 %sext_ln124_67" [top.cpp:124]   --->   Operation 105 'add' 'add_ln124_67' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_67, i32 24" [top.cpp:124]   --->   Operation 106 'bitselect' 'tmp_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_66, i32 23" [top.cpp:124]   --->   Operation 107 'bitselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_67)   --->   "%xor_ln124_66 = xor i1 %tmp_1537, i1 1" [top.cpp:124]   --->   Operation 108 'xor' 'xor_ln124_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_67)   --->   "%and_ln124_33 = and i1 %tmp_1538, i1 %xor_ln124_66" [top.cpp:124]   --->   Operation 109 'and' 'and_ln124_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_67)   --->   "%xor_ln124_67 = xor i1 %tmp_1537, i1 %tmp_1538" [top.cpp:124]   --->   Operation 110 'xor' 'xor_ln124_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_67)   --->   "%select_ln124_66 = select i1 %and_ln124_33, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 111 'select' 'select_ln124_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_67 = select i1 %xor_ln124_67, i24 %select_ln124_66, i24 %add_ln124_66" [top.cpp:124]   --->   Operation 112 'select' 'select_ln124_67' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln124_68 = sext i24 %select_ln124_67" [top.cpp:124]   --->   Operation 113 'sext' 'sext_ln124_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_35_load = load i7 %A_35_addr" [top.cpp:124]   --->   Operation 114 'load' 'A_35_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln124_69 = sext i24 %A_35_load" [top.cpp:124]   --->   Operation 115 'sext' 'sext_ln124_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.10ns)   --->   "%add_ln124_68 = add i24 %A_35_load, i24 %select_ln124_67" [top.cpp:124]   --->   Operation 116 'add' 'add_ln124_68' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.10ns)   --->   "%add_ln124_69 = add i25 %sext_ln124_68, i25 %sext_ln124_69" [top.cpp:124]   --->   Operation 117 'add' 'add_ln124_69' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1539 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_69, i32 24" [top.cpp:124]   --->   Operation 118 'bitselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_68, i32 23" [top.cpp:124]   --->   Operation 119 'bitselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_69)   --->   "%xor_ln124_68 = xor i1 %tmp_1539, i1 1" [top.cpp:124]   --->   Operation 120 'xor' 'xor_ln124_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_69)   --->   "%and_ln124_34 = and i1 %tmp_1540, i1 %xor_ln124_68" [top.cpp:124]   --->   Operation 121 'and' 'and_ln124_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_69)   --->   "%xor_ln124_69 = xor i1 %tmp_1539, i1 %tmp_1540" [top.cpp:124]   --->   Operation 122 'xor' 'xor_ln124_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_69)   --->   "%select_ln124_68 = select i1 %and_ln124_34, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 123 'select' 'select_ln124_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_69 = select i1 %xor_ln124_69, i24 %select_ln124_68, i24 %add_ln124_68" [top.cpp:124]   --->   Operation 124 'select' 'select_ln124_69' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln124_70 = sext i24 %select_ln124_69" [top.cpp:124]   --->   Operation 125 'sext' 'sext_ln124_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_36_load = load i7 %A_36_addr" [top.cpp:124]   --->   Operation 126 'load' 'A_36_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln124_71 = sext i24 %A_36_load" [top.cpp:124]   --->   Operation 127 'sext' 'sext_ln124_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.10ns)   --->   "%add_ln124_70 = add i24 %A_36_load, i24 %select_ln124_69" [top.cpp:124]   --->   Operation 128 'add' 'add_ln124_70' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (1.10ns)   --->   "%add_ln124_71 = add i25 %sext_ln124_70, i25 %sext_ln124_71" [top.cpp:124]   --->   Operation 129 'add' 'add_ln124_71' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1541 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_71, i32 24" [top.cpp:124]   --->   Operation 130 'bitselect' 'tmp_1541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_1542 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_70, i32 23" [top.cpp:124]   --->   Operation 131 'bitselect' 'tmp_1542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_71)   --->   "%xor_ln124_70 = xor i1 %tmp_1541, i1 1" [top.cpp:124]   --->   Operation 132 'xor' 'xor_ln124_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_71)   --->   "%and_ln124_35 = and i1 %tmp_1542, i1 %xor_ln124_70" [top.cpp:124]   --->   Operation 133 'and' 'and_ln124_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_71)   --->   "%xor_ln124_71 = xor i1 %tmp_1541, i1 %tmp_1542" [top.cpp:124]   --->   Operation 134 'xor' 'xor_ln124_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_71)   --->   "%select_ln124_70 = select i1 %and_ln124_35, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 135 'select' 'select_ln124_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_71 = select i1 %xor_ln124_71, i24 %select_ln124_70, i24 %add_ln124_70" [top.cpp:124]   --->   Operation 136 'select' 'select_ln124_71' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln124_72 = sext i24 %select_ln124_71" [top.cpp:124]   --->   Operation 137 'sext' 'sext_ln124_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_37_load = load i7 %A_37_addr" [top.cpp:124]   --->   Operation 138 'load' 'A_37_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln124_73 = sext i24 %A_37_load" [top.cpp:124]   --->   Operation 139 'sext' 'sext_ln124_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.10ns)   --->   "%add_ln124_72 = add i24 %A_37_load, i24 %select_ln124_71" [top.cpp:124]   --->   Operation 140 'add' 'add_ln124_72' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.10ns)   --->   "%add_ln124_73 = add i25 %sext_ln124_72, i25 %sext_ln124_73" [top.cpp:124]   --->   Operation 141 'add' 'add_ln124_73' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_1543 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_73, i32 24" [top.cpp:124]   --->   Operation 142 'bitselect' 'tmp_1543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1544 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_72, i32 23" [top.cpp:124]   --->   Operation 143 'bitselect' 'tmp_1544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_73)   --->   "%xor_ln124_72 = xor i1 %tmp_1543, i1 1" [top.cpp:124]   --->   Operation 144 'xor' 'xor_ln124_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_73)   --->   "%and_ln124_36 = and i1 %tmp_1544, i1 %xor_ln124_72" [top.cpp:124]   --->   Operation 145 'and' 'and_ln124_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_73)   --->   "%xor_ln124_73 = xor i1 %tmp_1543, i1 %tmp_1544" [top.cpp:124]   --->   Operation 146 'xor' 'xor_ln124_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_73)   --->   "%select_ln124_72 = select i1 %and_ln124_36, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 147 'select' 'select_ln124_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_73 = select i1 %xor_ln124_73, i24 %select_ln124_72, i24 %add_ln124_72" [top.cpp:124]   --->   Operation 148 'select' 'select_ln124_73' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln124_74 = sext i24 %select_ln124_73" [top.cpp:124]   --->   Operation 149 'sext' 'sext_ln124_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_38_load = load i7 %A_38_addr" [top.cpp:124]   --->   Operation 150 'load' 'A_38_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln124_75 = sext i24 %A_38_load" [top.cpp:124]   --->   Operation 151 'sext' 'sext_ln124_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.10ns)   --->   "%add_ln124_74 = add i24 %A_38_load, i24 %select_ln124_73" [top.cpp:124]   --->   Operation 152 'add' 'add_ln124_74' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (1.10ns)   --->   "%add_ln124_75 = add i25 %sext_ln124_74, i25 %sext_ln124_75" [top.cpp:124]   --->   Operation 153 'add' 'add_ln124_75' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1545 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_75, i32 24" [top.cpp:124]   --->   Operation 154 'bitselect' 'tmp_1545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1546 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_74, i32 23" [top.cpp:124]   --->   Operation 155 'bitselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_75)   --->   "%xor_ln124_74 = xor i1 %tmp_1545, i1 1" [top.cpp:124]   --->   Operation 156 'xor' 'xor_ln124_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_75)   --->   "%and_ln124_37 = and i1 %tmp_1546, i1 %xor_ln124_74" [top.cpp:124]   --->   Operation 157 'and' 'and_ln124_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_75)   --->   "%xor_ln124_75 = xor i1 %tmp_1545, i1 %tmp_1546" [top.cpp:124]   --->   Operation 158 'xor' 'xor_ln124_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_75)   --->   "%select_ln124_74 = select i1 %and_ln124_37, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 159 'select' 'select_ln124_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_75 = select i1 %xor_ln124_75, i24 %select_ln124_74, i24 %add_ln124_74" [top.cpp:124]   --->   Operation 160 'select' 'select_ln124_75' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln124_76 = sext i24 %select_ln124_75" [top.cpp:124]   --->   Operation 161 'sext' 'sext_ln124_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_39_load = load i7 %A_39_addr" [top.cpp:124]   --->   Operation 162 'load' 'A_39_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln124_77 = sext i24 %A_39_load" [top.cpp:124]   --->   Operation 163 'sext' 'sext_ln124_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.10ns)   --->   "%add_ln124_76 = add i24 %A_39_load, i24 %select_ln124_75" [top.cpp:124]   --->   Operation 164 'add' 'add_ln124_76' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.10ns)   --->   "%add_ln124_77 = add i25 %sext_ln124_76, i25 %sext_ln124_77" [top.cpp:124]   --->   Operation 165 'add' 'add_ln124_77' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_1547 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_77, i32 24" [top.cpp:124]   --->   Operation 166 'bitselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1548 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_76, i32 23" [top.cpp:124]   --->   Operation 167 'bitselect' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_77)   --->   "%xor_ln124_76 = xor i1 %tmp_1547, i1 1" [top.cpp:124]   --->   Operation 168 'xor' 'xor_ln124_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_77)   --->   "%and_ln124_38 = and i1 %tmp_1548, i1 %xor_ln124_76" [top.cpp:124]   --->   Operation 169 'and' 'and_ln124_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_77)   --->   "%xor_ln124_77 = xor i1 %tmp_1547, i1 %tmp_1548" [top.cpp:124]   --->   Operation 170 'xor' 'xor_ln124_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_77)   --->   "%select_ln124_76 = select i1 %and_ln124_38, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 171 'select' 'select_ln124_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_77 = select i1 %xor_ln124_77, i24 %select_ln124_76, i24 %add_ln124_76" [top.cpp:124]   --->   Operation 172 'select' 'select_ln124_77' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln124_78 = sext i24 %select_ln124_77" [top.cpp:124]   --->   Operation 173 'sext' 'sext_ln124_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_40_load = load i7 %A_40_addr" [top.cpp:124]   --->   Operation 174 'load' 'A_40_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln124_79 = sext i24 %A_40_load" [top.cpp:124]   --->   Operation 175 'sext' 'sext_ln124_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.10ns)   --->   "%add_ln124_78 = add i24 %A_40_load, i24 %select_ln124_77" [top.cpp:124]   --->   Operation 176 'add' 'add_ln124_78' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (1.10ns)   --->   "%add_ln124_79 = add i25 %sext_ln124_78, i25 %sext_ln124_79" [top.cpp:124]   --->   Operation 177 'add' 'add_ln124_79' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_1549 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_79, i32 24" [top.cpp:124]   --->   Operation 178 'bitselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1550 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_78, i32 23" [top.cpp:124]   --->   Operation 179 'bitselect' 'tmp_1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_79)   --->   "%xor_ln124_78 = xor i1 %tmp_1549, i1 1" [top.cpp:124]   --->   Operation 180 'xor' 'xor_ln124_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_79)   --->   "%and_ln124_39 = and i1 %tmp_1550, i1 %xor_ln124_78" [top.cpp:124]   --->   Operation 181 'and' 'and_ln124_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_79)   --->   "%xor_ln124_79 = xor i1 %tmp_1549, i1 %tmp_1550" [top.cpp:124]   --->   Operation 182 'xor' 'xor_ln124_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_79)   --->   "%select_ln124_78 = select i1 %and_ln124_39, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 183 'select' 'select_ln124_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_79 = select i1 %xor_ln124_79, i24 %select_ln124_78, i24 %add_ln124_78" [top.cpp:124]   --->   Operation 184 'select' 'select_ln124_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln124_80 = sext i24 %select_ln124_79" [top.cpp:124]   --->   Operation 185 'sext' 'sext_ln124_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_41_load = load i7 %A_41_addr" [top.cpp:124]   --->   Operation 186 'load' 'A_41_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln124_81 = sext i24 %A_41_load" [top.cpp:124]   --->   Operation 187 'sext' 'sext_ln124_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.10ns)   --->   "%add_ln124_80 = add i24 %A_41_load, i24 %select_ln124_79" [top.cpp:124]   --->   Operation 188 'add' 'add_ln124_80' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (1.10ns)   --->   "%add_ln124_81 = add i25 %sext_ln124_80, i25 %sext_ln124_81" [top.cpp:124]   --->   Operation 189 'add' 'add_ln124_81' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1551 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_81, i32 24" [top.cpp:124]   --->   Operation 190 'bitselect' 'tmp_1551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_1552 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_80, i32 23" [top.cpp:124]   --->   Operation 191 'bitselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_81)   --->   "%xor_ln124_80 = xor i1 %tmp_1551, i1 1" [top.cpp:124]   --->   Operation 192 'xor' 'xor_ln124_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_81)   --->   "%and_ln124_40 = and i1 %tmp_1552, i1 %xor_ln124_80" [top.cpp:124]   --->   Operation 193 'and' 'and_ln124_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_81)   --->   "%xor_ln124_81 = xor i1 %tmp_1551, i1 %tmp_1552" [top.cpp:124]   --->   Operation 194 'xor' 'xor_ln124_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_81)   --->   "%select_ln124_80 = select i1 %and_ln124_40, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 195 'select' 'select_ln124_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_81 = select i1 %xor_ln124_81, i24 %select_ln124_80, i24 %add_ln124_80" [top.cpp:124]   --->   Operation 196 'select' 'select_ln124_81' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln124_82 = sext i24 %select_ln124_81" [top.cpp:124]   --->   Operation 197 'sext' 'sext_ln124_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_42_load = load i7 %A_42_addr" [top.cpp:124]   --->   Operation 198 'load' 'A_42_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln124_83 = sext i24 %A_42_load" [top.cpp:124]   --->   Operation 199 'sext' 'sext_ln124_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.10ns)   --->   "%add_ln124_82 = add i24 %A_42_load, i24 %select_ln124_81" [top.cpp:124]   --->   Operation 200 'add' 'add_ln124_82' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (1.10ns)   --->   "%add_ln124_83 = add i25 %sext_ln124_82, i25 %sext_ln124_83" [top.cpp:124]   --->   Operation 201 'add' 'add_ln124_83' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_1553 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_83, i32 24" [top.cpp:124]   --->   Operation 202 'bitselect' 'tmp_1553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_1554 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_82, i32 23" [top.cpp:124]   --->   Operation 203 'bitselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_83)   --->   "%xor_ln124_82 = xor i1 %tmp_1553, i1 1" [top.cpp:124]   --->   Operation 204 'xor' 'xor_ln124_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_83)   --->   "%and_ln124_41 = and i1 %tmp_1554, i1 %xor_ln124_82" [top.cpp:124]   --->   Operation 205 'and' 'and_ln124_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_83)   --->   "%xor_ln124_83 = xor i1 %tmp_1553, i1 %tmp_1554" [top.cpp:124]   --->   Operation 206 'xor' 'xor_ln124_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_83)   --->   "%select_ln124_82 = select i1 %and_ln124_41, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 207 'select' 'select_ln124_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_83 = select i1 %xor_ln124_83, i24 %select_ln124_82, i24 %add_ln124_82" [top.cpp:124]   --->   Operation 208 'select' 'select_ln124_83' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln124_84 = sext i24 %select_ln124_83" [top.cpp:124]   --->   Operation 209 'sext' 'sext_ln124_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_43_load = load i7 %A_43_addr" [top.cpp:124]   --->   Operation 210 'load' 'A_43_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln124_85 = sext i24 %A_43_load" [top.cpp:124]   --->   Operation 211 'sext' 'sext_ln124_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.10ns)   --->   "%add_ln124_84 = add i24 %A_43_load, i24 %select_ln124_83" [top.cpp:124]   --->   Operation 212 'add' 'add_ln124_84' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (1.10ns)   --->   "%add_ln124_85 = add i25 %sext_ln124_84, i25 %sext_ln124_85" [top.cpp:124]   --->   Operation 213 'add' 'add_ln124_85' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_1555 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_85, i32 24" [top.cpp:124]   --->   Operation 214 'bitselect' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_1556 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_84, i32 23" [top.cpp:124]   --->   Operation 215 'bitselect' 'tmp_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_85)   --->   "%xor_ln124_84 = xor i1 %tmp_1555, i1 1" [top.cpp:124]   --->   Operation 216 'xor' 'xor_ln124_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_85)   --->   "%and_ln124_42 = and i1 %tmp_1556, i1 %xor_ln124_84" [top.cpp:124]   --->   Operation 217 'and' 'and_ln124_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_85)   --->   "%xor_ln124_85 = xor i1 %tmp_1555, i1 %tmp_1556" [top.cpp:124]   --->   Operation 218 'xor' 'xor_ln124_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_85)   --->   "%select_ln124_84 = select i1 %and_ln124_42, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 219 'select' 'select_ln124_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_85 = select i1 %xor_ln124_85, i24 %select_ln124_84, i24 %add_ln124_84" [top.cpp:124]   --->   Operation 220 'select' 'select_ln124_85' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln124_86 = sext i24 %select_ln124_85" [top.cpp:124]   --->   Operation 221 'sext' 'sext_ln124_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_44_load = load i7 %A_44_addr" [top.cpp:124]   --->   Operation 222 'load' 'A_44_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln124_87 = sext i24 %A_44_load" [top.cpp:124]   --->   Operation 223 'sext' 'sext_ln124_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.10ns)   --->   "%add_ln124_86 = add i24 %A_44_load, i24 %select_ln124_85" [top.cpp:124]   --->   Operation 224 'add' 'add_ln124_86' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (1.10ns)   --->   "%add_ln124_87 = add i25 %sext_ln124_86, i25 %sext_ln124_87" [top.cpp:124]   --->   Operation 225 'add' 'add_ln124_87' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_1557 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_87, i32 24" [top.cpp:124]   --->   Operation 226 'bitselect' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_1558 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_86, i32 23" [top.cpp:124]   --->   Operation 227 'bitselect' 'tmp_1558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_87)   --->   "%xor_ln124_86 = xor i1 %tmp_1557, i1 1" [top.cpp:124]   --->   Operation 228 'xor' 'xor_ln124_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_87)   --->   "%and_ln124_43 = and i1 %tmp_1558, i1 %xor_ln124_86" [top.cpp:124]   --->   Operation 229 'and' 'and_ln124_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_87)   --->   "%xor_ln124_87 = xor i1 %tmp_1557, i1 %tmp_1558" [top.cpp:124]   --->   Operation 230 'xor' 'xor_ln124_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_87)   --->   "%select_ln124_86 = select i1 %and_ln124_43, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 231 'select' 'select_ln124_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_87 = select i1 %xor_ln124_87, i24 %select_ln124_86, i24 %add_ln124_86" [top.cpp:124]   --->   Operation 232 'select' 'select_ln124_87' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln124_88 = sext i24 %select_ln124_87" [top.cpp:124]   --->   Operation 233 'sext' 'sext_ln124_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_45_load = load i7 %A_45_addr" [top.cpp:124]   --->   Operation 234 'load' 'A_45_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln124_89 = sext i24 %A_45_load" [top.cpp:124]   --->   Operation 235 'sext' 'sext_ln124_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.10ns)   --->   "%add_ln124_88 = add i24 %A_45_load, i24 %select_ln124_87" [top.cpp:124]   --->   Operation 236 'add' 'add_ln124_88' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (1.10ns)   --->   "%add_ln124_89 = add i25 %sext_ln124_88, i25 %sext_ln124_89" [top.cpp:124]   --->   Operation 237 'add' 'add_ln124_89' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_89, i32 24" [top.cpp:124]   --->   Operation 238 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_1560 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_88, i32 23" [top.cpp:124]   --->   Operation 239 'bitselect' 'tmp_1560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_89)   --->   "%xor_ln124_88 = xor i1 %tmp_1559, i1 1" [top.cpp:124]   --->   Operation 240 'xor' 'xor_ln124_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_89)   --->   "%and_ln124_44 = and i1 %tmp_1560, i1 %xor_ln124_88" [top.cpp:124]   --->   Operation 241 'and' 'and_ln124_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_89)   --->   "%xor_ln124_89 = xor i1 %tmp_1559, i1 %tmp_1560" [top.cpp:124]   --->   Operation 242 'xor' 'xor_ln124_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_89)   --->   "%select_ln124_88 = select i1 %and_ln124_44, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 243 'select' 'select_ln124_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_89 = select i1 %xor_ln124_89, i24 %select_ln124_88, i24 %add_ln124_88" [top.cpp:124]   --->   Operation 244 'select' 'select_ln124_89' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln124_90 = sext i24 %select_ln124_89" [top.cpp:124]   --->   Operation 245 'sext' 'sext_ln124_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_46_load = load i7 %A_46_addr" [top.cpp:124]   --->   Operation 246 'load' 'A_46_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln124_91 = sext i24 %A_46_load" [top.cpp:124]   --->   Operation 247 'sext' 'sext_ln124_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.10ns)   --->   "%add_ln124_90 = add i24 %A_46_load, i24 %select_ln124_89" [top.cpp:124]   --->   Operation 248 'add' 'add_ln124_90' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (1.10ns)   --->   "%add_ln124_91 = add i25 %sext_ln124_90, i25 %sext_ln124_91" [top.cpp:124]   --->   Operation 249 'add' 'add_ln124_91' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_91, i32 24" [top.cpp:124]   --->   Operation 250 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_1562 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_90, i32 23" [top.cpp:124]   --->   Operation 251 'bitselect' 'tmp_1562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_91)   --->   "%xor_ln124_90 = xor i1 %tmp_1561, i1 1" [top.cpp:124]   --->   Operation 252 'xor' 'xor_ln124_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_91)   --->   "%and_ln124_45 = and i1 %tmp_1562, i1 %xor_ln124_90" [top.cpp:124]   --->   Operation 253 'and' 'and_ln124_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_91)   --->   "%xor_ln124_91 = xor i1 %tmp_1561, i1 %tmp_1562" [top.cpp:124]   --->   Operation 254 'xor' 'xor_ln124_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_91)   --->   "%select_ln124_90 = select i1 %and_ln124_45, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 255 'select' 'select_ln124_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_91 = select i1 %xor_ln124_91, i24 %select_ln124_90, i24 %add_ln124_90" [top.cpp:124]   --->   Operation 256 'select' 'select_ln124_91' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln124_92 = sext i24 %select_ln124_91" [top.cpp:124]   --->   Operation 257 'sext' 'sext_ln124_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_47_load = load i7 %A_47_addr" [top.cpp:124]   --->   Operation 258 'load' 'A_47_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln124_93 = sext i24 %A_47_load" [top.cpp:124]   --->   Operation 259 'sext' 'sext_ln124_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.10ns)   --->   "%add_ln124_92 = add i24 %A_47_load, i24 %select_ln124_91" [top.cpp:124]   --->   Operation 260 'add' 'add_ln124_92' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (1.10ns)   --->   "%add_ln124_93 = add i25 %sext_ln124_92, i25 %sext_ln124_93" [top.cpp:124]   --->   Operation 261 'add' 'add_ln124_93' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_1563 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_93, i32 24" [top.cpp:124]   --->   Operation 262 'bitselect' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_1564 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_92, i32 23" [top.cpp:124]   --->   Operation 263 'bitselect' 'tmp_1564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_93)   --->   "%xor_ln124_92 = xor i1 %tmp_1563, i1 1" [top.cpp:124]   --->   Operation 264 'xor' 'xor_ln124_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_93)   --->   "%and_ln124_46 = and i1 %tmp_1564, i1 %xor_ln124_92" [top.cpp:124]   --->   Operation 265 'and' 'and_ln124_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_93)   --->   "%xor_ln124_93 = xor i1 %tmp_1563, i1 %tmp_1564" [top.cpp:124]   --->   Operation 266 'xor' 'xor_ln124_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_93)   --->   "%select_ln124_92 = select i1 %and_ln124_46, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 267 'select' 'select_ln124_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_93 = select i1 %xor_ln124_93, i24 %select_ln124_92, i24 %add_ln124_92" [top.cpp:124]   --->   Operation 268 'select' 'select_ln124_93' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln124_94 = sext i24 %select_ln124_93" [top.cpp:124]   --->   Operation 269 'sext' 'sext_ln124_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_48_load = load i7 %A_48_addr" [top.cpp:124]   --->   Operation 270 'load' 'A_48_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln124_95 = sext i24 %A_48_load" [top.cpp:124]   --->   Operation 271 'sext' 'sext_ln124_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (1.10ns)   --->   "%add_ln124_94 = add i24 %A_48_load, i24 %select_ln124_93" [top.cpp:124]   --->   Operation 272 'add' 'add_ln124_94' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (1.10ns)   --->   "%add_ln124_95 = add i25 %sext_ln124_94, i25 %sext_ln124_95" [top.cpp:124]   --->   Operation 273 'add' 'add_ln124_95' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_1565 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_95, i32 24" [top.cpp:124]   --->   Operation 274 'bitselect' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_94, i32 23" [top.cpp:124]   --->   Operation 275 'bitselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_95)   --->   "%xor_ln124_94 = xor i1 %tmp_1565, i1 1" [top.cpp:124]   --->   Operation 276 'xor' 'xor_ln124_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_95)   --->   "%and_ln124_47 = and i1 %tmp_1566, i1 %xor_ln124_94" [top.cpp:124]   --->   Operation 277 'and' 'and_ln124_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_95)   --->   "%xor_ln124_95 = xor i1 %tmp_1565, i1 %tmp_1566" [top.cpp:124]   --->   Operation 278 'xor' 'xor_ln124_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_95)   --->   "%select_ln124_94 = select i1 %and_ln124_47, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 279 'select' 'select_ln124_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_95 = select i1 %xor_ln124_95, i24 %select_ln124_94, i24 %add_ln124_94" [top.cpp:124]   --->   Operation 280 'select' 'select_ln124_95' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln124_96 = sext i24 %select_ln124_95" [top.cpp:124]   --->   Operation 281 'sext' 'sext_ln124_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_49_load = load i7 %A_49_addr" [top.cpp:124]   --->   Operation 282 'load' 'A_49_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln124_97 = sext i24 %A_49_load" [top.cpp:124]   --->   Operation 283 'sext' 'sext_ln124_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (1.10ns)   --->   "%add_ln124_96 = add i24 %A_49_load, i24 %select_ln124_95" [top.cpp:124]   --->   Operation 284 'add' 'add_ln124_96' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (1.10ns)   --->   "%add_ln124_97 = add i25 %sext_ln124_96, i25 %sext_ln124_97" [top.cpp:124]   --->   Operation 285 'add' 'add_ln124_97' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_1567 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_97, i32 24" [top.cpp:124]   --->   Operation 286 'bitselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_96, i32 23" [top.cpp:124]   --->   Operation 287 'bitselect' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_97)   --->   "%xor_ln124_96 = xor i1 %tmp_1567, i1 1" [top.cpp:124]   --->   Operation 288 'xor' 'xor_ln124_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_97)   --->   "%and_ln124_48 = and i1 %tmp_1568, i1 %xor_ln124_96" [top.cpp:124]   --->   Operation 289 'and' 'and_ln124_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_97)   --->   "%xor_ln124_97 = xor i1 %tmp_1567, i1 %tmp_1568" [top.cpp:124]   --->   Operation 290 'xor' 'xor_ln124_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_97)   --->   "%select_ln124_96 = select i1 %and_ln124_48, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 291 'select' 'select_ln124_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_97 = select i1 %xor_ln124_97, i24 %select_ln124_96, i24 %add_ln124_96" [top.cpp:124]   --->   Operation 292 'select' 'select_ln124_97' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln124_98 = sext i24 %select_ln124_97" [top.cpp:124]   --->   Operation 293 'sext' 'sext_ln124_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_50_load = load i7 %A_50_addr" [top.cpp:124]   --->   Operation 294 'load' 'A_50_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln124_99 = sext i24 %A_50_load" [top.cpp:124]   --->   Operation 295 'sext' 'sext_ln124_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (1.10ns)   --->   "%add_ln124_98 = add i24 %A_50_load, i24 %select_ln124_97" [top.cpp:124]   --->   Operation 296 'add' 'add_ln124_98' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (1.10ns)   --->   "%add_ln124_99 = add i25 %sext_ln124_98, i25 %sext_ln124_99" [top.cpp:124]   --->   Operation 297 'add' 'add_ln124_99' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_1569 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_99, i32 24" [top.cpp:124]   --->   Operation 298 'bitselect' 'tmp_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_1570 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_98, i32 23" [top.cpp:124]   --->   Operation 299 'bitselect' 'tmp_1570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_99)   --->   "%xor_ln124_98 = xor i1 %tmp_1569, i1 1" [top.cpp:124]   --->   Operation 300 'xor' 'xor_ln124_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_99)   --->   "%and_ln124_49 = and i1 %tmp_1570, i1 %xor_ln124_98" [top.cpp:124]   --->   Operation 301 'and' 'and_ln124_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_99)   --->   "%xor_ln124_99 = xor i1 %tmp_1569, i1 %tmp_1570" [top.cpp:124]   --->   Operation 302 'xor' 'xor_ln124_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_99)   --->   "%select_ln124_98 = select i1 %and_ln124_49, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 303 'select' 'select_ln124_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_99 = select i1 %xor_ln124_99, i24 %select_ln124_98, i24 %add_ln124_98" [top.cpp:124]   --->   Operation 304 'select' 'select_ln124_99' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln124_100 = sext i24 %select_ln124_99" [top.cpp:124]   --->   Operation 305 'sext' 'sext_ln124_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_51_load = load i7 %A_51_addr" [top.cpp:124]   --->   Operation 306 'load' 'A_51_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln124_101 = sext i24 %A_51_load" [top.cpp:124]   --->   Operation 307 'sext' 'sext_ln124_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (1.10ns)   --->   "%add_ln124_100 = add i24 %A_51_load, i24 %select_ln124_99" [top.cpp:124]   --->   Operation 308 'add' 'add_ln124_100' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (1.10ns)   --->   "%add_ln124_101 = add i25 %sext_ln124_100, i25 %sext_ln124_101" [top.cpp:124]   --->   Operation 309 'add' 'add_ln124_101' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_1571 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_101, i32 24" [top.cpp:124]   --->   Operation 310 'bitselect' 'tmp_1571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_1572 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_100, i32 23" [top.cpp:124]   --->   Operation 311 'bitselect' 'tmp_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_101)   --->   "%xor_ln124_100 = xor i1 %tmp_1571, i1 1" [top.cpp:124]   --->   Operation 312 'xor' 'xor_ln124_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_101)   --->   "%and_ln124_50 = and i1 %tmp_1572, i1 %xor_ln124_100" [top.cpp:124]   --->   Operation 313 'and' 'and_ln124_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_101)   --->   "%xor_ln124_101 = xor i1 %tmp_1571, i1 %tmp_1572" [top.cpp:124]   --->   Operation 314 'xor' 'xor_ln124_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_101)   --->   "%select_ln124_100 = select i1 %and_ln124_50, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 315 'select' 'select_ln124_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_101 = select i1 %xor_ln124_101, i24 %select_ln124_100, i24 %add_ln124_100" [top.cpp:124]   --->   Operation 316 'select' 'select_ln124_101' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln124_102 = sext i24 %select_ln124_101" [top.cpp:124]   --->   Operation 317 'sext' 'sext_ln124_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_52_load = load i7 %A_52_addr" [top.cpp:124]   --->   Operation 318 'load' 'A_52_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln124_103 = sext i24 %A_52_load" [top.cpp:124]   --->   Operation 319 'sext' 'sext_ln124_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (1.10ns)   --->   "%add_ln124_102 = add i24 %A_52_load, i24 %select_ln124_101" [top.cpp:124]   --->   Operation 320 'add' 'add_ln124_102' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (1.10ns)   --->   "%add_ln124_103 = add i25 %sext_ln124_102, i25 %sext_ln124_103" [top.cpp:124]   --->   Operation 321 'add' 'add_ln124_103' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_1573 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_103, i32 24" [top.cpp:124]   --->   Operation 322 'bitselect' 'tmp_1573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_1574 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_102, i32 23" [top.cpp:124]   --->   Operation 323 'bitselect' 'tmp_1574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_103)   --->   "%xor_ln124_102 = xor i1 %tmp_1573, i1 1" [top.cpp:124]   --->   Operation 324 'xor' 'xor_ln124_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_103)   --->   "%and_ln124_51 = and i1 %tmp_1574, i1 %xor_ln124_102" [top.cpp:124]   --->   Operation 325 'and' 'and_ln124_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_103)   --->   "%xor_ln124_103 = xor i1 %tmp_1573, i1 %tmp_1574" [top.cpp:124]   --->   Operation 326 'xor' 'xor_ln124_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_103)   --->   "%select_ln124_102 = select i1 %and_ln124_51, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 327 'select' 'select_ln124_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_103 = select i1 %xor_ln124_103, i24 %select_ln124_102, i24 %add_ln124_102" [top.cpp:124]   --->   Operation 328 'select' 'select_ln124_103' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln124_104 = sext i24 %select_ln124_103" [top.cpp:124]   --->   Operation 329 'sext' 'sext_ln124_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_53_load = load i7 %A_53_addr" [top.cpp:124]   --->   Operation 330 'load' 'A_53_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln124_105 = sext i24 %A_53_load" [top.cpp:124]   --->   Operation 331 'sext' 'sext_ln124_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (1.10ns)   --->   "%add_ln124_104 = add i24 %A_53_load, i24 %select_ln124_103" [top.cpp:124]   --->   Operation 332 'add' 'add_ln124_104' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (1.10ns)   --->   "%add_ln124_105 = add i25 %sext_ln124_104, i25 %sext_ln124_105" [top.cpp:124]   --->   Operation 333 'add' 'add_ln124_105' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_105, i32 24" [top.cpp:124]   --->   Operation 334 'bitselect' 'tmp_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_1576 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_104, i32 23" [top.cpp:124]   --->   Operation 335 'bitselect' 'tmp_1576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_105)   --->   "%xor_ln124_104 = xor i1 %tmp_1575, i1 1" [top.cpp:124]   --->   Operation 336 'xor' 'xor_ln124_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_105)   --->   "%and_ln124_52 = and i1 %tmp_1576, i1 %xor_ln124_104" [top.cpp:124]   --->   Operation 337 'and' 'and_ln124_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_105)   --->   "%xor_ln124_105 = xor i1 %tmp_1575, i1 %tmp_1576" [top.cpp:124]   --->   Operation 338 'xor' 'xor_ln124_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_105)   --->   "%select_ln124_104 = select i1 %and_ln124_52, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 339 'select' 'select_ln124_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_105 = select i1 %xor_ln124_105, i24 %select_ln124_104, i24 %add_ln124_104" [top.cpp:124]   --->   Operation 340 'select' 'select_ln124_105' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln124_106 = sext i24 %select_ln124_105" [top.cpp:124]   --->   Operation 341 'sext' 'sext_ln124_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_54_load = load i7 %A_54_addr" [top.cpp:124]   --->   Operation 342 'load' 'A_54_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln124_107 = sext i24 %A_54_load" [top.cpp:124]   --->   Operation 343 'sext' 'sext_ln124_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (1.10ns)   --->   "%add_ln124_106 = add i24 %A_54_load, i24 %select_ln124_105" [top.cpp:124]   --->   Operation 344 'add' 'add_ln124_106' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 345 [1/1] (1.10ns)   --->   "%add_ln124_107 = add i25 %sext_ln124_106, i25 %sext_ln124_107" [top.cpp:124]   --->   Operation 345 'add' 'add_ln124_107' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_107, i32 24" [top.cpp:124]   --->   Operation 346 'bitselect' 'tmp_1577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_106, i32 23" [top.cpp:124]   --->   Operation 347 'bitselect' 'tmp_1578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_107)   --->   "%xor_ln124_106 = xor i1 %tmp_1577, i1 1" [top.cpp:124]   --->   Operation 348 'xor' 'xor_ln124_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_107)   --->   "%and_ln124_53 = and i1 %tmp_1578, i1 %xor_ln124_106" [top.cpp:124]   --->   Operation 349 'and' 'and_ln124_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_107)   --->   "%xor_ln124_107 = xor i1 %tmp_1577, i1 %tmp_1578" [top.cpp:124]   --->   Operation 350 'xor' 'xor_ln124_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_107)   --->   "%select_ln124_106 = select i1 %and_ln124_53, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 351 'select' 'select_ln124_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_107 = select i1 %xor_ln124_107, i24 %select_ln124_106, i24 %add_ln124_106" [top.cpp:124]   --->   Operation 352 'select' 'select_ln124_107' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln124_108 = sext i24 %select_ln124_107" [top.cpp:124]   --->   Operation 353 'sext' 'sext_ln124_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_55_load = load i7 %A_55_addr" [top.cpp:124]   --->   Operation 354 'load' 'A_55_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln124_109 = sext i24 %A_55_load" [top.cpp:124]   --->   Operation 355 'sext' 'sext_ln124_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (1.10ns)   --->   "%add_ln124_108 = add i24 %A_55_load, i24 %select_ln124_107" [top.cpp:124]   --->   Operation 356 'add' 'add_ln124_108' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (1.10ns)   --->   "%add_ln124_109 = add i25 %sext_ln124_108, i25 %sext_ln124_109" [top.cpp:124]   --->   Operation 357 'add' 'add_ln124_109' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_109, i32 24" [top.cpp:124]   --->   Operation 358 'bitselect' 'tmp_1579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_108, i32 23" [top.cpp:124]   --->   Operation 359 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_109)   --->   "%xor_ln124_108 = xor i1 %tmp_1579, i1 1" [top.cpp:124]   --->   Operation 360 'xor' 'xor_ln124_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_109)   --->   "%and_ln124_54 = and i1 %tmp_1580, i1 %xor_ln124_108" [top.cpp:124]   --->   Operation 361 'and' 'and_ln124_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_109)   --->   "%xor_ln124_109 = xor i1 %tmp_1579, i1 %tmp_1580" [top.cpp:124]   --->   Operation 362 'xor' 'xor_ln124_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_109)   --->   "%select_ln124_108 = select i1 %and_ln124_54, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 363 'select' 'select_ln124_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_109 = select i1 %xor_ln124_109, i24 %select_ln124_108, i24 %add_ln124_108" [top.cpp:124]   --->   Operation 364 'select' 'select_ln124_109' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln124_110 = sext i24 %select_ln124_109" [top.cpp:124]   --->   Operation 365 'sext' 'sext_ln124_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_56_load = load i7 %A_56_addr" [top.cpp:124]   --->   Operation 366 'load' 'A_56_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln124_111 = sext i24 %A_56_load" [top.cpp:124]   --->   Operation 367 'sext' 'sext_ln124_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (1.10ns)   --->   "%add_ln124_110 = add i24 %A_56_load, i24 %select_ln124_109" [top.cpp:124]   --->   Operation 368 'add' 'add_ln124_110' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (1.10ns)   --->   "%add_ln124_111 = add i25 %sext_ln124_110, i25 %sext_ln124_111" [top.cpp:124]   --->   Operation 369 'add' 'add_ln124_111' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_111, i32 24" [top.cpp:124]   --->   Operation 370 'bitselect' 'tmp_1581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_110, i32 23" [top.cpp:124]   --->   Operation 371 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_111)   --->   "%xor_ln124_110 = xor i1 %tmp_1581, i1 1" [top.cpp:124]   --->   Operation 372 'xor' 'xor_ln124_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_111)   --->   "%and_ln124_55 = and i1 %tmp_1582, i1 %xor_ln124_110" [top.cpp:124]   --->   Operation 373 'and' 'and_ln124_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_111)   --->   "%xor_ln124_111 = xor i1 %tmp_1581, i1 %tmp_1582" [top.cpp:124]   --->   Operation 374 'xor' 'xor_ln124_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_111)   --->   "%select_ln124_110 = select i1 %and_ln124_55, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 375 'select' 'select_ln124_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_111 = select i1 %xor_ln124_111, i24 %select_ln124_110, i24 %add_ln124_110" [top.cpp:124]   --->   Operation 376 'select' 'select_ln124_111' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln124_112 = sext i24 %select_ln124_111" [top.cpp:124]   --->   Operation 377 'sext' 'sext_ln124_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_57_load = load i7 %A_57_addr" [top.cpp:124]   --->   Operation 378 'load' 'A_57_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln124_113 = sext i24 %A_57_load" [top.cpp:124]   --->   Operation 379 'sext' 'sext_ln124_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (1.10ns)   --->   "%add_ln124_112 = add i24 %A_57_load, i24 %select_ln124_111" [top.cpp:124]   --->   Operation 380 'add' 'add_ln124_112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (1.10ns)   --->   "%add_ln124_113 = add i25 %sext_ln124_112, i25 %sext_ln124_113" [top.cpp:124]   --->   Operation 381 'add' 'add_ln124_113' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_113, i32 24" [top.cpp:124]   --->   Operation 382 'bitselect' 'tmp_1583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_112, i32 23" [top.cpp:124]   --->   Operation 383 'bitselect' 'tmp_1584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_113)   --->   "%xor_ln124_112 = xor i1 %tmp_1583, i1 1" [top.cpp:124]   --->   Operation 384 'xor' 'xor_ln124_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_113)   --->   "%and_ln124_56 = and i1 %tmp_1584, i1 %xor_ln124_112" [top.cpp:124]   --->   Operation 385 'and' 'and_ln124_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_113)   --->   "%xor_ln124_113 = xor i1 %tmp_1583, i1 %tmp_1584" [top.cpp:124]   --->   Operation 386 'xor' 'xor_ln124_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_113)   --->   "%select_ln124_112 = select i1 %and_ln124_56, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 387 'select' 'select_ln124_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_113 = select i1 %xor_ln124_113, i24 %select_ln124_112, i24 %add_ln124_112" [top.cpp:124]   --->   Operation 388 'select' 'select_ln124_113' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln124_114 = sext i24 %select_ln124_113" [top.cpp:124]   --->   Operation 389 'sext' 'sext_ln124_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_58_load = load i7 %A_58_addr" [top.cpp:124]   --->   Operation 390 'load' 'A_58_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln124_115 = sext i24 %A_58_load" [top.cpp:124]   --->   Operation 391 'sext' 'sext_ln124_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (1.10ns)   --->   "%add_ln124_114 = add i24 %A_58_load, i24 %select_ln124_113" [top.cpp:124]   --->   Operation 392 'add' 'add_ln124_114' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (1.10ns)   --->   "%add_ln124_115 = add i25 %sext_ln124_114, i25 %sext_ln124_115" [top.cpp:124]   --->   Operation 393 'add' 'add_ln124_115' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_115, i32 24" [top.cpp:124]   --->   Operation 394 'bitselect' 'tmp_1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_114, i32 23" [top.cpp:124]   --->   Operation 395 'bitselect' 'tmp_1586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_115)   --->   "%xor_ln124_114 = xor i1 %tmp_1585, i1 1" [top.cpp:124]   --->   Operation 396 'xor' 'xor_ln124_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_115)   --->   "%and_ln124_57 = and i1 %tmp_1586, i1 %xor_ln124_114" [top.cpp:124]   --->   Operation 397 'and' 'and_ln124_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_115)   --->   "%xor_ln124_115 = xor i1 %tmp_1585, i1 %tmp_1586" [top.cpp:124]   --->   Operation 398 'xor' 'xor_ln124_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_115)   --->   "%select_ln124_114 = select i1 %and_ln124_57, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 399 'select' 'select_ln124_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_115 = select i1 %xor_ln124_115, i24 %select_ln124_114, i24 %add_ln124_114" [top.cpp:124]   --->   Operation 400 'select' 'select_ln124_115' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln124_116 = sext i24 %select_ln124_115" [top.cpp:124]   --->   Operation 401 'sext' 'sext_ln124_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_59_load = load i7 %A_59_addr" [top.cpp:124]   --->   Operation 402 'load' 'A_59_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln124_117 = sext i24 %A_59_load" [top.cpp:124]   --->   Operation 403 'sext' 'sext_ln124_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (1.10ns)   --->   "%add_ln124_116 = add i24 %A_59_load, i24 %select_ln124_115" [top.cpp:124]   --->   Operation 404 'add' 'add_ln124_116' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (1.10ns)   --->   "%add_ln124_117 = add i25 %sext_ln124_116, i25 %sext_ln124_117" [top.cpp:124]   --->   Operation 405 'add' 'add_ln124_117' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_117, i32 24" [top.cpp:124]   --->   Operation 406 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_116, i32 23" [top.cpp:124]   --->   Operation 407 'bitselect' 'tmp_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_117)   --->   "%xor_ln124_116 = xor i1 %tmp_1587, i1 1" [top.cpp:124]   --->   Operation 408 'xor' 'xor_ln124_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_117)   --->   "%and_ln124_58 = and i1 %tmp_1588, i1 %xor_ln124_116" [top.cpp:124]   --->   Operation 409 'and' 'and_ln124_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_117)   --->   "%xor_ln124_117 = xor i1 %tmp_1587, i1 %tmp_1588" [top.cpp:124]   --->   Operation 410 'xor' 'xor_ln124_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_117)   --->   "%select_ln124_116 = select i1 %and_ln124_58, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 411 'select' 'select_ln124_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_117 = select i1 %xor_ln124_117, i24 %select_ln124_116, i24 %add_ln124_116" [top.cpp:124]   --->   Operation 412 'select' 'select_ln124_117' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln124_118 = sext i24 %select_ln124_117" [top.cpp:124]   --->   Operation 413 'sext' 'sext_ln124_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_60_load = load i7 %A_60_addr" [top.cpp:124]   --->   Operation 414 'load' 'A_60_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln124_119 = sext i24 %A_60_load" [top.cpp:124]   --->   Operation 415 'sext' 'sext_ln124_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (1.10ns)   --->   "%add_ln124_118 = add i24 %A_60_load, i24 %select_ln124_117" [top.cpp:124]   --->   Operation 416 'add' 'add_ln124_118' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (1.10ns)   --->   "%add_ln124_119 = add i25 %sext_ln124_118, i25 %sext_ln124_119" [top.cpp:124]   --->   Operation 417 'add' 'add_ln124_119' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_119, i32 24" [top.cpp:124]   --->   Operation 418 'bitselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_1590 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_118, i32 23" [top.cpp:124]   --->   Operation 419 'bitselect' 'tmp_1590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_119)   --->   "%xor_ln124_118 = xor i1 %tmp_1589, i1 1" [top.cpp:124]   --->   Operation 420 'xor' 'xor_ln124_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_119)   --->   "%and_ln124_59 = and i1 %tmp_1590, i1 %xor_ln124_118" [top.cpp:124]   --->   Operation 421 'and' 'and_ln124_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_119)   --->   "%xor_ln124_119 = xor i1 %tmp_1589, i1 %tmp_1590" [top.cpp:124]   --->   Operation 422 'xor' 'xor_ln124_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_119)   --->   "%select_ln124_118 = select i1 %and_ln124_59, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 423 'select' 'select_ln124_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_119 = select i1 %xor_ln124_119, i24 %select_ln124_118, i24 %add_ln124_118" [top.cpp:124]   --->   Operation 424 'select' 'select_ln124_119' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln124_120 = sext i24 %select_ln124_119" [top.cpp:124]   --->   Operation 425 'sext' 'sext_ln124_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_61_load = load i7 %A_61_addr" [top.cpp:124]   --->   Operation 426 'load' 'A_61_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln124_121 = sext i24 %A_61_load" [top.cpp:124]   --->   Operation 427 'sext' 'sext_ln124_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (1.10ns)   --->   "%add_ln124_120 = add i24 %A_61_load, i24 %select_ln124_119" [top.cpp:124]   --->   Operation 428 'add' 'add_ln124_120' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (1.10ns)   --->   "%add_ln124_121 = add i25 %sext_ln124_120, i25 %sext_ln124_121" [top.cpp:124]   --->   Operation 429 'add' 'add_ln124_121' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_1591 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_121, i32 24" [top.cpp:124]   --->   Operation 430 'bitselect' 'tmp_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_1592 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_120, i32 23" [top.cpp:124]   --->   Operation 431 'bitselect' 'tmp_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_121)   --->   "%xor_ln124_120 = xor i1 %tmp_1591, i1 1" [top.cpp:124]   --->   Operation 432 'xor' 'xor_ln124_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_121)   --->   "%and_ln124_60 = and i1 %tmp_1592, i1 %xor_ln124_120" [top.cpp:124]   --->   Operation 433 'and' 'and_ln124_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_121)   --->   "%xor_ln124_121 = xor i1 %tmp_1591, i1 %tmp_1592" [top.cpp:124]   --->   Operation 434 'xor' 'xor_ln124_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_121)   --->   "%select_ln124_120 = select i1 %and_ln124_60, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 435 'select' 'select_ln124_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_121 = select i1 %xor_ln124_121, i24 %select_ln124_120, i24 %add_ln124_120" [top.cpp:124]   --->   Operation 436 'select' 'select_ln124_121' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln124_122 = sext i24 %select_ln124_121" [top.cpp:124]   --->   Operation 437 'sext' 'sext_ln124_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_62_load = load i7 %A_62_addr" [top.cpp:124]   --->   Operation 438 'load' 'A_62_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln124_123 = sext i24 %A_62_load" [top.cpp:124]   --->   Operation 439 'sext' 'sext_ln124_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (1.10ns)   --->   "%add_ln124_122 = add i24 %A_62_load, i24 %select_ln124_121" [top.cpp:124]   --->   Operation 440 'add' 'add_ln124_122' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (1.10ns)   --->   "%add_ln124_123 = add i25 %sext_ln124_122, i25 %sext_ln124_123" [top.cpp:124]   --->   Operation 441 'add' 'add_ln124_123' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_1593 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_123, i32 24" [top.cpp:124]   --->   Operation 442 'bitselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_122, i32 23" [top.cpp:124]   --->   Operation 443 'bitselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_123)   --->   "%xor_ln124_122 = xor i1 %tmp_1593, i1 1" [top.cpp:124]   --->   Operation 444 'xor' 'xor_ln124_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_123)   --->   "%and_ln124_61 = and i1 %tmp_1594, i1 %xor_ln124_122" [top.cpp:124]   --->   Operation 445 'and' 'and_ln124_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_123)   --->   "%xor_ln124_123 = xor i1 %tmp_1593, i1 %tmp_1594" [top.cpp:124]   --->   Operation 446 'xor' 'xor_ln124_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_123)   --->   "%select_ln124_122 = select i1 %and_ln124_61, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 447 'select' 'select_ln124_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_123 = select i1 %xor_ln124_123, i24 %select_ln124_122, i24 %add_ln124_122" [top.cpp:124]   --->   Operation 448 'select' 'select_ln124_123' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln124_124 = sext i24 %select_ln124_123" [top.cpp:124]   --->   Operation 449 'sext' 'sext_ln124_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_63_load = load i7 %A_63_addr" [top.cpp:124]   --->   Operation 450 'load' 'A_63_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln124_125 = sext i24 %A_63_load" [top.cpp:124]   --->   Operation 451 'sext' 'sext_ln124_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (1.10ns)   --->   "%add_ln124_124 = add i24 %A_63_load, i24 %select_ln124_123" [top.cpp:124]   --->   Operation 452 'add' 'add_ln124_124' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (1.10ns)   --->   "%add_ln124_125 = add i25 %sext_ln124_124, i25 %sext_ln124_125" [top.cpp:124]   --->   Operation 453 'add' 'add_ln124_125' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_1595 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124_125, i32 24" [top.cpp:124]   --->   Operation 454 'bitselect' 'tmp_1595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_124, i32 23" [top.cpp:124]   --->   Operation 455 'bitselect' 'tmp_1596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_125)   --->   "%xor_ln124_124 = xor i1 %tmp_1595, i1 1" [top.cpp:124]   --->   Operation 456 'xor' 'xor_ln124_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_125)   --->   "%and_ln124_62 = and i1 %tmp_1596, i1 %xor_ln124_124" [top.cpp:124]   --->   Operation 457 'and' 'and_ln124_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_125)   --->   "%xor_ln124_125 = xor i1 %tmp_1595, i1 %tmp_1596" [top.cpp:124]   --->   Operation 458 'xor' 'xor_ln124_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_125)   --->   "%select_ln124_124 = select i1 %and_ln124_62, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 459 'select' 'select_ln124_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124_125 = select i1 %xor_ln124_125, i24 %select_ln124_124, i24 %add_ln124_124" [top.cpp:124]   --->   Operation 460 'select' 'select_ln124_125' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln124_126 = sext i24 %select_ln124_125" [top.cpp:124]   --->   Operation 461 'sext' 'sext_ln124_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_64_load = load i7 %A_64_addr" [top.cpp:124]   --->   Operation 462 'load' 'A_64_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i24 %A_64_load" [top.cpp:124]   --->   Operation 463 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (1.10ns)   --->   "%add_ln124_126 = add i24 %A_64_load, i24 %select_ln124_125" [top.cpp:124]   --->   Operation 464 'add' 'add_ln124_126' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (1.10ns)   --->   "%add_ln124 = add i25 %sext_ln124_126, i25 %sext_ln124" [top.cpp:124]   --->   Operation 465 'add' 'add_ln124' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_1597 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln124, i32 24" [top.cpp:124]   --->   Operation 466 'bitselect' 'tmp_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_1598 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln124_126, i32 23" [top.cpp:124]   --->   Operation 467 'bitselect' 'tmp_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%xor_ln124_126 = xor i1 %tmp_1597, i1 1" [top.cpp:124]   --->   Operation 468 'xor' 'xor_ln124_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%and_ln124 = and i1 %tmp_1598, i1 %xor_ln124_126" [top.cpp:124]   --->   Operation 469 'and' 'and_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%xor_ln124 = xor i1 %tmp_1597, i1 %tmp_1598" [top.cpp:124]   --->   Operation 470 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%select_ln124_126 = select i1 %and_ln124, i24 8388607, i24 8388608" [top.cpp:124]   --->   Operation 471 'select' 'select_ln124_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %xor_ln124, i24 %select_ln124_126, i24 %add_ln124_126" [top.cpp:124]   --->   Operation 472 'select' 'select_ln124' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.48ns)   --->   "%store_ln124 = store i24 %select_ln124, i24 %empty" [top.cpp:124]   --->   Operation 473 'store' 'store_ln124' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.body33.1" [top.cpp:121]   --->   Operation 474 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln121', top.cpp:121) of constant 0 on local variable 'j', top.cpp:121 [38]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:121) on local variable 'j', top.cpp:121 [42]  (0.000 ns)
	'add' operation 7 bit ('add_ln121', top.cpp:121) [470]  (0.897 ns)
	'store' operation 0 bit ('store_ln121', top.cpp:121) of variable 'add_ln121', top.cpp:121 on local variable 'j', top.cpp:121 [471]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation 24 bit ('A_33_load', top.cpp:124) on array 'A_33' [87]  (1.352 ns)

 <State 3>: 49.913ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124_64', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_65', top.cpp:124) [97]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_67', top.cpp:124) [102]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_67', top.cpp:124) [107]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_67', top.cpp:124) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_68', top.cpp:124) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_69', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_70', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_71', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_72', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_73', top.cpp:124) [145]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_75', top.cpp:124) [150]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_75', top.cpp:124) [155]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_75', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_76', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_77', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_78', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_79', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_80', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_81', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_82', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_83', top.cpp:124) [205]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_85', top.cpp:124) [210]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_85', top.cpp:124) [215]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_85', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_86', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_87', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_88', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_89', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_90', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_91', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_92', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_93', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_94', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_95', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_96', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_97', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_98', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_99', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_100', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_101', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_102', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_103', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_104', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_105', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_106', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_107', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_108', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_109', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_110', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_111', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_112', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_113', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_114', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_115', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_116', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_117', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_118', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_119', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_120', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_121', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_122', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_123', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_124', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_125', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_126', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('store_ln124', top.cpp:124) of variable 'select_ln124', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
