#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-617-g5bb6c7f5)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b474451320 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x55b47453ace0_0 .var/i "file", 31 0;
v0x55b47453ade0_0 .var/i "i", 31 0;
v0x55b474539d20_0 .net "sig_../halfadder.aig_c", 0 0, L_0x55b474540de0;  1 drivers
v0x55b474539dc0_0 .net "sig_../halfadder.aig_s", 0 0, L_0x55b4744b5860;  1 drivers
v0x55b474539e60_0 .var "sig_../halfadder.aig_x", 0 0;
v0x55b474539f50_0 .var "sig_../halfadder.aig_y", 0 0;
v0x55b47453a020_0 .var "xorshift128_t", 31 0;
v0x55b4744b4dd0_0 .var "xorshift128_w", 31 0;
v0x55b4744b4eb0_0 .var "xorshift128_x", 31 0;
v0x55b4744b4f90_0 .var "xorshift128_y", 31 0;
v0x55b4744b5070_0 .var "xorshift128_z", 31 0;
S_0x55b474451140 .scope task, "../halfadder.aig_print_header" "../halfadder.aig_print_header" 2 69, 2 69 0, S_0x55b474451320;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_print_header ;
    %vpi_call 2 71 "$fdisplay", v0x55b47453ace0_0, "#OUT#" {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x55b47453ace0_0, "#OUT#   A   sig_../halfadder.aig_x " {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x55b47453ace0_0, "#OUT#   B   sig_../halfadder.aig_y " {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x55b47453ace0_0, "#OUT#   C   sig_../halfadder.aig_c " {0 0 0};
    %vpi_call 2 75 "$fdisplay", v0x55b47453ace0_0, "#OUT#   D   sig_../halfadder.aig_s " {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x55b47453ace0_0, "#OUT#" {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x55b47453ace0_0, "#OUT# AB # CD" {0 0 0};
    %end;
S_0x55b474450f60 .scope task, "../halfadder.aig_print_status" "../halfadder.aig_print_status" 2 63, 2 63 0, S_0x55b474451320;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_print_status ;
    %load/vec4 v0x55b474539e60_0;
    %load/vec4 v0x55b474539f50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b474539d20_0;
    %load/vec4 v0x55b474539dc0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 65 "$fdisplay", v0x55b47453ace0_0, "#OUT# %b %b %b %t %d", S<1,vec4,u2>, 1'bx, S<0,vec4,u2>, $time, v0x55b47453ade0_0 {2 0 0};
    %end;
S_0x55b474450d80 .scope task, "../halfadder.aig_reset" "../halfadder.aig_reset" 2 36, 2 36 0, S_0x55b474451320;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_reset ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b474539e60_0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b474539f50_0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b474539e60_0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b474539f50_0, 4;
    %delay 100, 0;
    %delay 0, 0;
    %end;
S_0x55b4745365f0 .scope task, "../halfadder.aig_test" "../halfadder.aig_test" 2 81, 2 81 0, S_0x55b474451320;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_test ;
    %vpi_call 2 83 "$fdisplay", v0x55b47453ace0_0, "#OUT#\012#OUT# ==== ../halfadder.aig  ====" {0 0 0};
    %fork TD_testbench...\/halfadder.aig_reset, S_0x55b474450d80;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b47453ade0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55b47453ade0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x55b47453ade0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %fork TD_testbench...\/halfadder.aig_print_header, S_0x55b474451140;
    %join;
T_3.2 ;
    %delay 100, 0;
    %fork TD_testbench...\/halfadder.aig_update_data, S_0x55b4745472a0;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/halfadder.aig_update_clock, S_0x55b4745367d0;
    %join;
    %delay 100, 0;
    %fork TD_testbench...\/halfadder.aig_print_status, S_0x55b474450f60;
    %join;
    %load/vec4 v0x55b47453ade0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b47453ade0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
S_0x55b4745367d0 .scope task, "../halfadder.aig_update_clock" "../halfadder.aig_update_clock" 2 58, 2 58 0, S_0x55b474451320;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_update_clock ;
    %end;
S_0x55b4745472a0 .scope task, "../halfadder.aig_update_data" "../halfadder.aig_update_data" 2 48, 2 48 0, S_0x55b474451320;
 .timescale 0 0;
TD_testbench...\/halfadder.aig_update_data ;
    %fork TD_testbench.xorshift128, S_0x55b47453ab00;
    %join;
    %load/vec4 v0x55b4744b4eb0_0;
    %load/vec4 v0x55b4744b4f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b4744b5070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b4744b4dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55b474539e60_0, 2;
    %fork TD_testbench.xorshift128, S_0x55b47453ab00;
    %join;
    %load/vec4 v0x55b4744b4eb0_0;
    %load/vec4 v0x55b4744b4f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b4744b5070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b4744b4dd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x55b474539f50_0, 4;
    %delay 100, 0;
    %end;
S_0x55b474547480 .scope module, "uut_../halfadder.aig" "../halfadder.aig" 2 29, 3 3 0, S_0x55b474451320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "y";
    .port_info 1 /OUTPUT 1 "s";
    .port_info 2 /OUTPUT 1 "c";
    .port_info 3 /INPUT 1 "x";
L_0x55b4744b5640 .functor BUFZ 1, v0x55b474539f50_0, C4<0>, C4<0>, C4<0>;
L_0x55b4744b5860 .functor BUFZ 1, L_0x55b4744b5750, C4<0>, C4<0>, C4<0>;
L_0x55b4744b5970 .functor BUFZ 1, v0x55b474539e60_0, C4<0>, C4<0>, C4<0>;
L_0x55b474540de0 .functor BUFZ 1, L_0x55b4744b5530, C4<0>, C4<0>, C4<0>;
v0x55b474551000_0 .net "_0_", 0 0, L_0x55b4744b5530;  1 drivers
v0x55b4745510a0_0 .net "_1_", 0 0, L_0x55b4744b5750;  1 drivers
v0x55b474551170_0 .net "_2_", 0 0, L_0x55b4744b5970;  1 drivers
v0x55b47454bb60_0 .net "_3_", 0 0, L_0x55b4744b5640;  1 drivers
v0x55b47454bc50_0 .net "c", 0 0, L_0x55b474540de0;  alias, 1 drivers
v0x55b47454bd40_0 .net "s", 0 0, L_0x55b4744b5860;  alias, 1 drivers
v0x55b47454bde0_0 .net "x", 0 0, v0x55b474539e60_0;  1 drivers
v0x55b47454be80_0 .net "y", 0 0, v0x55b474539f50_0;  1 drivers
S_0x55b474549380 .scope module, "_4_" "$_AND_" 3 17, 4 75 0, S_0x55b474547480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x55b4744b5530 .functor AND 1, L_0x55b4744b5640, L_0x55b4744b5970, C4<1>, C4<1>;
v0x55b4745495b0_0 .net "A", 0 0, L_0x55b4744b5640;  alias, 1 drivers
v0x55b47454e340_0 .net "B", 0 0, L_0x55b4744b5970;  alias, 1 drivers
v0x55b47454f740_0 .net "Y", 0 0, L_0x55b4744b5530;  alias, 1 drivers
S_0x55b47454f840 .scope module, "_5_" "$_XOR_" 3 22, 4 151 0, S_0x55b474547480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_0x55b4744b5750 .functor XOR 1, L_0x55b4744b5640, L_0x55b4744b5970, C4<0>, C4<0>;
v0x55b47454fa70_0 .net "A", 0 0, L_0x55b4744b5640;  alias, 1 drivers
v0x55b474550e80_0 .net "B", 0 0, L_0x55b4744b5970;  alias, 1 drivers
v0x55b474550f20_0 .net "Y", 0 0, L_0x55b4744b5750;  alias, 1 drivers
S_0x55b47453ab00 .scope task, "xorshift128" "xorshift128" 2 15, 2 15 0, S_0x55b474451320;
 .timescale 0 0;
TD_testbench.xorshift128 ;
    %load/vec4 v0x55b4744b4eb0_0;
    %load/vec4 v0x55b4744b4eb0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %store/vec4 v0x55b47453a020_0, 0, 32;
    %load/vec4 v0x55b4744b4f90_0;
    %store/vec4 v0x55b4744b4eb0_0, 0, 32;
    %load/vec4 v0x55b4744b5070_0;
    %store/vec4 v0x55b4744b4f90_0, 0, 32;
    %load/vec4 v0x55b4744b4dd0_0;
    %store/vec4 v0x55b4744b5070_0, 0, 32;
    %load/vec4 v0x55b4744b4dd0_0;
    %load/vec4 v0x55b4744b4dd0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %load/vec4 v0x55b47453a020_0;
    %xor;
    %load/vec4 v0x55b47453a020_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x55b4744b4dd0_0, 0, 32;
    %end;
    .scope S_0x55b474451320;
T_7 ;
    %pushi/vec4 123456789, 0, 32;
    %store/vec4 v0x55b4744b4eb0_0, 0, 32;
    %pushi/vec4 362436069, 0, 32;
    %store/vec4 v0x55b4744b4f90_0, 0, 32;
    %pushi/vec4 521288629, 0, 32;
    %store/vec4 v0x55b4744b5070_0, 0, 32;
    %pushi/vec4 1559746896, 0, 32;
    %store/vec4 v0x55b4744b4dd0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x55b474451320;
T_8 ;
    %vpi_func 2 97 "$fopen" 32, "halfadder_out_syn1" {0 0 0};
    %store/vec4 v0x55b47453ace0_0, 0, 32;
    %fork TD_testbench...\/halfadder.aig_test, S_0x55b4745365f0;
    %join;
    %vpi_call 2 99 "$fclose", v0x55b47453ace0_0 {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "halfadder_tb.v";
    "halfadder_syn1.v";
    "/home/mkurc/Repos/google-prjxray-yosys/tests/tools/../../techlibs/common/simcells.v";
