$date
	Wed Apr 29 13:04:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module twotoonemuxTB $end
$var wire 1 ! Out $end
$var integer 32 " i [31:0] $end
$var reg 1 # in0 $end
$var reg 1 $ in1 $end
$var reg 1 % sel $end
$scope module DUT $end
$var wire 1 & in0 $end
$var wire 1 ' in1 $end
$var wire 1 ( sel $end
$var reg 1 ) Out $end
$upscope $end
$scope task initialize $end
$upscope $end
$scope task stimulus $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
b0 "
0!
$end
#5
1%
1(
b1 "
#10
1)
1!
1#
1&
0%
0(
b10 "
#15
0)
0!
1%
1(
b11 "
#20
1$
1'
0#
0&
0%
0(
b100 "
#25
1)
1!
1%
1(
b101 "
#30
1#
1&
0%
0(
b110 "
#35
1%
1(
b111 "
#40
b1000 "
#45
0)
0!
0%
0(
0#
0&
#50
1)
1!
1%
1(
#55
0%
0(
1#
1&
#60
1%
1(
#65
0%
0(
0$
0'
#70
0)
0!
1%
1(
#75
0%
0(
0#
0&
#80
1%
1(
#85
