From daad93dcb74e61b5dd8d3eb9196292ed68ad1e88 Mon Sep 17 00:00:00 2001
From: Jianqun Xu <jay.xu@rock-chips.com>
Date: Sun, 7 Oct 2018 09:16:22 +0800
Subject: [PATCH] arm64: dts: rockchip: add sdmmc0_det pinctrl for rk1808

Change-Id: I0229bb370bcc5a4b93ad000906f00adb4fe95230
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk1808.dtsi | 9 ++++++++-
 1 file changed, 8 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk1808.dtsi b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
index 186d85e5ae3c..ba2665862ed2 100644
--- a/arch/arm64/boot/dts/rockchip/rk1808.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk1808.dtsi
@@ -1068,7 +1068,7 @@
 		fifo-depth = <0x100>;
 		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_bus4>;
+		pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_bus4 &sdmmc0_detn>;
 		status = "disabled";
 	};
 
@@ -1784,14 +1784,21 @@
 				/* sdmmc0_d3 */
 				<4 RK_PA5 1 &pcfg_pull_none>;
 			};
+
 			sdmmc0_cmd: sdmmc0-cmd {
 				rockchip,pins =
 					<4 RK_PA0 1 &pcfg_pull_none>;
 			};
+
 			sdmmc0_clk: sdmmc0-clk {
 				rockchip,pins =
 					<4 RK_PA1 1 &pcfg_pull_none>;
 			};
+
+			sdmmc0_detn: sdmmc0-detn {
+				rockchip,pins =
+					<0 RK_PA3 1 &pcfg_pull_none>;
+			};
 		};
 
 		sdmmc1 {
-- 
2.35.3

