
---------- Begin Simulation Statistics ----------
simSeconds                                   0.067099                       # Number of seconds simulated (Second)
simTicks                                  67099398102                       # Number of ticks simulated (Tick)
finalTick                                 67099398102                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1963.17                       # Real time elapsed on the host (Second)
hostTickRate                                 34179183                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     748060                       # Number of bytes of host memory used (Byte)
simInsts                                    254019501                       # Number of instructions simulated (Count)
simOps                                      437757410                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   129393                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     222985                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       201262756                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      219273738                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1727                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     219188465                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   244                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              388721                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           311457                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                908                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          201112122                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.089882                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.441570                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                100607796     50.03%     50.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 37082271     18.44%     68.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 34782934     17.30%     85.76% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 14150768      7.04%     92.80% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6880601      3.42%     96.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4336751      2.16%     98.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2347186      1.17%     99.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   591773      0.29%     99.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   332042      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            201112122                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 318926     99.67%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.01%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    21      0.01%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    4      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     99.68% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   567      0.18%     99.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  291      0.09%     99.95% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               62      0.02%     99.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             102      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2101422      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     88991309     40.60%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          108      0.00%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          268      0.00%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      6297837      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu     17837520      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          340      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc     17306284      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     14158865      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt     17830938      8.13%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     28319761     12.92%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     10032717      4.58%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7389282      3.37%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      8920751      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1063      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     219188465                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.089066                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             319990                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.001460                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               359708588                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               79434819                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       79126830                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                280100698                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               140229495                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       140047886                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   77356606                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   140050427                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        219184816                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     18952998                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                     3649                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26343003                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7908679                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     7390005                       # Number of stores executed (Count)
system.cpu0.numRate                          1.089048                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            749                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         150634                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      236939                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  127014130                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    218886721                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.584570                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.584570                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.631086                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.631086                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 123364941                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 66941997                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  274833129                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 131132257                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   24867962                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  33780874                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 48994540                       # number of misc regfile reads (Count)
system.cpu0.MemDepUnit__0.insertedLoads      18960416                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7397445                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      4607638                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      4111503                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7919834                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3715485                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             1776                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5811224                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5809516                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999706                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                2100554                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           1061                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               204                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             857                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          177                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         360402                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            819                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             1340                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    201065282                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.088635                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.831207                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      105853034     52.65%     52.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       54662090     27.19%     79.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       10736623      5.34%     85.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13418428      6.67%     91.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4906231      2.44%     94.29% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2484735      1.24%     95.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         525500      0.26%     95.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         534626      0.27%     96.05% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7944015      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    201065282                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           127014130                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             218886721                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   26281036                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     18913243                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        546                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7890817                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 139988077                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  103015700                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              2097833                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      2098091      0.96%      0.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     88793771     40.57%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           89      0.00%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv          231      0.00%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      6291681      2.87%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu     17826158      8.14%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          308      0.00%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc     17302164      7.90%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     14155794      6.47%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt     17825821      8.14%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     28311577     12.93%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      9999948      4.57%     92.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      7366990      3.37%     95.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      8913295      4.07%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          803      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    218886721                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7944015                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     20331977                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20331977                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     20331977                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        20331977                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3617031                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3617031                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3617031                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3617031                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 218579550316                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 218579550316                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 218579550316                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 218579550316                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     23949008                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     23949008                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     23949008                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     23949008                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.151031                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.151031                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.151031                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.151031                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 60430.654400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 60430.654400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 60430.654400                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 60430.654400                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         4841                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs           76                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     63.697368                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       971008                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           971008                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2251224                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2251224                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2251224                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2251224                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1365807                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1365807                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1365807                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1365807                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  70628957008                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  70628957008                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  70628957008                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  70628957008                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.057030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.057030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.057030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.057030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 51712.252908                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 51712.252908                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 51712.252908                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 51712.252908                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1361026                       # number of replacements (Count)
system.cpu0.dcache.replacement_distribution::samples      1361026                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::mean 42822360704.878822                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::gmean 40177006670.957382                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::stdev 12118167602.389765                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::0-4.29497e+09        10526      0.77%      0.77% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::4.29497e+09-8.58993e+09        10875      0.80%      1.57% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::8.58993e+09-1.28849e+10        10874      0.80%      2.37% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::1.28849e+10-1.71799e+10        10875      0.80%      3.17% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::1.71799e+10-2.14748e+10        10874      0.80%      3.97% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::2.14748e+10-2.57698e+10        10873      0.80%      4.77% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::2.57698e+10-3.00648e+10        79145      5.82%     10.58% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::3.00648e+10-3.43597e+10       196268     14.42%     25.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::3.43597e+10-3.86547e+10       183986     13.52%     38.52% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::3.86547e+10-4.29497e+10       141625     10.41%     48.93% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::4.29497e+10-4.72446e+10       165082     12.13%     61.06% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::4.72446e+10-5.15396e+10       182970     13.44%     74.50% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::5.15396e+10-5.58346e+10       166339     12.22%     86.72% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::5.58346e+10-6.01295e+10        80295      5.90%     92.62% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::6.01295e+10-6.44245e+10        62820      4.62%     97.24% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::6.44245e+10-6.87195e+10        37599      2.76%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.replacement_distribution::total      1361026                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          225                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          225                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           48                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           48                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1304361                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1304361                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          273                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          273                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.175824                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.175824                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 27174.187500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 27174.187500                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           48                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           48                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      3325338                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      3325338                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.175824                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.175824                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 69277.875000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 69277.875000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          273                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          273                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          273                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          273                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     13870967                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       13870967                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2710508                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2710508                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 184140873135                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 184140873135                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     16581475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     16581475                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.163466                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.163466                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 67935.926821                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 67935.926821                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2251218                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2251218                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       459290                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       459290                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  36794363805                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  36794363805                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.027699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.027699                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 80111.397603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 80111.397603                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      6461010                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       6461010                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       906523                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       906523                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  34438677181                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  34438677181                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      7367533                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      7367533                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.123043                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.123043                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 37989.854842                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 37989.854842                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            6                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            6                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       906517                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       906517                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  33834593203                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  33834593203                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.123042                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.123042                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 37323.727192                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 37323.727192                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefectcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu0.dcache.prefectcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefectcher.pfUseful             0                       # number of useful prefetch (Count)
system.cpu0.dcache.prefectcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu0.dcache.prefectcher.accuracy           nan                       # accuracy of the prefetcher (Count)
system.cpu0.dcache.prefectcher.coverage           nan                       # coverage brought by this prefetcher (Count)
system.cpu0.dcache.prefectcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu0.dcache.prefectcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu0.dcache.prefectcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu0.dcache.prefectcher.pfLate               0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu0.dcache.prefectcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefectcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefectcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefectcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu0.dcache.prefectcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefectcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefectcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu0.dcache.prefectcher.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::samples            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::0            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::1            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::2            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::3            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::4            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::5            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::6            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::7            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::8            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::9            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::10            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::11            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::12            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::13            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::14            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::15            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::16            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::17            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::18            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::19            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::20            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::21            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::22            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::23            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::24            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::25            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::26            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::27            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::28            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::29            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::30            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::31            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::32            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::33            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::34            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::35            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::36            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::37            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::38            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::39            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::40            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::41            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::42            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::43            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::44            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::45            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::46            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::47            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::48            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::49            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::50            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::51            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::52            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::53            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::54            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::55            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::56            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::57            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::58            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::59            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::60            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::61            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::62            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::63            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.prefectcher.table_indexing_policy.tagAccessHist::total            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dcache.tags.tagsInUse          511.537048                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            21698414                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1363598                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             15.912618                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             187146                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.537048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          475                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         192960030                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        192960030                       # Number of data accesses (Count)
system.cpu0.dcache.tags.set_misses_dist::samples      6456597                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::mean    31.571844                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::stdev    18.477778                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::0       100002      1.55%      1.55% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::1        99014      1.53%      3.08% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::2       100547      1.56%      4.64% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::3       100186      1.55%      6.19% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::4        99901      1.55%      7.74% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::5       100097      1.55%      9.29% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::6       100855      1.56%     10.85% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::7       100766      1.56%     12.41% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::8       101226      1.57%     13.98% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::9       100647      1.56%     15.54% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::10       100999      1.56%     17.10% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::11       100085      1.55%     18.65% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::12       100672      1.56%     20.21% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::13       100424      1.56%     21.77% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::14       101157      1.57%     23.33% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::15       101444      1.57%     24.91% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::16       101019      1.56%     26.47% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::17       100298      1.55%     28.02% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::18       100596      1.56%     29.58% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::19       100375      1.55%     31.14% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::20       100966      1.56%     32.70% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::21       100423      1.56%     34.25% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::22       100878      1.56%     35.82% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::23       100624      1.56%     37.38% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::24       100920      1.56%     38.94% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::25       100218      1.55%     40.49% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::26       100946      1.56%     42.05% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::27       100555      1.56%     43.61% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::28       101443      1.57%     45.18% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::29       100634      1.56%     46.74% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::30       100396      1.55%     48.30% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::31       101026      1.56%     49.86% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::32       101206      1.57%     51.43% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::33       100222      1.55%     52.98% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::34       100421      1.56%     54.54% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::35        99648      1.54%     56.08% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::36       100716      1.56%     57.64% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::37       100091      1.55%     59.19% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::38       100786      1.56%     60.75% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::39       100481      1.56%     62.31% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::40       100280      1.55%     63.86% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::41       100713      1.56%     65.42% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::42       100703      1.56%     66.98% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::43       100708      1.56%     68.54% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::44       100972      1.56%     70.10% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::45       100690      1.56%     71.66% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::46       100559      1.56%     73.22% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::47       111126      1.72%     74.94% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::48       100895      1.56%     76.50% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::49       100701      1.56%     78.06% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::50       100365      1.55%     79.62% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::51       100424      1.56%     81.17% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::52       100849      1.56%     82.74% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::53       100793      1.56%     84.30% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::54       100792      1.56%     85.86% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::55       100644      1.56%     87.42% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::56       100116      1.55%     88.97% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::57       100405      1.56%     90.52% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::58       100263      1.55%     92.07% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::59       100252      1.55%     93.63% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::60       101191      1.57%     95.19% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::61       101012      1.56%     96.76% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::62       117968      1.83%     98.59% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::63        91266      1.41%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.set_misses_dist::total      6456597                       # Number of misses for this cache set. (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::samples     28165437                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::mean    33.445561                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::stdev    15.292968                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::0       229433      0.81%      0.81% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::1       230415      0.82%      1.63% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::2       229208      0.81%      2.45% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::3       229836      0.82%      3.26% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::4       764007      2.71%      5.98% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::5       230071      0.82%      6.79% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::6       230170      0.82%      7.61% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::7       230410      0.82%      8.43% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::8       230476      0.82%      9.25% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::9       229458      0.81%     10.06% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::10       229501      0.81%     10.87% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::11       228761      0.81%     11.69% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::12       228988      0.81%     12.50% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::13       229181      0.81%     13.31% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::14       230461      0.82%     14.13% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::15       231911      0.82%     14.96% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::16       229458      0.81%     15.77% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::17       230621      0.82%     16.59% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::18       229826      0.82%     17.40% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::19       229943      0.82%     18.22% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::20       229786      0.82%     19.04% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::21       230431      0.82%     19.86% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::22       230138      0.82%     20.67% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::23       231634      0.82%     21.49% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::24       231178      0.82%     22.32% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::25       230072      0.82%     23.13% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::26       230287      0.82%     23.95% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::27       230478      0.82%     24.77% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::28       231588      0.82%     25.59% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::29       230588      0.82%     26.41% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::30       229810      0.82%     27.23% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::31      8626491     30.63%     57.85% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::32       230868      0.82%     58.67% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::33       230017      0.82%     59.49% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::34       230643      0.82%     60.31% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::35       229449      0.81%     61.12% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::36       229436      0.81%     61.94% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::37       229171      0.81%     62.75% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::38       231640      0.82%     63.57% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::39       229982      0.82%     64.39% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::40       229423      0.81%     65.20% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::41       229128      0.81%     66.02% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::42       230494      0.82%     66.84% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::43       231018      0.82%     67.66% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::44      2328559      8.27%     75.92% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::45       231276      0.82%     76.75% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::46       230943      0.82%     77.57% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::47       249133      0.88%     78.45% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::48       252576      0.90%     79.35% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::49       405097      1.44%     80.79% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::50       735273      2.61%     83.40% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::51       966085      3.43%     86.83% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::52       839434      2.98%     89.81% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::53       504697      1.79%     91.60% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::54       284840      1.01%     92.61% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::55       232407      0.83%     93.43% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::56       231175      0.82%     94.26% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::57       229289      0.81%     95.07% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::58       229322      0.81%     95.88% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::59       229642      0.82%     96.70% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::60       230542      0.82%     97.52% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::61       230370      0.82%     98.34% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::62       247595      0.88%     99.21% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::63       221297      0.79%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::total     28165437                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 8269422                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            165408417                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4563165                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             22867509                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  3609                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5805614                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  544                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             219306096                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2446                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::samples        80816                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::mean     3.499270                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::stdev     2.291680                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::2        10101     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::6        10099     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::7        10101     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.set_misses_dist::total        80816                       # Number of misses for this cache set. (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499270                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291680                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2        10101     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6        10099     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7        10101     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          12145895                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     127323355                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7919834                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7910274                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    188961196                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   8292                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 163                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          678                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 12097227                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                  986                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         201112122                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.090961                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.477109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               162721557     80.91%     80.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2848703      1.42%     82.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2451097      1.22%     83.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 3224831      1.60%     85.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 2885766      1.43%     86.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 5680789      2.82%     89.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2900005      1.44%     90.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2561880      1.27%     92.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                15837494      7.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           201112122                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.039351                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.632623                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     12095774                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         12095774                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     12095774                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        12095774                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1452                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1452                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1452                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1452                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    119841372                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    119841372                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    119841372                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    119841372                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     12097226                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     12097226                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     12097226                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     12097226                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000120                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000120                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 82535.380165                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 82535.380165                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 82535.380165                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 82535.380165                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          425                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    106.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          604                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              604                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          336                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          336                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          336                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          336                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1116                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1116                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1116                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1116                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     96079158                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     96079158                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     96079158                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     96079158                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 86092.435484                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 86092.435484                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 86092.435484                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 86092.435484                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   604                       # number of replacements (Count)
system.cpu0.icache.replacement_distribution::samples          604                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::mean 34045721376.526489                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::gmean 2811674383.889011                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::stdev 31477598465.635303                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::0-4.29497e+09          254     42.05%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::4.29497e+09-8.58993e+09            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::8.58993e+09-1.28849e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::1.28849e+10-1.71799e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::1.71799e+10-2.14748e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::2.14748e+10-2.57698e+10            0      0.00%     42.05% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::2.57698e+10-3.00648e+10           71     11.75%     53.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::3.00648e+10-3.43597e+10            0      0.00%     53.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::3.43597e+10-3.86547e+10            0      0.00%     53.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::3.86547e+10-4.29497e+10            4      0.66%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::4.29497e+10-4.72446e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::4.72446e+10-5.15396e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::5.15396e+10-5.58346e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::5.58346e+10-6.01295e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::6.01295e+10-6.44245e+10            0      0.00%     54.47% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::6.44245e+10-6.87195e+10          275     45.53%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.replacement_distribution::total          604                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.icache.ReadReq.hits::cpu0.inst     12095774                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       12095774                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1452                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1452                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    119841372                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    119841372                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     12097226                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     12097226                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000120                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 82535.380165                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 82535.380165                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          336                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          336                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1116                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1116                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     96079158                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     96079158                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 86092.435484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 86092.435484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          508.466006                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            12096890                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1116                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          10839.507168                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   508.466006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.993098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.993098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          116                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          156                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          240                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          96778924                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         96778924                       # Number of data accesses (Count)
system.cpu0.icache.tags.set_misses_dist::samples        84607                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::mean    31.524933                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::stdev    18.485262                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::0         1323      1.56%      1.56% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::1         1312      1.55%      3.11% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::2         1322      1.56%      4.68% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::3         1318      1.56%      6.23% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::4         1320      1.56%      7.79% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::5         1314      1.55%      9.35% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::6         1321      1.56%     10.91% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::7         1332      1.57%     12.48% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::8         1332      1.57%     14.06% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::9         1311      1.55%     15.61% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::10         1323      1.56%     17.17% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::11         1330      1.57%     18.74% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::12         1308      1.55%     20.29% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::13         1308      1.55%     21.84% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::14         1323      1.56%     23.40% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::15         1312      1.55%     24.95% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::16         1326      1.57%     26.52% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::17         1335      1.58%     28.09% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::18         1354      1.60%     29.69% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::19         1335      1.58%     31.27% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::20         1331      1.57%     32.85% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::21         1341      1.58%     34.43% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::22         1329      1.57%     36.00% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::23         1307      1.54%     37.55% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::24         1322      1.56%     39.11% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::25         1309      1.55%     40.66% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::26         1307      1.54%     42.20% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::27         1312      1.55%     43.75% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::28         1318      1.56%     45.31% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::29         1317      1.56%     46.87% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::30         1318      1.56%     48.42% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::31         1325      1.57%     49.99% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::32         1323      1.56%     51.55% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::33         1320      1.56%     53.11% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::34         1309      1.55%     54.66% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::35         1302      1.54%     56.20% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::36         1303      1.54%     57.74% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::37         1317      1.56%     59.30% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::38         1293      1.53%     60.82% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::39         1300      1.54%     62.36% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::40         1296      1.53%     63.89% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::41         1310      1.55%     65.44% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::42         1313      1.55%     66.99% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::43         1323      1.56%     68.56% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::44         1337      1.58%     70.14% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::45         1336      1.58%     71.72% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::46         1316      1.56%     73.27% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::47         1328      1.57%     74.84% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::48         1344      1.59%     76.43% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::49         1322      1.56%     77.99% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::50         1323      1.56%     79.56% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::51         1324      1.56%     81.12% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::52         1346      1.59%     82.71% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::53         1349      1.59%     84.31% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::54         1356      1.60%     85.91% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::55         1347      1.59%     87.50% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::56         1348      1.59%     89.09% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::57         1332      1.57%     90.67% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::58         1322      1.56%     92.23% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::59         1323      1.56%     93.79% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::60         1313      1.55%     95.35% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::61         1314      1.55%     96.90% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::62         1314      1.55%     98.45% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::63         1309      1.55%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.set_misses_dist::total        84607                       # Number of misses for this cache set. (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::samples     12182746                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::mean    44.770090                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::stdev     5.736679                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::0         1482      0.01%      0.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::1         1439      0.01%      0.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::2         4619      0.04%      0.06% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::3         4534      0.04%      0.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::4         1456      0.01%      0.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::5         1564      0.01%      0.12% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::6         1500      0.01%      0.14% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::7         1521      0.01%      0.15% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::8         1585      0.01%      0.16% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::9         1632      0.01%      0.18% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::10         1583      0.01%      0.19% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::11         1476      0.01%      0.20% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::12         1440      0.01%      0.21% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::13         4604      0.04%      0.25% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::14         4677      0.04%      0.29% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::15         1499      0.01%      0.30% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::16         1555      0.01%      0.31% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::17         1516      0.01%      0.33% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::18         1500      0.01%      0.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::19         1488      0.01%      0.35% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::20         1462      0.01%      0.36% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::21         1493      0.01%      0.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::22         1481      0.01%      0.39% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::23         1398      0.01%      0.40% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::24         1391      0.01%      0.41% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::25         1375      0.01%      0.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::26         1425      0.01%      0.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::27         1436      0.01%      0.44% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::28         1600      0.01%      0.46% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::29         1530      0.01%      0.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::30         1514      0.01%      0.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::31         1522      0.01%      0.49% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::32         1502      0.01%      0.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::33         1617      0.01%      0.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::34         1411      0.01%      0.53% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::35         1421      0.01%      0.54% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::36         1455      0.01%      0.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::37         1657      0.01%      0.57% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::38         1555      0.01%      0.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::39         1464      0.01%      0.59% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::40      2101669     17.25%     17.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::41      2101762     17.25%     35.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::42      2100644     17.24%     52.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::43      2100737     17.24%     69.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::44         1623      0.01%     69.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::45         1577      0.01%     69.61% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::46         1475      0.01%     69.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::47         1544      0.01%     69.63% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::48         1507      0.01%     69.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::49         1434      0.01%     69.66% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::50         1494      0.01%     69.67% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::51         1501      0.01%     69.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::52      1576437     12.94%     82.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::53      1576424     12.94%     95.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::54       526997      4.33%     99.89% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::55         1677      0.01%     99.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::56         1599      0.01%     99.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::57         1473      0.01%     99.93% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::58         1499      0.01%     99.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::59         1487      0.01%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::60         1456      0.01%     99.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::61         1471      0.01%     99.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::62         1447      0.01%     99.99% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::63         1433      0.01%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::total     12182746                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     3609                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40646142                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                21441063                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             219275465                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 132                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                18960416                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7397445                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  578                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   139396                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                21153840                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           130                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           242                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         1377                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                1619                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               219182932                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              219174716                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                164996450                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                306213443                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.088998                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.538828                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::samples        80816                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::mean     3.499270                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::stdev     2.291680                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::2        10101     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::6        10099     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::7        10101     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.set_misses_dist::total        80816                       # Number of misses for this cache set. (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499270                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291680                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::2        10101     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::6        10099     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::7        10101     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        80816                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           26                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       705922                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          705948                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           26                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       705922                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         705948                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1090                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data       657658                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        658748                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1090                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data       657658                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       658748                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     94767471                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data  64255610070                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  64350377541                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     94767471                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data  64255610070                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  64350377541                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1116                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data      1363580                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      1364696                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1116                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data      1363580                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      1364696                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.976703                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.482302                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.482707                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.976703                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.482302                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.482707                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 86942.633945                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 97703.685000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 97685.879184                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 86942.633945                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 97703.685000                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 97685.879184                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks       271125                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total          271125                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1090                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data       657658                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       658748                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1090                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data       657658                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       658748                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     87508071                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data  59875487910                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  59962995981                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     87508071                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data  59875487910                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  59962995981                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.976703                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.482302                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.482707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.976703                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.482302                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.482707                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 80282.633945                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 91043.502717                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 91025.697203                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 80282.633945                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 91043.502717                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 91025.697203                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements               622836                       # number of replacements (Count)
system.cpu0.l2cache.replacement_distribution::samples       622836                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::mean 44608031731.532616                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::gmean 41614695272.458267                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::stdev 14314534824.307695                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::0-4.29497e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::4.29497e+09-8.58993e+09         5626      0.90%      0.90% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::8.58993e+09-1.28849e+10        10874      1.75%      2.65% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::1.28849e+10-1.71799e+10        10875      1.75%      4.40% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::1.71799e+10-2.14748e+10        10874      1.75%      6.14% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::2.14748e+10-2.57698e+10        10873      1.75%      7.89% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::2.57698e+10-3.00648e+10        69310     11.13%     19.01% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::3.00648e+10-3.43597e+10        42340      6.80%     25.81% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::3.43597e+10-3.86547e+10        46744      7.51%     33.32% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::3.86547e+10-4.29497e+10        72381     11.62%     44.94% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::4.29497e+10-4.72446e+10        57542      9.24%     54.18% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::4.72446e+10-5.15396e+10        49929      8.02%     62.19% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::5.15396e+10-5.58346e+10        58155      9.34%     71.53% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::5.58346e+10-6.01295e+10        78325     12.58%     84.11% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::6.01295e+10-6.44245e+10        61285      9.84%     93.95% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::6.44245e+10-6.87195e+10        37703      6.05%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.replacement_distribution::total       622836                       # A distribution over execution time of replacements (Unspecified)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           26                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           26                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1090                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1090                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     94767471                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     94767471                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.976703                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.976703                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 86942.633945                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 86942.633945                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1090                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1090                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     87508071                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     87508071                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.976703                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.976703                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80282.633945                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 80282.633945                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data       638923                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       638923                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       265367                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       265367                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  28395503739                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  28395503739                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       904290                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       904290                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.293453                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.293453                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 107004.652949                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 107004.652949                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       265367                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       265367                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  26628039639                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  26628039639                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.293453                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.293453                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 100344.201197                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 100344.201197                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        66999                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        66999                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data       392291                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       392291                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data  35860106331                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  35860106331                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       459290                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       459290                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.854125                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.854125                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 91412.003668                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 91412.003668                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data       392291                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       392291                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  33247448271                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  33247448271                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.854125                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.854125                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 84752.003668                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 84752.003668                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         2275                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         2275                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     50765183                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     50765183                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         2275                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         2275                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22314.366154                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22314.366154                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         2275                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         2275                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     35733563                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     35733563                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 15707.060659                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 15707.060659                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          604                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          604                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          604                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          604                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       971008                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       971008                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       971008                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       971008                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       24370.591190                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            2728615                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           659059                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.140168                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     6.719877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   250.654041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 24113.217272                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.007649                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.735877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.743731                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32766                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          248                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1492                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2        12580                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        18376                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.999939                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         44316627                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        44316627                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.set_misses_dist::samples      2072223                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::mean  1011.460188                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::stdev   588.906866                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::0-31        44645      2.15%      2.15% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::32-63        44942      2.17%      4.32% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::64-95        16109      0.78%      5.10% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::96-127        15947      0.77%      5.87% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::128-159        50262      2.43%      8.30% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::160-191        50485      2.44%     10.73% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::192-223        18585      0.90%     11.63% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::224-255        17948      0.87%     12.49% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::256-287        45526      2.20%     14.69% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::288-319        45743      2.21%     16.90% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::320-351        17131      0.83%     17.73% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::352-383        16833      0.81%     18.54% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::384-415        47987      2.32%     20.85% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::416-447        47912      2.31%     23.17% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::448-479        17055      0.82%     23.99% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::480-511        16824      0.81%     24.80% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::512-543        46005      2.22%     27.02% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::544-575        46421      2.24%     29.26% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::576-607        17464      0.84%     30.10% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::608-639        17254      0.83%     30.94% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::640-671        50170      2.42%     33.36% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::672-703        50259      2.43%     35.78% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::704-735        16259      0.78%     36.57% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::736-767        15997      0.77%     37.34% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::768-799        44589      2.15%     39.49% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::800-831        45095      2.18%     41.67% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::832-863        16667      0.80%     42.47% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::864-895        16012      0.77%     43.24% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::896-927        50377      2.43%     45.68% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::928-959        50678      2.45%     48.12% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::960-991        16478      0.80%     48.92% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::992-1023        15999      0.77%     49.69% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1024-1055        45252      2.18%     51.87% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1056-1087        45894      2.21%     54.09% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1088-1119        16665      0.80%     54.89% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1120-1151        16947      0.82%     55.71% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1152-1183        48104      2.32%     58.03% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1184-1215        48453      2.34%     60.37% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1216-1247        19700      0.95%     61.32% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1248-1279        24484      1.18%     62.50% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1280-1311        44702      2.16%     64.66% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1312-1343        45667      2.20%     66.86% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1344-1375        18761      0.91%     67.77% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1376-1407        17899      0.86%     68.63% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1408-1439        51482      2.48%     71.12% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1440-1471        51372      2.48%     73.59% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1472-1503        17099      0.83%     74.42% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1504-1535        16813      0.81%     75.23% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1536-1567        45740      2.21%     77.44% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1568-1599        45588      2.20%     79.64% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1600-1631        17780      0.86%     80.50% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1632-1663        17239      0.83%     81.33% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1664-1695        50460      2.44%     83.76% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1696-1727        50300      2.43%     86.19% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1728-1759        15949      0.77%     86.96% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1760-1791        15384      0.74%     87.70% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1792-1823        45631      2.20%     89.90% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1824-1855        46263      2.23%     92.14% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1856-1887        15539      0.75%     92.89% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1888-1919        15008      0.72%     93.61% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1920-1951        49490      2.39%     96.00% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1952-1983        49598      2.39%     98.39% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::1984-2015        16440      0.79%     99.19% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::2016-2047        16862      0.81%    100.00% # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.set_misses_dist::total      2072223                       # Number of misses for this cache set. (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::samples      5002953                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::mean  1010.205099                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::stdev   586.676025                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::0-31        88968      1.78%      1.78% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::32-63        90111      1.80%      3.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::64-95        47149      0.94%      4.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::96-127        47459      0.95%      5.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::128-159       110456      2.21%      7.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::160-191       111889      2.24%      9.91% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::192-223        57138      1.14%     11.06% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::224-255        55214      1.10%     12.16% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::256-287        89359      1.79%     13.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::288-319        89612      1.79%     15.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::320-351        50199      1.00%     16.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::352-383        50502      1.01%     17.75% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::384-415       108282      2.16%     19.91% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::416-447       108181      2.16%     22.08% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::448-479        82935      1.66%     23.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::480-511        84664      1.69%     25.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::512-543        91557      1.83%     27.26% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::544-575        92463      1.85%     29.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::576-607        81194      1.62%     30.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::608-639        67000      1.34%     32.07% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::640-671       110726      2.21%     34.28% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::672-703       111410      2.23%     36.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::704-735        53665      1.07%     37.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::736-767        51373      1.03%     38.61% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::768-799        88542      1.77%     40.38% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::800-831        90028      1.80%     42.18% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::832-863        49889      1.00%     43.17% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::864-895        47139      0.94%     44.12% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::896-927       111362      2.23%     46.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::928-959       112999      2.26%     48.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::960-991        51854      1.04%     49.64% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::992-1023        50660      1.01%     50.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1024-1055        89187      1.78%     52.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1056-1087        91616      1.83%     54.26% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1088-1119        49360      0.99%     55.25% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1120-1151        50289      1.01%     56.26% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1152-1183       106371      2.13%     58.38% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1184-1215       108126      2.16%     60.54% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1216-1247        57884      1.16%     61.70% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1248-1279        71480      1.43%     63.13% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1280-1311        87395      1.75%     64.88% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1312-1343        91755      1.83%     66.71% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1344-1375        55340      1.11%     67.82% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1376-1407        51430      1.03%     68.84% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1408-1439       112712      2.25%     71.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1440-1471       113812      2.27%     73.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1472-1503        52694      1.05%     74.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1504-1535        71556      1.43%     75.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1536-1567        91627      1.83%     77.69% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1568-1599        89893      1.80%     79.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1600-1631        52219      1.04%     80.53% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1632-1663        49742      0.99%     81.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1664-1695       111155      2.22%     83.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1696-1727       111933      2.24%     85.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1728-1759        50102      1.00%     86.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1760-1791        47130      0.94%     87.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1792-1823        90129      1.80%     89.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1824-1855        92533      1.85%     91.57% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1856-1887        50622      1.01%     92.59% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1888-1919        47970      0.96%     93.55% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1920-1951       110028      2.20%     95.74% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1952-1983       110500      2.21%     97.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1984-2015        50527      1.01%     98.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::2016-2047        51857      1.04%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::total      5002953                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2370889                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  47173                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                130                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 29652                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  12                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    65                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          18913243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            31.928320                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           95.558738                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              16233903     85.83%     85.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               59481      0.31%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              150692      0.80%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              214746      1.14%     88.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              120906      0.64%     88.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               63061      0.33%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               96055      0.51%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               19728      0.10%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               12851      0.07%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               22269      0.12%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             17044      0.09%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             17606      0.09%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             28980      0.15%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             17213      0.09%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             26697      0.14%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             43953      0.23%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             19663      0.10%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             46171      0.24%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             52915      0.28%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             48097      0.25%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            102159      0.54%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            189715      1.00%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            246240      1.30%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            429334      2.27%     96.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             66255      0.35%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             42700      0.23%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             40441      0.21%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             42108      0.22%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             36445      0.19%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             39793      0.21%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          366022      1.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2688                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            18913243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               18952738                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                7390019                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     6361                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   996935                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               12097347                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      233                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             20                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 7890401.700000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 7594301.187827                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        99567                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     25205436                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  67020494085                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     78904017                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  3609                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                16315421                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               64655438                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles           144                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 19293346                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            100844164                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             219286414                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               347058                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              55088814                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                296093                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              42383927                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          286369126                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  572081866                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               123444591                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                274966689                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            285690665                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  678430                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      4                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  5                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                117751231                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       412340505                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      438541138                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               127014130                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 218886721                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        462941                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1244202                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          604                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict       919170                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         4275                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         4227                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       905747                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       904372                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1116                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       475255                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2836                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4097305                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           4100141                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       110080                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    149581120                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          149691200                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     826337                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             17650752                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      2188739                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.003004                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.054727                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            2182164     99.70%     99.70% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               6575      0.30%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        2188739                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    1555718057                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1114884                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   1362985983                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      3253739                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      2728601                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      1363915                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         6571                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         6571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   87                       # Number of system calls (Count)
system.cpu1.numCycles                       200560184                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      219227364                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1194                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     219113396                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    18                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              357869                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           404390                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                624                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          200537408                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.092631                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.440769                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 99918492     49.83%     49.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 37289206     18.59%     68.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 34633303     17.27%     85.69% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 14287897      7.12%     92.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  6867716      3.42%     96.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4273390      2.13%     98.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2345122      1.17%     99.54% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   592909      0.30%     99.84% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   329373      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            200537408                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 314352     99.88%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     99.88% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   234      0.07%     99.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  125      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2099641      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     88947894     40.59%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           22      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      6297834      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu     17837289      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc     17305940      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     14158995      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt     17831109      8.14%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     28320041     12.92%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     10021743      4.57%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      7372428      3.36%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8920182      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite          278      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     219113396                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.092507                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             314716                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001436                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               358981435                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               79359117                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       79059991                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                280097499                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               140227396                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       140046689                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   77279719                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   140048752                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        219111845                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     18941832                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                     1551                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          26314481                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       7903442                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     7372649                       # Number of stores executed (Count)
system.cpu1.numRate                          1.092499                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            190                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          22776                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      873076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  127005371                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    218870689                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.579147                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.579147                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.633253                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.633253                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 123265827                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 66897011                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  274832226                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 131131874                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   24842946                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  33767132                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 48956600                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      18962552                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      7393204                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      4644595                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      4136733                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7910357                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3709931                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              366                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             5809273                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                5808780                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999915                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                2099553                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups              4                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               4                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         330375                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            570                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              331                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    200495048                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.091651                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.832428                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      105271842     52.51%     52.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       54670444     27.27%     79.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       10737085      5.36%     85.13% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       13422418      6.69%     91.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        4902324      2.45%     94.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2498938      1.25%     95.52% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         524515      0.26%     95.78% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         532111      0.27%     96.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        7935371      3.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    200495048                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           127005371                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             218870689                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   26284892                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     18918955                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        380                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   7887300                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 139987172                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  103000738                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls              2097310                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      2097333      0.96%      0.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     88775202     40.56%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           17      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      6291674      2.87%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu     17825988      8.14%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc     17301838      7.91%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     14155920      6.47%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt     17825984      8.14%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     28311841     12.94%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     10005959      4.57%     92.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      7365663      3.37%     95.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      8912996      4.07%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          274      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    218870689                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      7935371                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     20322541                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         20322541                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     20322541                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        20322541                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3615786                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3615786                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3615786                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3615786                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 217162023261                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 217162023261                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 217162023261                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 217162023261                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     23938327                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     23938327                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     23938327                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     23938327                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.151046                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.151046                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.151046                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.151046                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 60059.423666                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 60059.423666                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 60059.423666                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 60059.423666                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         2417                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs           42                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     57.547619                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       971276                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           971276                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2250025                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2250025                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2250025                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2250025                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1365761                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1365761                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1365761                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1365761                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  70296766530                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  70296766530                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  70296766530                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  70296766530                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.057053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.057053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.057053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.057053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 51470.767235                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 51470.767235                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 51470.767235                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 51470.767235                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1360847                       # number of replacements (Count)
system.cpu1.dcache.replacement_distribution::samples      1360847                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::mean 42821653394.805229                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::gmean 40210283036.790657                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::stdev 12091995169.182047                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::0-4.29497e+09        10288      0.76%      0.76% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::4.29497e+09-8.58993e+09        10874      0.80%      1.56% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::8.58993e+09-1.28849e+10        10875      0.80%      2.35% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::1.28849e+10-1.71799e+10        10874      0.80%      3.15% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::1.71799e+10-2.14748e+10        10874      0.80%      3.95% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::2.14748e+10-2.57698e+10        10873      0.80%      4.75% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::2.57698e+10-3.00648e+10        79250      5.82%     10.57% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::3.00648e+10-3.43597e+10       196092     14.41%     24.98% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::3.43597e+10-3.86547e+10       183978     13.52%     38.50% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::3.86547e+10-4.29497e+10       141871     10.43%     48.93% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::4.29497e+10-4.72446e+10       164819     12.11%     61.04% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::4.72446e+10-5.15396e+10       182596     13.42%     74.46% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::5.15396e+10-5.58346e+10       168056     12.35%     86.81% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::5.58346e+10-6.01295e+10        80017      5.88%     92.69% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::6.01295e+10-6.44245e+10        63234      4.65%     97.33% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::6.44245e+10-6.87195e+10        36276      2.67%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.replacement_distribution::total      1360847                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          143                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          143                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           47                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           47                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1190142                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1190142                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          190                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          190                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.247368                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.247368                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 25322.170213                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 25322.170213                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           47                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           47                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2853810                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2853810                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.247368                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.247368                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 60719.361702                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 60719.361702                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          190                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          190                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          190                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          190                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     13863901                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       13863901                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2708679                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2708679                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 182780156214                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 182780156214                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16572580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16572580                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.163443                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.163443                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 67479.445226                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 67479.445226                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2250020                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2250020                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       458659                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       458659                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  36519354090                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  36519354090                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.027676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.027676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 79622.015680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 79622.015680                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      6458640                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       6458640                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       907107                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       907107                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  34381867047                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  34381867047                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      7365747                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      7365747                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.123152                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.123152                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 37902.768964                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 37902.768964                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            5                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            5                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       907102                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       907102                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  33777412440                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  33777412440                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.123151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.123151                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 37236.619961                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 37236.619961                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefectcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.cpu1.dcache.prefectcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefectcher.pfUseful             0                       # number of useful prefetch (Count)
system.cpu1.dcache.prefectcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu1.dcache.prefectcher.accuracy           nan                       # accuracy of the prefetcher (Count)
system.cpu1.dcache.prefectcher.coverage           nan                       # coverage brought by this prefetcher (Count)
system.cpu1.dcache.prefectcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu1.dcache.prefectcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu1.dcache.prefectcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu1.dcache.prefectcher.pfLate               0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu1.dcache.prefectcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefectcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefectcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefectcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu1.dcache.prefectcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefectcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefectcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu1.dcache.prefectcher.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::samples            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::0            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::1            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::2            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::3            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::4            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::5            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::6            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::7            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::8            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::9            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::10            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::11            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::12            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::13            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::14            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::15            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::16            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::17            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::18            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::19            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::20            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::21            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::22            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::23            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::24            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::25            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::26            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::27            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::28            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::29            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::30            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::31            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::32            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::33            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::34            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::35            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::36            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::37            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::38            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::39            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::40            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::41            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::42            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::43            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::44            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::45            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::46            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::47            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::48            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::49            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::50            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::51            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::52            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::53            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::54            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::55            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::56            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::57            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::58            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::59            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::60            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::61            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::62            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::63            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.prefectcher.table_indexing_policy.tagAccessHist::total            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dcache.tags.tagsInUse          510.921750                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            21688761                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1363808                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.903090                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick           55961316                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   510.921750                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.997894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.997894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           31                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          472                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         192873464                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        192873464                       # Number of data accesses (Count)
system.cpu1.dcache.tags.set_misses_dist::samples      6454346                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::mean    31.557931                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::stdev    18.487129                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::0       100380      1.56%      1.56% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::1        99139      1.54%      3.09% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::2       101024      1.57%      4.66% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::3       100902      1.56%      6.22% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::4       100927      1.56%      7.78% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::5       100630      1.56%      9.34% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::6       100936      1.56%     10.91% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::7       100623      1.56%     12.47% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::8       100576      1.56%     14.02% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::9       100727      1.56%     15.58% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::10       100627      1.56%     17.14% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::11       100412      1.56%     18.70% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::12       100446      1.56%     20.26% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::13       100201      1.55%     21.81% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::14       101249      1.57%     23.38% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::15       100706      1.56%     24.94% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::16       101010      1.56%     26.50% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::17       100379      1.56%     28.06% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::18       101102      1.57%     29.62% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::19       100417      1.56%     31.18% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::20       100611      1.56%     32.74% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::21       100284      1.55%     34.29% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::22       100787      1.56%     35.85% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::23       100196      1.55%     37.41% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::24       100702      1.56%     38.97% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::25       100172      1.55%     40.52% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::26       100516      1.56%     42.08% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::27       100031      1.55%     43.63% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::28       100830      1.56%     45.19% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::29       100372      1.56%     46.74% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::30       100864      1.56%     48.31% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::31       100544      1.56%     49.86% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::32       100867      1.56%     51.43% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::33       100683      1.56%     52.99% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::34       101012      1.57%     54.55% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::35       100931      1.56%     56.11% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::36       100905      1.56%     57.68% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::37       100629      1.56%     59.24% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::38       100745      1.56%     60.80% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::39       101071      1.57%     62.36% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::40       101028      1.57%     63.93% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::41       100775      1.56%     65.49% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::42       100545      1.56%     67.05% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::43       100503      1.56%     68.61% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::44       100676      1.56%     70.17% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::45       100331      1.55%     71.72% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::46       100591      1.56%     73.28% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::47       106477      1.65%     74.93% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::48       100315      1.55%     76.48% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::49       100032      1.55%     78.03% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::50       100739      1.56%     79.59% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::51       100703      1.56%     81.15% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::52       100475      1.56%     82.71% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::53        99888      1.55%     84.26% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::54       100438      1.56%     85.81% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::55       101002      1.56%     87.38% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::56       101275      1.57%     88.95% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::57       101188      1.57%     90.51% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::58       100847      1.56%     92.08% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::59       100778      1.56%     93.64% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::60       100424      1.56%     95.19% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::61       100278      1.55%     96.75% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::62       117920      1.83%     98.58% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::63        91953      1.42%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.set_misses_dist::total      6454346                       # Number of misses for this cache set. (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::samples     28153099                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::mean    33.883422                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::stdev    15.693572                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::0       230358      0.82%      0.82% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::1       230253      0.82%      1.64% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::2       230801      0.82%      2.46% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::3       231394      0.82%      3.28% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::4       767895      2.73%      6.01% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::5       230466      0.82%      6.82% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::6       230033      0.82%      7.64% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::7       230415      0.82%      8.46% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::8       230701      0.82%      9.28% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::9       230134      0.82%     10.10% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::10       230502      0.82%     10.92% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::11       229444      0.81%     11.73% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::12       230349      0.82%     12.55% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::13       229173      0.81%     13.36% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::14       230463      0.82%     14.18% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::15       229682      0.82%     15.00% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::16       230126      0.82%     15.81% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::17       229641      0.82%     16.63% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::18       230018      0.82%     17.45% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::19       230244      0.82%     18.26% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::20       229731      0.82%     19.08% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::21       229139      0.81%     19.89% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::22       229938      0.82%     20.71% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::23       229742      0.82%     21.53% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::24       230277      0.82%     22.35% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::25       230430      0.82%     23.16% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::26       229009      0.81%     23.98% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::27       229475      0.82%     24.79% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::28       229876      0.82%     25.61% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::29       230060      0.82%     26.43% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::30       229404      0.81%     27.24% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::31      8626374     30.64%     57.88% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::32       229680      0.82%     58.70% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::33       229548      0.82%     59.51% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::34       230911      0.82%     60.33% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::35       230978      0.82%     61.15% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::36       229217      0.81%     61.97% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::37       230192      0.82%     62.79% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::38       230256      0.82%     63.60% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::39       230756      0.82%     64.42% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::40       230640      0.82%     65.24% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::41       230223      0.82%     66.06% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::42       229595      0.82%     66.88% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::43       230045      0.82%     67.69% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::44       230245      0.82%     68.51% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::45       231030      0.82%     69.33% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::46       229582      0.82%     70.15% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::47       244376      0.87%     71.01% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::48       249216      0.89%     71.90% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::49       387074      1.37%     73.27% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::50      2805243      9.96%     83.24% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::51       953012      3.39%     86.62% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::52       852016      3.03%     89.65% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::53       532439      1.89%     91.54% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::54       298483      1.06%     92.60% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::55       233277      0.83%     93.43% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::56       231450      0.82%     94.25% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::57       230609      0.82%     95.07% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::58       231063      0.82%     95.89% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::59       230012      0.82%     96.71% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::60       230101      0.82%     97.53% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::61       229067      0.81%     98.34% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::62       246742      0.88%     99.22% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::63       220474      0.78%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::total     28153099                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 8249716                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            164865847                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4518286                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             22901053                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2506                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5804752                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  135                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             219247864                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  552                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::samples        80815                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::mean     3.499276                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::stdev     2.291672                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::2        10100     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::6        10100     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::7        10100     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.set_misses_dist::total        80815                       # Number of misses for this cache set. (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499276                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291672                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6        10100     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7        10100     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          12100849                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     127288856                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7910357                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           7908333                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    188433230                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   5274                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          593                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 12088887                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  206                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         200537408                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.093753                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.478837                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               162117419     80.84%     80.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 2823593      1.41%     82.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2513151      1.25%     83.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 3272011      1.63%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2878447      1.44%     86.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 5629844      2.81%     89.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2913857      1.45%     90.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 2586323      1.29%     92.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                15802763      7.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           200537408                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.039441                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.634667                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     12088564                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         12088564                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     12088564                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        12088564                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          323                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            323                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          323                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           323                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     20144835                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     20144835                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     20144835                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     20144835                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     12088887                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     12088887                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     12088887                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     12088887                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 62367.910217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 62367.910217                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 62367.910217                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 62367.910217                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst           72                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           72                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           72                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           72                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          251                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          251                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          251                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          251                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     16476840                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     16476840                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     16476840                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     16476840                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 65644.780876                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 65644.780876                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 65644.780876                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 65644.780876                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.icache.ReadReq.hits::cpu1.inst     12088564                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       12088564                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          323                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          323                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     20144835                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     20144835                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     12088887                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     12088887                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 62367.910217                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 62367.910217                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           72                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           72                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          251                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          251                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     16476840                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     16476840                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 65644.780876                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 65644.780876                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          167.657581                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            12088815                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               251                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          48162.609562                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick           55936341                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   167.657581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.327456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.327456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          251                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           49                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          202                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.490234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          96711347                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         96711347                       # Number of data accesses (Count)
system.cpu1.icache.tags.set_misses_dist::samples        81649                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::mean    31.475278                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::stdev    18.477284                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::0         1279      1.57%      1.57% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::1         1275      1.56%      3.13% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::2         1273      1.56%      4.69% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::3         1274      1.56%      6.25% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::4         1272      1.56%      7.81% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::5         1275      1.56%      9.37% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::6         1279      1.57%     10.93% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::7         1283      1.57%     12.50% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::8         1282      1.57%     14.07% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::9         1278      1.57%     15.64% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::10         1275      1.56%     17.20% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::11         1272      1.56%     18.76% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::12         1282      1.57%     20.33% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::13         1277      1.56%     21.89% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::14         1284      1.57%     23.47% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::15         1287      1.58%     25.04% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::16         1282      1.57%     26.61% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::17         1284      1.57%     28.19% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::18         1286      1.58%     29.76% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::19         1284      1.57%     31.33% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::20         1284      1.57%     32.91% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::21         1289      1.58%     34.48% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::22         1278      1.57%     36.05% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::23         1278      1.57%     37.61% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::24         1296      1.59%     39.20% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::25         1268      1.55%     40.75% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::26         1274      1.56%     42.32% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::27         1271      1.56%     43.87% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::28         1265      1.55%     45.42% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::29         1268      1.55%     46.97% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::30         1272      1.56%     48.53% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::31         1271      1.56%     50.09% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::32         1268      1.55%     51.64% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::33         1271      1.56%     53.20% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::34         1262      1.55%     54.74% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::35         1271      1.56%     56.30% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::36         1271      1.56%     57.86% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::37         1281      1.57%     59.43% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::38         1271      1.56%     60.98% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::39         1274      1.56%     62.54% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::40         1275      1.56%     64.10% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::41         1274      1.56%     65.67% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::42         1265      1.55%     67.21% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::43         1268      1.55%     68.77% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::44         1276      1.56%     70.33% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::45         1275      1.56%     71.89% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::46         1276      1.56%     73.45% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::47         1271      1.56%     75.01% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::48         1272      1.56%     76.57% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::49         1269      1.55%     78.12% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::50         1276      1.56%     79.69% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::51         1278      1.57%     81.25% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::52         1280      1.57%     82.82% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::53         1279      1.57%     84.39% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::54         1278      1.57%     85.95% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::55         1277      1.56%     87.51% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::56         1277      1.56%     89.08% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::57         1273      1.56%     90.64% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::58         1270      1.56%     92.19% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::59         1271      1.56%     93.75% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::60         1276      1.56%     95.31% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::61         1274      1.56%     96.87% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::62         1276      1.56%     98.44% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::63         1277      1.56%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.set_misses_dist::total        81649                       # Number of misses for this cache set. (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::samples     12170903                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::mean    44.781268                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::stdev     5.700870                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::0         1382      0.01%      0.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::1         1359      0.01%      0.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::2         4464      0.04%      0.06% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::3         4431      0.04%      0.10% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::4         1312      0.01%      0.11% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::5         1301      0.01%      0.12% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::6         1293      0.01%      0.13% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::7         1311      0.01%      0.14% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::8         1326      0.01%      0.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::9         1410      0.01%      0.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::10         1407      0.01%      0.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::11         1327      0.01%      0.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::12         1352      0.01%      0.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::13         4455      0.04%      0.23% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::14         4460      0.04%      0.27% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::15         1344      0.01%      0.28% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::16         1364      0.01%      0.29% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::17         1359      0.01%      0.30% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::18         1363      0.01%      0.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::19         1351      0.01%      0.32% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::20         1365      0.01%      0.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::21         1385      0.01%      0.35% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::22         1326      0.01%      0.36% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::23         1309      0.01%      0.37% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::24         1319      0.01%      0.38% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::25         1286      0.01%      0.39% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::26         1297      0.01%      0.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::27         1282      0.01%      0.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::28         1269      0.01%      0.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::29         1277      0.01%      0.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::30         1293      0.01%      0.44% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::31         1315      0.01%      0.45% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::32         1278      0.01%      0.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::33         1284      0.01%      0.47% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::34         1262      0.01%      0.48% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::35         1282      0.01%      0.49% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::36         1297      0.01%      0.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::37         1289      0.01%      0.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::38         1281      0.01%      0.53% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::39         1294      0.01%      0.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::40      2101553     17.27%     17.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::41      2101539     17.27%     35.07% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::42      2100496     17.26%     52.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::43      2100527     17.26%     69.59% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::44         1338      0.01%     69.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::45         1286      0.01%     69.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::46         1298      0.01%     69.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::47         1304      0.01%     69.63% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::48         1293      0.01%     69.64% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::49         1289      0.01%     69.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::50         1338      0.01%     69.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::51         1334      0.01%     69.67% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::52      1576233     12.95%     82.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::53      1576214     12.95%     95.58% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::54       526655      4.33%     99.90% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::55         1364      0.01%     99.91% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::56         1344      0.01%     99.92% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::57         1321      0.01%     99.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::58         1303      0.01%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::59         1309      0.01%     99.96% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::60         1306      0.01%     99.97% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::61         1302      0.01%     99.98% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::62         1291      0.01%     99.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::63         1305      0.01%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::total     12170903                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2506                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  40247373                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                20597519                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             219228558                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  85                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                18962552                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                7393204                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  399                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                   111654                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                20320012                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            86                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            49                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          302                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 351                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               219110638                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              219106680                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                164871930                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                306130333                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.092473                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.538568                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.replacement_distribution::samples            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::mean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::gmean          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::stdev          nan                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::0            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::1            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::2            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::3            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::4            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::5            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::6            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::7            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::8            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::9            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::10            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::11            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::12            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::13            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::14            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::15            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::16            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::17            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::18            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::19            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.replacement_distribution::total            0                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::samples        80815                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::mean     3.499276                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::stdev     2.291672                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::0        10118     12.52%     12.52% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::1        10099     12.50%     25.02% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::2        10100     12.50%     37.51% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::3        10098     12.50%     50.01% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::4        10099     12.50%     62.51% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::5        10101     12.50%     75.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::6        10100     12.50%     87.50% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::7        10100     12.50%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::8            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::9            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::10            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::11            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::12            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::13            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::14            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::15            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::16            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::17            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::18            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::19            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::20            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::21            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::22            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::23            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::24            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::25            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::26            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::27            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::28            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::29            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::30            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::31            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::32            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::33            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::34            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::35            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::36            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::37            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::38            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::39            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::40            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::41            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::42            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::43            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::44            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::45            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::46            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::47            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::48            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::49            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::50            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::51            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::52            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::53            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::54            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::55            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::56            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::57            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::58            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::59            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::60            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::61            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::62            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::63            0      0.00%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.set_misses_dist::total        80815                       # Number of misses for this cache set. (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499276                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291672                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::6        10100     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::7        10100     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       706936                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          706936                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       706936                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         706936                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          251                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data       656848                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        657099                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          251                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data       656848                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       657099                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     16224426                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data  63923205137                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  63939429563                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     16224426                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data  63923205137                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  63939429563                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          251                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data      1363784                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      1364035                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          251                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data      1363784                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      1364035                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.481636                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.481732                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.481636                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.481732                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 64639.147410                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 97318.108812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 97305.626037                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 64639.147410                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 97318.108812                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 97305.626037                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks       271562                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total          271562                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          251                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data       656848                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       657099                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          251                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data       656848                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       657099                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     14552766                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data  59548437617                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  59562990383                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     14552766                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data  59548437617                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  59562990383                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.481636                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.481732                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.481636                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.481732                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 57979.147410                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 90657.865468                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 90645.382786                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 57979.147410                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 90657.865468                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 90645.382786                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements               620402                       # number of replacements (Count)
system.cpu1.l2cache.replacement_distribution::samples       620402                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::mean 44557106330.406540                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::gmean 41588995613.660744                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::stdev 14264537535.406357                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::0-4.29497e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::4.29497e+09-8.58993e+09         5346      0.86%      0.86% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::8.58993e+09-1.28849e+10        10875      1.75%      2.61% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::1.28849e+10-1.71799e+10        10874      1.75%      4.37% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::1.71799e+10-2.14748e+10        10874      1.75%      6.12% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::2.14748e+10-2.57698e+10        10873      1.75%      7.87% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::2.57698e+10-3.00648e+10        69488     11.20%     19.07% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::3.00648e+10-3.43597e+10        42068      6.78%     25.85% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::3.43597e+10-3.86547e+10        46505      7.50%     33.35% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::3.86547e+10-4.29497e+10        72408     11.67%     45.02% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::4.29497e+10-4.72446e+10        57643      9.29%     54.31% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::4.72446e+10-5.15396e+10        49940      8.05%     62.36% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::5.15396e+10-5.58346e+10        58778      9.47%     71.84% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::5.58346e+10-6.01295e+10        77532     12.50%     84.33% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::6.01295e+10-6.44245e+10        61193      9.86%     94.20% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::6.44245e+10-6.87195e+10        36005      5.80%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.replacement_distribution::total       620402                       # A distribution over execution time of replacements (Unspecified)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          251                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          251                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     16224426                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     16224426                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          251                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          251                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 64639.147410                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 64639.147410                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          251                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          251                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     14552766                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     14552766                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 57979.147410                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 57979.147410                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data       640483                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total       640483                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data       264642                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total       264642                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data  28333698603                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total  28333698603                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data       905125                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total       905125                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.292382                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.292382                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 107064.255118                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 107064.255118                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data       264642                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total       264642                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data  26571023043                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total  26571023043                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.292382                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.292382                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 100403.651132                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 100403.651132                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        66453                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        66453                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data       392206                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       392206                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data  35589506534                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  35589506534                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       458659                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       458659                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.855115                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.855115                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 90741.871705                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 90741.871705                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data       392206                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       392206                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data  32977414574                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  32977414574                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.855115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.855115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 84081.871705                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 84081.871705                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data            1                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total            1                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data         2024                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         2024                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data     43485471                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     43485471                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data         2025                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         2025                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.999506                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.999506                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21484.916502                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21484.916502                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data         2024                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         2024                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     30165471                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     30165471                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.999506                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.999506                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14903.888834                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14903.888834                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackDirty.hits::writebacks       971276                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       971276                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       971276                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       971276                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       24047.516747                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            2726931                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           657324                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             4.148534                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick          55929348                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     7.156686                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    33.470727                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 24006.889334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.732632                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.733872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        32764                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1           80                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        12502                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        20145                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4           37                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.999878                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         44287836                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        44287836                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.set_misses_dist::samples      2069853                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::mean  1038.419890                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::gmean            0                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::stdev   592.313053                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::0-31        19767      0.95%      0.95% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::32-63        19608      0.95%      1.90% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::64-95        48426      2.34%      4.24% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::96-127        48030      2.32%      6.56% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::128-159        14077      0.68%      7.24% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::160-191        13716      0.66%      7.91% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::192-223        46426      2.24%     10.15% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::224-255        47193      2.28%     12.43% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::256-287        19188      0.93%     13.36% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::288-319        19271      0.93%     14.29% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::320-351        47778      2.31%     16.59% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::352-383        47599      2.30%     18.89% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::384-415        16862      0.81%     19.71% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::416-447        16657      0.80%     20.51% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::448-479        47200      2.28%     22.79% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::480-511        47682      2.30%     25.10% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::512-543        18427      0.89%     25.99% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::544-575        17930      0.87%     26.85% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::576-607        47035      2.27%     29.13% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::608-639        46769      2.26%     31.39% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::640-671        13985      0.68%     32.06% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::672-703        13760      0.66%     32.73% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::704-735        47739      2.31%     35.03% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::736-767        48235      2.33%     37.36% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::768-799        19124      0.92%     38.29% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::800-831        19114      0.92%     39.21% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::832-863        47837      2.31%     41.52% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::864-895        48213      2.33%     43.85% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::896-927        13954      0.67%     44.52% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::928-959        13547      0.65%     45.18% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::960-991        47702      2.30%     47.48% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::992-1023        48420      2.34%     49.82% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1024-1055        19393      0.94%     50.76% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1056-1087        18635      0.90%     51.66% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1088-1119        47866      2.31%     53.97% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1120-1151        47740      2.31%     56.28% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1152-1183        15793      0.76%     57.04% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1184-1215        14950      0.72%     57.76% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1216-1247        44839      2.17%     59.93% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1248-1279        52506      2.54%     62.47% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1280-1311        20767      1.00%     63.47% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1312-1343        19714      0.95%     64.42% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1344-1375        46418      2.24%     66.67% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1376-1407        46892      2.27%     68.93% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1408-1439        13606      0.66%     69.59% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1440-1471        13389      0.65%     70.24% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1472-1503        47769      2.31%     72.54% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1504-1535        47858      2.31%     74.86% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1536-1567        18332      0.89%     75.74% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1568-1599        19201      0.93%     76.67% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1600-1631        46822      2.26%     78.93% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1632-1663        47056      2.27%     81.20% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1664-1695        14379      0.69%     81.90% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1696-1727        13869      0.67%     82.57% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1728-1759        48488      2.34%     84.91% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1760-1791        49305      2.38%     87.29% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1792-1823        18971      0.92%     88.21% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1824-1855        18409      0.89%     89.10% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1856-1887        49666      2.40%     91.50% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1888-1919        50123      2.42%     93.92% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1920-1951        15469      0.75%     94.67% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1952-1983        14989      0.72%     95.39% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::1984-2015        47637      2.30%     97.69% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::2016-2047        47731      2.31%    100.00% # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.set_misses_dist::total      2069853                       # Number of misses for this cache set. (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::samples      4997837                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::mean  1021.974363                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::stdev   591.065348                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::0-31        62764      1.26%      1.26% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::32-63        62571      1.25%      2.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::64-95       102920      2.06%      4.57% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::96-127       101742      2.04%      6.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::128-159        40894      0.82%      7.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::160-191        38400      0.77%      8.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::192-223        96090      1.92%     10.11% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::224-255        98120      1.96%     12.08% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::256-287        61472      1.23%     13.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::288-319        62726      1.26%     14.56% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::320-351       102426      2.05%     16.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::352-383       101904      2.04%     18.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::384-415        74305      1.49%     20.14% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::416-447        75714      1.51%     21.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::448-479        98331      1.97%     23.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::480-511        99234      1.99%     25.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::512-543        89046      1.78%     27.39% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::544-575        73687      1.47%     28.86% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::576-607       100248      2.01%     30.87% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::608-639        98924      1.98%     32.84% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::640-671        40729      0.81%     33.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::672-703        39217      0.78%     34.44% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::704-735        97526      1.95%     36.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::736-767       100162      2.00%     38.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::768-799        62008      1.24%     39.64% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::800-831        61477      1.23%     40.87% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::832-863       102351      2.05%     42.92% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::864-895       104172      2.08%     45.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::896-927        39628      0.79%     45.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::928-959        36835      0.74%     46.53% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::960-991        99236      1.99%     48.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::992-1023       101285      2.03%     50.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1024-1055        62223      1.24%     51.79% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1056-1087        60319      1.21%     53.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1088-1119       102951      2.06%     55.06% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1120-1151       102301      2.05%     57.10% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1152-1183        44454      0.89%     57.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1184-1215        40950      0.82%     58.81% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1216-1247        94538      1.89%     60.70% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1248-1279       117033      2.34%     63.05% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1280-1311        66293      1.33%     64.37% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1312-1343        61203      1.22%     65.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1344-1375        98427      1.97%     67.57% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1376-1407       101305      2.03%     69.59% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1408-1439        40350      0.81%     70.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1440-1471        38293      0.77%     71.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1472-1503       100140      2.00%     73.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1504-1535       100141      2.00%     75.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1536-1567        58732      1.18%     76.35% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1568-1599        79542      1.59%     77.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1600-1631       100316      2.01%     79.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1632-1663       101606      2.03%     81.98% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1664-1695        40918      0.82%     82.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1696-1727        38866      0.78%     83.58% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1728-1759       101079      2.02%     85.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1760-1791       104664      2.09%     87.69% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1792-1823        62504      1.25%     88.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1824-1855        60817      1.22%     90.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1856-1887       102672      2.05%     92.22% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1888-1919       105349      2.11%     94.32% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1920-1951        42427      0.85%     95.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1952-1983        40881      0.82%     95.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1984-2015       100516      2.01%     98.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::2016-2047        99883      2.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::total      4997837                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                    2368914                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  43597                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 86                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 27267                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    33                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          18918955                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            31.706699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           95.275502                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              16238668     85.83%     85.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               60224      0.32%     86.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              148534      0.79%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              214297      1.13%     88.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              132824      0.70%     88.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               68113      0.36%     89.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              101898      0.54%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               19881      0.11%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               14412      0.08%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               24038      0.13%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             17815      0.09%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             16925      0.09%     90.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             28554      0.15%     90.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             18095      0.10%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             26980      0.14%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             45277      0.24%     90.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             21650      0.11%     90.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             45451      0.24%     91.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             51380      0.27%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             46533      0.25%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             98164      0.52%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            184260      0.97%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            248911      1.32%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            415227      2.19%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             63890      0.34%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             41998      0.22%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             39729      0.21%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             40508      0.21%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             37139      0.20%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             40368      0.21%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          367212      1.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2475                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            18918955                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               18941694                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                7372649                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6273                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   993349                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               12088987                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      135                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             16                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 29353866.750000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 51935682.018528                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       332667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    137771757                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            8                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  66864567168                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    234830934                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2506                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                16303644                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               63310354                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 19268740                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            101652164                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             219232991                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               222560                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              55288167                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                284542                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              43070109                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          286317508                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  571939951                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               123385053                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                274965789                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            285693297                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  624211                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                117812207                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       411733519                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      438444489                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               127005371                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 218870689                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        461291                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty      1245704                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       918397                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4429                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         3973                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq       907140                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp       905205                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          251                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       471249                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          502                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4096874                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           4097376                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        16064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    149601344                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          149617408                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     824672                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic             17719360                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      2186323                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002770                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.052562                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            2180266     99.72%     99.72% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               6057      0.28%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        2186323                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    1554931175                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       250749                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   1363110525                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      3091239                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      2726907                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      1362892                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         6057                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         6057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    31                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 28293                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   103                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 29429                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     57856                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   31                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                28293                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  103                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                29429                       # number of overall hits (Count)
system.l3.overallHits::total                    57856                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1059                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              616648                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 148                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data              611548                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1229403                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1059                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             616648                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                148                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data             611548                       # number of overall misses (Count)
system.l3.overallMisses::total                1229403                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       79072515                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    54763861653                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       11236419                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data    54413428770                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       109267599357                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      79072515                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   54763861653                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      11236419                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data   54413428770                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      109267599357                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1090                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            644941                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               251                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data            640977                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1287259                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1090                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           644941                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              251                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data           640977                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1287259                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.971560                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.956131                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.589641                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.954087                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.955055                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.971560                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.956131                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.589641                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.954087                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.955055                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 74667.152975                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 88808.950411                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 75921.750000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 88976.546027                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    88878.585262                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 74667.152975                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 88808.950411                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 75921.750000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 88976.546027                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   88878.585262                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               460303                       # number of writebacks (Count)
system.l3.writebacks::total                    460303                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                10                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    13                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               10                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   13                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1056                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          616648                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             138                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data          611548                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1229390                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1056                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         616648                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            138                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data         611548                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            1229390                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     71782008                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  50554516261                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      9676691                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data  50238942683                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   100874917643                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     71782008                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  50554516261                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      9676691                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data  50238942683                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  100874917643                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.968807                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.956131                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.549801                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.954087                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.955045                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.968807                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.956131                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.549801                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.954087                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.955045                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 67975.386364                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 81982.778280                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 70120.949275                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 82150.448833                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 82052.821028                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 67975.386364                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 81982.778280                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 70120.949275                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 82150.448833                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 82052.821028                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        1322507                       # number of replacements (Count)
system.l3.replacement_distribution::samples      1322507                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::mean 46165820865.114410                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::gmean 44366278311.387077                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::stdev 12465875062.137310                       # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::0-4.29497e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::4.29497e+09-8.58993e+09            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::8.58993e+09-1.28849e+10            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::1.28849e+10-1.71799e+10            0      0.00%      0.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::1.71799e+10-2.14748e+10        11300      0.85%      0.85% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::2.14748e+10-2.57698e+10        21746      1.64%      2.50% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::2.57698e+10-3.00648e+10       141756     10.72%     13.22% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::3.00648e+10-3.43597e+10       110173      8.33%     21.55% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::3.43597e+10-3.86547e+10       123592      9.35%     30.89% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::3.86547e+10-4.29497e+10       166421     12.58%     43.48% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::4.29497e+10-4.72446e+10       127743      9.66%     53.14% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::4.72446e+10-5.15396e+10       120963      9.15%     62.28% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::5.15396e+10-5.58346e+10       123892      9.37%     71.65% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::5.58346e+10-6.01295e+10       138658     10.48%     82.14% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::6.01295e+10-6.44245e+10       141857     10.73%     92.86% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::6.44245e+10-6.87195e+10        94406      7.14%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::6.87195e+10-7.30144e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::7.30144e+10-7.73094e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::7.73094e+10-8.16044e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::8.16044e+10-8.58993e+10            0      0.00%    100.00% # A distribution over execution time of replacements (Unspecified)
system.l3.replacement_distribution::total      1322507                       # A distribution over execution time of replacements (Unspecified)
system.l3.CleanEvict.mshrMisses::writebacks       139329                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         139329                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data                68                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                19                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    87                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          265110                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data          264578                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              529688                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  24679153143                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data  24629764914                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    49308918057                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        265178                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data        264597                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            529775                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999744                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.999928                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999836                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 93090.238554                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 93090.751741                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 93090.494889                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       265110                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data       264578                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          529688                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  22869484168                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data  22823747237                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  45693231405                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999744                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.999928                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999836                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 86264.132503                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 86264.720563                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 86264.426238                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            31                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         28225                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           103                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         29410                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             57769                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1059                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       351538                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          148                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data       346970                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          699715                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     79072515                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  30084708510                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     11236419                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data  29783663856                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  59958681300                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1090                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       379763                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data       376380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        757484                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.971560                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.925677                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.589641                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.921861                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.923736                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 74667.152975                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 85580.245976                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 75921.750000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 85839.305577                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 85690.147131                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           10                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            13                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1056                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       351538                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          138                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data       346970                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       699702                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     71782008                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data  27685032093                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      9676691                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data  27415195446                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  55181686238                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.968807                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.925677                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.549801                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.921861                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.923719                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 67975.386364                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 78754.024012                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 70120.949275                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 79013.158042                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 78864.554107                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              427                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data               27                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  454                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data          428                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              455                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.002336                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.002198                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data        22393                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total        22393                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.002336                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.002198                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data        22393                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total        22393                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       542687                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           542687                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       542687                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       542687                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 84325.677797                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      2374559                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1420811                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.671270                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    7060.439736                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      215.150262                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    38622.652022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       13.319070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    38414.116706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.071823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.392890                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.390769                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.857805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          98304                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  245                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1963                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                32265                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                63831                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   61754459                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  61754459                       # Number of data accesses (Count)
system.l3.tags.set_misses_dist::samples       4201375                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::mean      2049.774059                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::gmean               0                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::stdev     1184.403059                       # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::0-63            64927      1.55%      1.55% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::64-127          65840      1.57%      3.11% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::128-191         65033      1.55%      4.66% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::192-255         67572      1.61%      6.27% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::256-319         65759      1.57%      7.83% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::320-383         65658      1.56%      9.40% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::384-447         66938      1.59%     10.99% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::448-511         66871      1.59%     12.58% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::512-575         64954      1.55%     14.13% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::576-639         65969      1.57%     15.70% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::640-703         65465      1.56%     17.26% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::704-767         66381      1.58%     18.84% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::768-831         64464      1.53%     20.37% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::832-895         65261      1.55%     21.92% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::896-959         65261      1.55%     23.48% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::960-1023        65685      1.56%     25.04% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1024-1087        65990      1.57%     26.61% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1088-1151        65146      1.55%     28.16% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1152-1215        64977      1.55%     29.71% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1216-1279        65772      1.57%     31.27% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1280-1343        64298      1.53%     32.80% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1344-1407        66157      1.57%     34.38% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1408-1471        63551      1.51%     35.89% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1472-1535        65693      1.56%     37.45% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1536-1599        64967      1.55%     39.00% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1600-1663        66081      1.57%     40.57% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1664-1727        65266      1.55%     42.13% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1728-1791        65473      1.56%     43.69% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1792-1855        65139      1.55%     45.24% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1856-1919        64811      1.54%     46.78% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1920-1983        65103      1.55%     48.33% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::1984-2047        65099      1.55%     49.88% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2048-2111        64841      1.54%     51.42% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2112-2175        65078      1.55%     52.97% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2176-2239        64713      1.54%     54.51% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2240-2303        66065      1.57%     56.08% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2304-2367        64892      1.54%     57.63% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2368-2431        66577      1.58%     59.21% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2432-2495        65931      1.57%     60.78% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2496-2559        65838      1.57%     62.35% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2560-2623        65109      1.55%     63.90% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2624-2687        66799      1.59%     65.49% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2688-2751        65191      1.55%     67.04% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2752-2815        65957      1.57%     68.61% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2816-2879        64650      1.54%     70.15% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2880-2943        65722      1.56%     71.71% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::2944-3007        64565      1.54%     73.25% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3008-3071        65508      1.56%     74.81% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3072-3135        65450      1.56%     76.37% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3136-3199        66593      1.59%     77.95% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3200-3263        65484      1.56%     79.51% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3264-3327        67630      1.61%     81.12% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3328-3391        66299      1.58%     82.70% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3392-3455        68124      1.62%     84.32% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3456-3519        65810      1.57%     85.89% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3520-3583        66768      1.59%     87.48% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3584-3647        64587      1.54%     89.01% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3648-3711        66417      1.58%     90.59% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3712-3775        65285      1.55%     92.15% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3776-3839        66447      1.58%     93.73% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3840-3903        65484      1.56%     95.29% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3904-3967        66156      1.57%     96.86% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::3968-4031        66321      1.58%     98.44% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::4032-4095        65523      1.56%    100.00% # Number of misses for this cache set. (Count)
system.l3.tags.set_misses_dist::total         4201375                       # Number of misses for this cache set. (Count)
system.l3.tags.indexing_policy.tagAccessHist::samples      6575949                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::mean  2050.298071                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::stdev  1184.549637                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::0-63       102294      1.56%      1.56% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::64-127       102723      1.56%      3.12% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::128-191       102538      1.56%      4.68% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::192-255       104643      1.59%      6.27% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::256-319       103083      1.57%      7.84% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::320-383       102755      1.56%      9.40% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::384-447       104314      1.59%     10.98% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::448-511       103742      1.58%     12.56% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::512-575       102208      1.55%     14.12% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::576-639       102482      1.56%     15.68% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::640-703       103078      1.57%     17.24% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::704-767       103302      1.57%     18.81% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::768-831       101354      1.54%     20.35% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::832-895       101832      1.55%     21.90% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::896-959       102619      1.56%     23.46% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::960-1023       102524      1.56%     25.02% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1024-1087       103146      1.57%     26.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1088-1151       101848      1.55%     28.14% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1152-1215       101904      1.55%     29.69% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1216-1279       102543      1.56%     31.25% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1280-1343       101224      1.54%     32.79% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1344-1407       102878      1.56%     34.35% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1408-1471       101095      1.54%     35.89% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1472-1535       102539      1.56%     37.45% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1536-1599       101866      1.55%     39.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1600-1663       102477      1.56%     40.56% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1664-1727       102348      1.56%     42.11% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1728-1791       102241      1.55%     43.67% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1792-1855       102435      1.56%     45.23% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1856-1919       101474      1.54%     46.77% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1920-1983       102436      1.56%     48.33% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1984-2047       101721      1.55%     49.87% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2048-2111       101714      1.55%     51.42% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2112-2175       101840      1.55%     52.97% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2176-2239       102109      1.55%     54.52% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2240-2303       102834      1.56%     56.09% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2304-2367       102302      1.56%     57.64% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2368-2431       103155      1.57%     59.21% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2432-2495       102967      1.57%     60.78% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2496-2559       102736      1.56%     62.34% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2560-2623       102386      1.56%     63.90% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2624-2687       103620      1.58%     65.47% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2688-2751       102079      1.55%     67.02% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2752-2815       102711      1.56%     68.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2816-2879       101674      1.55%     70.13% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2880-2943       102388      1.56%     71.69% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2944-3007       102070      1.55%     73.24% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3008-3071       102301      1.56%     74.80% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3072-3135       102610      1.56%     76.36% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3136-3199       103519      1.57%     77.93% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3200-3263       101886      1.55%     79.48% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3264-3327       105257      1.60%     81.08% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3328-3391       104451      1.59%     82.67% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3392-3455       105469      1.60%     84.27% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3456-3519       104293      1.59%     85.86% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3520-3583       104248      1.59%     87.44% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3584-3647       102189      1.55%     89.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3648-3711       103557      1.57%     90.57% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3712-3775       102904      1.56%     92.14% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3776-3839       103849      1.58%     93.72% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3840-3903       102799      1.56%     95.28% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3904-3967       103482      1.57%     96.85% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3968-4031       104138      1.58%     98.44% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::4032-4095       102746      1.56%    100.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::total      6575949                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    460303.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    616624.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       138.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    611517.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007494186844                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28508                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28508                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2723043                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             433239                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1229390                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     460303                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1229390                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   460303                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     55                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      18.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1229390                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               460303                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  568245                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  443014                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  179352                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   38697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1890                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  11710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  19606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  25269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  29153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  29421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  30053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  30248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  31387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  31028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  31327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  32585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  32025                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  31701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  31350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  30723                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  28622                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28508                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.121896                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    843.470280                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        28506     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28508                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28508                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.145468                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.136669                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.560124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26506     92.98%     92.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               90      0.32%     93.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1799      6.31%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               65      0.23%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               27      0.09%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28508                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                78680960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             29459392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1172603066.87691140                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              439041076.86953932                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   67099371795                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39710.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        67584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     39463936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         8832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     39137088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     29457600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 1007222.149701899616                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 588141430.717598676682                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 131625.621836043691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 583270328.900811076164                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 439014370.221630513668                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1056                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       616648                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          138                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       611548                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       460303                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     31642932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  27075968389                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      4333659                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  26952050457                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1175298198475                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     29964.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     43908.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     31403.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     44071.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2553314.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        67584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     39465472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         8832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     39139072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       78680960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        67584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         8832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        76416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     29459392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     29459392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1056                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       616648                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          138                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       611548                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1229390                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       460303                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         460303                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       1007222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     588164322                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        131626                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     583299897                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1172603067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      1007222                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       131626                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1138848                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    439041077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        439041077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    439041077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      1007222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    588164322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       131626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    583299897                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1611644144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1229335                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              460275                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        77002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        76888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        77290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        76818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        76981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        76160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        76630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        76793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        76830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        77219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        77038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        76704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        76941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        76641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        76840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        28633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        28852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        29029                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        28892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        28739                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        28451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        28248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        29043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        29195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        29183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        28824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        28545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        28946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        28769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             31013964187                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6146675000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        54063995437                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25228.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43978.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              715276                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             222331                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.18                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           48.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       751988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   143.795571                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    91.171168                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   215.048215                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       581841     77.37%     77.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        74983      9.97%     87.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        23910      3.18%     90.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        15760      2.10%     92.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12043      1.60%     94.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7157      0.95%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5143      0.68%     95.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4408      0.59%     96.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        26743      3.56%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       751988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              78677440                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           29457600                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1172.550607                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              439.014370                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               55.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2681434140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1425185685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4386309060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1196643240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5296352880.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  23973228150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5578187520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   44537340675                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   663.751717                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  14211620903                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2240420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50647357199                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2687867280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1428608775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4391142840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1205992260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5296352880.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  23989011450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5564896320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   44563871805                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   664.147117                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14179812285                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2240420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50679165817                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              699702                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        460303                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            649620                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              3950                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             529746                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            529688                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         699702                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      3572711                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      3572711                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3572711                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    108140352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    108140352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                108140352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4007                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1233398                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1233398    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1233398                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          4982757619                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6655417908                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2343321                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1117039                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.monitor.readBurstLengthHist::samples      1287317                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::0-3             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::4-7             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::64-67      1287317    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::total      1287317                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::samples       542687                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::0-3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::4-7            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::64-67       542687    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::total       542687                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBandwidthHist::samples           67                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::mean   1228154268.656716                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::gmean  918162143.892729                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::stdev  785631513.352766                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::0-2.68435e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+08-5.36871e+08           26     38.81%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.36871e+08-8.05306e+08            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::8.05306e+08-1.07374e+09            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.07374e+09-1.34218e+09            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.34218e+09-1.61061e+09           22     32.84%     71.64% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.61061e+09-1.87905e+09            9     13.43%     85.07% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.87905e+09-2.14748e+09            0      0.00%     85.07% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.14748e+09-2.41592e+09            6      8.96%     94.03% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.41592e+09-2.68435e+09            3      4.48%     98.51% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+09-2.95279e+09            1      1.49%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.95279e+09-3.22123e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.22123e+09-3.48966e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::total            67                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.totalReadBytes                82384576                       # Number of bytes read (Byte)
system.monitor.averageReadBandwidth      1227799031.442346      0.00%      0.00% # Average read bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::samples           67                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::mean  517473432.835821                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::stdev 389262224.942426                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::0-1.34218e+08           10     14.93%     14.93% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+08-2.68435e+08            2      2.99%     17.91% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.68435e+08-4.02653e+08           21     31.34%     49.25% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4.02653e+08-5.36871e+08            4      5.97%     55.22% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5.36871e+08-6.71089e+08            5      7.46%     62.69% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6.71089e+08-8.05306e+08           14     20.90%     83.58% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::8.05306e+08-9.39524e+08            7     10.45%     94.03% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     94.03% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.07374e+09-1.20796e+09            2      2.99%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.74483e+09-1.87905e+09            1      1.49%     98.51% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     98.51% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.01327e+09-2.14748e+09            1      1.49%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::total           67                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.totalWrittenBytes             34731968                       # Number of bytes written ((Byte/Second))
system.monitor.averageWriteBandwidth     517619665.487950      0.00%      0.00% # Average write bandwidth ((Byte/Second))
system.monitor.readLatencyHist::samples       1287259                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::mean     85199.168003                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::gmean    73639.314121                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::stdev    49390.724482                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::0-65535        593066     46.07%     46.07% # Read request-response latency (Tick)
system.monitor.readLatencyHist::65536-131071       586499     45.56%     91.63% # Read request-response latency (Tick)
system.monitor.readLatencyHist::131072-196607        58472      4.54%     96.18% # Read request-response latency (Tick)
system.monitor.readLatencyHist::196608-262143        22872      1.78%     97.95% # Read request-response latency (Tick)
system.monitor.readLatencyHist::262144-327679        16157      1.26%     99.21% # Read request-response latency (Tick)
system.monitor.readLatencyHist::327680-393215         7674      0.60%     99.80% # Read request-response latency (Tick)
system.monitor.readLatencyHist::393216-458751         1067      0.08%     99.89% # Read request-response latency (Tick)
system.monitor.readLatencyHist::458752-524287          859      0.07%     99.95% # Read request-response latency (Tick)
system.monitor.readLatencyHist::524288-589823          364      0.03%     99.98% # Read request-response latency (Tick)
system.monitor.readLatencyHist::589824-655359          152      0.01%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::655360-720895           43      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::720896-786431           19      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::786432-851967           11      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::851968-917503            4      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::total         1287259                       # Read request-response latency (Tick)
system.monitor.writeLatencyHist::samples            0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::mean             nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::gmean            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::stdev            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::0                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::1                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::2                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::3                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::4                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::5                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::6                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::7                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::8                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::9                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::10                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::11                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::12                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::13                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::14                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::15                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::16                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::17                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::18                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::19                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::total              0                       # Write request-response latency (Tick)
system.monitor.ittReadRead::samples           1287316                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::mean         52123.399032                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::stdev        70187.671152                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::underflows              0      0.00%      0.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::1-5000             156236     12.14%     12.14% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::5001-10000         157861     12.26%     24.40% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::10001-15000        158497     12.31%     36.71% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::15001-20000        110932      8.62%     45.33% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::20001-25000         55740      4.33%     49.66% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::25001-30000         52717      4.10%     53.75% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::30001-35000         45972      3.57%     57.33% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::35001-40000         54284      4.22%     61.54% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::40001-45000         40712      3.16%     64.70% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::45001-50000         39364      3.06%     67.76% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::50001-55000         35257      2.74%     70.50% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::55001-60000         30139      2.34%     72.84% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::60001-65000         32609      2.53%     75.38% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::65001-70000         27614      2.15%     77.52% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::70001-75000         24118      1.87%     79.39% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::75001-80000         19570      1.52%     80.91% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::80001-85000         25650      1.99%     82.91% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::85001-90000         14430      1.12%     84.03% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::90001-95000         13573      1.05%     85.08% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::95001-100000        23919      1.86%     86.94% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::overflows          168122     13.06%    100.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::min_value             333                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::max_value         4721274                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::total             1287316                       # Read-to-read inter transaction time (Tick)
system.monitor.ittWriteWrite::samples          542686                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::mean       112435.212209                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::stdev      4908434.220694                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::1-5000            28131      5.18%      5.18% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::5001-10000        40450      7.45%     12.64% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::10001-15000        36053      6.64%     19.28% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::15001-20000        32061      5.91%     25.19% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::20001-25000        13109      2.42%     27.60% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::25001-30000        14603      2.69%     30.30% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::30001-35000        15334      2.83%     33.12% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::35001-40000        14869      2.74%     35.86% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::40001-45000        13110      2.42%     38.28% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::45001-50000        16691      3.08%     41.35% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::50001-55000        11518      2.12%     43.47% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::55001-60000         9456      1.74%     45.22% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::60001-65000        10975      2.02%     47.24% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::65001-70000         9881      1.82%     49.06% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::70001-75000        14631      2.70%     51.76% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::75001-80000         9784      1.80%     53.56% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::80001-85000        20553      3.79%     57.35% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::85001-90000         9971      1.84%     59.18% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::90001-95000         8008      1.48%     60.66% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::95001-100000        14486      2.67%     63.33% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::overflows        199012     36.67%    100.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::min_value           999                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::max_value    3611793924                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::total            542686                       # Write-to-write inter transaction time (Tick)
system.monitor.ittReqReq::samples             1830003                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::mean           36666.267644                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::stdev          52235.943573                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::underflows                0      0.00%      0.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::1-5000               301479     16.47%     16.47% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::5001-10000           268841     14.69%     31.16% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::10001-15000          299353     16.36%     47.52% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::15001-20000          156166      8.53%     56.06% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::20001-25000           81574      4.46%     60.51% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::25001-30000           76609      4.19%     64.70% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::30001-35000           61740      3.37%     68.07% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::35001-40000           60855      3.33%     71.40% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::40001-45000           50099      2.74%     74.14% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::45001-50000           46527      2.54%     76.68% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::50001-55000           38512      2.10%     78.78% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::55001-60000           31340      1.71%     80.50% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::60001-65000           32150      1.76%     82.25% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::65001-70000           47633      2.60%     84.86% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::70001-75000           75724      4.14%     88.99% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::75001-80000           15743      0.86%     89.85% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::80001-85000           22737      1.24%     91.10% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::85001-90000           10891      0.60%     91.69% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::90001-95000           11368      0.62%     92.31% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::95001-100000          14416      0.79%     93.10% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::overflows            126246      6.90%    100.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::min_value               333                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::max_value           3686976                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::total               1830003                       # Request-to-request inter transaction time (Tick)
system.monitor.outstandingReadsHist::samples           67                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::mean     1.626866                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::gmean            0                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::stdev     1.346554                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::0             20     29.85%     29.85% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::1             11     16.42%     46.27% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::2             16     23.88%     70.15% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::3             14     20.90%     91.04% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::4              6      8.96%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::5              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::6              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::7              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::8              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::9              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::10             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::11             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::12             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::13             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::14             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::15             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::16             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::17             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::18             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::19             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::total           67                       # Outstanding read transactions (Count)
system.monitor.outstandingWritesHist::samples           67                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::mean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::gmean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::stdev            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::0            67    100.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::1             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::2             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::3             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::4             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::5             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::6             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::7             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::8             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::9             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::total           67                       # Outstanding write transactions (Count)
system.monitor.readTransHist::samples              67                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::mean       19190.731343                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::gmean      14346.942201                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::stdev      12276.297256                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::0-4095                0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::4096-8191            26     38.81%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::8192-12287            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::12288-16383            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::16384-20479            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::20480-24575           17     25.37%     64.18% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::24576-28671           12     17.91%     82.09% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::28672-32767            2      2.99%     85.07% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::32768-36863            6      8.96%     94.03% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::36864-40959            1      1.49%     95.52% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::40960-45055            2      2.99%     98.51% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::45056-49151            1      1.49%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::49152-53247            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::53248-57343            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::57344-61439            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::61440-65535            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::65536-69631            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::69632-73727            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::73728-77823            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::77824-81919            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::total                67                       # Histogram of read transactions per sample period (Count)
system.monitor.writeTransHist::samples             67                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::mean       8085.522388                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::gmean                0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::stdev      6082.222265                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::0-2047              10     14.93%     14.93% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::2048-4095            2      2.99%     17.91% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::4096-6143           21     31.34%     49.25% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::6144-8191            4      5.97%     55.22% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::8192-10239            5      7.46%     62.69% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::10240-12287           14     20.90%     83.58% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::12288-14335            7     10.45%     94.03% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::14336-16383            0      0.00%     94.03% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::16384-18431            2      2.99%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::18432-20479            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::20480-22527            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::22528-24575            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::24576-26623            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::26624-28671            1      1.49%     98.51% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::28672-30719            0      0.00%     98.51% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::30720-32767            1      1.49%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::32768-34815            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::34816-36863            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::36864-38911            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::38912-40959            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::total               67                       # Histogram of write transactions per sample period (Count)
system.tollcbus.transDist::ReadResp            785838                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty      1002990                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict         1561660                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq            4404                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp           4404                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq           529904                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp          529904                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq       785838                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port      1929632                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port      1920371                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total               3850003                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port     58697984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port     58418560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total              117116544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                        1354939                       # Total snoops (Count)
system.tollcbus.snoopTraffic                 31282304                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples          2642653                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.150906                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.363740                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                2249374     85.12%     85.12% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                 387765     14.67%     99.79% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                   5514      0.21%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total            2642653                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED  67099398102                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy        1214678424                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy        658809717                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy        657188321                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests      2562289                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests      1246394                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        32190                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops         356848                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops       351334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops         5514                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
