# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_i2c_master/apb_slave_interface.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_i2c_master/clock_generator.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_i2c_master/data_fifo_mem.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_i2c_master/data_path_i2c_to_core.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_async_fifo/fifo_mem.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_async_fifo/fifo_toplevel.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_i2c_master/i2c_master_fsm.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_i2c_master/i2c_top.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_async_fifo/rptr_empty.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_async_fifo/sync_r2w.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_async_fifo/sync_w2r.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/rtl/rtl_async_fifo/wptr_full.v"
verilog xil_defaultlib  "../../../../../i2c_RTL_code/direct_testbench_for_i2c_rtl/i2c_top_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
