
Efinix FPGA Placement and Routing.
Version: 2022.1.226 
Date: Wed Dec 14 00:38:25 2022

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.
 
Family: Trion 
Device: T35F400
Top-level Entity Name: T35_ADDR_LINES_W_Z80_2
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 5 / 908 (0.55%)
Outputs: 58 / 1184 (4.90%)
Clocks: 2 / 16 (12.50%)
Logic Elements: 113 / 31680 (0.36%)
	LE: LUTs/Adders: 111 / 31680 (0.35%)
	LE: Registers: 74 / 30720 (0.24%)
Memory Blocks: 0 / 288 (0.00%)
Multipliers: 0 / 120 (0.00%)
---------- Resource Summary (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|       s100_MEMR        |    Output    |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------


---------- IO Placement Summary (begin) ----------

+----------------------+--------------+
| Unassigned Core Pins | Input/Output |
+----------------------+--------------+
|      s100_sMEMR      |    Output    |
+----------------------+--------------+

----------- IO Placement Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 3 seconds
