Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Mon Mar 10 10:05:27 2014
| Host         : MCmicro running 64-bit CentOS release 6.5 (Final)
| Command      : report_control_sets -verbose -file pcie_gen1x1_sub_sys_wrapper_control_sets_placed.rpt
| Design       : pcie_gen1x1_sub_sys_wrapper
| Device       : xc7a200t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   712 |
| Minimum Number of register sites lost to control set restrictions |  1737 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6080 |         1996 |
| No           | No                    | Yes                    |             456 |          159 |
| No           | Yes                   | No                     |            1353 |          584 |
| Yes          | No                    | No                     |            6071 |         2209 |
| Yes          | No                    | Yes                    |             231 |           54 |
| Yes          | Yes                   | No                     |            3656 |         1161 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                           Clock Signal                                                          |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                            Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_addr_ld_en                                                                                                                                                               | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                                      |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                    |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                            |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                              |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_m_axis_rx_tdata[63]_i_1                                                                                                                                                                                                                |                                                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE                                                                                                 |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                                         |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                1 |              1 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[7][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[0][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[7][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[6][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rnk_cnt_r[0]_i_1__0                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[6][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[5][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[2][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                               |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[1][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                                            |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                                                       |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                1 |              2 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                                                       |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_user_reset_out_i_1                                                                                                                                                                           |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2                                                                                                                      |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                                                      |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                         |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/r_push                                                                                                                                                                 |                                                                                                                                                                                                                                       |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_pi_dqs_found_all_bank[2]_i_1                                                                                                                                                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_reset_n_reg1_i_1                                                                                                                                                                             |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_addr_ld_en                                                                                                                                                               | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_addr_rst                                                                                                                       |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[2][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_pi_dqs_found_all_bank[2]_i_1                                                                                                                                                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[0][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_m_axis_rx_tvalid_i_1                                                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/user_reset_out                                                                                                                                                                                   |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en                                                                                                                                                               |                                                                                                                                                                                                                                       |                2 |              2 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                               |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                                                      |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3                                                                                                                      |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[3][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[1][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[3][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[4][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[4][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[5][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                1 |              2 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                1 |              3 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |                1 |              3 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                                                      |                1 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                1 |              3 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                                            |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3                                                                                                                      |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][6][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2                                                                                                                      |                3 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                                                      |                3 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                         |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_cnt_cpt_r[3]_i_1                                                                                               | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_dqs_cnt_r[3]_i_1                                                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                1 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |                1 |              3 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_gen_byte_sel_div1.byte_sel_cnt[3]_i_2                                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_gen_byte_sel_div1.byte_sel_cnt[3]_i_1                                                                                                                                                         |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[7][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[316]_i_1                                                                                                                                                |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[383]_i_1                                                                                                                                                |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[511]_i_1                                                                                                                                                |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[6][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_wait_cnt_r[3]_i_1                                                         |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[5][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[4][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[3][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[2][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[0][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_inc[1][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/wr_accepted                                                                                                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/wr_data_en                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_rise_stg3_cnt0                                                                                | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stable_rise_stg3_cnt[3]_i_1                                                                                                                                                                   |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stable_fall_stg3_cnt0                                                                                | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stable_rise_stg3_cnt[3]_i_1                                                                                                                                                                   |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_num_refresh[3]_i_1                                                                                                                                                                            |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in14_in                                                                                                              | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_oclk_wr_cnt[3]_i_1                                                                                                                                                                            |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_detect_rd_cnt[3]_i_1                                                                                                                                                                          |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_24_out                                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wait_cnt[3]_i_1                                                                                                                                                                               |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count0                                                                                               | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_count[3]_i_1                                                                                                                                                                                  |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                   | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wait_cnt_r[3]_i_1                                                                                                                                                                             |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[509]_i_1                                                                                                                                                |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrcal_dqs_cnt_r[3]_i_1                                                                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_2                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrcal_wr_cnt[3]_i_1                                                                                                                                                                           |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][0][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][3][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cal2_state_r[3]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cnt_dqs_r[3]_i_1                                                                                                                                                                                                                        | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cnt_read[3]_i_1__0                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wait_state_cnt_r[3]_i_1                                                                                                                                                                       |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                               |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT0_O[0]                                                                                                                                                                          |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/user_reset0                                                                                                                                                                |                4 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/n_0_stat_reg_ld_reg[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_pio_rx_sm_64.wr_be[0]_i_1                                                                                                                                                                                        | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_m_axis_rx_tdata[63]_i_1                                                                                                                                                                                                                | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_m_axis_rx_tuser[14]_i_1                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[3]_i_2                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[3]_i_1                                                                                                                                                           |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_gen_read.rdata_low[31]_i_1                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_gen_write.m_axi_bready_i_i_1                                                                                                                                     |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_read.rdata_low[31]_i_1                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_write.m_axi_bready_i_i_1                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_gpio_sw/U0/n_0_s_axi_rdata_i[3]_i_1                                                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_gpio_sw/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                                                                                                                                                | pcie_gen1x1_sub_sys_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                     |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                                                                                            |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/n_0_Not_Dual.gpio_OE[0]_i_1                                                                                                                                                                                                               | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/bus2ip_reset                                                                                                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/n_0_s_axi_rdata_i[3]_i_1                                                                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/bus2ip_reset                                                                                                                                                                                    |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/n_0_rd_data_sm_cs[3]_i_1                                                                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                                      |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/n_0_Not_Dual.gpio_Data_Out[0]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/bus2ip_reset                                                                                                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg              |                4 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                      |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wait_cnt_r[3]_i_1__0                                                                                                                                                                          |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_regl_dqs_cnt[3]_i_1                                                                                                 |                                                                                                                                                                                                                                       |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_state_r[3]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[3][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[4][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[5][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[7][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[0][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[6][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_2                                                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_reg_ctrl_cnt_r[3]_i_1                                                                                                                                                                         |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[2][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stg3_tap_cnt[4]_i_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                       |                4 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_smallest[1][5]_i_1                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_sync_cntr[3]_i_2                                                                                                                                                                                                                        | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/I7[0]                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                 |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_shift_r[3]_i_2                                                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r0__0                                                               |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m02_couplers/auto_ds/inst/n_0_gen_write.m_axi_bready_i_i_1                                                                                                                                     |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m01_couplers/auto_ds/inst/n_0_gen_write.m_axi_bready_i_i_1                                                                                                                                     |                3 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                4 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_gen_write.m_axi_bready_i_i_1                                                                                                                                     |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_gpio_sw/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                         |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                       |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_incdec_wait_cnt[3]_i_1                                                                                                                                                                        |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                        |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                       |                1 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_tap_inc_wait_cnt[3]_i_1                                                                                                                                                                       |                2 |              4 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1__6                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]        |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_index[4]_i_1                                                                                                                                                                                                                           | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/rst_dclk_reset                                                                                                                                                      |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1__5                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1__4                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_129_out                                                                                                                                             |                                                                                                                                                                                                                                       |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                                                                                                              | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1__3                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_51_out                                                                                                                                              |                                                                                                                                                                                                                                       |                4 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_90_out                                                                                                                                              |                                                                                                                                                                                                                                       |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sel                                                                                                                                                              | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_maint_prescaler.maint_prescaler_r[4]_i_1                                                                                                                                                      |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1__2                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1__1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_12_out                                                                                                                                              |                                                                                                                                                                                                                                       |                4 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1__0                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_entry_cnt[4]_i_1                                                                                                                                                                                                                        | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/n_0_FSM_onehot_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[4]_i_1                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                                      |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/n_0_FSM_onehot_rlast_sm_cs[4]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                                      |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_RD_PRI_REG.rd_wait_limit[4]_i_1                                                                                                                                                               |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_RD_PRI_REG.wr_wait_limit[4]_i_1                                                                                                                                                               |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idel_dec_cnt_reg[4]_i_1                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][0][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][1][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][2][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][3][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][4][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_final_cnt_r_mux_c[5]_i_1                                                                                                                                                                 |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_not_empty_wait_cnt[4]_i_1                                                                                                                                                                     |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_maint_controller.maint_wip_r_lcl_i_1                                                                                                                                                          |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_state_r[4]_i_1                                                                                                                                                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/rd_accepted                                                                                                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][7][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_wait_cnt_r[4]_i_1                                                    |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_dlyce_dq_r_reg                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_limit_r0                                                           |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cmd_pipe_plus.mc_cmd[1]_i_1                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][5][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_reg_state_eios_det[4]_i_1                                                                                                                                                                                                              | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/phy_rdy_n_int                                                                                                                                                                                    |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]        |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]        |                2 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_idelay_tap_cnt_r[0][6][4]_i_1                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1                        |                1 |              5 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][7][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][6][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][5][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][4][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_rdval_cnt[5]_i_1                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_dec_tap_cnt[5]_i_1                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                5 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_2nd_edge_taps_r[5]_i_2                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_2nd_edge_taps_r[5]_i_1                                                                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_2                                                                                                                                                                                                           | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rd_byte_data_offset[0][5]_i_1                                                                                                                                                                 |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rd_byte_data_offset[0][17]_i_2                                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rd_byte_data_offset[0][17]_i_1                                                                                                                                                                |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rd_byte_data_offset[0][11]_i_2                                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rd_byte_data_offset[0][11]_i_1                                                                                                                                                                |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rank_final_loop[0].final_do_max[0][5]_i_1                                                                                                                                                                                               | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[380]_i_1                                                                                                                                                |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1                                                                                                                                                                   |                                                                                                                                                                                                                                       |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_1st_edge_taps_r[5]_i_2                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_1st_edge_taps_r[5]_i_1                                                                                                                                                                   |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_rise_right_edge[5]_i_1                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_rise_edge2_taps[5]_i_1                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_rise_edge1_taps[5]_i_1                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_inc_cnt[5]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_final_cnt_r[5]_i_2                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_fall_edge2_taps[5]_i_1                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_dec_cnt[5]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_fall_edge1_taps[5]_i_1                                                                                                                                                                                                             | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_inc_cnt[5]_i_1                                                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |                5 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_init_dec_cnt[5]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_inc_tap_cnt[5]_i_1                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_prbs_dqs_tap_cnt_r[5]_i_1                                                                                                                                                                                                               | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_2                                                                                                | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_tap_cnt_cpt_r[5]_i_1                                                      |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_2                                                                                           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_second_edge_taps_r[5]_i_1                                                 |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_right_edge_taps_r[5]_i_1                                                                                            |                                                                                                                                                                                                                                       |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_fine_dec_cnt[5]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3                                                                                                    |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][2][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_rdlvl_dqs_tap_cnt_r[0][3][5]_i_1                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cnt_read[5]_i_1__0                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stg2_dec_cnt[5]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stable_pass_cnt[5]_i_1                                                                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U0/clear                                                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                              |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_2                                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_first_edge_taps_r[5]_i_1                                                  |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/rst_d2                                                                                                                                                               |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                 |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_pi_stg2_reg_l_timing[5]_i_1                                               |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                                                                 |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                                                 |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_refresh_timer.refresh_timer_r[5]_i_1                                                                                                                                                          |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_crscode[5]_i_1                                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/rst_dclk_reset                                                                                                                                                      |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/inst/pcie_top_i/trn_rdst_rdy                                                                                                                                                                                                               | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/user_reset_out                                                                                                                                                                                   |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U0/clear                                                                                                                                                                                  |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r0                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                               | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_delaydec_cnt_r[5]_i_1                                                                                                                                                                         |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_first_fail_taps[5]_i_1                                                                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[445]_i_1                                                                                                                                                |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_dec_cnt[5]_i_1                                                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[447]_i_1                                                                                                                                                |                1 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][2][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][1][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][4][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][5][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_dqs_tap_count_r[0][7][5]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                3 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wl_tap_count_r[5]_i_1                                                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cnt_idel_dec_cpt_r[5]_i_1                                                                                           |                                                                                                                                                                                                                                       |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_cal1_state_r[5]_i_1                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stg3_left_limit[5]_i_1                                                                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stg3_incdec_limit[5]_i_1                                                                                                                                                                                                                | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_stg2_tap_cnt[5]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8                                                                                                    |                4 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cnt_read[5]_i_1                                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cnt_cmd_r[6]_i_1                                                                                                                                                                              |                3 |              7 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                4 |              7 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                               |                2 |              7 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n                                                                                                                                                                                                |                2 |              7 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/O1[0]                                                                                                                                                                                                       |                3 |              7 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_resetovrd.reset[7]_i_2                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_resetovrd.reset[7]_i_1                                                                                                                                                                       |                1 |              7 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_inst/gt_top_i/pl_ltssm_state_q[5]_i_1                                                                                                                                                        |                2 |              7 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_RD_PRI_REG.wr_starve_cnt[6]_i_2                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_RD_PRI_REG.wr_starve_cnt[6]_i_1                                                                                                                                                               |                2 |              7 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/sample_cnt_r02_out                                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/sample_cnt_r0                                                                  |                2 |              7 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1719_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1414_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1446_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1537_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1507_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1627_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1567_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1689_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1597_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1657_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1750_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1780_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1810_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                5 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/p_13_out                                                                                             | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]        |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[511]_i_2                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wdata_wrap_buffer_q[503]_i_1                                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[503]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wdata_wrap_buffer_q[511]_i_1                                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_898_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/p_13_out                                                                                              | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[335]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[423]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[415]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[407]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                5 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/phy_if_reset                                                                                                  |                7 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[399]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_done_r                                                         |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[391]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[383]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1021_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1171_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1051_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_106_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1081_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1111_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1141_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1203_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1324_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1233_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1476_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1294_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1264_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1354_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1384_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_960_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_747_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_685_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_717_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_655_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_595_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_535_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_625_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_565_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_504_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_928_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_412_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_382_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_352_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_442_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_322_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_292_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_261_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1900_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1934_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1964_in                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1870_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_1840_out                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_474_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_199_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pop_mi_data                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_868_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1                                                                                                                | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_808_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_990_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_778_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_838_out                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wdata_wrap_buffer_q[495]_i_1                                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/p_13_out                                                                                              | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[495]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                       |                                                                                                                                                                                                                                       |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O6[0]                                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[375]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_2_i_1                                                                                                                                                                                       |                                                                                                                                                                                                                                       |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[367]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                5 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[359]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                    |                                                                                                                                                                                                                                       |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[351]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[343]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[5].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[327]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[319]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[311]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[303]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[295]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[287]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[263]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[271]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                               |                                                                                                                                                                                                                                       |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[4].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[279]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[431]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[439]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[6].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[447]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[455]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[455]_i_1                                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q[471]_i_1                                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                       |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[471]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_resetovrd.reset_cnt[7]_i_1                                                                                                                                                                   |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_int_addr[3]_i_1                                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[479]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/p_13_out                                                                                             | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]        |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rd_data_edge_detect_r[7]_i_2                                                                                                                                                                                                            | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_24_out                                                                                  | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                3 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/p_13_out                                                                                             | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]        |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[487]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_int_addr[3]_i_1__0                                                                                                                                                                                                                      | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[463]_i_1                                                                                                               | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                2 |              8 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[7].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q[479]_i_1                                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                              |                1 |              8 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                6 |              9 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                               | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                2 |              9 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_grstd1.grst_full.grst_f.RST_FULL_GEN_i_1                                                                                                                         |                6 |              9 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_grstd1.grst_full.grst_f.RST_FULL_GEN_i_1                                                                                                                         |                6 |              9 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                     |                2 |              9 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r1                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                3 |              9 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_po_rdval_cnt[8]_i_1                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |                4 |              9 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[9]_i_1                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                5 |             10 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                            |                2 |             10 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                       |                4 |             10 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/bscan_inst/E[0]                                                                                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                                                                         |                3 |             10 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_gpio_LED/U0/bus2ip_reset                                                                                                                                                                                    |                4 |             10 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                     |                3 |             10 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |                4 |             10 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/sample_timer_en                                                                                                                                                                                   | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                |                2 |             11 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_xadc_supplied_temperature.temperature[11]_i_1                                                                                                                                                                                           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                4 |             12 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_inst/u_axiLite_debug/dbg_M_AXI_ARADDR[28]_i_1                                                                                                                          |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                9 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_ocal_final_cnt_r_mux_b[5]_i_1                                                                                                                                                                                                           | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_limit0                                                |                6 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_previous_temp[11]_i_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                       |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                       | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_samp_edge_cnt0_r[0]_i_1                                                   |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/sel                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_samples_cnt_r[0]_i_1                                                                                                                                                                          |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_2_i_1                                                                                                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]        |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1                                                                                                                                                                    |                                                                                                                                                                                                                                       |                2 |             12 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1                                                                                                                                                                                       | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]         |                2 |             12 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                             |                2 |             12 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1__2                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]         |                2 |             12 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                             |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1__0                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/RST                                                                                                                                                                  |                3 |             12 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1__1                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]        |                4 |             12 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                           | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |                8 |             13 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_inst/u_axi_if/dbg_M_AXI_AWADDR[28]_i_1                                                                                                                                 |                4 |             13 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0                                                                                                    |                8 |             13 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                                      |               11 |             13 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                6 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4                                                                                                    |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                6 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                7 |             14 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/rst_rxusrclk_reset                                                                                                                                                  |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_calib_data_offset_0[5]_i_1                                                                                                                                                                    |                6 |             15 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_cmd_pipe_plus.mc_data_offset[5]_i_1                                                                                                                                                           |                5 |             15 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld45_out                                                                                                                                                          |                                                                                                                                                                                                                                       |                6 |             15 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                            |                5 |             15 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                       |                4 |             15 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_FSM_onehot_fine_adj_state_r[15]_i_1                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                9 |             15 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/n_0_GEN_AW_PIPE_DUAL.axi_awlen_pipe_1_or_2_i_1                                                                                                                                                                                            |                                                                                                                                                                                                                                       |                5 |             15 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                                                                                                         |                                                                                                                                                                                                                                       |               11 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                9 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                                                                                                         |                                                                                                                                                                                                                                       |                9 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                                                                                                        |                                                                                                                                                                                                                                       |               12 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O6[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                       |                4 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                       |                8 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                                                                                                         |                                                                                                                                                                                                                                       |               10 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                                                                                                                |                                                                                                                                                                                                                                       |               11 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__14                                                                                                                                                                                        |                                                                                                                                                                                                                                       |                9 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                                                                                                         |                                                                                                                                                                                                                                       |               11 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                                                                                                         |                                                                                                                                                                                                                                       |               10 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                                                                                                         |                                                                                                                                                                                                                                       |               14 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                                                                                                          |                                                                                                                                                                                                                                       |               10 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                                                                                                         |                                                                                                                                                                                                                                       |                8 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                                                                                                         |                                                                                                                                                                                                                                       |               14 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                                                                                                                        |                                                                                                                                                                                                                                       |               12 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                                                                                                                        |                                                                                                                                                                                                                                       |               13 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                                                                                                                          |                                                                                                                                                                                                                                       |               10 |             16 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                7 |             16 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_wrdq_div1_4to1_wrcal_first.phy_wrdata[318]_i_1                                                                                                                                                |                2 |             16 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/pointer_we                                                                                                                                                 |                                                                                                                                                                                                                                       |                2 |             16 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_occupied_counter.occ_cnt[15]_i_1                                                                                                                                                                                                        | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                                                                                     |                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                                                                                           |                                                                                                                                                                                                                                       |                4 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_di_reg[15]_i_1                                                                                                                                                                               |                8 |             16 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                              |                4 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                                  | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/U_ICON/U_CMD/I5[0]                                                                                                                                                                                                                                                 | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                                                                                       |                3 |             16 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9                                                                                                    |               10 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                              |                3 |             16 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1                    |               13 |             16 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                             |                5 |             17 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |                9 |             17 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                6 |             17 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O4                                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |                6 |             17 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3                                                                                                                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |                6 |             17 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |                3 |             18 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                             |                5 |             18 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_pio_rx_sm_64.tlp_type[7]_i_1                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |                7 |             18 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |                4 |             18 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]         |                6 |             20 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]        |                4 |             20 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]        |                4 |             20 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]        |                4 |             20 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]         |                4 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]         |                5 |             20 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                                                                      |               12 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12                                                                                                   |                8 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]        |                4 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_zq_cntrl.zq_timer.zq_timer_r[0]_i_2                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                    |                5 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]        |                4 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]         |                5 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/RD_RST                                                                                                                                                               |                4 |             20 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |                9 |             20 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_FSM_onehot_ocal_state_r[21]_i_1                                                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10                                                                                                   |               10 |             21 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |               11 |             21 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep                                                                                                       |                8 |             22 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                   | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |               14 |             24 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                       |                3 |             24 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_gen_final_tap[0].final_val[0][5]_i_1                                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7                                                                                                    |                8 |             24 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                       |                3 |             24 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |               10 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                8 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                8 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                7 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |               10 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                9 |             25 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rdy                                                                                                                                                                         | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg                                                                                                                         |                9 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |               10 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                9 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                9 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                9 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                9 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                6 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                6 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/phy_rdy_n_int                                                                                                                                                                                    |               10 |             25 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                          |                                                                                                                                                                                                                                       |                9 |             25 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11                                                                                                   |               18 |             26 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6                                                                                                    |                7 |             26 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_16_out                                                                                                                                              |                                                                                                                                                                                                                                       |               11 |             27 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_133_out                                                                                                                                             |                                                                                                                                                                                                                                       |               11 |             27 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_55_out                                                                                                                                              |                                                                                                                                                                                                                                       |               14 |             27 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |               12 |             27 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/p_94_out                                                                                                                                              |                                                                                                                                                                                                                                       |               13 |             27 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/u_bufr/idrck                                                                                                      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                                                  | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                                 |                8 |             28 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_2                                                                                                                                                                               |                                                                                                                                                                                                                                       |                9 |             30 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_pio_rx_sm_64.wr_addr[12]_i_1                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |                8 |             30 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                       |               16 |             30 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_lfsr_q[63]_i_2                                                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_lfsr_q[64]_i_1                                                                                                                                                                                |                5 |             31 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_lfsr_q[63]_i_2                                                                                                                                                                                                                          | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_lfsr_q[63]_i_1                                                                                                                                                                                |                5 |             31 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                  | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                                                                                        |                9 |             32 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_pio_rx_sm_64.req_addr[12]_i_1                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |                8 |             32 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/bram_rst_b                                                                                                                                                                                      |               13 |             32 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                 |                                                                                                                                                                                                                                       |               12 |             32 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_gen_read.rdata_low[31]_i_1                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_gen_write.m_axi_bready_i_i_1                                                                                                                                     |               11 |             32 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_pio_rx_sm_64.wr_data[31]_i_1                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |                8 |             32 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_axi_rddata[31]_i_1                                                                                                                                                                                               | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/user_reset0                                                                                                                                                                |                6 |             32 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_axlen_cnt[7]_i_1                                                                                                                                                                                                                        | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             33 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               10 |             33 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_pio_rx_sm_64.req_attr[1]_i_1                                                                                                                                                                                     | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |                9 |             33 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1                                                                                                                                                                                        |                                                                                                                                                                                                                                       |               13 |             33 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1__0                                                                                                                                                                                     |                                                                                                                                                                                                                                       |               13 |             33 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1                                                                                                                   |               21 |             33 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1                                                                                                    |               22 |             34 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_rstdiv0_sync_r[11]_i_1                                                                                                                                                                        |               13 |             34 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                    |                                                                                                                                                                                                                                       |               10 |             39 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                      | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |               11 |             40 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |               11 |             41 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_2                                                                                                                                                                               | pcie_gen1x1_sub_sys_i/pcie_axi_stream_to_axi_lite_bridge_0/n_0_gen_cpl_64.s_axis_tx_tdata[63]_i_1                                                                                                                                     |                7 |             42 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                      |                                                                                                                                                                                                                                       |               11 |             43 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |               35 |             44 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                        | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |               12 |             44 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/mig_7series_0/n_0_u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2                                                                                                    |               18 |             48 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r0                                                                                     |                                                                                                                                                                                                                                       |               17 |             48 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |               12 |             49 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |               11 |             49 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |               13 |             49 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/p_0_in                                                                                                                                      |               18 |             49 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/SHIFT_EN_O                                                                                                                                                                                                           |                                                                                                                                                                                                                                       |               12 |             49 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_rddata_en                                                                                                                           |                                                                                                                                                                                                                                       |               36 |             56 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/int_pipe_rxusrclk_out                                                                     |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpllreset                                                                                                                                                           |               21 |             61 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gpr1.dout_i[61]_i_1                                                                                                                                                                                        |                                                                                                                                                                                                                                       |               14 |             62 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_goreg_dm.dout_i[61]_i_1__0                                                                                                                                                                                 |                                                                                                                                                                                                                                       |               16 |             62 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_goreg_dm.dout_i[61]_i_1                                                                                                                                                                                    |                                                                                                                                                                                                                                       |               14 |             62 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gpr1.dout_i[61]_i_1__0                                                                                                                                                                                     |                                                                                                                                                                                                                                       |               17 |             62 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                              |                                                                                                                                                                                                                                       |               19 |             64 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                             |                                                                                                                                                                                                                                       |               23 |             64 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_trn_rd_prev[63]_i_1                                                                                                                                                                                                                    | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/user_reset_out                                                                                                                                                                                   |               14 |             64 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |                8 |             64 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                             |                                                                                                                                                                                                                                       |               12 |             64 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/n_0_mux_rd_valid_r_reg                                                                                                  |                                                                                                                                                                                                                                       |               17 |             64 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/n_0_m_axis_rx_tdata[63]_i_1                                                                                                                                                                                                                | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/user_reset_out                                                                                                                                                                                   |               13 |             64 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                                                             |                                                                                                                                                                                                                                       |               22 |             67 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                    |                                                                                                                                                                                                                                       |               18 |             67 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |                9 |             72 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1__0                                                                                                                                                                                    |                                                                                                                                                                                                                                       |               11 |             88 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1__2                                                                                                                                                                                    |                                                                                                                                                                                                                                       |               11 |             88 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en |                                                                                                                                                                                                                                       |               12 |             96 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/user_reset_out                                                                                                                                                                                   |               39 |             99 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/SHIFT_EN_O                                                                                                                                                                                                                    |                                                                                                                                                                                                                                       |               22 |             99 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               13 |            104 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en             |                                                                                                                                                                                                                                       |               14 |            112 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 | pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/rst_dclk_reset                                                                                                                                                      |               42 |            121 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/trace_data_ack                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                       |               38 |            148 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DEN_O                                                                                                                                                                                                                      |                                                                                                                                                                                                                                       |              146 |            333 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/app_rd_data_valid                                                                                                                                                               |                                                                                                                                                                                                                                       |              133 |            513 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                           | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/reset                                                           |              117 |            514 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/n_0_m_payload_i[514]_i_1                                                                                                                                                                                       |                                                                                                                                                                                                                                       |              123 |            515 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst/m_axi_rready                                                                                                                                                                                                   |                                                                                                                                                                                                                                       |              131 |            515 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gpr1.dout_i[515]_i_1                                                                                                                                                                                       |                                                                                                                                                                                                                                       |              173 |            516 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_goreg_dm.dout_i[515]_i_1                                                                                                                                                                                   |                                                                                                                                                                                                                                       |              194 |            516 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/app_wdf_rdy                                                                                                                                                                     |                                                                                                                                                                                                                                       |              239 |            576 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_goreg_dm.dout_i[576]_i_1                                                                                                                                                                                   |                                                                                                                                                                                                                                       |              245 |            577 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_gpr1.dout_i[576]_i_1                                                                                                                                                                                       |                                                                                                                                                                                                                                       |              209 |            577 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1                                                                                                                                                                                       |                                                                                                                                                                                                                                       |               86 |            688 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we                                                                                                                                                  |                                                                                                                                                                                                                                       |               86 |            688 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     | pcie_gen1x1_sub_sys_i/mig_7series_0/u_pcie_gen1x1_sub_sys_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                 |                                                                                                                                                                                                                                       |               96 |            768 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          | pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst/n_0_RAM_reg_0_15_0_5_i_1__1                                                                                                                                                                                    |                                                                                                                                                                                                                                       |               97 |            776 |
|  pcie_gen1x1_sub_sys_i/pcie_7x_0/inst/ext_ch_gt_drpclk                                                                          |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |              632 |           1900 |
|  pcie_gen1x1_sub_sys_i/mig_7series_0/ui_clk                                                                                     |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |             1381 |           4328 |
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


