<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5416desc.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416desc.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ar5416_desc,ar5416_rx_desc,ar5416_tx_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416desc.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5416</a>/<a href='ar5416desc.h.html'>ar5416desc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5416desc.h,v 1.2 2013/06/25 15:08:43 joerg Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_ATH_AR5416_DESC_H_">_ATH_AR5416_DESC_H_</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/_ATH_AR5416_DESC_H_" data-ref="_M/_ATH_AR5416_DESC_H_">_ATH_AR5416_DESC_H_</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/*</i></td></tr>
<tr><th id="23">23</th><td><i> * Hardware-specific descriptor structures.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../ah_desc.h.html">"ah_desc.h"</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* XXX Need to replace this with a dynamic </i></td></tr>
<tr><th id="28">28</th><td><i> * method of determining Owl2 if possible </i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_get_index" data-ref="_M/_get_index">_get_index</dfn>(_ah) ( IS_5416V1(_ah)  ? -4 : 0 )</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/AR5416_DS_TXSTATUS" data-ref="_M/AR5416_DS_TXSTATUS">AR5416_DS_TXSTATUS</dfn>(_ah, _ads) \</u></td></tr>
<tr><th id="32">32</th><td><u>	((uint32_t*)(&amp;(_ads)-&gt;u.tx.status[_get_index(_ah)]))</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/AR5416_DS_TXSTATUS_CONST" data-ref="_M/AR5416_DS_TXSTATUS_CONST">AR5416_DS_TXSTATUS_CONST</dfn>(_ah, _ads) \</u></td></tr>
<tr><th id="34">34</th><td><u>	((const uint32_t*)(&amp;(_ads)-&gt;u.tx.status[_get_index(_ah)]))</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AR5416_NUM_TX_STATUS" data-ref="_M/AR5416_NUM_TX_STATUS">AR5416_NUM_TX_STATUS</dfn>	10 /* Number of TX status words */</u></td></tr>
<tr><th id="37">37</th><td><i>/* Clear the whole descriptor */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AR5416_DESC_TX_CTL_SZ" data-ref="_M/AR5416_DESC_TX_CTL_SZ">AR5416_DESC_TX_CTL_SZ</dfn>	sizeof(struct ar5416_tx_desc)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>struct</b> <dfn class="type def" id="ar5416_tx_desc" title='ar5416_tx_desc' data-ref="ar5416_tx_desc" data-ref-filename="ar5416_tx_desc">ar5416_tx_desc</dfn> { <i>/* tx desc has 12 control words + 10 status words */</i></td></tr>
<tr><th id="41">41</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl2" title='ar5416_tx_desc::ctl2' data-ref="ar5416_tx_desc::ctl2" data-ref-filename="ar5416_tx_desc..ctl2">ctl2</dfn>;</td></tr>
<tr><th id="42">42</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl3" title='ar5416_tx_desc::ctl3' data-ref="ar5416_tx_desc::ctl3" data-ref-filename="ar5416_tx_desc..ctl3">ctl3</dfn>;</td></tr>
<tr><th id="43">43</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl4" title='ar5416_tx_desc::ctl4' data-ref="ar5416_tx_desc::ctl4" data-ref-filename="ar5416_tx_desc..ctl4">ctl4</dfn>;</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl5" title='ar5416_tx_desc::ctl5' data-ref="ar5416_tx_desc::ctl5" data-ref-filename="ar5416_tx_desc..ctl5">ctl5</dfn>;</td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl6" title='ar5416_tx_desc::ctl6' data-ref="ar5416_tx_desc::ctl6" data-ref-filename="ar5416_tx_desc..ctl6">ctl6</dfn>;</td></tr>
<tr><th id="46">46</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl7" title='ar5416_tx_desc::ctl7' data-ref="ar5416_tx_desc::ctl7" data-ref-filename="ar5416_tx_desc..ctl7">ctl7</dfn>;</td></tr>
<tr><th id="47">47</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl8" title='ar5416_tx_desc::ctl8' data-ref="ar5416_tx_desc::ctl8" data-ref-filename="ar5416_tx_desc..ctl8">ctl8</dfn>;</td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl9" title='ar5416_tx_desc::ctl9' data-ref="ar5416_tx_desc::ctl9" data-ref-filename="ar5416_tx_desc..ctl9">ctl9</dfn>;</td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl10" title='ar5416_tx_desc::ctl10' data-ref="ar5416_tx_desc::ctl10" data-ref-filename="ar5416_tx_desc..ctl10">ctl10</dfn>;</td></tr>
<tr><th id="50">50</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::ctl11" title='ar5416_tx_desc::ctl11' data-ref="ar5416_tx_desc::ctl11" data-ref-filename="ar5416_tx_desc..ctl11">ctl11</dfn>;</td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_tx_desc::status" title='ar5416_tx_desc::status' data-ref="ar5416_tx_desc::status" data-ref-filename="ar5416_tx_desc..status">status</dfn>[<a class="macro" href="#36" title="10" data-ref="_M/AR5416_NUM_TX_STATUS">AR5416_NUM_TX_STATUS</a>];</td></tr>
<tr><th id="52">52</th><td>};</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>struct</b> <dfn class="type def" id="ar5416_rx_desc" title='ar5416_rx_desc' data-ref="ar5416_rx_desc" data-ref-filename="ar5416_rx_desc">ar5416_rx_desc</dfn> { <i>/* rx desc has 2 control words + 9 status words */</i></td></tr>
<tr><th id="55">55</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status0" title='ar5416_rx_desc::status0' data-ref="ar5416_rx_desc::status0" data-ref-filename="ar5416_rx_desc..status0">status0</dfn>;</td></tr>
<tr><th id="56">56</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status1" title='ar5416_rx_desc::status1' data-ref="ar5416_rx_desc::status1" data-ref-filename="ar5416_rx_desc..status1">status1</dfn>;</td></tr>
<tr><th id="57">57</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status2" title='ar5416_rx_desc::status2' data-ref="ar5416_rx_desc::status2" data-ref-filename="ar5416_rx_desc..status2">status2</dfn>;</td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status3" title='ar5416_rx_desc::status3' data-ref="ar5416_rx_desc::status3" data-ref-filename="ar5416_rx_desc..status3">status3</dfn>;</td></tr>
<tr><th id="59">59</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status4" title='ar5416_rx_desc::status4' data-ref="ar5416_rx_desc::status4" data-ref-filename="ar5416_rx_desc..status4">status4</dfn>;</td></tr>
<tr><th id="60">60</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status5" title='ar5416_rx_desc::status5' data-ref="ar5416_rx_desc::status5" data-ref-filename="ar5416_rx_desc..status5">status5</dfn>;</td></tr>
<tr><th id="61">61</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status6" title='ar5416_rx_desc::status6' data-ref="ar5416_rx_desc::status6" data-ref-filename="ar5416_rx_desc..status6">status6</dfn>;</td></tr>
<tr><th id="62">62</th><td> 	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status7" title='ar5416_rx_desc::status7' data-ref="ar5416_rx_desc::status7" data-ref-filename="ar5416_rx_desc..status7">status7</dfn>;</td></tr>
<tr><th id="63">63</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ar5416_rx_desc::status8" title='ar5416_rx_desc::status8' data-ref="ar5416_rx_desc::status8" data-ref-filename="ar5416_rx_desc..status8">status8</dfn>;</td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>struct</b> <dfn class="type def" id="ar5416_desc" title='ar5416_desc' data-ref="ar5416_desc" data-ref-filename="ar5416_desc">ar5416_desc</dfn> {</td></tr>
<tr><th id="68">68</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   <dfn class="decl field" id="ar5416_desc::ds_link" title='ar5416_desc::ds_link' data-ref="ar5416_desc::ds_link" data-ref-filename="ar5416_desc..ds_link">ds_link</dfn>;    <i>/* link pointer */</i></td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   <dfn class="decl field" id="ar5416_desc::ds_data" title='ar5416_desc::ds_data' data-ref="ar5416_desc::ds_data" data-ref-filename="ar5416_desc..ds_data">ds_data</dfn>;    <i>/* data buffer pointer */</i></td></tr>
<tr><th id="70">70</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   <dfn class="decl field" id="ar5416_desc::ds_ctl0" title='ar5416_desc::ds_ctl0' data-ref="ar5416_desc::ds_ctl0" data-ref-filename="ar5416_desc..ds_ctl0">ds_ctl0</dfn>;    <i>/* DMA control 0 */</i></td></tr>
<tr><th id="71">71</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>   <dfn class="decl field" id="ar5416_desc::ds_ctl1" title='ar5416_desc::ds_ctl1' data-ref="ar5416_desc::ds_ctl1" data-ref-filename="ar5416_desc..ds_ctl1">ds_ctl1</dfn>;    <i>/* DMA control 1 */</i></td></tr>
<tr><th id="72">72</th><td>	<b>union</b> {</td></tr>
<tr><th id="73">73</th><td>		<b>struct</b> <a class="type" href="#ar5416_tx_desc" title='ar5416_tx_desc' data-ref="ar5416_tx_desc" data-ref-filename="ar5416_tx_desc">ar5416_tx_desc</a> <dfn class="decl field" id="ar5416_desc::(anonymous)::tx" title='ar5416_desc::(anonymous union)::tx' data-ref="ar5416_desc::(anonymous)::tx" data-ref-filename="ar5416_desc..(anonymous)..tx">tx</dfn>;</td></tr>
<tr><th id="74">74</th><td>		<b>struct</b> <a class="type" href="#ar5416_rx_desc" title='ar5416_rx_desc' data-ref="ar5416_rx_desc" data-ref-filename="ar5416_rx_desc">ar5416_rx_desc</a> <dfn class="decl field" id="ar5416_desc::(anonymous)::rx" title='ar5416_desc::(anonymous union)::rx' data-ref="ar5416_desc::(anonymous)::rx" data-ref-filename="ar5416_desc..(anonymous)..rx">rx</dfn>;</td></tr>
<tr><th id="75">75</th><td>	} <dfn class="decl field" id="ar5416_desc::u" title='ar5416_desc::u' data-ref="ar5416_desc::u" data-ref-filename="ar5416_desc..u">u</dfn>;</td></tr>
<tr><th id="76">76</th><td>} <a class="macro" href="../../../../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/AR5416DESC" data-ref="_M/AR5416DESC">AR5416DESC</dfn>(_ds) ((struct ar5416_desc *)(_ds))</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/AR5416DESC_CONST" data-ref="_M/AR5416DESC_CONST">AR5416DESC_CONST</dfn>(_ds) ((const struct ar5416_desc *)(_ds))</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ds_ctl2" data-ref="_M/ds_ctl2">ds_ctl2</dfn>     u.tx.ctl2</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ds_ctl3" data-ref="_M/ds_ctl3">ds_ctl3</dfn>     u.tx.ctl3</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ds_ctl4" data-ref="_M/ds_ctl4">ds_ctl4</dfn>     u.tx.ctl4</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ds_ctl5" data-ref="_M/ds_ctl5">ds_ctl5</dfn>     u.tx.ctl5</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ds_ctl6" data-ref="_M/ds_ctl6">ds_ctl6</dfn>     u.tx.ctl6</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ds_ctl7" data-ref="_M/ds_ctl7">ds_ctl7</dfn>     u.tx.ctl7</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ds_ctl8" data-ref="_M/ds_ctl8">ds_ctl8</dfn>     u.tx.ctl8</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ds_ctl9" data-ref="_M/ds_ctl9">ds_ctl9</dfn>     u.tx.ctl9</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ds_ctl10" data-ref="_M/ds_ctl10">ds_ctl10</dfn>    u.tx.ctl10</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ds_ctl11" data-ref="_M/ds_ctl11">ds_ctl11</dfn>    u.tx.ctl11</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus0" data-ref="_M/ds_rxstatus0">ds_rxstatus0</dfn>    u.rx.status0</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus1" data-ref="_M/ds_rxstatus1">ds_rxstatus1</dfn>    u.rx.status1</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus2" data-ref="_M/ds_rxstatus2">ds_rxstatus2</dfn>    u.rx.status2</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus3" data-ref="_M/ds_rxstatus3">ds_rxstatus3</dfn>    u.rx.status3</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus4" data-ref="_M/ds_rxstatus4">ds_rxstatus4</dfn>    u.rx.status4</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus5" data-ref="_M/ds_rxstatus5">ds_rxstatus5</dfn>    u.rx.status5</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus6" data-ref="_M/ds_rxstatus6">ds_rxstatus6</dfn>    u.rx.status6</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus7" data-ref="_M/ds_rxstatus7">ds_rxstatus7</dfn>    u.rx.status7</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ds_rxstatus8" data-ref="_M/ds_rxstatus8">ds_rxstatus8</dfn>    u.rx.status8</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/***********</i></td></tr>
<tr><th id="102">102</th><td><i> * TX Desc *</i></td></tr>
<tr><th id="103">103</th><td><i> ***********/</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* ds_ctl0 */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AR_FrameLen" data-ref="_M/AR_FrameLen">AR_FrameLen</dfn>         0x00000fff</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AR_VirtMoreFrag" data-ref="_M/AR_VirtMoreFrag">AR_VirtMoreFrag</dfn>     0x00001000</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/AR_TxCtlRsvd00" data-ref="_M/AR_TxCtlRsvd00">AR_TxCtlRsvd00</dfn>      0x0000e000</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AR_XmitPower" data-ref="_M/AR_XmitPower">AR_XmitPower</dfn>        0x003f0000</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/AR_XmitPower_S" data-ref="_M/AR_XmitPower_S">AR_XmitPower_S</dfn>      16</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/AR_RTSEnable" data-ref="_M/AR_RTSEnable">AR_RTSEnable</dfn>        0x00400000</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/AR_VEOL" data-ref="_M/AR_VEOL">AR_VEOL</dfn>             0x00800000</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/AR_ClrDestMask" data-ref="_M/AR_ClrDestMask">AR_ClrDestMask</dfn>      0x01000000</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/AR_TxCtlRsvd01" data-ref="_M/AR_TxCtlRsvd01">AR_TxCtlRsvd01</dfn>      0x1e000000</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/AR_TxIntrReq" data-ref="_M/AR_TxIntrReq">AR_TxIntrReq</dfn>        0x20000000</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/AR_DestIdxValid" data-ref="_M/AR_DestIdxValid">AR_DestIdxValid</dfn>     0x40000000</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/AR_CTSEnable" data-ref="_M/AR_CTSEnable">AR_CTSEnable</dfn>        0x80000000</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* ds_ctl1 */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/AR_BufLen" data-ref="_M/AR_BufLen">AR_BufLen</dfn>           0x00000fff</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AR_TxMore" data-ref="_M/AR_TxMore">AR_TxMore</dfn>           0x00001000</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AR_DestIdx" data-ref="_M/AR_DestIdx">AR_DestIdx</dfn>          0x000fe000</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AR_DestIdx_S" data-ref="_M/AR_DestIdx_S">AR_DestIdx_S</dfn>        13</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AR_FrameType" data-ref="_M/AR_FrameType">AR_FrameType</dfn>        0x00f00000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AR_FrameType_S" data-ref="_M/AR_FrameType_S">AR_FrameType_S</dfn>      20</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AR_NoAck" data-ref="_M/AR_NoAck">AR_NoAck</dfn>            0x01000000</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AR_InsertTS" data-ref="_M/AR_InsertTS">AR_InsertTS</dfn>         0x02000000</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/AR_CorruptFCS" data-ref="_M/AR_CorruptFCS">AR_CorruptFCS</dfn>       0x04000000</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AR_ExtOnly" data-ref="_M/AR_ExtOnly">AR_ExtOnly</dfn>          0x08000000</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/AR_ExtAndCtl" data-ref="_M/AR_ExtAndCtl">AR_ExtAndCtl</dfn>        0x10000000</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AR_MoreAggr" data-ref="_M/AR_MoreAggr">AR_MoreAggr</dfn>         0x20000000</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AR_IsAggr" data-ref="_M/AR_IsAggr">AR_IsAggr</dfn>           0x40000000</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AR_MoreRifs" data-ref="_M/AR_MoreRifs">AR_MoreRifs</dfn>	    0x80000000</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* ds_ctl2 */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/AR_BurstDur" data-ref="_M/AR_BurstDur">AR_BurstDur</dfn>         0x00007fff</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/AR_BurstDur_S" data-ref="_M/AR_BurstDur_S">AR_BurstDur_S</dfn>       0</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/AR_DurUpdateEn" data-ref="_M/AR_DurUpdateEn">AR_DurUpdateEn</dfn>      0x00008000</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries0" data-ref="_M/AR_XmitDataTries0">AR_XmitDataTries0</dfn>   0x000f0000</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries0_S" data-ref="_M/AR_XmitDataTries0_S">AR_XmitDataTries0_S</dfn> 16</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries1" data-ref="_M/AR_XmitDataTries1">AR_XmitDataTries1</dfn>   0x00f00000</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries1_S" data-ref="_M/AR_XmitDataTries1_S">AR_XmitDataTries1_S</dfn> 20</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries2" data-ref="_M/AR_XmitDataTries2">AR_XmitDataTries2</dfn>   0x0f000000</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries2_S" data-ref="_M/AR_XmitDataTries2_S">AR_XmitDataTries2_S</dfn> 24</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries3" data-ref="_M/AR_XmitDataTries3">AR_XmitDataTries3</dfn>   0xf0000000</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/AR_XmitDataTries3_S" data-ref="_M/AR_XmitDataTries3_S">AR_XmitDataTries3_S</dfn> 28</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* ds_ctl3 */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate0" data-ref="_M/AR_XmitRate0">AR_XmitRate0</dfn>        0x000000ff</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate0_S" data-ref="_M/AR_XmitRate0_S">AR_XmitRate0_S</dfn>      0</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate1" data-ref="_M/AR_XmitRate1">AR_XmitRate1</dfn>        0x0000ff00</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate1_S" data-ref="_M/AR_XmitRate1_S">AR_XmitRate1_S</dfn>      8</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate2" data-ref="_M/AR_XmitRate2">AR_XmitRate2</dfn>        0x00ff0000</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate2_S" data-ref="_M/AR_XmitRate2_S">AR_XmitRate2_S</dfn>      16</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate3" data-ref="_M/AR_XmitRate3">AR_XmitRate3</dfn>        0xff000000</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/AR_XmitRate3_S" data-ref="_M/AR_XmitRate3_S">AR_XmitRate3_S</dfn>      24</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* ds_ctl4 */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur0" data-ref="_M/AR_PacketDur0">AR_PacketDur0</dfn>       0x00007fff</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur0_S" data-ref="_M/AR_PacketDur0_S">AR_PacketDur0_S</dfn>     0</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/AR_RTSCTSQual0" data-ref="_M/AR_RTSCTSQual0">AR_RTSCTSQual0</dfn>      0x00008000</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur1" data-ref="_M/AR_PacketDur1">AR_PacketDur1</dfn>       0x7fff0000</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur1_S" data-ref="_M/AR_PacketDur1_S">AR_PacketDur1_S</dfn>     16</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/AR_RTSCTSQual1" data-ref="_M/AR_RTSCTSQual1">AR_RTSCTSQual1</dfn>      0x80000000</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* ds_ctl5 */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur2" data-ref="_M/AR_PacketDur2">AR_PacketDur2</dfn>       0x00007fff</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur2_S" data-ref="_M/AR_PacketDur2_S">AR_PacketDur2_S</dfn>     0</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/AR_RTSCTSQual2" data-ref="_M/AR_RTSCTSQual2">AR_RTSCTSQual2</dfn>      0x00008000</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur3" data-ref="_M/AR_PacketDur3">AR_PacketDur3</dfn>       0x7fff0000</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/AR_PacketDur3_S" data-ref="_M/AR_PacketDur3_S">AR_PacketDur3_S</dfn>     16</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/AR_RTSCTSQual3" data-ref="_M/AR_RTSCTSQual3">AR_RTSCTSQual3</dfn>      0x80000000</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* ds_ctl6 */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/AR_AggrLen" data-ref="_M/AR_AggrLen">AR_AggrLen</dfn>          0x0000ffff</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/AR_AggrLen_S" data-ref="_M/AR_AggrLen_S">AR_AggrLen_S</dfn>        0</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/AR_TxCtlRsvd60" data-ref="_M/AR_TxCtlRsvd60">AR_TxCtlRsvd60</dfn>      0x00030000</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AR_PadDelim" data-ref="_M/AR_PadDelim">AR_PadDelim</dfn>         0x03fc0000</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/AR_PadDelim_S" data-ref="_M/AR_PadDelim_S">AR_PadDelim_S</dfn>       18</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/AR_EncrType" data-ref="_M/AR_EncrType">AR_EncrType</dfn>         0x0c000000</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/AR_EncrType_S" data-ref="_M/AR_EncrType_S">AR_EncrType_S</dfn>       26</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AR_TxCtlRsvd61" data-ref="_M/AR_TxCtlRsvd61">AR_TxCtlRsvd61</dfn>      0xf0000000</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i>/* ds_ctl7 */</i></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/AR_2040_0" data-ref="_M/AR_2040_0">AR_2040_0</dfn>           0x00000001</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AR_GI0" data-ref="_M/AR_GI0">AR_GI0</dfn>              0x00000002</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel0" data-ref="_M/AR_ChainSel0">AR_ChainSel0</dfn>        0x0000001c</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel0_S" data-ref="_M/AR_ChainSel0_S">AR_ChainSel0_S</dfn>      2</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/AR_2040_1" data-ref="_M/AR_2040_1">AR_2040_1</dfn>           0x00000020</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/AR_GI1" data-ref="_M/AR_GI1">AR_GI1</dfn>              0x00000040</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel1" data-ref="_M/AR_ChainSel1">AR_ChainSel1</dfn>        0x00000380</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel1_S" data-ref="_M/AR_ChainSel1_S">AR_ChainSel1_S</dfn>      7</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/AR_2040_2" data-ref="_M/AR_2040_2">AR_2040_2</dfn>           0x00000400</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/AR_GI2" data-ref="_M/AR_GI2">AR_GI2</dfn>              0x00000800</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel2" data-ref="_M/AR_ChainSel2">AR_ChainSel2</dfn>        0x00007000</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel2_S" data-ref="_M/AR_ChainSel2_S">AR_ChainSel2_S</dfn>      12</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AR_2040_3" data-ref="_M/AR_2040_3">AR_2040_3</dfn>           0x00008000</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/AR_GI3" data-ref="_M/AR_GI3">AR_GI3</dfn>              0x00010000</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel3" data-ref="_M/AR_ChainSel3">AR_ChainSel3</dfn>        0x000e0000</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/AR_ChainSel3_S" data-ref="_M/AR_ChainSel3_S">AR_ChainSel3_S</dfn>      17</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/AR_RTSCTSRate" data-ref="_M/AR_RTSCTSRate">AR_RTSCTSRate</dfn>       0x0ff00000</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AR_RTSCTSRate_S" data-ref="_M/AR_RTSCTSRate_S">AR_RTSCTSRate_S</dfn>     20</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/AR_STBC0" data-ref="_M/AR_STBC0">AR_STBC0</dfn>	    0x10000000</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/AR_STBC1" data-ref="_M/AR_STBC1">AR_STBC1</dfn>	    0x20000000</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AR_STBC2" data-ref="_M/AR_STBC2">AR_STBC2</dfn>	    0x40000000</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/AR_STBC3" data-ref="_M/AR_STBC3">AR_STBC3</dfn>	    0x80000000</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/*************</i></td></tr>
<tr><th id="209">209</th><td><i> * TX Status *</i></td></tr>
<tr><th id="210">210</th><td><i> *************/</i></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* ds_status0 */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt00" data-ref="_M/AR_TxRSSIAnt00">AR_TxRSSIAnt00</dfn>      0x000000ff</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt00_S" data-ref="_M/AR_TxRSSIAnt00_S">AR_TxRSSIAnt00_S</dfn>    0</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt01" data-ref="_M/AR_TxRSSIAnt01">AR_TxRSSIAnt01</dfn>      0x0000ff00</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt01_S" data-ref="_M/AR_TxRSSIAnt01_S">AR_TxRSSIAnt01_S</dfn>    8</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt02" data-ref="_M/AR_TxRSSIAnt02">AR_TxRSSIAnt02</dfn>      0x00ff0000</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt02_S" data-ref="_M/AR_TxRSSIAnt02_S">AR_TxRSSIAnt02_S</dfn>    16</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/AR_TxStatusRsvd00" data-ref="_M/AR_TxStatusRsvd00">AR_TxStatusRsvd00</dfn>   0x3f000000</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/AR_TxBaStatus" data-ref="_M/AR_TxBaStatus">AR_TxBaStatus</dfn>       0x40000000</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/AR_TxStatusRsvd01" data-ref="_M/AR_TxStatusRsvd01">AR_TxStatusRsvd01</dfn>   0x80000000</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* ds_status1 */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/AR_FrmXmitOK" data-ref="_M/AR_FrmXmitOK">AR_FrmXmitOK</dfn>            0x00000001</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/AR_ExcessiveRetries" data-ref="_M/AR_ExcessiveRetries">AR_ExcessiveRetries</dfn>     0x00000002</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/AR_FIFOUnderrun" data-ref="_M/AR_FIFOUnderrun">AR_FIFOUnderrun</dfn>         0x00000004</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/AR_Filtered" data-ref="_M/AR_Filtered">AR_Filtered</dfn>             0x00000008</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/AR_RTSFailCnt" data-ref="_M/AR_RTSFailCnt">AR_RTSFailCnt</dfn>           0x000000f0</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AR_RTSFailCnt_S" data-ref="_M/AR_RTSFailCnt_S">AR_RTSFailCnt_S</dfn>         4</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AR_DataFailCnt" data-ref="_M/AR_DataFailCnt">AR_DataFailCnt</dfn>          0x00000f00</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AR_DataFailCnt_S" data-ref="_M/AR_DataFailCnt_S">AR_DataFailCnt_S</dfn>        8</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/AR_VirtRetryCnt" data-ref="_M/AR_VirtRetryCnt">AR_VirtRetryCnt</dfn>         0x0000f000</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/AR_VirtRetryCnt_S" data-ref="_M/AR_VirtRetryCnt_S">AR_VirtRetryCnt_S</dfn>       12</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/AR_TxDelimUnderrun" data-ref="_M/AR_TxDelimUnderrun">AR_TxDelimUnderrun</dfn>      0x00010000</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/AR_TxDelimUnderrun_S" data-ref="_M/AR_TxDelimUnderrun_S">AR_TxDelimUnderrun_S</dfn>    13</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/AR_TxDataUnderrun" data-ref="_M/AR_TxDataUnderrun">AR_TxDataUnderrun</dfn>       0x00020000</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/AR_TxDataUnderrun_S" data-ref="_M/AR_TxDataUnderrun_S">AR_TxDataUnderrun_S</dfn>     14</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/AR_DescCfgErr" data-ref="_M/AR_DescCfgErr">AR_DescCfgErr</dfn>           0x00040000</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/AR_DescCfgErr_S" data-ref="_M/AR_DescCfgErr_S">AR_DescCfgErr_S</dfn>         15</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/AR_TxTimerExpired" data-ref="_M/AR_TxTimerExpired">AR_TxTimerExpired</dfn>	0x00080000</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/AR_TxStatusRsvd10" data-ref="_M/AR_TxStatusRsvd10">AR_TxStatusRsvd10</dfn>       0xfff00000</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/* ds_status2 */</i></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/AR_SendTimestamp" data-ref="_M/AR_SendTimestamp">AR_SendTimestamp</dfn>(_ptr)   (_ptr)[2]</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i>/* ds_status3 */</i></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/AR_BaBitmapLow" data-ref="_M/AR_BaBitmapLow">AR_BaBitmapLow</dfn>(_ptr)     (_ptr)[3]</u></td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><i>/* ds_status4 */</i></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/AR_BaBitmapHigh" data-ref="_M/AR_BaBitmapHigh">AR_BaBitmapHigh</dfn>(_ptr)    (_ptr)[4]</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/* ds_status5 */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt10" data-ref="_M/AR_TxRSSIAnt10">AR_TxRSSIAnt10</dfn>      0x000000ff</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt10_S" data-ref="_M/AR_TxRSSIAnt10_S">AR_TxRSSIAnt10_S</dfn>    0</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt11" data-ref="_M/AR_TxRSSIAnt11">AR_TxRSSIAnt11</dfn>      0x0000ff00</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt11_S" data-ref="_M/AR_TxRSSIAnt11_S">AR_TxRSSIAnt11_S</dfn>    8</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt12" data-ref="_M/AR_TxRSSIAnt12">AR_TxRSSIAnt12</dfn>      0x00ff0000</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSIAnt12_S" data-ref="_M/AR_TxRSSIAnt12_S">AR_TxRSSIAnt12_S</dfn>    16</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSICombined" data-ref="_M/AR_TxRSSICombined">AR_TxRSSICombined</dfn>   0xff000000</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/AR_TxRSSICombined_S" data-ref="_M/AR_TxRSSICombined_S">AR_TxRSSICombined_S</dfn> 24</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/* ds_status6 */</i></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/AR_TxEVM0" data-ref="_M/AR_TxEVM0">AR_TxEVM0</dfn>(_ptr)     (_ptr)[6]</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* ds_status7 */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/AR_TxEVM1" data-ref="_M/AR_TxEVM1">AR_TxEVM1</dfn>(_ptr)    (_ptr)[7]</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>/* ds_status8 */</i></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/AR_TxEVM2" data-ref="_M/AR_TxEVM2">AR_TxEVM2</dfn>(_ptr)   (_ptr)[8]</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* ds_status9 */</i></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/AR_TxDone" data-ref="_M/AR_TxDone">AR_TxDone</dfn>           0x00000001</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/AR_SeqNum" data-ref="_M/AR_SeqNum">AR_SeqNum</dfn>           0x00001ffe</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/AR_SeqNum_S" data-ref="_M/AR_SeqNum_S">AR_SeqNum_S</dfn>         1</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/AR_TxStatusRsvd80" data-ref="_M/AR_TxStatusRsvd80">AR_TxStatusRsvd80</dfn>   0x0001e000</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/AR_TxOpExceeded" data-ref="_M/AR_TxOpExceeded">AR_TxOpExceeded</dfn>     0x00020000</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/AR_TxStatusRsvd81" data-ref="_M/AR_TxStatusRsvd81">AR_TxStatusRsvd81</dfn>   0x001c0000</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/AR_FinalTxIdx" data-ref="_M/AR_FinalTxIdx">AR_FinalTxIdx</dfn>       0x00600000</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/AR_FinalTxIdx_S" data-ref="_M/AR_FinalTxIdx_S">AR_FinalTxIdx_S</dfn>     21</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/AR_TxStatusRsvd82" data-ref="_M/AR_TxStatusRsvd82">AR_TxStatusRsvd82</dfn>   0x01800000</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/AR_PowerMgmt" data-ref="_M/AR_PowerMgmt">AR_PowerMgmt</dfn>        0x02000000</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/AR_TxStatusRsvd83" data-ref="_M/AR_TxStatusRsvd83">AR_TxStatusRsvd83</dfn>   0xfc000000</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><i>/***********</i></td></tr>
<tr><th id="285">285</th><td><i> * RX Desc *</i></td></tr>
<tr><th id="286">286</th><td><i> ***********/</i></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i>/* ds_ctl0 */</i></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/AR_RxCTLRsvd00" data-ref="_M/AR_RxCTLRsvd00">AR_RxCTLRsvd00</dfn>  0xffffffff</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i>/* ds_ctl1 */</i></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/AR_BufLen" data-ref="_M/AR_BufLen">AR_BufLen</dfn>       0x00000fff</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/AR_RxCtlRsvd00" data-ref="_M/AR_RxCtlRsvd00">AR_RxCtlRsvd00</dfn>  0x00001000</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/AR_RxIntrReq" data-ref="_M/AR_RxIntrReq">AR_RxIntrReq</dfn>    0x00002000</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/AR_RxCtlRsvd01" data-ref="_M/AR_RxCtlRsvd01">AR_RxCtlRsvd01</dfn>  0xffffc000</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/*************</i></td></tr>
<tr><th id="298">298</th><td><i> * Rx Status *</i></td></tr>
<tr><th id="299">299</th><td><i> *************/</i></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><i>/* ds_status0 */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt00" data-ref="_M/AR_RxRSSIAnt00">AR_RxRSSIAnt00</dfn>      0x000000ff</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt00_S" data-ref="_M/AR_RxRSSIAnt00_S">AR_RxRSSIAnt00_S</dfn>    0</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt01" data-ref="_M/AR_RxRSSIAnt01">AR_RxRSSIAnt01</dfn>      0x0000ff00</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt01_S" data-ref="_M/AR_RxRSSIAnt01_S">AR_RxRSSIAnt01_S</dfn>    8</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt02" data-ref="_M/AR_RxRSSIAnt02">AR_RxRSSIAnt02</dfn>      0x00ff0000</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt02_S" data-ref="_M/AR_RxRSSIAnt02_S">AR_RxRSSIAnt02_S</dfn>    16</u></td></tr>
<tr><th id="308">308</th><td><i>/* Rev specific */</i></td></tr>
<tr><th id="309">309</th><td><i>/* Owl 1.x only */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/AR_RxStatusRsvd00" data-ref="_M/AR_RxStatusRsvd00">AR_RxStatusRsvd00</dfn>   0xff000000</u></td></tr>
<tr><th id="311">311</th><td><i>/* Owl 2.x only */</i></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/AR_RxRate" data-ref="_M/AR_RxRate">AR_RxRate</dfn>           0xff000000</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/AR_RxRate_S" data-ref="_M/AR_RxRate_S">AR_RxRate_S</dfn>         24</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/* ds_status1 */</i></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/AR_DataLen" data-ref="_M/AR_DataLen">AR_DataLen</dfn>          0x00000fff</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/AR_RxMore" data-ref="_M/AR_RxMore">AR_RxMore</dfn>           0x00001000</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/AR_NumDelim" data-ref="_M/AR_NumDelim">AR_NumDelim</dfn>         0x003fc000</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/AR_NumDelim_S" data-ref="_M/AR_NumDelim_S">AR_NumDelim_S</dfn>       14</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/AR_RxStatusRsvd10" data-ref="_M/AR_RxStatusRsvd10">AR_RxStatusRsvd10</dfn>   0xff800000</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* ds_status2 */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/AR_RcvTimestamp" data-ref="_M/AR_RcvTimestamp">AR_RcvTimestamp</dfn>     ds_rxstatus2</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/* ds_status3 */</i></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/AR_GI" data-ref="_M/AR_GI">AR_GI</dfn>               0x00000001</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/AR_2040" data-ref="_M/AR_2040">AR_2040</dfn>             0x00000002</u></td></tr>
<tr><th id="328">328</th><td><i>/* Rev specific */</i></td></tr>
<tr><th id="329">329</th><td><i>/* Owl 1.x only */</i></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/AR_RxRateV1" data-ref="_M/AR_RxRateV1">AR_RxRateV1</dfn>         0x000003fc</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/AR_RxRateV1_S" data-ref="_M/AR_RxRateV1_S">AR_RxRateV1_S</dfn>       2</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/AR_Parallel40" data-ref="_M/AR_Parallel40">AR_Parallel40</dfn>       0x00000400</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/AR_RxStatusRsvd30" data-ref="_M/AR_RxStatusRsvd30">AR_RxStatusRsvd30</dfn>   0xfffff800</u></td></tr>
<tr><th id="334">334</th><td><i>/* Owl 2.x only */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/AR_DupFrame" data-ref="_M/AR_DupFrame">AR_DupFrame</dfn>	    0x00000004</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/AR_RxAntenna" data-ref="_M/AR_RxAntenna">AR_RxAntenna</dfn>        0xffffff00</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/AR_RxAntenna_S" data-ref="_M/AR_RxAntenna_S">AR_RxAntenna_S</dfn>      8</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><i>/* ds_status4 */</i></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt10" data-ref="_M/AR_RxRSSIAnt10">AR_RxRSSIAnt10</dfn>            0x000000ff</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt10_S" data-ref="_M/AR_RxRSSIAnt10_S">AR_RxRSSIAnt10_S</dfn>          0</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt11" data-ref="_M/AR_RxRSSIAnt11">AR_RxRSSIAnt11</dfn>            0x0000ff00</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt11_S" data-ref="_M/AR_RxRSSIAnt11_S">AR_RxRSSIAnt11_S</dfn>          8</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt12" data-ref="_M/AR_RxRSSIAnt12">AR_RxRSSIAnt12</dfn>            0x00ff0000</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSIAnt12_S" data-ref="_M/AR_RxRSSIAnt12_S">AR_RxRSSIAnt12_S</dfn>          16</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSICombined" data-ref="_M/AR_RxRSSICombined">AR_RxRSSICombined</dfn>         0xff000000</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/AR_RxRSSICombined_S" data-ref="_M/AR_RxRSSICombined_S">AR_RxRSSICombined_S</dfn>       24</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* ds_status5 */</i></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/AR_RxEVM0" data-ref="_M/AR_RxEVM0">AR_RxEVM0</dfn>           ds_rxstatus5</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/* ds_status6 */</i></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/AR_RxEVM1" data-ref="_M/AR_RxEVM1">AR_RxEVM1</dfn>           ds_rxstatus6</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>/* ds_status7 */</i></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/AR_RxEVM2" data-ref="_M/AR_RxEVM2">AR_RxEVM2</dfn>           ds_rxstatus7</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/* ds_status8 */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/AR_RxDone" data-ref="_M/AR_RxDone">AR_RxDone</dfn>           0x00000001</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/AR_RxFrameOK" data-ref="_M/AR_RxFrameOK">AR_RxFrameOK</dfn>        0x00000002</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/AR_CRCErr" data-ref="_M/AR_CRCErr">AR_CRCErr</dfn>           0x00000004</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/AR_DecryptCRCErr" data-ref="_M/AR_DecryptCRCErr">AR_DecryptCRCErr</dfn>    0x00000008</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/AR_PHYErr" data-ref="_M/AR_PHYErr">AR_PHYErr</dfn>           0x00000010</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/AR_MichaelErr" data-ref="_M/AR_MichaelErr">AR_MichaelErr</dfn>       0x00000020</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/AR_PreDelimCRCErr" data-ref="_M/AR_PreDelimCRCErr">AR_PreDelimCRCErr</dfn>   0x00000040</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/AR_RxStatusRsvd70" data-ref="_M/AR_RxStatusRsvd70">AR_RxStatusRsvd70</dfn>   0x00000080</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/AR_RxKeyIdxValid" data-ref="_M/AR_RxKeyIdxValid">AR_RxKeyIdxValid</dfn>    0x00000100</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/AR_KeyIdx" data-ref="_M/AR_KeyIdx">AR_KeyIdx</dfn>           0x0000fe00</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/AR_KeyIdx_S" data-ref="_M/AR_KeyIdx_S">AR_KeyIdx_S</dfn>         9</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/AR_PHYErrCode" data-ref="_M/AR_PHYErrCode">AR_PHYErrCode</dfn>       0x0000ff00</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/AR_PHYErrCode_S" data-ref="_M/AR_PHYErrCode_S">AR_PHYErrCode_S</dfn>     8</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/AR_RxMoreAggr" data-ref="_M/AR_RxMoreAggr">AR_RxMoreAggr</dfn>       0x00010000</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/AR_RxAggr" data-ref="_M/AR_RxAggr">AR_RxAggr</dfn>           0x00020000</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/AR_PostDelimCRCErr" data-ref="_M/AR_PostDelimCRCErr">AR_PostDelimCRCErr</dfn>  0x00040000</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/AR_RxStatusRsvd71" data-ref="_M/AR_RxStatusRsvd71">AR_RxStatusRsvd71</dfn>   0x2ff80000</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/AR_HiRxChain" data-ref="_M/AR_HiRxChain">AR_HiRxChain</dfn>	    0x10000000</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/AR_DecryptBusyErr" data-ref="_M/AR_DecryptBusyErr">AR_DecryptBusyErr</dfn>   0x40000000</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/AR_KeyMiss" data-ref="_M/AR_KeyMiss">AR_KeyMiss</dfn>          0x80000000</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/TXCTL_OFFSET" data-ref="_M/TXCTL_OFFSET">TXCTL_OFFSET</dfn>(ah)	2</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/TXCTL_NUMWORDS" data-ref="_M/TXCTL_NUMWORDS">TXCTL_NUMWORDS</dfn>(ah)	(AR_SREV_5416_V20_OR_LATER(ah) ? 12 : 8)</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/TXSTATUS_OFFSET" data-ref="_M/TXSTATUS_OFFSET">TXSTATUS_OFFSET</dfn>(ah)	(AR_SREV_5416_V20_OR_LATER(ah) ? 14 : 10)</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/TXSTATUS_NUMWORDS" data-ref="_M/TXSTATUS_NUMWORDS">TXSTATUS_NUMWORDS</dfn>(ah)	10</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/RXCTL_OFFSET" data-ref="_M/RXCTL_OFFSET">RXCTL_OFFSET</dfn>(ah)	3</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/RXCTL_NUMWORDS" data-ref="_M/RXCTL_NUMWORDS">RXCTL_NUMWORDS</dfn>(ah)	1</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/RXSTATUS_OFFSET" data-ref="_M/RXSTATUS_OFFSET">RXSTATUS_OFFSET</dfn>(ah)	4</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/RXSTATUS_NUMWORDS" data-ref="_M/RXSTATUS_NUMWORDS">RXSTATUS_NUMWORDS</dfn>(ah)	9</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/RXSTATUS_RATE" data-ref="_M/RXSTATUS_RATE">RXSTATUS_RATE</dfn>(ah, ads) \</u></td></tr>
<tr><th id="390">390</th><td><u>	(AR_SREV_OWL_20_OR_LATER(ah) ? \</u></td></tr>
<tr><th id="391">391</th><td><u>	 MS((ads)-&gt;ds_rxstatus0, AR_RxRate) : \</u></td></tr>
<tr><th id="392">392</th><td><u>	 ((ads)-&gt;ds_rxstatus3 &gt;&gt; 2) &amp; 0xFF)</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/RXSTATUS_DUPLICATE" data-ref="_M/RXSTATUS_DUPLICATE">RXSTATUS_DUPLICATE</dfn>(ah, ads) \</u></td></tr>
<tr><th id="394">394</th><td><u>	(AR_SREV_OWL_20_OR_LATER(ah) ?	\</u></td></tr>
<tr><th id="395">395</th><td><u>	 MS((ads)-&gt;ds_rxstatus3, AR_Parallel40) : \</u></td></tr>
<tr><th id="396">396</th><td><u>	 ((ads)-&gt;ds_rxstatus3 &gt;&gt; 10) &amp; 0x1)</u></td></tr>
<tr><th id="397">397</th><td><u>#<span data-ppcond="19">endif</span> /* _ATH_AR5416_DESC_H_ */</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar5416_recv.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416_recv.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
