// Seed: 858686257
module module_0 (
    input uwire id_0
);
  assign id_2 = 1;
  assign module_1.id_1 = 0;
  supply1 id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1  id_0,
    input logic id_1,
    input logic id_2
);
  always for (id_4 = id_0; 1; id_4 = id_1) id_4 = id_2;
  wand id_5 = 1, id_6;
  module_0 modCall_1 (id_0);
  initial begin : LABEL_0
    id_4 <= #1 1;
  end
endmodule
module module_2 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    input wor id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6
);
  assign id_5 = 1;
  xnor primCall (id_0, id_4, id_6);
  module_0 modCall_1 (id_3);
  assign modCall_1.id_3 = 0;
endmodule
