

================================================================
== Vivado HLS Report for 'qrf_magnitude_float_s'
================================================================
* Date:           Wed Jul 29 20:31:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   48|   48|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    523|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     18|    4535|   8441|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        0|      -|    2492|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     18|    7027|   9110|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      8|       6|     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3ocq_U53  |music_fadd_32ns_3ocq  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3ocq_U54  |music_fadd_32ns_3ocq  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3ocq_U55  |music_fadd_32ns_3ocq  |        0|      2|  205|  390|    0|
    |music_fcmp_32ns_3pcA_U63  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U64  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U65  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U66  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U67  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U68  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U69  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U70  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U71  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fcmp_32ns_3pcA_U72  |music_fcmp_32ns_3pcA  |        0|      0|   66|  239|    0|
    |music_fdiv_32ns_3ncg_U60  |music_fdiv_32ns_3ncg  |        0|      0|  761|  994|    0|
    |music_fdiv_32ns_3ncg_U61  |music_fdiv_32ns_3ncg  |        0|      0|  761|  994|    0|
    |music_fdiv_32ns_3ncg_U62  |music_fdiv_32ns_3ncg  |        0|      0|  761|  994|    0|
    |music_fmul_32ns_3jbC_U56  |music_fmul_32ns_3jbC  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3jbC_U57  |music_fmul_32ns_3jbC  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3jbC_U58  |music_fmul_32ns_3jbC  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3jbC_U59  |music_fmul_32ns_3jbC  |        0|      3|  143|  321|    0|
    |music_fsqrt_32ns_qcK_U73  |music_fsqrt_32ns_qcK  |        0|      0|  405|  615|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     18| 4535| 8441|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |and_ln179_1_fu_417_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln179_2_fu_385_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln179_3_fu_391_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln179_4_fu_395_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln179_5_fu_401_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln179_6_fu_405_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln179_7_fu_411_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln179_fu_381_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln184_1_fu_429_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln184_2_fu_433_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln184_3_fu_439_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln184_4_fu_443_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln184_5_fu_489_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln184_6_fu_495_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln184_7_fu_501_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln184_fu_423_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln189_1_fu_477_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln189_2_fu_455_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln189_3_fu_461_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln189_4_fu_465_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln189_5_fu_471_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln189_fu_449_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln201_fu_599_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln179_1_fu_295_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln179_2_fu_307_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln179_3_fu_313_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln179_4_fu_335_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln179_5_fu_341_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln179_6_fu_363_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln179_7_fu_369_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln179_fu_289_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln201_1_fu_587_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln201_fu_581_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln179_1_fu_319_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln179_2_fu_347_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln179_3_fu_375_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln179_fu_301_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln201_fu_593_p2      |    or    |      0|  0|   2|           1|           1|
    |d1_3_fu_522_p3          |  select  |      0|  0|  32|           1|          32|
    |d1_fu_517_p3            |  select  |      0|  0|  32|           1|          32|
    |d2_3_fu_533_p3          |  select  |      0|  0|  32|           1|          32|
    |d2_fu_528_p3            |  select  |      0|  0|  32|           1|          32|
    |d3_1_fu_507_p3          |  select  |      0|  0|  32|           1|          32|
    |d3_2_fu_539_p3          |  select  |      0|  0|  32|           1|          32|
    |d3_3_fu_545_p3          |  select  |      0|  0|  32|           1|          32|
    |grp_fu_145_p0           |  select  |      0|  0|  32|           1|          32|
    |largest_1_fu_512_p3     |  select  |      0|  0|  32|           1|          32|
    |largest_2_fu_551_p3     |  select  |      0|  0|  32|           1|          32|
    |xor_ln179_fu_483_p2     |    xor   |      0|  0|   2|           2|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 523|         195|         364|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_0_phi_fu_60_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_p_0_reg_56  |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  18|          4|   64|        128|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_M_imag_int_reg                  |  32|   0|   32|          0|
    |a_M_real_int_reg                  |  32|   0|   32|          0|
    |and_ln179_1_reg_681               |   1|   0|    1|          0|
    |and_ln184_7_reg_695               |   1|   0|    1|          0|
    |and_ln189_1_reg_689               |   1|   0|    1|          0|
    |and_ln201_reg_728                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_p_0_reg_56  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_p_0_reg_56   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_p_0_reg_56   |  32|   0|   32|          0|
    |b_M_imag_int_reg                  |  32|   0|   32|          0|
    |b_M_real_int_reg                  |  32|   0|   32|          0|
    |d1_3_reg_703                      |  31|   0|   32|          1|
    |d1_4_reg_605                      |  31|   0|   32|          1|
    |d1_4_reg_605_pp0_iter1_reg        |  31|   0|   32|          1|
    |d2_3_reg_708                      |  31|   0|   32|          1|
    |d2_4_reg_617                      |  31|   0|   32|          1|
    |d2_4_reg_617_pp0_iter1_reg        |  31|   0|   32|          1|
    |d3_3_reg_713                      |  31|   0|   32|          1|
    |d3_reg_642                        |  31|   0|   32|          1|
    |d3_reg_642_pp0_iter1_reg          |  31|   0|   32|          1|
    |largest_3_reg_718                 |  31|   0|   32|          1|
    |largest_4_reg_629                 |  31|   0|   32|          1|
    |largest_4_reg_629_pp0_iter1_reg   |  31|   0|   32|          1|
    |or_ln179_1_reg_660                |   1|   0|    1|          0|
    |or_ln179_2_reg_667                |   1|   0|    1|          0|
    |or_ln179_3_reg_674                |   1|   0|    1|          0|
    |or_ln179_reg_653                  |   1|   0|    1|          0|
    |s1_reg_765                        |  32|   0|   32|          0|
    |s2_reg_770                        |  32|   0|   32|          0|
    |s3_reg_775                        |  32|   0|   32|          0|
    |tmp_i_i_reg_780                   |  32|   0|   32|          0|
    |x1_reg_732                        |  32|   0|   32|          0|
    |x1_sqd_reg_750                    |  32|   0|   32|          0|
    |x2_reg_738                        |  32|   0|   32|          0|
    |x2_sqd_reg_755                    |  32|   0|   32|          0|
    |x3_reg_744                        |  32|   0|   32|          0|
    |x3_sqd_reg_760                    |  32|   0|   32|          0|
    |and_ln201_reg_728                 |  64|  64|    1|          0|
    |largest_3_reg_718                 |  64|  64|   32|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2492| 128| 2409|         13|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | qrf_magnitude<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | qrf_magnitude<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | qrf_magnitude<float> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | qrf_magnitude<float> | return value |
|a_M_real   |  in |   32|   ap_none  |       a_M_real       |    scalar    |
|a_M_imag   |  in |   32|   ap_none  |       a_M_imag       |    scalar    |
|b_M_real   |  in |   32|   ap_none  |       b_M_real       |    scalar    |
|b_M_imag   |  in |   32|   ap_none  |       b_M_imag       |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 1, D = 49, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.43>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%b_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 50 'read' 'b_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%b_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %b_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 51 'read' 'b_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a_M_imag_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 52 'read' 'a_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%a_M_real_read = call float @_ssdm_op_Read.ap_auto.float(float %a_M_real)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 53 'read' 'a_M_real_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %a_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 54 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 55 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 56 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 57 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%d1_4 = bitcast i32 %p_Result_s to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:173]   --->   Operation 58 'bitcast' 'd1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_64 = bitcast float %a_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:174]   --->   Operation 59 'bitcast' 'p_Val2_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %p_Val2_64 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:174]   --->   Operation 60 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i32 %p_Val2_64 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 61 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_48 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:174]   --->   Operation 62 'bitconcatenate' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%d2_4 = bitcast i32 %p_Result_48 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:174]   --->   Operation 63 'bitcast' 'd2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_65 = bitcast float %b_M_real_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:175]   --->   Operation 64 'bitcast' 'p_Val2_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i32 %p_Val2_65 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:175]   --->   Operation 65 'trunc' 'trunc_ln368_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln189_2 = trunc i32 %p_Val2_65 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 66 'trunc' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_49 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:175]   --->   Operation 67 'bitconcatenate' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%largest_4 = bitcast i32 %p_Result_49 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:175]   --->   Operation 68 'bitcast' 'largest_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_66 = bitcast float %b_M_imag_read to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:176]   --->   Operation 69 'bitcast' 'p_Val2_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = trunc i32 %p_Val2_66 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:176]   --->   Operation 70 'trunc' 'trunc_ln368_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln189_3 = trunc i32 %p_Val2_66 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 71 'trunc' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_50 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:176]   --->   Operation 72 'bitconcatenate' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%d3 = bitcast i32 %p_Result_50 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:176]   --->   Operation 73 'bitcast' 'd3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 74 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_64, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 75 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.55ns)   --->   "%icmp_ln179 = icmp ne i8 %tmp_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 76 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.44ns)   --->   "%icmp_ln179_1 = icmp eq i23 %trunc_ln189, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 77 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln179 = or i1 %icmp_ln179_1, %icmp_ln179" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 78 'or' 'or_ln179' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.55ns)   --->   "%icmp_ln179_2 = icmp ne i8 %tmp_2, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 79 'icmp' 'icmp_ln179_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (2.44ns)   --->   "%icmp_ln179_3 = icmp eq i23 %trunc_ln189_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 80 'icmp' 'icmp_ln179_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln179_1 = or i1 %icmp_ln179_3, %icmp_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 81 'or' 'or_ln179_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %d1_4, %d2_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 82 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_65, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 83 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln179_4 = icmp ne i8 %tmp_4, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 84 'icmp' 'icmp_ln179_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (2.44ns)   --->   "%icmp_ln179_5 = icmp eq i23 %trunc_ln189_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 85 'icmp' 'icmp_ln179_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln179_2 = or i1 %icmp_ln179_5, %icmp_ln179_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 86 'or' 'or_ln179_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %d1_4, %largest_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 87 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_66, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 88 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln179_6 = icmp ne i8 %tmp_6, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 89 'icmp' 'icmp_ln179_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln179_7 = icmp eq i23 %trunc_ln189_3, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 90 'icmp' 'icmp_ln179_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln179_3 = or i1 %icmp_ln179_7, %icmp_ln179_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 91 'or' 'or_ln179_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %d1_4, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 92 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %d2_4, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 93 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %d2_4, %largest_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 94 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %d2_4, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 95 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %largest_4, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 96 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %largest_4, %d2_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 97 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %largest_4, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 98 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.36>
ST_2 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln179 = and i1 %or_ln179, %or_ln179_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 99 'and' 'and_ln179' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %d1_4, %d2_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 100 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_1)   --->   "%and_ln179_2 = and i1 %and_ln179, %tmp_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 101 'and' 'and_ln179_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln179_3 = and i1 %or_ln179, %or_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 102 'and' 'and_ln179_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %d1_4, %largest_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 103 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_4 = and i1 %and_ln179_3, %tmp_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 104 'and' 'and_ln179_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_5 = and i1 %or_ln179, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 105 'and' 'and_ln179_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %d1_4, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 106 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_6 = and i1 %and_ln179_5, %tmp_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 107 'and' 'and_ln179_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln179_7 = and i1 %and_ln179_4, %and_ln179_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 108 'and' 'and_ln179_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln179_1 = and i1 %and_ln179_7, %and_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 109 'and' 'and_ln179_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %d2_4, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 110 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%and_ln184 = and i1 %and_ln179, %tmp_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 111 'and' 'and_ln184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln184_1 = and i1 %or_ln179_1, %or_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 112 'and' 'and_ln184_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %d2_4, %largest_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 113 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_2 = and i1 %and_ln184_1, %tmp_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 114 'and' 'and_ln184_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_3 = and i1 %or_ln179_1, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 115 'and' 'and_ln184_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %d2_4, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 116 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_4 = and i1 %and_ln184_3, %tmp_10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 117 'and' 'and_ln184_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %largest_4, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 118 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%and_ln189 = and i1 %and_ln179_3, %tmp_11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 119 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %largest_4, %d2_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 120 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_2 = and i1 %and_ln184_1, %tmp_12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 121 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_3 = and i1 %or_ln179_2, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 122 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %largest_4, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 123 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_4 = and i1 %and_ln189_3, %tmp_13" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 124 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %and_ln189_2, %and_ln189_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 125 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %and_ln189_5, %and_ln189" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 126 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%xor_ln179 = xor i1 %and_ln179_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 127 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln184_5 = and i1 %and_ln184_2, %and_ln184_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 128 'and' 'and_ln184_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%and_ln184_6 = and i1 %and_ln184, %xor_ln179" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 129 'and' 'and_ln184_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln184_7 = and i1 %and_ln184_6, %and_ln184_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 130 'and' 'and_ln184_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.82>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node d3_2)   --->   "%d3_1 = select i1 %and_ln189_1, float %d3, float %largest_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 131 'select' 'd3_1' <Predicate = (!and_ln179_1 & !and_ln184_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node largest_2)   --->   "%largest_1 = select i1 %and_ln189_1, float %largest_4, float %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:189]   --->   Operation 132 'select' 'largest_1' <Predicate = (!and_ln179_1 & !and_ln184_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node d1_3)   --->   "%d1 = select i1 %and_ln179_1, float %d2_4, float %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 133 'select' 'd1' <Predicate = (!and_ln184_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.69ns) (out node of the LUT)   --->   "%d1_3 = select i1 %and_ln184_7, float %d1_4, float %d1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 134 'select' 'd1_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node d2_3)   --->   "%d2 = select i1 %and_ln179_1, float %largest_4, float %d2_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 135 'select' 'd2' <Predicate = (!and_ln184_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.69ns) (out node of the LUT)   --->   "%d2_3 = select i1 %and_ln184_7, float %largest_4, float %d2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 136 'select' 'd2_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.69ns) (out node of the LUT)   --->   "%d3_2 = select i1 %and_ln179_1, float %d3, float %d3_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 137 'select' 'd3_2' <Predicate = (!and_ln184_7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.69ns) (out node of the LUT)   --->   "%d3_3 = select i1 %and_ln184_7, float %d3, float %d3_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 138 'select' 'd3_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.69ns) (out node of the LUT)   --->   "%largest_2 = select i1 %and_ln179_1, float %d1_4, float %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:179]   --->   Operation 139 'select' 'largest_2' <Predicate = (!and_ln184_7)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.69ns) (out node of the LUT)   --->   "%largest_3 = select i1 %and_ln184_7, float %d2_4, float %largest_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:184]   --->   Operation 140 'select' 'largest_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp oeq float %largest_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 141 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.17>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln201 = bitcast float %largest_3 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 142 'bitcast' 'bitcast_ln201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 143 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i32 %bitcast_ln201 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 144 'trunc' 'trunc_ln201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln201 = icmp ne i8 %tmp_14, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 145 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (2.44ns)   --->   "%icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 146 'icmp' 'icmp_ln201_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln201)   --->   "%or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 147 'or' 'or_ln201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp oeq float %largest_3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 148 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln201 = and i1 %or_ln201, %tmp_15" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 149 'and' 'and_ln201' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.76ns)   --->   "br i1 %and_ln201, label %._crit_edge7, label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:201]   --->   Operation 150 'br' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 151 [16/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 151 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [16/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 152 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [16/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 153 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 154 [15/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 154 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [15/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 155 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [15/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 156 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 157 [14/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 157 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [14/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 158 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [14/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 159 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 160 [13/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 160 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [13/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 161 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [13/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 162 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 163 [12/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 163 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [12/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 164 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [12/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 165 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 166 [11/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 166 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [11/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 167 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [11/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 168 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 169 [10/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 169 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [10/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 170 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [10/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 171 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 172 [9/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 172 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [9/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 173 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [9/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 174 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 175 [8/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 175 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [8/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 176 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [8/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 177 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 178 [7/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 178 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [7/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 179 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [7/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 180 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 181 [6/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 181 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [6/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 182 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [6/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 183 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 184 [5/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 184 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 185 [5/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 185 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [5/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 186 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 187 [4/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 187 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [4/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 188 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [4/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 189 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 190 [3/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 190 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [3/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 191 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [3/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 192 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 193 [2/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 193 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [2/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 194 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [2/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 195 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 196 [1/16] (6.07ns)   --->   "%x1 = fdiv float %d1_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:204]   --->   Operation 196 'fdiv' 'x1' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/16] (6.07ns)   --->   "%x2 = fdiv float %d2_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:205]   --->   Operation 197 'fdiv' 'x2' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 198 [1/16] (6.07ns)   --->   "%x3 = fdiv float %d3_3, %largest_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:206]   --->   Operation 198 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 199 [4/4] (5.70ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:207]   --->   Operation 199 'fmul' 'x1_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [4/4] (5.70ns)   --->   "%x2_sqd = fmul float %x2, %x2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:208]   --->   Operation 200 'fmul' 'x2_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [4/4] (5.70ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:209]   --->   Operation 201 'fmul' 'x3_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 202 [3/4] (5.70ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:207]   --->   Operation 202 'fmul' 'x1_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [3/4] (5.70ns)   --->   "%x2_sqd = fmul float %x2, %x2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:208]   --->   Operation 203 'fmul' 'x2_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 204 [3/4] (5.70ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:209]   --->   Operation 204 'fmul' 'x3_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 205 [2/4] (5.70ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:207]   --->   Operation 205 'fmul' 'x1_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [2/4] (5.70ns)   --->   "%x2_sqd = fmul float %x2, %x2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:208]   --->   Operation 206 'fmul' 'x2_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [2/4] (5.70ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:209]   --->   Operation 207 'fmul' 'x3_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 208 [1/4] (5.70ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:207]   --->   Operation 208 'fmul' 'x1_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/4] (5.70ns)   --->   "%x2_sqd = fmul float %x2, %x2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:208]   --->   Operation 209 'fmul' 'x2_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/4] (5.70ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:209]   --->   Operation 210 'fmul' 'x3_sqd' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 211 [5/5] (7.25ns)   --->   "%s1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:211]   --->   Operation 211 'fadd' 's1' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [5/5] (7.25ns)   --->   "%s2 = fadd float %x2_sqd, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:212]   --->   Operation 212 'fadd' 's2' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 213 [4/5] (7.25ns)   --->   "%s1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:211]   --->   Operation 213 'fadd' 's1' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 214 [4/5] (7.25ns)   --->   "%s2 = fadd float %x2_sqd, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:212]   --->   Operation 214 'fadd' 's2' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 215 [3/5] (7.25ns)   --->   "%s1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:211]   --->   Operation 215 'fadd' 's1' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [3/5] (7.25ns)   --->   "%s2 = fadd float %x2_sqd, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:212]   --->   Operation 216 'fadd' 's2' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 217 [2/5] (7.25ns)   --->   "%s1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:211]   --->   Operation 217 'fadd' 's1' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 218 [2/5] (7.25ns)   --->   "%s2 = fadd float %x2_sqd, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:212]   --->   Operation 218 'fadd' 's2' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 219 [1/5] (7.25ns)   --->   "%s1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:211]   --->   Operation 219 'fadd' 's1' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/5] (7.25ns)   --->   "%s2 = fadd float %x2_sqd, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:212]   --->   Operation 220 'fadd' 's2' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 221 [5/5] (7.25ns)   --->   "%s3 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:213]   --->   Operation 221 'fadd' 's3' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 222 [4/5] (7.25ns)   --->   "%s3 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:213]   --->   Operation 222 'fadd' 's3' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 223 [3/5] (7.25ns)   --->   "%s3 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:213]   --->   Operation 223 'fadd' 's3' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 224 [2/5] (7.25ns)   --->   "%s3 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:213]   --->   Operation 224 'fadd' 's3' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 225 [1/5] (7.25ns)   --->   "%s3 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:213]   --->   Operation 225 'fadd' 's3' <Predicate = (!and_ln201)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.12>
ST_34 : Operation 226 [12/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 226 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.12>
ST_35 : Operation 227 [11/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 227 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.12>
ST_36 : Operation 228 [10/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 228 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.12>
ST_37 : Operation 229 [9/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 229 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.12>
ST_38 : Operation 230 [8/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 230 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.12>
ST_39 : Operation 231 [7/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 231 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.12>
ST_40 : Operation 232 [6/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 232 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.12>
ST_41 : Operation 233 [5/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 233 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.12>
ST_42 : Operation 234 [4/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 234 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.12>
ST_43 : Operation 235 [3/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 235 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.12>
ST_44 : Operation 236 [2/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 236 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.12>
ST_45 : Operation 237 [1/12] (8.12ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 237 'fsqrt' 'tmp_i_i' <Predicate = (!and_ln201)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.70>
ST_46 : Operation 238 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %largest_3, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 238 'fmul' 'tmp_s' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.70>
ST_47 : Operation 239 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %largest_3, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 239 'fmul' 'tmp_s' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.70>
ST_48 : Operation 240 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %largest_3, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 240 'fmul' 'tmp_s' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.47>
ST_49 : Operation 241 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %largest_3, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 241 'fmul' 'tmp_s' <Predicate = (!and_ln201)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 242 [1/1] (1.76ns)   --->   "br label %._crit_edge7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 242 'br' <Predicate = (!and_ln201)> <Delay = 1.76>
ST_49 : Operation 243 [1/1] (0.00ns)   --->   "%p_0 = phi float [ %tmp_s, %0 ], [ 0.000000e+00, %_ifconv ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:215]   --->   Operation 243 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 244 [1/1] (0.00ns)   --->   "ret float %p_0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:217]   --->   Operation 244 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_M_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_M_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_M_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_M_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_M_imag_read (read          ) [ 00000000000000000000000000000000000000000000000000]
b_M_real_read (read          ) [ 00000000000000000000000000000000000000000000000000]
a_M_imag_read (read          ) [ 00000000000000000000000000000000000000000000000000]
a_M_real_read (read          ) [ 00000000000000000000000000000000000000000000000000]
p_Val2_s      (bitcast       ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln368   (trunc         ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln189   (trunc         ) [ 00000000000000000000000000000000000000000000000000]
p_Result_s    (bitconcatenate) [ 00000000000000000000000000000000000000000000000000]
d1_4          (bitcast       ) [ 01110000000000000000000000000000000000000000000000]
p_Val2_64     (bitcast       ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln368_1 (trunc         ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln189_1 (trunc         ) [ 00000000000000000000000000000000000000000000000000]
p_Result_48   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000]
d2_4          (bitcast       ) [ 01110000000000000000000000000000000000000000000000]
p_Val2_65     (bitcast       ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln368_2 (trunc         ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln189_2 (trunc         ) [ 00000000000000000000000000000000000000000000000000]
p_Result_49   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000]
largest_4     (bitcast       ) [ 01110000000000000000000000000000000000000000000000]
p_Val2_66     (bitcast       ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln368_3 (trunc         ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln189_3 (trunc         ) [ 00000000000000000000000000000000000000000000000000]
p_Result_50   (bitconcatenate) [ 00000000000000000000000000000000000000000000000000]
d3            (bitcast       ) [ 01110000000000000000000000000000000000000000000000]
tmp_1         (partselect    ) [ 00000000000000000000000000000000000000000000000000]
tmp_2         (partselect    ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln179    (icmp          ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln179_1  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
or_ln179      (or            ) [ 01100000000000000000000000000000000000000000000000]
icmp_ln179_2  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln179_3  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
or_ln179_1    (or            ) [ 01100000000000000000000000000000000000000000000000]
tmp_4         (partselect    ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln179_4  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln179_5  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
or_ln179_2    (or            ) [ 01100000000000000000000000000000000000000000000000]
tmp_6         (partselect    ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln179_6  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln179_7  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
or_ln179_3    (or            ) [ 01100000000000000000000000000000000000000000000000]
and_ln179     (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_3         (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln179_2   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln179_3   (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_5         (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln179_4   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln179_5   (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_7         (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln179_6   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln179_7   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln179_1   (and           ) [ 01010000000000000000000000000000000000000000000000]
tmp_8         (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln184     (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln184_1   (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_9         (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln184_2   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln184_3   (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_10        (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln184_4   (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_11        (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln189     (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_12        (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln189_2   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln189_3   (and           ) [ 00000000000000000000000000000000000000000000000000]
tmp_13        (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln189_4   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln189_5   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln189_1   (and           ) [ 01010000000000000000000000000000000000000000000000]
xor_ln179     (xor           ) [ 00000000000000000000000000000000000000000000000000]
and_ln184_5   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln184_6   (and           ) [ 00000000000000000000000000000000000000000000000000]
and_ln184_7   (and           ) [ 01010000000000000000000000000000000000000000000000]
d3_1          (select        ) [ 00000000000000000000000000000000000000000000000000]
largest_1     (select        ) [ 00000000000000000000000000000000000000000000000000]
d1            (select        ) [ 00000000000000000000000000000000000000000000000000]
d1_3          (select        ) [ 01001111111111111111000000000000000000000000000000]
d2            (select        ) [ 00000000000000000000000000000000000000000000000000]
d2_3          (select        ) [ 01001111111111111111000000000000000000000000000000]
d3_2          (select        ) [ 00000000000000000000000000000000000000000000000000]
d3_3          (select        ) [ 01001111111111111111000000000000000000000000000000]
largest_2     (select        ) [ 00000000000000000000000000000000000000000000000000]
largest_3     (select        ) [ 01001111111111111111111111111111111111111111111111]
bitcast_ln201 (bitcast       ) [ 00000000000000000000000000000000000000000000000000]
tmp_14        (partselect    ) [ 00000000000000000000000000000000000000000000000000]
trunc_ln201   (trunc         ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln201    (icmp          ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln201_1  (icmp          ) [ 00000000000000000000000000000000000000000000000000]
or_ln201      (or            ) [ 00000000000000000000000000000000000000000000000000]
tmp_15        (fcmp          ) [ 00000000000000000000000000000000000000000000000000]
and_ln201     (and           ) [ 01001111111111111111111111111111111111111111111111]
br_ln201      (br            ) [ 01001111111111111111111111111111111111111111111111]
x1            (fdiv          ) [ 01000000000000000000111100000000000000000000000000]
x2            (fdiv          ) [ 01000000000000000000111100000000000000000000000000]
x3            (fdiv          ) [ 01000000000000000000111100000000000000000000000000]
x1_sqd        (fmul          ) [ 01000000000000000000000011111000000000000000000000]
x2_sqd        (fmul          ) [ 01000000000000000000000011111000000000000000000000]
x3_sqd        (fmul          ) [ 01000000000000000000000011111000000000000000000000]
s1            (fadd          ) [ 01000000000000000000000000000111110000000000000000]
s2            (fadd          ) [ 01000000000000000000000000000111110000000000000000]
s3            (fadd          ) [ 01000000000000000000000000000000001111111111110000]
tmp_i_i       (fsqrt         ) [ 01000000000000000000000000000000000000000000001111]
tmp_s         (fmul          ) [ 00000000000000000000000000000000000000000000000000]
br_ln215      (br            ) [ 00000000000000000000000000000000000000000000000000]
p_0           (phi           ) [ 01000111111111111111111111111111111111111111111111]
ret_ln217     (ret           ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_M_real"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_M_imag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_M_real"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_M_imag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="b_M_imag_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_M_imag_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="b_M_real_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_M_real_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_M_imag_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_M_imag_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="a_M_real_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_M_real_read/1 "/>
</bind>
</comp>

<comp id="56" class="1005" name="p_0_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="45"/>
<pin id="58" dir="1" index="1" bw="32" slack="45"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_0_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="32" slack="45"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/49 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s1/24 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="1"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s2/24 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="0" index="1" bw="32" slack="1"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s3/29 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x1_sqd/20 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x2_sqd/20 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x3_sqd/20 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="43"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/46 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x1/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x2/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x3/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp_i_i/34 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_Val2_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln368_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln189_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Result_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="31" slack="0"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="d1_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_Val2_64_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_64/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln368_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln189_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Result_48_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="31" slack="0"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_48/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="d2_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d2_4/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Val2_65_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_65/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln368_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln189_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_2/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_49_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="31" slack="0"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_49/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="largest_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="largest_4/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Val2_66_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_66/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln368_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_3/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln189_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_3/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_50_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="31" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_50/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="d3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d3/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="0" index="3" bw="6" slack="0"/>
<pin id="284" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln179_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln179_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="23" slack="0"/>
<pin id="297" dir="0" index="1" bw="23" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="or_ln179_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln179_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_2/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln179_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="23" slack="0"/>
<pin id="315" dir="0" index="1" bw="23" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_3/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln179_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln179_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_4/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln179_5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="23" slack="0"/>
<pin id="343" dir="0" index="1" bw="23" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_5/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln179_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_2/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln179_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_6/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln179_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="23" slack="0"/>
<pin id="371" dir="0" index="1" bw="23" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_7/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln179_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_3/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln179_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="1" slack="1"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="and_ln179_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln179_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="1" slack="1"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_3/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="and_ln179_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_4/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="and_ln179_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="1" slack="1"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_5/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="and_ln179_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_6/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln179_7_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_7/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln179_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln184_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln184_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="1" slack="1"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="and_ln184_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="and_ln184_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="1" slack="1"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_3/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln184_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_4/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="and_ln189_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="and_ln189_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_2/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="and_ln189_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="1"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_3/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="and_ln189_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_4/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln189_5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_5/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln189_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_1/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="xor_ln179_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln184_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_5/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln184_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_6/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="and_ln184_7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_7/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="d3_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="32" slack="2"/>
<pin id="510" dir="0" index="2" bw="32" slack="2"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_1/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="largest_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="32" slack="2"/>
<pin id="515" dir="0" index="2" bw="32" slack="2"/>
<pin id="516" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_1/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="d1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="2"/>
<pin id="520" dir="0" index="2" bw="32" slack="2"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="d1_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="32" slack="2"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1_3/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="d2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="32" slack="2"/>
<pin id="531" dir="0" index="2" bw="32" slack="2"/>
<pin id="532" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d2/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="d2_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="2"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d2_3/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="d3_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="2"/>
<pin id="542" dir="0" index="2" bw="32" slack="0"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_2/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="d3_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="32" slack="2"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_3/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="largest_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="2"/>
<pin id="554" dir="0" index="2" bw="32" slack="0"/>
<pin id="555" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_2/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="largest_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="0" index="1" bw="32" slack="2"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_3/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bitcast_ln201_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln201/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_14_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="0" index="2" bw="6" slack="0"/>
<pin id="571" dir="0" index="3" bw="6" slack="0"/>
<pin id="572" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln201_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln201_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln201_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="23" slack="0"/>
<pin id="589" dir="0" index="1" bw="23" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_1/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln201_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln201_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201/4 "/>
</bind>
</comp>

<comp id="605" class="1005" name="d1_4_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_4 "/>
</bind>
</comp>

<comp id="617" class="1005" name="d2_4_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_4 "/>
</bind>
</comp>

<comp id="629" class="1005" name="largest_4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_4 "/>
</bind>
</comp>

<comp id="642" class="1005" name="d3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3 "/>
</bind>
</comp>

<comp id="653" class="1005" name="or_ln179_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179 "/>
</bind>
</comp>

<comp id="660" class="1005" name="or_ln179_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="or_ln179_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179_2 "/>
</bind>
</comp>

<comp id="674" class="1005" name="or_ln179_3_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179_3 "/>
</bind>
</comp>

<comp id="681" class="1005" name="and_ln179_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln179_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="and_ln189_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln189_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="and_ln184_7_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln184_7 "/>
</bind>
</comp>

<comp id="703" class="1005" name="d1_3_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_3 "/>
</bind>
</comp>

<comp id="708" class="1005" name="d2_3_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_3 "/>
</bind>
</comp>

<comp id="713" class="1005" name="d3_3_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_3 "/>
</bind>
</comp>

<comp id="718" class="1005" name="largest_3_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_3 "/>
</bind>
</comp>

<comp id="728" class="1005" name="and_ln201_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln201 "/>
</bind>
</comp>

<comp id="732" class="1005" name="x1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="x2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="x3_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="x1_sqd_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1_sqd "/>
</bind>
</comp>

<comp id="755" class="1005" name="x2_sqd_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2_sqd "/>
</bind>
</comp>

<comp id="760" class="1005" name="x3_sqd_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x3_sqd "/>
</bind>
</comp>

<comp id="765" class="1005" name="s1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="s2_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="s3_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_i_i_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="96"><net_src comp="92" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="50" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="159" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="187"><net_src comp="44" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="184" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="188" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="216"><net_src comp="38" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="213" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="217" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="245"><net_src comp="32" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="246" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="155" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="184" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="269" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="163" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="289" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="279" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="20" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="192" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="213" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="339"><net_src comp="325" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="20" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="221" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="242" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="367"><net_src comp="353" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="20" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="250" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="363" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="389"><net_src comp="381" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="109" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="113" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="117" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="395" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="385" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="381" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="121" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="125" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="129" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="391" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="133" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="429" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="137" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="141" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="455" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="449" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="417" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="433" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="443" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="423" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="489" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="527"><net_src comp="517" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="538"><net_src comp="528" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="544"><net_src comp="507" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="512" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="551" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="563"><net_src comp="557" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="573"><net_src comp="14" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="16" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="18" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="580"><net_src comp="564" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="567" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="20" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="577" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="22" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="581" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="145" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="175" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="616"><net_src comp="605" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="620"><net_src comp="204" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="628"><net_src comp="617" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="632"><net_src comp="233" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="637"><net_src comp="629" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="638"><net_src comp="629" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="639"><net_src comp="629" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="640"><net_src comp="629" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="641"><net_src comp="629" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="645"><net_src comp="262" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="656"><net_src comp="301" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="663"><net_src comp="319" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="670"><net_src comp="347" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="677"><net_src comp="375" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="684"><net_src comp="417" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="688"><net_src comp="681" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="692"><net_src comp="477" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="698"><net_src comp="501" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="706"><net_src comp="522" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="711"><net_src comp="533" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="716"><net_src comp="545" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="721"><net_src comp="557" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="727"><net_src comp="718" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="731"><net_src comp="599" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="97" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="741"><net_src comp="101" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="747"><net_src comp="105" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="753"><net_src comp="80" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="758"><net_src comp="84" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="763"><net_src comp="88" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="768"><net_src comp="67" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="773"><net_src comp="72" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="778"><net_src comp="76" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="783"><net_src comp="150" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_M_real | {}
	Port: a_M_imag | {}
	Port: b_M_real | {}
	Port: b_M_imag | {}
 - Input state : 
	Port: qrf_magnitude<float> : a_M_real | {1 }
	Port: qrf_magnitude<float> : a_M_imag | {1 }
	Port: qrf_magnitude<float> : b_M_real | {1 }
	Port: qrf_magnitude<float> : b_M_imag | {1 }
  - Chain level:
	State 1
		trunc_ln368 : 1
		trunc_ln189 : 1
		p_Result_s : 2
		d1_4 : 3
		trunc_ln368_1 : 1
		trunc_ln189_1 : 1
		p_Result_48 : 2
		d2_4 : 3
		trunc_ln368_2 : 1
		trunc_ln189_2 : 1
		p_Result_49 : 2
		largest_4 : 3
		trunc_ln368_3 : 1
		trunc_ln189_3 : 1
		p_Result_50 : 2
		d3 : 3
		tmp_1 : 1
		tmp_2 : 1
		icmp_ln179 : 2
		icmp_ln179_1 : 2
		or_ln179 : 3
		icmp_ln179_2 : 2
		icmp_ln179_3 : 2
		or_ln179_1 : 3
		tmp_3 : 4
		tmp_4 : 1
		icmp_ln179_4 : 2
		icmp_ln179_5 : 2
		or_ln179_2 : 3
		tmp_5 : 4
		tmp_6 : 1
		icmp_ln179_6 : 2
		icmp_ln179_7 : 2
		or_ln179_3 : 3
		tmp_7 : 4
		tmp_8 : 4
		tmp_9 : 4
		tmp_10 : 4
		tmp_11 : 4
		tmp_12 : 4
		tmp_13 : 4
	State 2
		and_ln179_2 : 1
		and_ln179_4 : 1
		and_ln179_6 : 1
		and_ln179_7 : 1
		and_ln179_1 : 1
		and_ln184 : 1
		and_ln184_2 : 1
		and_ln184_4 : 1
		and_ln189 : 1
		and_ln189_2 : 1
		and_ln189_4 : 1
		and_ln189_5 : 1
		and_ln189_1 : 1
		xor_ln179 : 1
		and_ln184_5 : 1
		and_ln184_6 : 1
		and_ln184_7 : 1
	State 3
		d1_3 : 1
		d2_3 : 1
		d3_2 : 1
		d3_3 : 2
		largest_2 : 1
		largest_3 : 2
		tmp_15 : 3
	State 4
		tmp_14 : 1
		trunc_ln201 : 1
		icmp_ln201 : 2
		icmp_ln201_1 : 2
		or_ln201 : 3
		and_ln201 : 3
		br_ln201 : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		p_0 : 1
		ret_ln217 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |         grp_fu_97        |    0    |   761   |   994   |
|   fdiv   |        grp_fu_101        |    0    |   761   |   994   |
|          |        grp_fu_105        |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_109        |    0    |    66   |   239   |
|          |        grp_fu_113        |    0    |    66   |   239   |
|          |        grp_fu_117        |    0    |    66   |   239   |
|          |        grp_fu_121        |    0    |    66   |   239   |
|   fcmp   |        grp_fu_125        |    0    |    66   |   239   |
|          |        grp_fu_129        |    0    |    66   |   239   |
|          |        grp_fu_133        |    0    |    66   |   239   |
|          |        grp_fu_137        |    0    |    66   |   239   |
|          |        grp_fu_141        |    0    |    66   |   239   |
|          |        grp_fu_145        |    0    |    66   |   239   |
|----------|--------------------------|---------|---------|---------|
|          |         grp_fu_80        |    3    |   143   |   321   |
|   fmul   |         grp_fu_84        |    3    |   143   |   321   |
|          |         grp_fu_88        |    3    |   143   |   321   |
|          |         grp_fu_92        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |         grp_fu_67        |    2    |   205   |   390   |
|   fadd   |         grp_fu_72        |    2    |   205   |   390   |
|          |         grp_fu_76        |    2    |   205   |   390   |
|----------|--------------------------|---------|---------|---------|
|   fsqrt  |        grp_fu_150        |    0    |   405   |   615   |
|----------|--------------------------|---------|---------|---------|
|          |        d3_1_fu_507       |    0    |    0    |    32   |
|          |     largest_1_fu_512     |    0    |    0    |    32   |
|          |         d1_fu_517        |    0    |    0    |    32   |
|          |        d1_3_fu_522       |    0    |    0    |    32   |
|  select  |         d2_fu_528        |    0    |    0    |    32   |
|          |        d2_3_fu_533       |    0    |    0    |    32   |
|          |        d3_2_fu_539       |    0    |    0    |    32   |
|          |        d3_3_fu_545       |    0    |    0    |    32   |
|          |     largest_2_fu_551     |    0    |    0    |    32   |
|          |     largest_3_fu_557     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln179_fu_289    |    0    |    0    |    11   |
|          |    icmp_ln179_1_fu_295   |    0    |    0    |    18   |
|          |    icmp_ln179_2_fu_307   |    0    |    0    |    11   |
|          |    icmp_ln179_3_fu_313   |    0    |    0    |    18   |
|   icmp   |    icmp_ln179_4_fu_335   |    0    |    0    |    11   |
|          |    icmp_ln179_5_fu_341   |    0    |    0    |    18   |
|          |    icmp_ln179_6_fu_363   |    0    |    0    |    11   |
|          |    icmp_ln179_7_fu_369   |    0    |    0    |    18   |
|          |     icmp_ln201_fu_581    |    0    |    0    |    11   |
|          |    icmp_ln201_1_fu_587   |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln179_fu_381     |    0    |    0    |    2    |
|          |    and_ln179_2_fu_385    |    0    |    0    |    2    |
|          |    and_ln179_3_fu_391    |    0    |    0    |    2    |
|          |    and_ln179_4_fu_395    |    0    |    0    |    2    |
|          |    and_ln179_5_fu_401    |    0    |    0    |    2    |
|          |    and_ln179_6_fu_405    |    0    |    0    |    2    |
|          |    and_ln179_7_fu_411    |    0    |    0    |    2    |
|          |    and_ln179_1_fu_417    |    0    |    0    |    2    |
|          |     and_ln184_fu_423     |    0    |    0    |    2    |
|          |    and_ln184_1_fu_429    |    0    |    0    |    2    |
|          |    and_ln184_2_fu_433    |    0    |    0    |    2    |
|    and   |    and_ln184_3_fu_439    |    0    |    0    |    2    |
|          |    and_ln184_4_fu_443    |    0    |    0    |    2    |
|          |     and_ln189_fu_449     |    0    |    0    |    2    |
|          |    and_ln189_2_fu_455    |    0    |    0    |    2    |
|          |    and_ln189_3_fu_461    |    0    |    0    |    2    |
|          |    and_ln189_4_fu_465    |    0    |    0    |    2    |
|          |    and_ln189_5_fu_471    |    0    |    0    |    2    |
|          |    and_ln189_1_fu_477    |    0    |    0    |    2    |
|          |    and_ln184_5_fu_489    |    0    |    0    |    2    |
|          |    and_ln184_6_fu_495    |    0    |    0    |    2    |
|          |    and_ln184_7_fu_501    |    0    |    0    |    2    |
|          |     and_ln201_fu_599     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln179_fu_301     |    0    |    0    |    2    |
|          |     or_ln179_1_fu_319    |    0    |    0    |    2    |
|    or    |     or_ln179_2_fu_347    |    0    |    0    |    2    |
|          |     or_ln179_3_fu_375    |    0    |    0    |    2    |
|          |      or_ln201_fu_593     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln179_fu_483     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          | b_M_imag_read_read_fu_32 |    0    |    0    |    0    |
|   read   | b_M_real_read_read_fu_38 |    0    |    0    |    0    |
|          | a_M_imag_read_read_fu_44 |    0    |    0    |    0    |
|          | a_M_real_read_read_fu_50 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln368_fu_159    |    0    |    0    |    0    |
|          |    trunc_ln189_fu_163    |    0    |    0    |    0    |
|          |   trunc_ln368_1_fu_188   |    0    |    0    |    0    |
|          |   trunc_ln189_1_fu_192   |    0    |    0    |    0    |
|   trunc  |   trunc_ln368_2_fu_217   |    0    |    0    |    0    |
|          |   trunc_ln189_2_fu_221   |    0    |    0    |    0    |
|          |   trunc_ln368_3_fu_246   |    0    |    0    |    0    |
|          |   trunc_ln189_3_fu_250   |    0    |    0    |    0    |
|          |    trunc_ln201_fu_577    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_167    |    0    |    0    |    0    |
|bitconcatenate|    p_Result_48_fu_196    |    0    |    0    |    0    |
|          |    p_Result_49_fu_225    |    0    |    0    |    0    |
|          |    p_Result_50_fu_254    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_1_fu_269       |    0    |    0    |    0    |
|          |       tmp_2_fu_279       |    0    |    0    |    0    |
|partselect|       tmp_4_fu_325       |    0    |    0    |    0    |
|          |       tmp_6_fu_353       |    0    |    0    |    0    |
|          |       tmp_14_fu_567      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    18   |   4535  |   8964  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|and_ln179_1_reg_681|    1   |
|and_ln184_7_reg_695|    1   |
|and_ln189_1_reg_689|    1   |
| and_ln201_reg_728 |    1   |
|    d1_3_reg_703   |   32   |
|    d1_4_reg_605   |   32   |
|    d2_3_reg_708   |   32   |
|    d2_4_reg_617   |   32   |
|    d3_3_reg_713   |   32   |
|     d3_reg_642    |   32   |
| largest_3_reg_718 |   32   |
| largest_4_reg_629 |   32   |
| or_ln179_1_reg_660|    1   |
| or_ln179_2_reg_667|    1   |
| or_ln179_3_reg_674|    1   |
|  or_ln179_reg_653 |    1   |
|     p_0_reg_56    |   32   |
|     s1_reg_765    |   32   |
|     s2_reg_770    |   32   |
|     s3_reg_775    |   32   |
|  tmp_i_i_reg_780  |   32   |
|     x1_reg_732    |   32   |
|   x1_sqd_reg_750  |   32   |
|     x2_reg_738    |   32   |
|   x2_sqd_reg_755  |   32   |
|     x3_reg_744    |   32   |
|   x3_sqd_reg_760  |   32   |
+-------------------+--------+
|       Total       |   616  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_109 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_109 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_113 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_113 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_117 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_117 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_121 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_121 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_125 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_125 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_129 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_129 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_133 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_133 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_137 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_137 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_141 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_141 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_145 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1216  ||  33.611 ||   171   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |  4535  |  8964  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   33   |    -   |   171  |
|  Register |    -   |    -   |   616  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   33   |  5151  |  9135  |
+-----------+--------+--------+--------+--------+
