#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec 11 08:10:40 2024
# Process ID: 8944
# Current directory: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1
# Command line: vivado.exe -log controller_stillframe_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source controller_stillframe_test.tcl -notrace
# Log file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test.vdi
# Journal file: C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1\vivado.jou
# Running On: Connors_laptop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 34042 MB
#-----------------------------------------------------------
source controller_stillframe_test.tcl -notrace
Command: open_checkpoint C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 309.012 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7s50csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 771.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1274.082 ; gain = 7.301
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1274.082 ; gain = 7.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1274.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: cf74a2c0
----- Checksum: PlaceDB: 4ec53b2c ShapeSum: 80af6794 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1274.082 ; gain = 965.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.srcs/sources_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1300.398 ; gain = 25.281

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d1a785e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1358.258 ; gain = 57.859

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 66e9f69239ecc996.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = d5cbf6dc86b3184b.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 2578af347e300eb0.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [c:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/.Xil/Vivado-8944-Connors_laptop/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1768.320 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: be507596

Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1768.320 ; gain = 85.031

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter dut/oe_strobe_column_addr[5]_i_1 into driver instance dut/bit_count[31]_i_4, which resulted in an inversion of 37 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12c3c8eb3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.320 ; gain = 85.031
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 25 cells
INFO: [Opt 31-1021] In phase Retarget, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1eac523c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.320 ; gain = 85.031
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 10a0b9d6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.320 ; gain = 85.031
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 117 cells
INFO: [Opt 31-1021] In phase Sweep, 1246 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 10a0b9d6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.320 ; gain = 85.031
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 10a0b9d6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.320 ; gain = 85.031
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10a0b9d6f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.320 ; gain = 85.031
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              25  |                                            100  |
|  Constant propagation         |               0  |              34  |                                             52  |
|  Sweep                        |               0  |             117  |                                           1246  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1768.320 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 980fd3a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.320 ; gain = 85.031

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 4 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 14df1c7ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1956.930 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14df1c7ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1956.930 ; gain = 188.609

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 162993d04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.481 . Memory (MB): peak = 1956.930 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 162993d04

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1956.930 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1956.930 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 162993d04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 11 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1956.930 ; gain = 682.844
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit, general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file controller_stillframe_test_drc_opted.rpt -pb controller_stillframe_test_drc_opted.pb -rpx controller_stillframe_test_drc_opted.rpx
Command: report_drc -file controller_stillframe_test_drc_opted.rpt -pb controller_stillframe_test_drc_opted.pb -rpx controller_stillframe_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 83f355e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1956.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'dut/sync_pdp_ram/addr_top[11]_i_3' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	dut/sync_pdp_ram/addr_bottom_reg[2] {FDRE}
	dut/sync_pdp_ram/addr_bottom_reg[6] {FDRE}
	dut/sync_pdp_ram/addr_bottom_reg[3] {FDRE}
	dut/sync_pdp_ram/addr_bottom_reg[4] {FDRE}
	dut/sync_pdp_ram/addr_bottom_reg[1] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a95dccc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19af9bfde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19af9bfde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19af9bfde

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19be82534

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 104c4ec65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 104c4ec65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 266536d86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 224 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 100 nets or LUTs. Breaked 0 LUT, combined 100 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1956.930 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            100  |                   100  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            100  |                   100  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c79a69a6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1525a5702

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1525a5702

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c90a1e6a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7ce22ea0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14aa4acea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b0df23e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ca6e2799

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 107f68a84

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 91b61385

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 91b61385

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cb325d6c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.303 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18cfc2871

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12fe9cd57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: cb325d6c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.303. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 9b358666

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 9b358666

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9b358666

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9b358666

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 9b358666

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1956.930 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153e7cd76

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000
Ending Placer Task | Checksum: 109f62d46

Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file controller_stillframe_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file controller_stillframe_test_utilization_placed.rpt -pb controller_stillframe_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controller_stillframe_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1956.930 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.731 . Memory (MB): peak = 1956.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1cdc1c1c ConstDB: 0 ShapeSum: ed1a112a RouteDB: 0
Post Restoration Checksum: NetGraph: d16c4184 NumContArr: cd05dfa6 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 19e72212a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1973.137 ; gain = 16.207

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19e72212a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2002.613 ; gain = 45.684

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19e72212a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2002.613 ; gain = 45.684
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1df4de5f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.906 ; gain = 60.977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.309 | TNS=0.000  | WHS=-0.203 | THS=-18.882|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00055808 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6324
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6322
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 247ac2c7f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 247ac2c7f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2026.090 ; gain = 69.160
Phase 3 Initial Routing | Checksum: c648aee8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.848 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 199166101

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.848 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c70e18ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160
Phase 4 Rip-up And Reroute | Checksum: 1c70e18ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c70e18ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c70e18ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160
Phase 5 Delay and Skew Optimization | Checksum: 1c70e18ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f0eeccbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.928 | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c899a736

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160
Phase 6 Post Hold Fix | Checksum: 1c899a736

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.49334 %
  Global Horizontal Routing Utilization  = 1.66983 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c899a736

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.090 ; gain = 69.160

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c899a736

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2026.758 ; gain = 69.828

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 140b27f96

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2026.758 ; gain = 69.828

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.928 | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 140b27f96

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2026.758 ; gain = 69.828
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2026.758 ; gain = 69.828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2026.758 ; gain = 69.828
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 2027.492 ; gain = 0.734
INFO: [Common 17-1381] The checkpoint 'C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file controller_stillframe_test_drc_routed.rpt -pb controller_stillframe_test_drc_routed.pb -rpx controller_stillframe_test_drc_routed.rpx
Command: report_drc -file controller_stillframe_test_drc_routed.rpt -pb controller_stillframe_test_drc_routed.pb -rpx controller_stillframe_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file controller_stillframe_test_methodology_drc_routed.rpt -pb controller_stillframe_test_methodology_drc_routed.pb -rpx controller_stillframe_test_methodology_drc_routed.rpx
Command: report_methodology -file controller_stillframe_test_methodology_drc_routed.rpt -pb controller_stillframe_test_methodology_drc_routed.pb -rpx controller_stillframe_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/repo/HUB75_testing/HUB75_testing.runs/impl_1/controller_stillframe_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file controller_stillframe_test_power_routed.rpt -pb controller_stillframe_test_power_summary_routed.pb -rpx controller_stillframe_test_power_routed.rpx
Command: report_power -file controller_stillframe_test_power_routed.rpt -pb controller_stillframe_test_power_summary_routed.pb -rpx controller_stillframe_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
139 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file controller_stillframe_test_route_status.rpt -pb controller_stillframe_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file controller_stillframe_test_timing_summary_routed.rpt -pb controller_stillframe_test_timing_summary_routed.pb -rpx controller_stillframe_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file controller_stillframe_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file controller_stillframe_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file controller_stillframe_test_bus_skew_routed.rpt -pb controller_stillframe_test_bus_skew_routed.pb -rpx controller_stillframe_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 08:13:05 2024...
