<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PIPO4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PIPO4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PIPO4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PIPO4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PIPO4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PIPO4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PIPO4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PIPO4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PIPO4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PIPO4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PIPO4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PIPO4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PIPO4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PIPO4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PIPO4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PIPO4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PIPO4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PIPO4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PIPO4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PIPO4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PIPO4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PIPO4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PIPO4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PIPO4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PIPO4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PIPO4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PIPO4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PIPO4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PIPO4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PIPO4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PIPO4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PIPO4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PIPO4_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PIPO4_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PIPO4_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PIPO4_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PIPO4_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PIPO4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PIPO4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PIPO4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1455701207" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1455701207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701540" xil_pn:in_ck="-8362889588802119557" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1455701540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../DFF_PC/DFF_PC.vhd"/>
      <outfile xil_pn:name="PIPO4.vhd"/>
      <outfile xil_pn:name="PIPO4_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1455701518" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="241743859149277789" xil_pn:start_ts="1455701518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701518" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="467525605688677141" xil_pn:start_ts="1455701518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701207" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9180198611485910324" xil_pn:start_ts="1455701207">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701543" xil_pn:in_ck="-8362889588802119557" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1455701543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../DFF_PC/DFF_PC.vhd"/>
      <outfile xil_pn:name="PIPO4.vhd"/>
      <outfile xil_pn:name="PIPO4_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1456053499" xil_pn:in_ck="-8362889588802119557" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5168396373472216177" xil_pn:start_ts="1456053496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PIPO4_tb_beh.prj"/>
      <outfile xil_pn:name="PIPO4_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1456053500" xil_pn:in_ck="2825316765751433296" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7602584081571079294" xil_pn:start_ts="1456053499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PIPO4_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1455701444" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1455701444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701444" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6303732620689724659" xil_pn:start_ts="1455701444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701444" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9180198611485910324" xil_pn:start_ts="1455701444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701444" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1455701444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701444" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6353800554363950395" xil_pn:start_ts="1455701444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701444" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249790646593" xil_pn:start_ts="1455701444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1455701444" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="862010298327059838" xil_pn:start_ts="1455701444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456053431" xil_pn:in_ck="-6056232551414619862" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="137312636485550814" xil_pn:start_ts="1456053421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PIPO4.lso"/>
      <outfile xil_pn:name="PIPO4.ngc"/>
      <outfile xil_pn:name="PIPO4.ngr"/>
      <outfile xil_pn:name="PIPO4.prj"/>
      <outfile xil_pn:name="PIPO4.stx"/>
      <outfile xil_pn:name="PIPO4.syr"/>
      <outfile xil_pn:name="PIPO4.xst"/>
      <outfile xil_pn:name="PIPO4_tb_beh.prj"/>
      <outfile xil_pn:name="PIPO4_tb_stx_beh.prj"/>
      <outfile xil_pn:name="PIPO4_vhdl.prj"/>
      <outfile xil_pn:name="PIPO4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1455701452" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5293632860691761424" xil_pn:start_ts="1455701452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1456053438" xil_pn:in_ck="115730308374450" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4157059507621526748" xil_pn:start_ts="1456053431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PIPO4.bld"/>
      <outfile xil_pn:name="PIPO4.ngd"/>
      <outfile xil_pn:name="PIPO4_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1456053442" xil_pn:in_ck="115730308374451" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5157644679949784513" xil_pn:start_ts="1456053438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PIPO4.pcf"/>
      <outfile xil_pn:name="PIPO4_map.map"/>
      <outfile xil_pn:name="PIPO4_map.mrp"/>
      <outfile xil_pn:name="PIPO4_map.ncd"/>
      <outfile xil_pn:name="PIPO4_map.ngm"/>
      <outfile xil_pn:name="PIPO4_map.xrpt"/>
      <outfile xil_pn:name="PIPO4_summary.xml"/>
      <outfile xil_pn:name="PIPO4_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1456053450" xil_pn:in_ck="8119796608563875916" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1456053442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PIPO4.ncd"/>
      <outfile xil_pn:name="PIPO4.pad"/>
      <outfile xil_pn:name="PIPO4.par"/>
      <outfile xil_pn:name="PIPO4.ptwx"/>
      <outfile xil_pn:name="PIPO4.unroutes"/>
      <outfile xil_pn:name="PIPO4.xpi"/>
      <outfile xil_pn:name="PIPO4_pad.csv"/>
      <outfile xil_pn:name="PIPO4_pad.txt"/>
      <outfile xil_pn:name="PIPO4_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1456053450" xil_pn:in_ck="115730308374319" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1456053447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PIPO4.twr"/>
      <outfile xil_pn:name="PIPO4.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
