{
  "Top": "Invert_Color",
  "RtlTop": "Invert_Color",
  "RtlPrefix": "",
  "RtlSubPrefix": "Invert_Color_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_data": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_data",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_data": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_data",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "a": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "a",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top Invert_Color -name Invert_Color"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Invert_Color"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Invert_Color",
    "Version": "1.0",
    "DisplayName": "Invert_color",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Invert_Color_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/Users\/thedv\/Desktop\/invert.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Invert_Color_control_s_axi.vhd",
      "impl\/vhdl\/Invert_Color_regslice_both.vhd",
      "impl\/vhdl\/Invert_Color.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Invert_Color_control_s_axi.v",
      "impl\/verilog\/Invert_Color_regslice_both.v",
      "impl\/verilog\/Invert_Color.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Invert_Color_v1_0\/data\/Invert_Color.mdd",
      "impl\/misc\/drivers\/Invert_Color_v1_0\/data\/Invert_Color.tcl",
      "impl\/misc\/drivers\/Invert_Color_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Invert_Color_v1_0\/src\/xinvert_color.c",
      "impl\/misc\/drivers\/Invert_Color_v1_0\/src\/xinvert_color.h",
      "impl\/misc\/drivers\/Invert_Color_v1_0\/src\/xinvert_color_hw.h",
      "impl\/misc\/drivers\/Invert_Color_v1_0\/src\/xinvert_color_linux.c",
      "impl\/misc\/drivers\/Invert_Color_v1_0\/src\/xinvert_color_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/Invert_Color.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/PYNQ\/VITIS\/Invert_Color\/solution1\/.debug\/Invert_Color.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:in_data:out_data",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "in_data_",
      "ports": [
        "in_data_TDATA",
        "in_data_TKEEP",
        "in_data_TLAST",
        "in_data_TREADY",
        "in_data_TSTRB",
        "in_data_TUSER",
        "in_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_data"
        }]
    },
    "out_data": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "out_data_",
      "ports": [
        "out_data_TDATA",
        "out_data_TKEEP",
        "out_data_TLAST",
        "out_data_TREADY",
        "out_data_TSTRB",
        "out_data_TUSER",
        "out_data_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_data"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [{
          "offset": "0x10",
          "name": "a",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of a"
            }]
        }],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "16",
          "argName": "a"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "in_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_data_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "in_data_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "in_data_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "out_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_data_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_data_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "out_data_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "out_data_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Invert_Color"},
    "Info": {"Invert_Color": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"Invert_Color": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.721"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "167",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "265",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-01-28 10:48:09 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
