ARM GAS  /tmp/ccZWbXVG.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_hal_rcc_ex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCCEx_PeriphCLKConfig
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_RCCEx_PeriphCLKConfig:
  25              	.LVL0:
  26              	.LFB417:
  27              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c"
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @file    stm32g0xx_hal_rcc_ex.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @attention
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #include "stm32g0xx_hal.h"
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @addtogroup STM32G0xx_HAL_Driver
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
ARM GAS  /tmp/ccZWbXVG.s 			page 2


  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        100U /* 100 ms (minimum Tick + 1)  */
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT        GPIOA
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_PIN              GPIO_PIN_2
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Extended Peripheral Control functions
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     frequencies.
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to
  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         parameters in the @ref RCC_PeriphCLKInitTypeDef.
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to a @ref RCC_PeriphCLKInitTypeDef structure that
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC     ADC peripheral clock
ARM GAS  /tmp/ccZWbXVG.s 			page 3


  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock (2)
  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1    I2S1 peripheral clock
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2    I2S2 peripheral clock (1)
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock     (1)
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock  (1)
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock  (1)
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock (1)
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART2 LPUART2 peripheral clock (1)
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock     (1)
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock    (1)(2)
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock   (1)(2)
 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock     (2)
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock     (2)
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_FDCAN   FDCAN peripheral clock   (1)
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB     USB peripheral clock     (1)
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripherals are not available on all devices
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripherals clock selection is not available on all devices
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to select
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval HAL status
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
  28              		.loc 1 115 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 115 1 is_stmt 0 view .LVU1
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 83B0     		sub	sp, sp, #12
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 32
  44 0004 0400     		movs	r4, r0
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tmpregister;
  45              		.loc 1 116 3 is_stmt 1 view .LVU2
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tickstart;
  46              		.loc 1 117 3 view .LVU3
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
  47              		.loc 1 118 3 view .LVU4
  48              	.LVL1:
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
  49              		.loc 1 119 3 view .LVU5
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  50              		.loc 1 122 3 view .LVU6
ARM GAS  /tmp/ccZWbXVG.s 			page 4


 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  51              		.loc 1 125 3 view .LVU7
  52              	.LBB2:
  53 0006 0368     		ldr	r3, [r0]
  54 0008 9B03     		lsls	r3, r3, #14
  55 000a 62D5     		bpl	.L14
  56              	.LBB3:
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
  57              		.loc 1 127 5 view .LVU8
  58              	.LVL2:
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
  59              		.loc 1 130 5 view .LVU9
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
  60              		.loc 1 133 5 view .LVU10
  61              	.LBB4:
  62              		.loc 1 133 9 is_stmt 0 view .LVU11
  63 000c 534B     		ldr	r3, .L20
  64 000e DB6B     		ldr	r3, [r3, #60]
  65              		.loc 1 133 5 view .LVU12
  66 0010 DB00     		lsls	r3, r3, #3
  67 0012 1ED4     		bmi	.L15
  68              	.LBB5:
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  69              		.loc 1 135 7 is_stmt 1 view .LVU13
  70              	.LBB6:
  71              		.loc 1 135 7 view .LVU14
  72              		.loc 1 135 7 view .LVU15
  73 0014 514A     		ldr	r2, .L20
  74 0016 D16B     		ldr	r1, [r2, #60]
  75 0018 8020     		movs	r0, #128
  76              	.LVL3:
  77              		.loc 1 135 7 is_stmt 0 view .LVU16
  78 001a 4005     		lsls	r0, r0, #21
  79 001c 0143     		orrs	r1, r0
  80 001e D163     		str	r1, [r2, #60]
  81              		.loc 1 135 7 is_stmt 1 view .LVU17
  82 0020 D36B     		ldr	r3, [r2, #60]
  83 0022 0340     		ands	r3, r0
  84 0024 0193     		str	r3, [sp, #4]
  85              		.loc 1 135 7 view .LVU18
  86 0026 019B     		ldr	r3, [sp, #4]
  87              	.LBE6:
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  88              		.loc 1 136 7 view .LVU19
  89              	.LVL4:
  90              		.loc 1 136 21 is_stmt 0 view .LVU20
  91 0028 0126     		movs	r6, #1
  92              	.LVL5:
  93              	.L3:
ARM GAS  /tmp/ccZWbXVG.s 			page 5


  94              		.loc 1 136 21 view .LVU21
  95              	.LBE5:
  96              	.LBE4:
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
  97              		.loc 1 140 5 is_stmt 1 view .LVU22
  98 002a 4D4A     		ldr	r2, .L20+4
  99 002c 1168     		ldr	r1, [r2]
 100 002e 8023     		movs	r3, #128
 101 0030 5B00     		lsls	r3, r3, #1
 102 0032 0B43     		orrs	r3, r1
 103 0034 1360     		str	r3, [r2]
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 104              		.loc 1 143 5 view .LVU23
 105              		.loc 1 143 28 is_stmt 0 view .LVU24
 106 0036 FFF7FEFF 		bl	HAL_GetTick
 107              	.LVL6:
 108 003a 0500     		movs	r5, r0
 109              	.LVL7:
 110              	.L5:
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 111              		.loc 1 145 5 is_stmt 1 view .LVU25
 112              		.loc 1 145 37 view .LVU26
 113              		.loc 1 145 18 is_stmt 0 view .LVU27
 114 003c 484B     		ldr	r3, .L20+4
 115 003e 1B68     		ldr	r3, [r3]
 116              		.loc 1 145 37 view .LVU28
 117 0040 DB05     		lsls	r3, r3, #23
 118 0042 08D4     		bmi	.L16
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 119              		.loc 1 147 7 is_stmt 1 view .LVU29
 120              		.loc 1 147 23 is_stmt 0 view .LVU30
 121 0044 FFF7FEFF 		bl	HAL_GetTick
 122              	.LVL8:
 123              		.loc 1 147 26 view .LVU31
 124 0048 401B     		subs	r0, r0, r5
 125              		.loc 1 147 7 view .LVU32
 126 004a 0228     		cmp	r0, #2
 127 004c F6D9     		bls	.L5
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 128              		.loc 1 149 13 view .LVU33
 129 004e 0325     		movs	r5, #3
 130              	.LVL9:
 131              		.loc 1 149 13 view .LVU34
 132 0050 02E0     		b	.L4
 133              	.LVL10:
 134              	.L15:
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 135              		.loc 1 127 22 view .LVU35
 136 0052 0026     		movs	r6, #0
ARM GAS  /tmp/ccZWbXVG.s 			page 6


 137 0054 E9E7     		b	.L3
 138              	.LVL11:
 139              	.L16:
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 140              		.loc 1 127 22 view .LVU36
 141              	.LBE3:
 142              	.LBE2:
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 143              		.loc 1 118 21 view .LVU37
 144 0056 0025     		movs	r5, #0
 145              	.LVL12:
 146              	.L4:
 147              	.LBB8:
 148              	.LBB7:
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 149              		.loc 1 154 5 is_stmt 1 view .LVU38
 150 0058 002D     		cmp	r5, #0
 151 005a 23D1     		bne	.L6
 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 152              		.loc 1 157 7 view .LVU39
 153              		.loc 1 157 21 is_stmt 0 view .LVU40
 154 005c 3F4B     		ldr	r3, .L20
 155 005e D96D     		ldr	r1, [r3, #92]
 156              		.loc 1 157 19 view .LVU41
 157 0060 C022     		movs	r2, #192
 158 0062 9200     		lsls	r2, r2, #2
 159 0064 0B00     		movs	r3, r1
 160 0066 1340     		ands	r3, r2
 161              	.LVL13:
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelectio
 162              		.loc 1 160 7 is_stmt 1 view .LVU42
 163 0068 1142     		tst	r1, r2
 164 006a 10D0     		beq	.L7
 165              		.loc 1 160 50 is_stmt 0 discriminator 1 view .LVU43
 166 006c 6269     		ldr	r2, [r4, #20]
 167 006e 9A42     		cmp	r2, r3
 168 0070 0DD0     		beq	.L7
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 169              		.loc 1 163 9 is_stmt 1 view .LVU44
 170              		.loc 1 163 23 is_stmt 0 view .LVU45
 171 0072 3A4A     		ldr	r2, .L20
 172 0074 D36D     		ldr	r3, [r2, #92]
 173              	.LVL14:
 174              		.loc 1 163 21 view .LVU46
 175 0076 3B49     		ldr	r1, .L20+8
 176              	.LVL15:
 177              		.loc 1 163 21 view .LVU47
ARM GAS  /tmp/ccZWbXVG.s 			page 7


 178 0078 0B40     		ands	r3, r1
 179              	.LVL16:
 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 180              		.loc 1 165 9 is_stmt 1 view .LVU48
 181 007a D06D     		ldr	r0, [r2, #92]
 182 007c 8021     		movs	r1, #128
 183 007e 4902     		lsls	r1, r1, #9
 184 0080 0143     		orrs	r1, r0
 185 0082 D165     		str	r1, [r2, #92]
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 186              		.loc 1 166 9 view .LVU49
 187 0084 D16D     		ldr	r1, [r2, #92]
 188 0086 3848     		ldr	r0, .L20+12
 189 0088 0140     		ands	r1, r0
 190 008a D165     		str	r1, [r2, #92]
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 191              		.loc 1 168 9 view .LVU50
 192              		.loc 1 168 19 is_stmt 0 view .LVU51
 193 008c D365     		str	r3, [r2, #92]
 194              	.L7:
 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 195              		.loc 1 172 7 is_stmt 1 view .LVU52
 196 008e DB07     		lsls	r3, r3, #31
 197 0090 10D4     		bmi	.L17
 198              	.LVL17:
 199              	.L8:
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (ret == HAL_OK)
 200              		.loc 1 188 7 view .LVU53
 201 0092 002D     		cmp	r5, #0
 202 0094 06D1     		bne	.L6
 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 203              		.loc 1 191 9 view .LVU54
 204 0096 314A     		ldr	r2, .L20
 205 0098 D36D     		ldr	r3, [r2, #92]
 206 009a 3249     		ldr	r1, .L20+8
ARM GAS  /tmp/ccZWbXVG.s 			page 8


 207 009c 0B40     		ands	r3, r1
 208 009e 6169     		ldr	r1, [r4, #20]
 209 00a0 0B43     		orrs	r3, r1
 210 00a2 D365     		str	r3, [r2, #92]
 211              	.L6:
 212              	.LVL18:
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       else
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* set overall return value */
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         status = ret;
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* set overall return value */
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       status = ret;
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (pwrclkchanged == SET)
 213              		.loc 1 206 5 view .LVU55
 214 00a4 012E     		cmp	r6, #1
 215 00a6 15D1     		bne	.L2
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 216              		.loc 1 208 7 view .LVU56
 217 00a8 2C4A     		ldr	r2, .L20
 218 00aa D36B     		ldr	r3, [r2, #60]
 219 00ac 2F49     		ldr	r1, .L20+16
 220 00ae 0B40     		ands	r3, r1
 221 00b0 D363     		str	r3, [r2, #60]
 222 00b2 0FE0     		b	.L2
 223              	.LVL19:
 224              	.L17:
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 225              		.loc 1 175 9 view .LVU57
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 226              		.loc 1 175 32 is_stmt 0 view .LVU58
 227 00b4 FFF7FEFF 		bl	HAL_GetTick
 228              	.LVL20:
 229 00b8 0700     		movs	r7, r0
 230              	.LVL21:
 231              	.L9:
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 232              		.loc 1 178 9 is_stmt 1 view .LVU59
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 233              		.loc 1 178 53 view .LVU60
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 234              		.loc 1 178 16 is_stmt 0 view .LVU61
 235 00ba 284B     		ldr	r3, .L20
 236 00bc DB6D     		ldr	r3, [r3, #92]
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 237              		.loc 1 178 53 view .LVU62
 238 00be 9B07     		lsls	r3, r3, #30
 239 00c0 E7D4     		bmi	.L8
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccZWbXVG.s 			page 9


 240              		.loc 1 180 11 is_stmt 1 view .LVU63
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 241              		.loc 1 180 27 is_stmt 0 view .LVU64
 242 00c2 FFF7FEFF 		bl	HAL_GetTick
 243              	.LVL22:
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 244              		.loc 1 180 30 view .LVU65
 245 00c6 C01B     		subs	r0, r0, r7
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 246              		.loc 1 180 11 view .LVU66
 247 00c8 294B     		ldr	r3, .L20+20
 248 00ca 9842     		cmp	r0, r3
 249 00cc F5D9     		bls	.L9
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 250              		.loc 1 182 17 view .LVU67
 251 00ce 0325     		movs	r5, #3
 252              	.LVL23:
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 253              		.loc 1 182 17 view .LVU68
 254 00d0 DFE7     		b	.L8
 255              	.LVL24:
 256              	.L14:
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 257              		.loc 1 182 17 view .LVU69
 258              	.LBE7:
 259              	.LBE8:
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 260              		.loc 1 119 21 view .LVU70
 261 00d2 0025     		movs	r5, #0
 262              	.LVL25:
 263              	.L2:
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 264              		.loc 1 213 3 is_stmt 1 view .LVU71
 265 00d4 2368     		ldr	r3, [r4]
 266 00d6 DB07     		lsls	r3, r3, #31
 267 00d8 06D5     		bpl	.L10
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 268              		.loc 1 216 5 view .LVU72
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 269              		.loc 1 219 5 view .LVU73
 270 00da 204A     		ldr	r2, .L20
 271 00dc 536D     		ldr	r3, [r2, #84]
 272 00de 0321     		movs	r1, #3
 273 00e0 8B43     		bics	r3, r1
 274 00e2 6168     		ldr	r1, [r4, #4]
 275 00e4 0B43     		orrs	r3, r1
 276 00e6 5365     		str	r3, [r2, #84]
 277              	.L10:
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccZWbXVG.s 			page 10


 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART3SEL)
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART3SEL */
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(LPUART1)
 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the LPUART1 clock source */
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* LPUART1 */
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(LPUART2)
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPUART2 clock source configuration ------------------*/
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the LPUART clock source */
 266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* LPUART2 */
 269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
ARM GAS  /tmp/ccZWbXVG.s 			page 11


 278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 278              		.loc 1 289 3 view .LVU74
 279 00e8 2368     		ldr	r3, [r4]
 280 00ea 9B06     		lsls	r3, r3, #26
 281 00ec 06D5     		bpl	.L11
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 282              		.loc 1 292 5 view .LVU75
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 283              		.loc 1 295 5 view .LVU76
 284 00ee 1B4A     		ldr	r2, .L20
 285 00f0 536D     		ldr	r3, [r2, #84]
 286 00f2 2049     		ldr	r1, .L20+24
 287 00f4 0B40     		ands	r3, r1
 288 00f6 A168     		ldr	r1, [r4, #8]
 289 00f8 0B43     		orrs	r3, r1
 290 00fa 5365     		str	r3, [r2, #84]
 291              	.L11:
 296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C2SEL)
 299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* (RCC_CCIPR_I2C2SEL */
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RNG)
 311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
ARM GAS  /tmp/ccZWbXVG.s 			page 12


 321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RNG */
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 292              		.loc 1 325 3 view .LVU77
 293 00fc 2368     		ldr	r3, [r4]
 294 00fe 5B04     		lsls	r3, r3, #17
 295 0100 0BD5     		bpl	.L12
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 296              		.loc 1 328 5 view .LVU78
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 297              		.loc 1 331 5 view .LVU79
 298 0102 164A     		ldr	r2, .L20
 299 0104 536D     		ldr	r3, [r2, #84]
 300 0106 9B00     		lsls	r3, r3, #2
 301 0108 9B08     		lsrs	r3, r3, #2
 302 010a 2169     		ldr	r1, [r4, #16]
 303 010c 0B43     		orrs	r3, r1
 304 010e 5365     		str	r3, [r2, #84]
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 305              		.loc 1 333 5 view .LVU80
 306 0110 8023     		movs	r3, #128
 307 0112 DB05     		lsls	r3, r3, #23
 308 0114 2269     		ldr	r2, [r4, #16]
 309 0116 9A42     		cmp	r2, r3
 310 0118 11D0     		beq	.L18
 311              	.L12:
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 338:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 339:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(CEC)
 341:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- CEC clock source configuration ---------------------*/
 342:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 345:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 346:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 348:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 350:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* CEC */
 351:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 353:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM1 clock source configuration ---------------------*/
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 356:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
ARM GAS  /tmp/ccZWbXVG.s 			page 13


 358:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM1 clock source */
 360:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 362:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 363:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 364:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 365:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 366:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 367:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 369:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 370:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 371:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM15 clock source configuration ---------------------*/
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 374:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 375:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 376:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM15 clock source */
 378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 379:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 380:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 381:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 382:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 383:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 384:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 385:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 386:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 387:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 388:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2S1 clock source configuration ---------------------*/
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 312              		.loc 1 389 3 view .LVU81
 313 011a 2368     		ldr	r3, [r4]
 314 011c 1B05     		lsls	r3, r3, #20
 315 011e 0BD5     		bpl	.L13
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 391:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 392:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));
 316              		.loc 1 392 5 view .LVU82
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 394:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2S1 clock source */
 395:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 317              		.loc 1 395 5 view .LVU83
 318 0120 0E4A     		ldr	r2, .L20
 319 0122 536D     		ldr	r3, [r2, #84]
 320 0124 1449     		ldr	r1, .L20+28
 321 0126 0B40     		ands	r3, r1
 322 0128 E168     		ldr	r1, [r4, #12]
 323 012a 0B43     		orrs	r3, r1
 324 012c 5365     		str	r3, [r2, #84]
 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 397:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 325              		.loc 1 397 5 view .LVU84
 326              		.loc 1 397 24 is_stmt 0 view .LVU85
 327 012e E268     		ldr	r2, [r4, #12]
 328              		.loc 1 397 5 view .LVU86
ARM GAS  /tmp/ccZWbXVG.s 			page 14


 329 0130 8023     		movs	r3, #128
 330 0132 DB01     		lsls	r3, r3, #7
 331 0134 9A42     		cmp	r2, r3
 332 0136 09D0     		beq	.L19
 333              	.L13:
 398:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 401:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 402:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 404:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_I2S2SEL)
 405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2S2 clock source configuration ---------------------*/
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 407:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 408:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 409:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 411:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2S2 clock source */
 412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 414:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 415:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 417:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR2_I2S2SEL */
 421:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
 423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ---------------------*/
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 425:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 426:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 427:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 429:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USB clock source */
 430:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 432:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 433:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 435:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 438:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */
 439:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
 441:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- FDCAN clock source configuration ---------------------*/
 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 444:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
 446:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 447:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the FDCAN clock source */
 448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 449:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccZWbXVG.s 			page 15


 450:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 451:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 452:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 453:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 456:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* FDCAN1 || FDCAN2 */
 457:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 458:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return status;
 334              		.loc 1 458 3 is_stmt 1 view .LVU87
 459:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 335              		.loc 1 459 1 is_stmt 0 view .LVU88
 336 0138 2800     		movs	r0, r5
 337 013a 03B0     		add	sp, sp, #12
 338              		@ sp needed
 339              	.LVL26:
 340              	.LVL27:
 341              		.loc 1 459 1 view .LVU89
 342 013c F0BD     		pop	{r4, r5, r6, r7, pc}
 343              	.LVL28:
 344              	.L18:
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 345              		.loc 1 336 7 is_stmt 1 view .LVU90
 346 013e 074A     		ldr	r2, .L20
 347 0140 D168     		ldr	r1, [r2, #12]
 348 0142 8023     		movs	r3, #128
 349 0144 5B02     		lsls	r3, r3, #9
 350 0146 0B43     		orrs	r3, r1
 351 0148 D360     		str	r3, [r2, #12]
 352 014a E6E7     		b	.L12
 353              	.L19:
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 354              		.loc 1 400 7 view .LVU91
 355 014c 034A     		ldr	r2, .L20
 356 014e D168     		ldr	r1, [r2, #12]
 357 0150 8023     		movs	r3, #128
 358 0152 5B02     		lsls	r3, r3, #9
 359 0154 0B43     		orrs	r3, r1
 360 0156 D360     		str	r3, [r2, #12]
 361 0158 EEE7     		b	.L13
 362              	.L21:
 363 015a C046     		.align	2
 364              	.L20:
 365 015c 00100240 		.word	1073876992
 366 0160 00700040 		.word	1073770496
 367 0164 FFFCFFFF 		.word	-769
 368 0168 FFFFFEFF 		.word	-65537
 369 016c FFFFFFEF 		.word	-268435457
 370 0170 88130000 		.word	5000
 371 0174 FFCFFFFF 		.word	-12289
 372 0178 FF3FFFFF 		.word	-49153
 373              		.cfi_endproc
 374              	.LFE417:
 376              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 377              		.align	1
 378              		.global	HAL_RCCEx_GetPeriphCLKConfig
 379              		.syntax unified
ARM GAS  /tmp/ccZWbXVG.s 			page 16


 380              		.code	16
 381              		.thumb_func
 382              		.fpu softvfp
 384              	HAL_RCCEx_GetPeriphCLKConfig:
 385              	.LVL29:
 386              	.LFB418:
 460:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 461:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 463:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 464:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 465:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         clocks: I2C1, I2S1, USART1, RTC, ADC,
 466:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         LPTIM1 (1), LPTIM2 (1), TIM1 (2), TIM15 (1)(2), USART2 (2), LPUART1 (1), CEC (1) and RN
 467:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (1) Peripheral is not available on all devices
 468:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (2) Peripheral clock selection is not available on all devices
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 471:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 472:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 387              		.loc 1 472 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              		@ link register save eliminated.
 473:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 474:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I
 392              		.loc 1 474 3 view .LVU93
 393              		.loc 1 474 39 is_stmt 0 view .LVU94
 394 0000 0D4B     		ldr	r3, .L23
 395 0002 0360     		str	r3, [r0]
 475:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_RTC ;
 476:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL) && defined(RCC_CCIPR_LPTIM2SEL)
 478:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM1;
 479:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL && RCC_CCIPR_LPTIM2SEL */
 480:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 481:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_RNG;
 482:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 483:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART1;
 485:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 486:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART2SEL)
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART2;
 488:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART2SEL */
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 490:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_CEC;
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 493:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM1;
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 495:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 496:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM15;
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 498:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART2;
 500:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 501:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART3SEL)
ARM GAS  /tmp/ccZWbXVG.s 			page 17


 502:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART3;
 503:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART3SEL */
 504:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C2SEL)
 505:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_I2C2;
 506:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C2SEL */
 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_I2S2SEL)
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_I2S2;
 509:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR2_I2S2SEL */
 510:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_USBSEL)
 511:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USB;
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR2_USBSEL */
 513:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_FDCANSEL)
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_FDCAN;
 515:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_FDCANSEL */
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 517:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 396              		.loc 1 517 3 is_stmt 1 view .LVU95
 397              		.loc 1 517 42 is_stmt 0 view .LVU96
 398 0004 0D4B     		ldr	r3, .L23+4
 399 0006 596D     		ldr	r1, [r3, #84]
 400 0008 0322     		movs	r2, #3
 401 000a 0A40     		ands	r2, r1
 402              		.loc 1 517 40 view .LVU97
 403 000c 4260     		str	r2, [r0, #4]
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 519:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 520:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 521:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 522:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART3SEL)
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 525:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART3SEL */
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 527:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 530:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART2SEL)
 531:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPUART2 clock source --------------------------------------------*/
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart2ClockSelection = __HAL_RCC_GET_LPUART2_SOURCE();
 533:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART2SEL */
 534:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 404              		.loc 1 535 3 is_stmt 1 view .LVU98
 405              		.loc 1 535 42 is_stmt 0 view .LVU99
 406 000e 5A6D     		ldr	r2, [r3, #84]
 407 0010 C021     		movs	r1, #192
 408 0012 8901     		lsls	r1, r1, #6
 409 0014 0A40     		ands	r2, r1
 410              		.loc 1 535 40 view .LVU100
 411 0016 8260     		str	r2, [r0, #8]
 536:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C2SEL)
 537:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2C2 clock source -----------------------------------------------*/
 538:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
 539:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C2SEL */
 540:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 541:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 542:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
ARM GAS  /tmp/ccZWbXVG.s 			page 18


 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 544:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 545:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 546:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 547:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 548:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 549:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM1 clock source ---------------------------------------------*/
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim1ClockSelection  = __HAL_RCC_GET_TIM1_SOURCE();
 551:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM15 clock source ---------------------------------------------*/
 554:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim15ClockSelection  = __HAL_RCC_GET_TIM15_SOURCE();
 555:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 556:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 557:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 412              		.loc 1 557 3 is_stmt 1 view .LVU101
 413              		.loc 1 557 42 is_stmt 0 view .LVU102
 414 0018 DA6D     		ldr	r2, [r3, #92]
 415 001a C021     		movs	r1, #192
 416 001c 8900     		lsls	r1, r1, #2
 417 001e 0A40     		ands	r2, r1
 418              		.loc 1 557 40 view .LVU103
 419 0020 4261     		str	r2, [r0, #20]
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 559:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection     = __HAL_RCC_GET_RNG_SOURCE();
 561:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the ADC clock source -----------------------------------------------*/
 563:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 420              		.loc 1 563 3 is_stmt 1 view .LVU104
 421              		.loc 1 563 42 is_stmt 0 view .LVU105
 422 0022 5A6D     		ldr	r2, [r3, #84]
 423 0024 920F     		lsrs	r2, r2, #30
 424 0026 9207     		lsls	r2, r2, #30
 425              		.loc 1 563 40 view .LVU106
 426 0028 0261     		str	r2, [r0, #16]
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 565:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the CEC clock source -----------------------------------------------*/
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection     = __HAL_RCC_GET_CEC_SOURCE();
 567:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_USBSEL)
 569:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USB clock source -----------------------------------------------*/
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection     = __HAL_RCC_GET_USB_SOURCE();
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR2_USBSEL */
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_FDCANSEL)
 573:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source -----------------------------------------------*/
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection     = __HAL_RCC_GET_FDCAN_SOURCE();
 575:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR2_FDCANSEL */
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2S1 clock source -----------------------------------------------*/
 577:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2s1ClockSelection    = __HAL_RCC_GET_I2S1_SOURCE();
 427              		.loc 1 577 3 is_stmt 1 view .LVU107
 428              		.loc 1 577 42 is_stmt 0 view .LVU108
 429 002a 5B6D     		ldr	r3, [r3, #84]
 430 002c C022     		movs	r2, #192
 431 002e 1202     		lsls	r2, r2, #8
 432 0030 1340     		ands	r3, r2
 433              		.loc 1 577 40 view .LVU109
ARM GAS  /tmp/ccZWbXVG.s 			page 19


 434 0032 C360     		str	r3, [r0, #12]
 578:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_I2S2SEL)
 579:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2S2 clock source -----------------------------------------------*/
 580:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2s2ClockSelection    = __HAL_RCC_GET_I2S2_SOURCE();
 581:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR2_I2S2SEL */
 582:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 435              		.loc 1 582 1 view .LVU110
 436              		@ sp needed
 437 0034 7047     		bx	lr
 438              	.L24:
 439 0036 C046     		.align	2
 440              	.L23:
 441 0038 21480200 		.word	149537
 442 003c 00100240 		.word	1073876992
 443              		.cfi_endproc
 444              	.LFE418:
 446              		.global	__aeabi_uidiv
 447              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 448              		.align	1
 449              		.global	HAL_RCCEx_GetPeriphCLKFreq
 450              		.syntax unified
 451              		.code	16
 452              		.thumb_func
 453              		.fpu softvfp
 455              	HAL_RCCEx_GetPeriphCLKFreq:
 456              	.LVL30:
 457              	.LFB419:
 583:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 584:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLL
 586:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 588:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
 590:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC     ADC peripheral clock
 591:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
 592:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2    I2C2 peripheral clock (1)
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1    I2S1 peripheral clock
 594:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2    I2S2 peripheral clock (1)
 595:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 596:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock (1)(2)
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock (1)
 598:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock    (1)
 599:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock  (1)(2)
 600:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock   (1)(2)
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock (1)
 602:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock (1)
 603:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock(1)
 604:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART2 LPUART2 peripheral clock(1)
 605:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock    (1)
 606:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_FDCAN    FDCAN peripheral clock (1)
 607:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB      USB peripheral clock   (1)
 608:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripheral not available on all devices
 609:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripheral Clock configuration not available on all devices
 610:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
 611:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 612:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
ARM GAS  /tmp/ccZWbXVG.s 			page 20


 613:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 458              		.loc 1 613 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		.loc 1 613 1 is_stmt 0 view .LVU112
 463 0000 10B5     		push	{r4, lr}
 464              	.LCFI2:
 465              		.cfi_def_cfa_offset 8
 466              		.cfi_offset 4, -8
 467              		.cfi_offset 14, -4
 468 0002 0400     		movs	r4, r0
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 469              		.loc 1 614 3 is_stmt 1 view .LVU113
 470              	.LVL31:
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 471              		.loc 1 615 3 view .LVU114
 616:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t pllvco;
 472              		.loc 1 616 3 view .LVU115
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t plln;
 473              		.loc 1 617 3 view .LVU116
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngclk;
 620:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngdiv;
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 622:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 623:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 474              		.loc 1 623 3 view .LVU117
 624:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 625:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_RTC)
 475              		.loc 1 625 3 view .LVU118
 476 0004 8023     		movs	r3, #128
 477 0006 9B02     		lsls	r3, r3, #10
 478 0008 9842     		cmp	r0, r3
 479 000a 3CD0     		beq	.L57
 626:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 627:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Get the current RTC source */
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 629:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 630:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSE is ready and if RTC clock selection is LSE */
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 632:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSE_VALUE;
 634:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSI is ready and if RTC clock selection is LSI */
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 637:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSI_VALUE;
 639:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 640:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 643:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32U;
 644:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 645:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Clock not enabled for RTC*/
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 647:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccZWbXVG.s 			page 21


 648:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
 649:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 651:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   else
 652:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
 654:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 655:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
 656:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 480              		.loc 1 656 5 view .LVU119
 481              		.loc 1 656 9 is_stmt 0 view .LVU120
 482 000c 824B     		ldr	r3, .L69
 483 000e DA68     		ldr	r2, [r3, #12]
 484 0010 0323     		movs	r3, #3
 485 0012 1340     		ands	r3, r2
 486              		.loc 1 656 5 view .LVU121
 487 0014 022B     		cmp	r3, #2
 488 0016 5DD0     		beq	.L48
 657:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSI_VALUE;
 659:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 489              		.loc 1 660 10 is_stmt 1 view .LVU122
 490              		.loc 1 660 14 is_stmt 0 view .LVU123
 491 0018 7F4B     		ldr	r3, .L69
 492 001a DA68     		ldr	r2, [r3, #12]
 493 001c 0323     		movs	r3, #3
 494 001e 1340     		ands	r3, r2
 495              		.loc 1 660 10 view .LVU124
 496 0020 032B     		cmp	r3, #3
 497 0022 55D0     		beq	.L58
 661:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSE_VALUE;
 663:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else /* No source */
 665:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = 0U;
 498              		.loc 1 666 14 view .LVU125
 499 0024 0020     		movs	r0, #0
 500              	.LVL32:
 501              	.L30:
 667:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 669:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* f(PLL Source) / PLLM */
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 502              		.loc 1 670 5 is_stmt 1 view .LVU126
 503              		.loc 1 670 26 is_stmt 0 view .LVU127
 504 0026 7C4B     		ldr	r3, .L69
 505 0028 DB68     		ldr	r3, [r3, #12]
 506              		.loc 1 670 67 view .LVU128
 507 002a 1B09     		lsrs	r3, r3, #4
 508 002c 0721     		movs	r1, #7
 509 002e 1940     		ands	r1, r3
 510              		.loc 1 670 92 view .LVU129
 511 0030 0131     		adds	r1, r1, #1
 512              		.loc 1 670 12 view .LVU130
 513 0032 FFF7FEFF 		bl	__aeabi_uidiv
ARM GAS  /tmp/ccZWbXVG.s 			page 22


 514              	.LVL33:
 515              		.loc 1 670 12 view .LVU131
 516 0036 0200     		movs	r2, r0
 517              	.LVL34:
 671:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     switch (PeriphClk)
 518              		.loc 1 672 5 is_stmt 1 view .LVU132
 519 0038 8023     		movs	r3, #128
 520 003a 1B01     		lsls	r3, r3, #4
 521 003c 9C42     		cmp	r4, r3
 522 003e 00D1     		bne	.LCB506
 523 0040 A2E0     		b	.L31	@long jump
 524              	.LCB506:
 525 0042 4BD8     		bhi	.L32
 526 0044 012C     		cmp	r4, #1
 527 0046 60D0     		beq	.L33
 528 0048 202C     		cmp	r4, #32
 529 004a 45D1     		bne	.L59
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 675:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_RNG:
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 677:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGSEL);
 678:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_RNGCLKSOURCE_HSI_DIV8)  /* HSI_DIV8 ? */
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HSI_VALUE / 8U;
 681:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 682:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_PLL) /* PLL ? */
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 684:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 685:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 686:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
 687:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 688:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_SYSCLK) /* SYSCLK ? */
 689:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HAL_RCC_GetSysClockFreq();
 691:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 693:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = 0U;
 695:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 697:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         frequency = (rngclk / rngdiv);
 699:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 701:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART1:
 703:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
 705:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 706:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 709:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 711:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccZWbXVG.s 			page 23


 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 713:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 720:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 721:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART1 */
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 725:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 727:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 729:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART2:
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
 731:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 733:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 735:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 736:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 738:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 739:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 741:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 742:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 743:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 744:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 745:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE
 746:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 747:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 748:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART2 */
 750:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 752:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 754:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 756:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART3SEL)
 758:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART3:
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART3 source */
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART3_SOURCE();
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 762:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 764:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 766:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 767:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 768:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
ARM GAS  /tmp/ccZWbXVG.s 			page 24


 769:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 770:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 771:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 773:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 774:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE
 775:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 776:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART3 */
 779:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 781:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 783:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART3SEL */
 785:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 786:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 787:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_CEC:
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current CEC source */
 789:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_CEC_SOURCE();
 790:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 791:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 793:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE / 488U);
 794:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 795:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 796:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 797:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 798:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 799:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for CEC */
 800:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 801:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 802:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 803:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 804:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 805:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 806:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 808:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPUART1:
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
 810:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 812:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 813:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 816:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 817:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 818:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 819:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 820:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 821:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 822:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 823:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 824:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LS
 825:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccZWbXVG.s 			page 25


 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 827:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 828:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPUART1 */
 829:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 830:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 831:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 835:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART2SEL)
 837:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPUART2:
 838:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPUART2 source */
 839:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART2_SOURCE();
 840:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 841:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPUART2CLKSOURCE_PCLK1)
 842:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 843:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 844:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 845:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_LPUART2CLKSOURCE_SYSCLK)
 846:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 847:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 848:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 849:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART2CLKSOURCE_HSI))
 850:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 851:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 852:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 853:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART2CLKSOURCE_LS
 854:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 855:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 856:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPUART2 */
 858:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 861:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 862:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 863:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART2SEL */
 864:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 865:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_ADC:
 866:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
 868:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 869:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 870:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 872:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 873:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 874:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 876:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 877:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 878:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 880:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 881:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
ARM GAS  /tmp/ccZWbXVG.s 			page 26


 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 884:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 885:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 886:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for ADC */
 887:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 888:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 889:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 891:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2C1:
 530              		.loc 1 893 7 view .LVU133
 894:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
 895:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 531              		.loc 1 895 9 view .LVU134
 532              		.loc 1 895 18 is_stmt 0 view .LVU135
 533 004c 724B     		ldr	r3, .L69
 534 004e 5A6D     		ldr	r2, [r3, #84]
 535              		.loc 1 895 16 view .LVU136
 536 0050 C023     		movs	r3, #192
 537 0052 9B01     		lsls	r3, r3, #6
 538 0054 1100     		movs	r1, r2
 539 0056 1940     		ands	r1, r3
 540              	.LVL35:
 896:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 897:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 541              		.loc 1 897 9 is_stmt 1 view .LVU137
 542 0058 1A42     		tst	r2, r3
 543 005a 00D1     		bne	.LCB524
 544 005c 8EE0     		b	.L60	@long jump
 545              	.LCB524:
 898:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 900:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 901:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 546              		.loc 1 901 14 view .LVU138
 547 005e 8023     		movs	r3, #128
 548 0060 5B01     		lsls	r3, r3, #5
 549 0062 9942     		cmp	r1, r3
 550 0064 00D1     		bne	.LCB529
 551 0066 8CE0     		b	.L61	@long jump
 552              	.LCB529:
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 553              		.loc 1 905 14 view .LVU139
 554              		.loc 1 905 19 is_stmt 0 view .LVU140
 555 0068 6B4B     		ldr	r3, .L69
 556 006a 1A68     		ldr	r2, [r3]
 557 006c 8023     		movs	r3, #128
 558 006e DB00     		lsls	r3, r3, #3
 559 0070 1000     		movs	r0, r2
 560              	.LVL36:
 561              		.loc 1 905 19 view .LVU141
 562 0072 1840     		ands	r0, r3
 563              		.loc 1 905 59 view .LVU142
ARM GAS  /tmp/ccZWbXVG.s 			page 27


 564 0074 1A42     		tst	r2, r3
 565 0076 47D0     		beq	.L25
 566              		.loc 1 905 59 discriminator 1 view .LVU143
 567 0078 8023     		movs	r3, #128
 568 007a 9B01     		lsls	r3, r3, #6
 569 007c 9942     		cmp	r1, r3
 570 007e 00D1     		bne	.LCB543
 571 0080 C3E0     		b	.L54	@long jump
 572              	.LCB543:
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 573              		.loc 1 614 12 view .LVU144
 574 0082 0020     		movs	r0, #0
 575 0084 40E0     		b	.L25
 576              	.LVL37:
 577              	.L57:
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 578              		.loc 1 628 5 is_stmt 1 view .LVU145
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 579              		.loc 1 628 14 is_stmt 0 view .LVU146
 580 0086 644A     		ldr	r2, .L69
 581 0088 D36D     		ldr	r3, [r2, #92]
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 582              		.loc 1 628 12 view .LVU147
 583 008a C021     		movs	r1, #192
 584 008c 8900     		lsls	r1, r1, #2
 585 008e 0B40     		ands	r3, r1
 586              	.LVL38:
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 587              		.loc 1 631 5 is_stmt 1 view .LVU148
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 588              		.loc 1 631 10 is_stmt 0 view .LVU149
 589 0090 D26D     		ldr	r2, [r2, #92]
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 590              		.loc 1 631 54 view .LVU150
 591 0092 9207     		lsls	r2, r2, #30
 592 0094 04D5     		bpl	.L27
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 593              		.loc 1 631 54 discriminator 1 view .LVU151
 594 0096 8022     		movs	r2, #128
 595 0098 5200     		lsls	r2, r2, #1
 596 009a 9342     		cmp	r3, r2
 597 009c 00D1     		bne	.LCB568
 598 009e A5E0     		b	.L45	@long jump
 599              	.LCB568:
 600              	.L27:
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 601              		.loc 1 636 10 is_stmt 1 view .LVU152
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 602              		.loc 1 636 15 is_stmt 0 view .LVU153
 603 00a0 5D4A     		ldr	r2, .L69
 604 00a2 126E     		ldr	r2, [r2, #96]
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 605              		.loc 1 636 57 view .LVU154
 606 00a4 9207     		lsls	r2, r2, #30
 607 00a6 04D5     		bpl	.L29
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 608              		.loc 1 636 57 discriminator 1 view .LVU155
ARM GAS  /tmp/ccZWbXVG.s 			page 28


 609 00a8 8022     		movs	r2, #128
 610 00aa 9200     		lsls	r2, r2, #2
 611 00ac 9342     		cmp	r3, r2
 612 00ae 00D1     		bne	.LCB580
 613 00b0 9FE0     		b	.L46	@long jump
 614              	.LCB580:
 615              	.L29:
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 616              		.loc 1 641 10 is_stmt 1 view .LVU156
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 617              		.loc 1 641 15 is_stmt 0 view .LVU157
 618 00b2 594A     		ldr	r2, .L69
 619 00b4 1168     		ldr	r1, [r2]
 620 00b6 8022     		movs	r2, #128
 621 00b8 9202     		lsls	r2, r2, #10
 622 00ba 0800     		movs	r0, r1
 623              	.LVL39:
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 624              		.loc 1 641 15 view .LVU158
 625 00bc 1040     		ands	r0, r2
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 626              		.loc 1 641 55 view .LVU159
 627 00be 1142     		tst	r1, r2
 628 00c0 22D0     		beq	.L25
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 629              		.loc 1 641 55 discriminator 1 view .LVU160
 630 00c2 C022     		movs	r2, #192
 631 00c4 9200     		lsls	r2, r2, #2
 632 00c6 9342     		cmp	r3, r2
 633 00c8 00D1     		bne	.LCB595
 634 00ca 95E0     		b	.L47	@long jump
 635              	.LCB595:
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 636              		.loc 1 614 12 view .LVU161
 637 00cc 0020     		movs	r0, #0
 638 00ce 1BE0     		b	.L25
 639              	.LVL40:
 640              	.L58:
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 641              		.loc 1 662 14 view .LVU162
 642 00d0 5248     		ldr	r0, .L69+4
 643              	.LVL41:
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 644              		.loc 1 662 14 view .LVU163
 645 00d2 A8E7     		b	.L30
 646              	.LVL42:
 647              	.L48:
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 648              		.loc 1 658 14 view .LVU164
 649 00d4 5248     		ldr	r0, .L69+8
 650              	.LVL43:
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 651              		.loc 1 658 14 view .LVU165
 652 00d6 A6E7     		b	.L30
 653              	.LVL44:
 654              	.L59:
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccZWbXVG.s 			page 29


 655              		.loc 1 672 5 view .LVU166
 656 00d8 0020     		movs	r0, #0
 657              	.LVL45:
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 658              		.loc 1 672 5 view .LVU167
 659 00da 15E0     		b	.L25
 660              	.LVL46:
 661              	.L32:
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 662              		.loc 1 672 5 view .LVU168
 663 00dc 8023     		movs	r3, #128
 664 00de DB01     		lsls	r3, r3, #7
 665 00e0 9C42     		cmp	r4, r3
 666 00e2 10D1     		bne	.L62
 865:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 667              		.loc 1 865 7 is_stmt 1 view .LVU169
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 668              		.loc 1 867 9 view .LVU170
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 669              		.loc 1 867 18 is_stmt 0 view .LVU171
 670 00e4 4C4B     		ldr	r3, .L69
 671 00e6 5B6D     		ldr	r3, [r3, #84]
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 672              		.loc 1 867 16 view .LVU172
 673 00e8 9B0F     		lsrs	r3, r3, #30
 674 00ea 9907     		lsls	r1, r3, #30
 675              	.LVL47:
 869:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 676              		.loc 1 869 9 is_stmt 1 view .LVU173
 677 00ec 002B     		cmp	r3, #0
 678 00ee 2CD0     		beq	.L63
 873:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 679              		.loc 1 873 14 view .LVU174
 680 00f0 8023     		movs	r3, #128
 681 00f2 1B06     		lsls	r3, r3, #24
 682 00f4 9942     		cmp	r1, r3
 683 00f6 00D1     		bne	.LCB642
 684 00f8 85E0     		b	.L52	@long jump
 685              	.LCB642:
 877:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 686              		.loc 1 877 14 view .LVU175
 687 00fa 8023     		movs	r3, #128
 688 00fc DB05     		lsls	r3, r3, #23
 689 00fe 9942     		cmp	r1, r3
 690 0100 26D0     		beq	.L64
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 691              		.loc 1 614 12 is_stmt 0 view .LVU176
 692 0102 0020     		movs	r0, #0
 693              	.LVL48:
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 694              		.loc 1 614 12 view .LVU177
 695 0104 00E0     		b	.L25
 696              	.LVL49:
 697              	.L62:
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 698              		.loc 1 672 5 view .LVU178
 699 0106 0020     		movs	r0, #0
ARM GAS  /tmp/ccZWbXVG.s 			page 30


 700              	.LVL50:
 701              	.L25:
 906:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 907:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 908:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 909:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2C1 */
 910:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 913:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 914:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 915:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_I2C2SEL)
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2C2:
 918:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2C2 source */
 919:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 920:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 921:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 922:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 923:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 925:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 926:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 927:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 929:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 930:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 932:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 933:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2C2 */
 934:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 935:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 936:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 937:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_I2C2SEL */
 940:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 941:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2S1:
 942:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2S1 source */
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 945:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 948:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 952:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 953:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 954:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 955:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 957:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 959:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
ARM GAS  /tmp/ccZWbXVG.s 			page 31


 961:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 962:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 963:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 964:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* External clock used.*/
 965:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 966:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 967:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2S1 */
 968:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 969:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 970:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 971:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 972:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 973:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 974:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_I2S2SEL)
 975:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2S2:
 976:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2S2 source */
 977:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2S2_SOURCE();
 978:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 979:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2S2CLKSOURCE_PLL)
 980:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 981:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 982:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 983:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 984:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 985:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 986:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 987:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 988:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S2CLKSOURCE_SYSCLK)
 989:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 990:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 991:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 992:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S2CLKSOURCE_HSI))
 993:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 994:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 995:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 996:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S2CLKSOURCE_EXT)
 997:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 998:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* External clock used.*/
 999:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = EXTERNAL_I2S2_CLOCK_VALUE;
1000:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1001:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2S2 */
1002:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
1003:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1004:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
1005:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1006:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1007:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR2_I2S2SEL */
1008:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1009:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
1010:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM1:
1011:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
1012:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1013:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1014:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
1015:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1016:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1017:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccZWbXVG.s 			page 32


1018:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
1019:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1020:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
1021:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1022:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
1023:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1024:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
1025:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1026:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE
1027:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1028:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
1029:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1030:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM1 */
1031:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
1032:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1033:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
1034:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1035:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1036:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
1037:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1038:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
1039:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM2:
1040:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
1041:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1042:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1043:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
1044:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1045:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1046:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1047:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
1048:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1049:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
1050:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1051:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
1052:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1053:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
1054:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1055:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE
1056:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1057:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
1058:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1059:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM2 */
1060:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
1061:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1062:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
1063:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1064:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1065:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
1066:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1067:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
1068:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM1:
1069:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1070:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
1071:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1072:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
1073:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1074:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
ARM GAS  /tmp/ccZWbXVG.s 			page 33


1075:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
1076:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1077:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1078:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
1079:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
1080:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1081:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
1082:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1083:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1084:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1085:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
1086:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1087:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
1088:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1089:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1090:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
1091:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1092:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
1093:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM15:
1094:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1095:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
1096:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1097:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
1098:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1099:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
1100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
1101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
1104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
1105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
1107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
1111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
1113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
1116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_USBSEL)
1118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USB:
1119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_USBSEL);
1121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USBCLKSOURCE_PLL) /* PLL ? */
1123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
1125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
1126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
1129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
1130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
ARM GAS  /tmp/ccZWbXVG.s 			page 34


1132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USBCLKSOURCE_HSI48) /* HSI48 ? */
1133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
1135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
1136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
1138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
1140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USBCLKSOURCE_HSE)
1141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBCLKSOURCE_HSE))
1143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
1144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
1146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
1148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
1150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR2_USBSEL */
1153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_FDCANSEL)
1155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_FDCAN:
1156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR2, RCC_CCIPR2_FDCANSEL);
1158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_FDCANCLKSOURCE_PLL) /* PLL ? */
1160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
1162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
1163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
1164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
1166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
1167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_FDCANCLKSOURCE_PCLK1) /* PCLK1 ? */
1169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
1173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSE_VALUE;
1175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
1177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
1178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
1179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
1180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR2_FDCANSEL */
1182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       default:
1184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
1185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
1186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return (frequency);
ARM GAS  /tmp/ccZWbXVG.s 			page 35


1189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 702              		.loc 1 1189 1 view .LVU179
 703              		@ sp needed
 704              	.LVL51:
 705              		.loc 1 1189 1 view .LVU180
 706 0108 10BD     		pop	{r4, pc}
 707              	.LVL52:
 708              	.L33:
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
 709              		.loc 1 702 7 is_stmt 1 view .LVU181
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 710              		.loc 1 704 9 view .LVU182
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 711              		.loc 1 704 18 is_stmt 0 view .LVU183
 712 010a 434B     		ldr	r3, .L69
 713 010c 5B6D     		ldr	r3, [r3, #84]
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 714              		.loc 1 704 16 view .LVU184
 715 010e 0322     		movs	r2, #3
 716 0110 1100     		movs	r1, r2
 717 0112 1940     		ands	r1, r3
 718              	.LVL53:
 706:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 719              		.loc 1 706 9 is_stmt 1 view .LVU185
 720 0114 1A42     		tst	r2, r3
 721 0116 12D0     		beq	.L65
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 722              		.loc 1 710 14 view .LVU186
 723 0118 0129     		cmp	r1, #1
 724 011a 13D0     		beq	.L66
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 725              		.loc 1 714 14 view .LVU187
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 726              		.loc 1 714 19 is_stmt 0 view .LVU188
 727 011c 3E4B     		ldr	r3, .L69
 728 011e 1B68     		ldr	r3, [r3]
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 729              		.loc 1 714 59 view .LVU189
 730 0120 5B05     		lsls	r3, r3, #21
 731 0122 01D5     		bpl	.L38
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 732              		.loc 1 714 59 discriminator 1 view .LVU190
 733 0124 0229     		cmp	r1, #2
 734 0126 69D0     		beq	.L50
 735              	.L38:
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 736              		.loc 1 718 14 is_stmt 1 view .LVU191
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 737              		.loc 1 718 19 is_stmt 0 view .LVU192
 738 0128 3B4B     		ldr	r3, .L69
 739 012a DB6D     		ldr	r3, [r3, #92]
 740 012c 0222     		movs	r2, #2
 741 012e 1000     		movs	r0, r2
 742              	.LVL54:
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 743              		.loc 1 718 19 view .LVU193
 744 0130 1840     		ands	r0, r3
ARM GAS  /tmp/ccZWbXVG.s 			page 36


 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 745              		.loc 1 718 63 view .LVU194
 746 0132 1A42     		tst	r2, r3
 747 0134 E8D0     		beq	.L25
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 748              		.loc 1 718 63 discriminator 1 view .LVU195
 749 0136 0329     		cmp	r1, #3
 750 0138 62D0     		beq	.L51
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 751              		.loc 1 614 12 view .LVU196
 752 013a 0020     		movs	r0, #0
 753 013c E4E7     		b	.L25
 754              	.LVL55:
 755              	.L65:
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 756              		.loc 1 708 11 is_stmt 1 view .LVU197
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 757              		.loc 1 708 43 is_stmt 0 view .LVU198
 758 013e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 759              	.LVL56:
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 760              		.loc 1 708 43 view .LVU199
 761 0142 E1E7     		b	.L25
 762              	.LVL57:
 763              	.L66:
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 764              		.loc 1 712 11 is_stmt 1 view .LVU200
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 765              		.loc 1 712 46 is_stmt 0 view .LVU201
 766 0144 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 767              	.LVL58:
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 768              		.loc 1 712 46 view .LVU202
 769 0148 DEE7     		b	.L25
 770              	.LVL59:
 771              	.L63:
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 772              		.loc 1 871 11 is_stmt 1 view .LVU203
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 773              		.loc 1 871 46 is_stmt 0 view .LVU204
 774 014a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 775              	.LVL60:
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 776              		.loc 1 871 46 view .LVU205
 777 014e DBE7     		b	.L25
 778              	.LVL61:
 779              	.L64:
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 780              		.loc 1 879 11 is_stmt 1 view .LVU206
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 781              		.loc 1 879 15 is_stmt 0 view .LVU207
 782 0150 314B     		ldr	r3, .L69
 783 0152 D968     		ldr	r1, [r3, #12]
 784              	.LVL62:
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 785              		.loc 1 879 15 view .LVU208
 786 0154 8023     		movs	r3, #128
ARM GAS  /tmp/ccZWbXVG.s 			page 37


 787 0156 5B02     		lsls	r3, r3, #9
 788 0158 0800     		movs	r0, r1
 789              	.LVL63:
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 790              		.loc 1 879 15 view .LVU209
 791 015a 1840     		ands	r0, r3
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 792              		.loc 1 879 11 view .LVU210
 793 015c 1942     		tst	r1, r3
 794 015e D3D0     		beq	.L25
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 795              		.loc 1 882 13 is_stmt 1 view .LVU211
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 796              		.loc 1 882 20 is_stmt 0 view .LVU212
 797 0160 2D49     		ldr	r1, .L69
 798 0162 CB68     		ldr	r3, [r1, #12]
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 799              		.loc 1 882 61 view .LVU213
 800 0164 1B0A     		lsrs	r3, r3, #8
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 801              		.loc 1 882 18 view .LVU214
 802 0166 7F20     		movs	r0, #127
 803 0168 1840     		ands	r0, r3
 804              	.LVL64:
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 805              		.loc 1 883 13 is_stmt 1 view .LVU215
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 806              		.loc 1 883 33 is_stmt 0 view .LVU216
 807 016a 5043     		muls	r0, r2
 808              	.LVL65:
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 809              		.loc 1 883 45 view .LVU217
 810 016c CB68     		ldr	r3, [r1, #12]
 811              	.LVL66:
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 812              		.loc 1 883 86 view .LVU218
 813 016e 5B0C     		lsrs	r3, r3, #17
 814 0170 1F21     		movs	r1, #31
 815 0172 1940     		ands	r1, r3
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 816              		.loc 1 883 111 view .LVU219
 817 0174 0131     		adds	r1, r1, #1
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 818              		.loc 1 883 23 view .LVU220
 819 0176 FFF7FEFF 		bl	__aeabi_uidiv
 820              	.LVL67:
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 821              		.loc 1 883 23 view .LVU221
 822 017a C5E7     		b	.L25
 823              	.LVL68:
 824              	.L60:
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 825              		.loc 1 899 11 is_stmt 1 view .LVU222
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 826              		.loc 1 899 43 is_stmt 0 view .LVU223
 827 017c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 828              	.LVL69:
ARM GAS  /tmp/ccZWbXVG.s 			page 38


 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 829              		.loc 1 899 43 view .LVU224
 830 0180 C2E7     		b	.L25
 831              	.LVL70:
 832              	.L61:
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 833              		.loc 1 903 11 is_stmt 1 view .LVU225
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 834              		.loc 1 903 46 is_stmt 0 view .LVU226
 835 0182 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 836              	.LVL71:
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 837              		.loc 1 903 46 view .LVU227
 838 0186 BFE7     		b	.L25
 839              	.LVL72:
 840              	.L31:
 941:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2S1 source */
 841              		.loc 1 941 7 is_stmt 1 view .LVU228
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 842              		.loc 1 943 9 view .LVU229
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 843              		.loc 1 943 18 is_stmt 0 view .LVU230
 844 0188 234B     		ldr	r3, .L69
 845 018a 5B6D     		ldr	r3, [r3, #84]
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 846              		.loc 1 943 16 view .LVU231
 847 018c C021     		movs	r1, #192
 848 018e 0902     		lsls	r1, r1, #8
 849 0190 0B40     		ands	r3, r1
 850              	.LVL73:
 945:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 851              		.loc 1 945 9 is_stmt 1 view .LVU232
 852 0192 8021     		movs	r1, #128
 853 0194 C901     		lsls	r1, r1, #7
 854 0196 8B42     		cmp	r3, r1
 855 0198 0FD0     		beq	.L67
 954:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 856              		.loc 1 954 14 view .LVU233
 857 019a 002B     		cmp	r3, #0
 858 019c 23D0     		beq	.L68
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 859              		.loc 1 958 14 view .LVU234
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 860              		.loc 1 958 19 is_stmt 0 view .LVU235
 861 019e 1E4A     		ldr	r2, .L69
 862 01a0 1268     		ldr	r2, [r2]
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 863              		.loc 1 958 59 view .LVU236
 864 01a2 5205     		lsls	r2, r2, #21
 865 01a4 03D5     		bpl	.L44
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 866              		.loc 1 958 59 discriminator 1 view .LVU237
 867 01a6 8022     		movs	r2, #128
 868 01a8 1202     		lsls	r2, r2, #8
 869 01aa 9342     		cmp	r3, r2
 870 01ac 2FD0     		beq	.L55
 871              	.L44:
ARM GAS  /tmp/ccZWbXVG.s 			page 39


 962:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 872              		.loc 1 962 14 is_stmt 1 view .LVU238
 873 01ae C022     		movs	r2, #192
 874 01b0 1202     		lsls	r2, r2, #8
 875 01b2 9342     		cmp	r3, r2
 876 01b4 2DD0     		beq	.L56
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 877              		.loc 1 614 12 is_stmt 0 view .LVU239
 878 01b6 0020     		movs	r0, #0
 879              	.LVL74:
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 880              		.loc 1 614 12 view .LVU240
 881 01b8 A6E7     		b	.L25
 882              	.LVL75:
 883              	.L67:
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 884              		.loc 1 947 11 is_stmt 1 view .LVU241
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 885              		.loc 1 947 15 is_stmt 0 view .LVU242
 886 01ba 174B     		ldr	r3, .L69
 887              	.LVL76:
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 888              		.loc 1 947 15 view .LVU243
 889 01bc D968     		ldr	r1, [r3, #12]
 890 01be 8023     		movs	r3, #128
 891 01c0 5B02     		lsls	r3, r3, #9
 892 01c2 0800     		movs	r0, r1
 893              	.LVL77:
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 894              		.loc 1 947 15 view .LVU244
 895 01c4 1840     		ands	r0, r3
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 896              		.loc 1 947 11 view .LVU245
 897 01c6 1942     		tst	r1, r3
 898 01c8 9ED0     		beq	.L25
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 899              		.loc 1 950 13 is_stmt 1 view .LVU246
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 900              		.loc 1 950 20 is_stmt 0 view .LVU247
 901 01ca 1349     		ldr	r1, .L69
 902 01cc CB68     		ldr	r3, [r1, #12]
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 903              		.loc 1 950 61 view .LVU248
 904 01ce 1B0A     		lsrs	r3, r3, #8
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 905              		.loc 1 950 18 view .LVU249
 906 01d0 7F20     		movs	r0, #127
 907 01d2 1840     		ands	r0, r3
 908              	.LVL78:
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 909              		.loc 1 951 13 is_stmt 1 view .LVU250
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 910              		.loc 1 951 33 is_stmt 0 view .LVU251
 911 01d4 5043     		muls	r0, r2
 912              	.LVL79:
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 913              		.loc 1 951 45 view .LVU252
ARM GAS  /tmp/ccZWbXVG.s 			page 40


 914 01d6 CB68     		ldr	r3, [r1, #12]
 915              	.LVL80:
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 916              		.loc 1 951 86 view .LVU253
 917 01d8 5B0C     		lsrs	r3, r3, #17
 918 01da 1F21     		movs	r1, #31
 919 01dc 1940     		ands	r1, r3
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 920              		.loc 1 951 111 view .LVU254
 921 01de 0131     		adds	r1, r1, #1
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 922              		.loc 1 951 23 view .LVU255
 923 01e0 FFF7FEFF 		bl	__aeabi_uidiv
 924              	.LVL81:
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 925              		.loc 1 951 23 view .LVU256
 926 01e4 90E7     		b	.L25
 927              	.LVL82:
 928              	.L68:
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 929              		.loc 1 956 11 is_stmt 1 view .LVU257
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 930              		.loc 1 956 46 is_stmt 0 view .LVU258
 931 01e6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 932              	.LVL83:
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 933              		.loc 1 956 46 view .LVU259
 934 01ea 8DE7     		b	.L25
 935              	.LVL84:
 936              	.L45:
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 937              		.loc 1 633 17 view .LVU260
 938 01ec 8020     		movs	r0, #128
 939              	.LVL85:
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 940              		.loc 1 633 17 view .LVU261
 941 01ee 0002     		lsls	r0, r0, #8
 942 01f0 8AE7     		b	.L25
 943              	.LVL86:
 944              	.L46:
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 945              		.loc 1 638 17 view .LVU262
 946 01f2 FA20     		movs	r0, #250
 947              	.LVL87:
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 948              		.loc 1 638 17 view .LVU263
 949 01f4 C001     		lsls	r0, r0, #7
 950 01f6 87E7     		b	.L25
 951              	.L47:
 643:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 952              		.loc 1 643 17 view .LVU264
 953 01f8 0A48     		ldr	r0, .L69+12
 954 01fa 85E7     		b	.L25
 955              	.LVL88:
 956              	.L50:
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 957              		.loc 1 716 21 view .LVU265
ARM GAS  /tmp/ccZWbXVG.s 			page 41


 958 01fc 0848     		ldr	r0, .L69+8
 959              	.LVL89:
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 960              		.loc 1 716 21 view .LVU266
 961 01fe 83E7     		b	.L25
 962              	.L51:
 720:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 963              		.loc 1 720 21 view .LVU267
 964 0200 8020     		movs	r0, #128
 965 0202 0002     		lsls	r0, r0, #8
 966 0204 80E7     		b	.L25
 967              	.LVL90:
 968              	.L52:
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 969              		.loc 1 875 21 view .LVU268
 970 0206 0648     		ldr	r0, .L69+8
 971              	.LVL91:
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 972              		.loc 1 875 21 view .LVU269
 973 0208 7EE7     		b	.L25
 974              	.LVL92:
 975              	.L54:
 907:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 976              		.loc 1 907 21 view .LVU270
 977 020a 0548     		ldr	r0, .L69+8
 978 020c 7CE7     		b	.L25
 979              	.LVL93:
 980              	.L55:
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 981              		.loc 1 960 21 view .LVU271
 982 020e 0448     		ldr	r0, .L69+8
 983              	.LVL94:
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 984              		.loc 1 960 21 view .LVU272
 985 0210 7AE7     		b	.L25
 986              	.LVL95:
 987              	.L56:
 965:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 988              		.loc 1 965 21 view .LVU273
 989 0212 0548     		ldr	r0, .L69+16
 990              	.LVL96:
1188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 991              		.loc 1 1188 3 is_stmt 1 view .LVU274
1188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 992              		.loc 1 1188 20 is_stmt 0 view .LVU275
 993 0214 78E7     		b	.L25
 994              	.L70:
 995 0216 C046     		.align	2
 996              	.L69:
 997 0218 00100240 		.word	1073876992
 998 021c 00127A00 		.word	8000000
 999 0220 0024F400 		.word	16000000
 1000 0224 90D00300 		.word	250000
 1001 0228 0080BB00 		.word	12288000
 1002              		.cfi_endproc
 1003              	.LFE419:
 1005              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
ARM GAS  /tmp/ccZWbXVG.s 			page 42


 1006              		.align	1
 1007              		.global	HAL_RCCEx_EnableLSCO
 1008              		.syntax unified
 1009              		.code	16
 1010              		.thumb_func
 1011              		.fpu softvfp
 1013              	HAL_RCCEx_EnableLSCO:
 1014              	.LVL97:
 1015              	.LFB420:
1190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
1192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
1193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
1194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
1196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *  @brief  Extended Clock management functions
1197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
1198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
1199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
1200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
1201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
1202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
1203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
1204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     activation or deactivation of LSE CSS, Low speed clock output and
1205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     clock after wake-up from STOP mode.
1206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
1207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
1208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
1209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
1211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
1212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
1213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
1214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
1215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
1216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
1217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
1218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
1219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1016              		.loc 1 1219 1 is_stmt 1 view -0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 32
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		.loc 1 1219 1 is_stmt 0 view .LVU277
 1021 0000 30B5     		push	{r4, r5, lr}
 1022              	.LCFI3:
 1023              		.cfi_def_cfa_offset 12
 1024              		.cfi_offset 4, -12
 1025              		.cfi_offset 5, -8
 1026              		.cfi_offset 14, -4
 1027 0002 89B0     		sub	sp, sp, #36
 1028              	.LCFI4:
 1029              		.cfi_def_cfa_offset 48
 1030 0004 0500     		movs	r5, r0
1220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1031              		.loc 1 1220 3 is_stmt 1 view .LVU278
1221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
ARM GAS  /tmp/ccZWbXVG.s 			page 43


 1032              		.loc 1 1221 3 view .LVU279
 1033              	.LVL98:
1222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1034              		.loc 1 1222 3 view .LVU280
1223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
1225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
 1035              		.loc 1 1225 3 view .LVU281
1226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
1228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   LSCO_CLK_ENABLE();
 1036              		.loc 1 1228 3 view .LVU282
 1037              	.LBB9:
 1038              		.loc 1 1228 3 view .LVU283
 1039              		.loc 1 1228 3 view .LVU284
 1040 0006 224C     		ldr	r4, .L81
 1041 0008 626B     		ldr	r2, [r4, #52]
 1042 000a 0123     		movs	r3, #1
 1043 000c 1A43     		orrs	r2, r3
 1044 000e 6263     		str	r2, [r4, #52]
 1045              		.loc 1 1228 3 view .LVU285
 1046 0010 626B     		ldr	r2, [r4, #52]
 1047 0012 1340     		ands	r3, r2
 1048 0014 0193     		str	r3, [sp, #4]
 1049              		.loc 1 1228 3 view .LVU286
 1050 0016 019B     		ldr	r3, [sp, #4]
 1051              	.LBE9:
1229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Configure the LSCO pin in analog mode */
1231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 1052              		.loc 1 1231 3 view .LVU287
 1053              		.loc 1 1231 23 is_stmt 0 view .LVU288
 1054 0018 0423     		movs	r3, #4
 1055 001a 0393     		str	r3, [sp, #12]
1232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1056              		.loc 1 1232 3 is_stmt 1 view .LVU289
 1057              		.loc 1 1232 24 is_stmt 0 view .LVU290
 1058 001c 013B     		subs	r3, r3, #1
 1059 001e 0493     		str	r3, [sp, #16]
1233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1060              		.loc 1 1233 3 is_stmt 1 view .LVU291
 1061              		.loc 1 1233 25 is_stmt 0 view .LVU292
 1062 0020 0693     		str	r3, [sp, #24]
1234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1063              		.loc 1 1234 3 is_stmt 1 view .LVU293
 1064              		.loc 1 1234 24 is_stmt 0 view .LVU294
 1065 0022 0023     		movs	r3, #0
 1066 0024 0593     		str	r3, [sp, #20]
1235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 1067              		.loc 1 1235 3 is_stmt 1 view .LVU295
 1068              		.loc 1 1235 16 is_stmt 0 view .LVU296
 1069 0026 A020     		movs	r0, #160
 1070              	.LVL99:
 1071              		.loc 1 1235 16 view .LVU297
 1072 0028 03A9     		add	r1, sp, #12
 1073 002a C005     		lsls	r0, r0, #23
 1074 002c FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccZWbXVG.s 			page 44


 1075              	.LVL100:
1236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
1238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1076              		.loc 1 1238 3 is_stmt 1 view .LVU298
 1077              	.LBB10:
 1078              		.loc 1 1238 7 is_stmt 0 view .LVU299
 1079 0030 E36B     		ldr	r3, [r4, #60]
 1080              		.loc 1 1238 3 view .LVU300
 1081 0032 DB00     		lsls	r3, r3, #3
 1082 0034 1DD4     		bmi	.L76
 1083              	.LBB11:
1239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1084              		.loc 1 1240 5 is_stmt 1 view .LVU301
 1085              	.LBB12:
 1086              		.loc 1 1240 5 view .LVU302
 1087              		.loc 1 1240 5 view .LVU303
 1088 0036 E16B     		ldr	r1, [r4, #60]
 1089 0038 8020     		movs	r0, #128
 1090 003a 4005     		lsls	r0, r0, #21
 1091 003c 0143     		orrs	r1, r0
 1092 003e E163     		str	r1, [r4, #60]
 1093              		.loc 1 1240 5 view .LVU304
 1094 0040 E36B     		ldr	r3, [r4, #60]
 1095 0042 0340     		ands	r3, r0
 1096 0044 0293     		str	r3, [sp, #8]
 1097              		.loc 1 1240 5 view .LVU305
 1098 0046 029B     		ldr	r3, [sp, #8]
 1099              	.LBE12:
1241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1100              		.loc 1 1241 5 view .LVU306
 1101              	.LVL101:
 1102              		.loc 1 1241 19 is_stmt 0 view .LVU307
 1103 0048 0124     		movs	r4, #1
 1104              	.LVL102:
 1105              	.L72:
 1106              		.loc 1 1241 19 view .LVU308
 1107              	.LBE11:
 1108              	.LBE10:
1242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1109              		.loc 1 1243 3 is_stmt 1 view .LVU309
 1110              		.loc 1 1243 7 is_stmt 0 view .LVU310
 1111 004a 124B     		ldr	r3, .L81+4
 1112 004c 1B68     		ldr	r3, [r3]
 1113              		.loc 1 1243 3 view .LVU311
 1114 004e DB05     		lsls	r3, r3, #23
 1115 0050 11D5     		bpl	.L78
1222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1116              		.loc 1 1222 20 view .LVU312
 1117 0052 0021     		movs	r1, #0
 1118              	.LVL103:
 1119              	.L73:
1244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
1246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
ARM GAS  /tmp/ccZWbXVG.s 			page 45


1247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 1120              		.loc 1 1249 3 is_stmt 1 view .LVU313
 1121 0054 0E4A     		ldr	r2, .L81
 1122 0056 D06D     		ldr	r0, [r2, #92]
 1123 0058 0F4B     		ldr	r3, .L81+8
 1124 005a 1840     		ands	r0, r3
 1125 005c 2843     		orrs	r0, r5
 1126 005e 8023     		movs	r3, #128
 1127 0060 5B04     		lsls	r3, r3, #17
 1128 0062 1843     		orrs	r0, r3
 1129 0064 D065     		str	r0, [r2, #92]
1250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1130              		.loc 1 1251 3 view .LVU314
 1131 0066 0129     		cmp	r1, #1
 1132 0068 09D0     		beq	.L79
 1133              	.LVL104:
 1134              	.L74:
1252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
1254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
 1135              		.loc 1 1255 3 view .LVU315
 1136 006a 012C     		cmp	r4, #1
 1137 006c 0AD0     		beq	.L80
 1138              	.L71:
1256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
1258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1139              		.loc 1 1259 1 is_stmt 0 view .LVU316
 1140 006e 09B0     		add	sp, sp, #36
 1141              		@ sp needed
 1142              	.LVL105:
 1143              	.LVL106:
 1144              		.loc 1 1259 1 view .LVU317
 1145 0070 30BD     		pop	{r4, r5, pc}
 1146              	.LVL107:
 1147              	.L76:
1221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1148              		.loc 1 1221 20 view .LVU318
 1149 0072 0024     		movs	r4, #0
 1150 0074 E9E7     		b	.L72
 1151              	.LVL108:
 1152              	.L78:
1245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1153              		.loc 1 1245 5 is_stmt 1 view .LVU319
1245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1154              		.loc 1 1245 29 is_stmt 0 view .LVU320
 1155 0076 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1156              	.LVL109:
1246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1157              		.loc 1 1246 5 is_stmt 1 view .LVU321
1246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1158              		.loc 1 1246 19 is_stmt 0 view .LVU322
ARM GAS  /tmp/ccZWbXVG.s 			page 46


 1159 007a 0121     		movs	r1, #1
 1160 007c EAE7     		b	.L73
 1161              	.LVL110:
 1162              	.L79:
1253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1163              		.loc 1 1253 5 is_stmt 1 view .LVU323
1253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1164              		.loc 1 1253 30 is_stmt 0 view .LVU324
 1165 007e FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1166              	.LVL111:
1253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1167              		.loc 1 1253 30 view .LVU325
 1168 0082 F2E7     		b	.L74
 1169              	.L80:
1257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1170              		.loc 1 1257 5 is_stmt 1 view .LVU326
 1171 0084 024A     		ldr	r2, .L81
 1172 0086 D36B     		ldr	r3, [r2, #60]
 1173 0088 0449     		ldr	r1, .L81+12
 1174 008a 0B40     		ands	r3, r1
 1175 008c D363     		str	r3, [r2, #60]
 1176              		.loc 1 1259 1 is_stmt 0 view .LVU327
 1177 008e EEE7     		b	.L71
 1178              	.L82:
 1179              		.align	2
 1180              	.L81:
 1181 0090 00100240 		.word	1073876992
 1182 0094 00700040 		.word	1073770496
 1183 0098 FFFFFFFC 		.word	-50331649
 1184 009c FFFFFFEF 		.word	-268435457
 1185              		.cfi_endproc
 1186              	.LFE420:
 1188              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 1189              		.align	1
 1190              		.global	HAL_RCCEx_DisableLSCO
 1191              		.syntax unified
 1192              		.code	16
 1193              		.thumb_func
 1194              		.fpu softvfp
 1196              	HAL_RCCEx_DisableLSCO:
 1197              	.LFB421:
1260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
1262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
1263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
1264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
1265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
1266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1198              		.loc 1 1266 1 is_stmt 1 view -0
 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 8
 1201              		@ frame_needed = 0, uses_anonymous_args = 0
 1202 0000 10B5     		push	{r4, lr}
 1203              	.LCFI5:
 1204              		.cfi_def_cfa_offset 8
 1205              		.cfi_offset 4, -8
 1206              		.cfi_offset 14, -4
ARM GAS  /tmp/ccZWbXVG.s 			page 47


 1207 0002 82B0     		sub	sp, sp, #8
 1208              	.LCFI6:
 1209              		.cfi_def_cfa_offset 16
1267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 1210              		.loc 1 1267 3 view .LVU329
 1211              	.LVL112:
1268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1212              		.loc 1 1268 3 view .LVU330
1269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
1271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1213              		.loc 1 1271 3 view .LVU331
 1214              	.LBB13:
 1215              		.loc 1 1271 7 is_stmt 0 view .LVU332
 1216 0004 164B     		ldr	r3, .L93
 1217 0006 DB6B     		ldr	r3, [r3, #60]
 1218              		.loc 1 1271 3 view .LVU333
 1219 0008 DB00     		lsls	r3, r3, #3
 1220 000a 1AD4     		bmi	.L88
 1221              	.LBB14:
1272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1222              		.loc 1 1273 5 is_stmt 1 view .LVU334
 1223              	.LBB15:
 1224              		.loc 1 1273 5 view .LVU335
 1225              		.loc 1 1273 5 view .LVU336
 1226 000c 144A     		ldr	r2, .L93
 1227 000e D16B     		ldr	r1, [r2, #60]
 1228 0010 8020     		movs	r0, #128
 1229 0012 4005     		lsls	r0, r0, #21
 1230 0014 0143     		orrs	r1, r0
 1231 0016 D163     		str	r1, [r2, #60]
 1232              		.loc 1 1273 5 view .LVU337
 1233 0018 D36B     		ldr	r3, [r2, #60]
 1234 001a 0340     		ands	r3, r0
 1235 001c 0193     		str	r3, [sp, #4]
 1236              		.loc 1 1273 5 view .LVU338
 1237 001e 019B     		ldr	r3, [sp, #4]
 1238              	.LBE15:
1274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1239              		.loc 1 1274 5 view .LVU339
 1240              	.LVL113:
 1241              		.loc 1 1274 19 is_stmt 0 view .LVU340
 1242 0020 0124     		movs	r4, #1
 1243              	.LVL114:
 1244              	.L84:
 1245              		.loc 1 1274 19 view .LVU341
 1246              	.LBE14:
 1247              	.LBE13:
1275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1248              		.loc 1 1276 3 is_stmt 1 view .LVU342
 1249              		.loc 1 1276 7 is_stmt 0 view .LVU343
 1250 0022 104B     		ldr	r3, .L93+4
 1251 0024 1B68     		ldr	r3, [r3]
 1252              		.loc 1 1276 3 view .LVU344
 1253 0026 DB05     		lsls	r3, r3, #23
ARM GAS  /tmp/ccZWbXVG.s 			page 48


 1254 0028 0DD5     		bpl	.L90
1268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1255              		.loc 1 1268 20 view .LVU345
 1256 002a 0021     		movs	r1, #0
 1257              	.LVL115:
 1258              	.L85:
1277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
1279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
1280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
1281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 1259              		.loc 1 1283 3 is_stmt 1 view .LVU346
 1260 002c 0C4A     		ldr	r2, .L93
 1261 002e D36D     		ldr	r3, [r2, #92]
 1262 0030 0D48     		ldr	r0, .L93+8
 1263 0032 0340     		ands	r3, r0
 1264 0034 D365     		str	r3, [r2, #92]
1284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
1285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Restore previous configuration */
1286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1265              		.loc 1 1286 3 view .LVU347
 1266 0036 0129     		cmp	r1, #1
 1267 0038 09D0     		beq	.L91
 1268              	.LVL116:
 1269              	.L86:
1287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
1289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
1290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
 1270              		.loc 1 1291 3 view .LVU348
 1271 003a 012C     		cmp	r4, #1
 1272 003c 0AD0     		beq	.L92
 1273              	.L83:
1292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
1293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
1294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
1295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1274              		.loc 1 1295 1 is_stmt 0 view .LVU349
 1275 003e 02B0     		add	sp, sp, #8
 1276              		@ sp needed
 1277              	.LVL117:
 1278              		.loc 1 1295 1 view .LVU350
 1279 0040 10BD     		pop	{r4, pc}
 1280              	.LVL118:
 1281              	.L88:
1267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1282              		.loc 1 1267 20 view .LVU351
 1283 0042 0024     		movs	r4, #0
 1284 0044 EDE7     		b	.L84
 1285              	.LVL119:
 1286              	.L90:
1279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1287              		.loc 1 1279 5 is_stmt 1 view .LVU352
1279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
ARM GAS  /tmp/ccZWbXVG.s 			page 49


 1288              		.loc 1 1279 29 is_stmt 0 view .LVU353
 1289 0046 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1290              	.LVL120:
1280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1291              		.loc 1 1280 5 is_stmt 1 view .LVU354
1280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1292              		.loc 1 1280 19 is_stmt 0 view .LVU355
 1293 004a 0121     		movs	r1, #1
 1294 004c EEE7     		b	.L85
 1295              	.LVL121:
 1296              	.L91:
1289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1297              		.loc 1 1289 5 is_stmt 1 view .LVU356
1289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1298              		.loc 1 1289 30 is_stmt 0 view .LVU357
 1299 004e FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1300              	.LVL122:
1289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1301              		.loc 1 1289 30 view .LVU358
 1302 0052 F2E7     		b	.L86
 1303              	.L92:
1293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1304              		.loc 1 1293 5 is_stmt 1 view .LVU359
 1305 0054 024A     		ldr	r2, .L93
 1306 0056 D36B     		ldr	r3, [r2, #60]
 1307 0058 0449     		ldr	r1, .L93+12
 1308 005a 0B40     		ands	r3, r1
 1309 005c D363     		str	r3, [r2, #60]
 1310              		.loc 1 1295 1 is_stmt 0 view .LVU360
 1311 005e EEE7     		b	.L83
 1312              	.L94:
 1313              		.align	2
 1314              	.L93:
 1315 0060 00100240 		.word	1073876992
 1316 0064 00700040 		.word	1073770496
 1317 0068 FFFFFFFE 		.word	-16777217
 1318 006c FFFFFFEF 		.word	-268435457
 1319              		.cfi_endproc
 1320              	.LFE421:
 1322              		.text
 1323              	.Letext0:
 1324              		.file 2 "/home/robert/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/machine/_default_types.
 1325              		.file 3 "/home/robert/gcc-arm-none-eabi-10.3-2021.07/arm-none-eabi/include/sys/_stdint.h"
 1326              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h"
 1327              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 1328              		.file 6 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 1329              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 1330              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 1331              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 1332              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h"
 1333              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
 1334              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
ARM GAS  /tmp/ccZWbXVG.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g0xx_hal_rcc_ex.c
     /tmp/ccZWbXVG.s:16     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccZWbXVG.s:24     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccZWbXVG.s:365    .text.HAL_RCCEx_PeriphCLKConfig:000000000000015c $d
     /tmp/ccZWbXVG.s:377    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccZWbXVG.s:384    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccZWbXVG.s:441    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000038 $d
     /tmp/ccZWbXVG.s:448    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccZWbXVG.s:455    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccZWbXVG.s:997    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000218 $d
     /tmp/ccZWbXVG.s:1006   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
     /tmp/ccZWbXVG.s:1013   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/ccZWbXVG.s:1181   .text.HAL_RCCEx_EnableLSCO:0000000000000090 $d
     /tmp/ccZWbXVG.s:1189   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/ccZWbXVG.s:1196   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/ccZWbXVG.s:1315   .text.HAL_RCCEx_DisableLSCO:0000000000000060 $d

UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_uidiv
HAL_RCC_GetPCLK1Freq
HAL_RCC_GetSysClockFreq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
