#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x145804790 .scope module, "RegFile_tb" "RegFile_tb" 2 1;
 .timescale 0 0;
v0x145823850_0 .var "clk", 0 0;
v0x145823910_0 .var "r1addr", 4 0;
v0x1458239a0_0 .net "r1data", 31 0, L_0x145823de0;  1 drivers
v0x145823a50_0 .var "r2addr", 4 0;
v0x145823b00_0 .net "r2data", 31 0, L_0x145823e90;  1 drivers
v0x145823bd0_0 .var "waddr", 4 0;
v0x145823c80_0 .var "wdata", 31 0;
v0x145823d30_0 .var "wen", 0 0;
S_0x145804900 .scope module, "DUT" "RegFile" 2 22, 3 1 0, S_0x145804790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_wdata";
    .port_info 2 /INPUT 5 "i_waddr";
    .port_info 3 /INPUT 1 "i_wen";
    .port_info 4 /OUTPUT 32 "o_r1data";
    .port_info 5 /INPUT 5 "i_r1addr";
    .port_info 6 /OUTPUT 32 "o_r2data";
    .port_info 7 /INPUT 5 "i_r2addr";
L_0x145823de0 .functor BUFZ 32, v0x145823570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x145823e90 .functor BUFZ 32, v0x145823680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x145809960_0 .net "i_clk", 0 0, v0x145823850_0;  1 drivers
v0x145823080_0 .net "i_r1addr", 4 0, v0x145823910_0;  1 drivers
v0x145823120_0 .net "i_r2addr", 4 0, v0x145823a50_0;  1 drivers
v0x1458231d0_0 .net "i_waddr", 4 0, v0x145823bd0_0;  1 drivers
v0x145823280_0 .net "i_wdata", 31 0, v0x145823c80_0;  1 drivers
v0x145823370_0 .net "i_wen", 0 0, v0x145823d30_0;  1 drivers
v0x145823410_0 .net "o_r1data", 31 0, L_0x145823de0;  alias, 1 drivers
v0x1458234c0_0 .net "o_r2data", 31 0, L_0x145823e90;  alias, 1 drivers
v0x145823570_0 .var "r1data", 31 0;
v0x145823680_0 .var "r2data", 31 0;
v0x145823730 .array "register", 0 31, 31 0;
E_0x14580b400 .event posedge, v0x145809960_0;
    .scope S_0x145804900;
T_0 ;
    %wait E_0x14580b400;
    %load/vec4 v0x145823370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x145823280_0;
    %load/vec4 v0x1458231d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x145823730, 4, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145823570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145823680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x145823080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x145823080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x145823730, 4;
    %assign/vec4 v0x145823570_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145823570_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %load/vec4 v0x145823120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %load/vec4 v0x145823120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x145823730, 4;
    %assign/vec4 v0x145823680_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x145823680_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x145804790;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145823850_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145823c80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x145823bd0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145823d30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x145823910_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x145823a50_0, 0, 5;
    %end;
    .thread T_1;
    .scope S_0x145804790;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "RegFile.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x145804900 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x145804790;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x145823850_0;
    %inv;
    %assign/vec4 v0x145823850_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x145804790;
T_4 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145823d30_0, 0, 1;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x145823bd0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x145823c80_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145823d30_0, 0, 1;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x145823bd0_0, 0, 5;
    %pushi/vec4 3133065982, 0, 32;
    %store/vec4 v0x145823c80_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145823d30_0, 0, 1;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x145823910_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x145823a50_0, 0, 5;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145823d30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x145823bd0_0, 0, 5;
    %pushi/vec4 3149987822, 0, 32;
    %store/vec4 v0x145823c80_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x145823d30_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x145823bd0_0, 0, 5;
    %pushi/vec4 4022250974, 0, 32;
    %store/vec4 v0x145823c80_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x145823d30_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x145823910_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x145823a50_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegFile_tb.v";
    "RegFile.v";
