/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [23:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_4z[1];
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_1z);
  assign celloutsig_0_14z = !(celloutsig_0_3z ? celloutsig_0_11z : celloutsig_0_3z);
  assign celloutsig_0_21z = !(celloutsig_0_15z ? celloutsig_0_8z : celloutsig_0_8z);
  assign celloutsig_1_18z = ~celloutsig_1_17z;
  assign celloutsig_0_25z = ~celloutsig_0_23z[6];
  assign celloutsig_0_29z = ~celloutsig_0_28z;
  assign celloutsig_0_26z = ~((celloutsig_0_5z | celloutsig_0_14z) & celloutsig_0_24z);
  assign celloutsig_0_27z = ~((celloutsig_0_11z | celloutsig_0_11z) & celloutsig_0_26z);
  assign celloutsig_0_32z = celloutsig_0_13z | ~(celloutsig_0_25z);
  assign celloutsig_0_19z = celloutsig_0_9z[3] | ~(celloutsig_0_6z);
  assign celloutsig_0_18z = celloutsig_0_15z | celloutsig_0_10z;
  assign celloutsig_1_3z = celloutsig_1_0z[1] ^ _00_;
  assign celloutsig_0_5z = _01_ ^ celloutsig_0_0z;
  assign celloutsig_0_13z = celloutsig_0_10z ^ celloutsig_0_6z;
  assign celloutsig_1_9z = ~(celloutsig_1_3z ^ in_data[140]);
  assign celloutsig_0_16z = ~(_02_ ^ in_data[69]);
  assign celloutsig_1_12z = { celloutsig_1_8z[22:18], celloutsig_1_4z, celloutsig_1_5z } + celloutsig_1_0z[7:1];
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_15z } + { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_6z };
  reg [30:0] _24_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_17z)
    if (celloutsig_1_17z) _24_ <= 31'h00000000;
    else _24_ <= { celloutsig_0_30z[10:0], celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_10z };
  assign out_data[62:32] = _24_;
  reg [3:0] _25_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 4'h0;
    else _25_ <= { celloutsig_1_0z[13:11], celloutsig_1_1z };
  assign { _04_[3], _00_, _04_[1:0] } = _25_;
  reg [23:0] _26_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_17z)
    if (!celloutsig_1_17z) _26_ <= 24'h000000;
    else _26_ <= { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _03_[23:4], _02_, _01_, _03_[1:0] } = _26_;
  assign celloutsig_0_30z = { celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_21z } & { celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_15z = { celloutsig_0_4z[11:6], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z } == { _03_[16:4], _02_, celloutsig_0_11z };
  assign celloutsig_0_24z = { in_data[78:72], celloutsig_0_10z } == { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_35z = { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_12z } > { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_32z };
  assign celloutsig_0_6z = celloutsig_0_1z[6:3] <= { _03_[21:20], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_7z[10:0], celloutsig_1_5z, celloutsig_1_12z } < { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z } < _03_[13:11];
  assign celloutsig_0_7z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_0_12z = celloutsig_0_9z[4] & ~(celloutsig_0_8z);
  assign celloutsig_0_33z = celloutsig_0_28z ? { celloutsig_0_13z, 1'h1, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_18z } : { celloutsig_0_20z[4:3], celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_1_7z = celloutsig_1_3z ? in_data[124:105] : { celloutsig_1_6z, celloutsig_1_0z, 1'h0, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:1] != in_data[134:132];
  assign celloutsig_0_8z = { celloutsig_0_4z[3], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } != { in_data[83:75], celloutsig_0_3z };
  assign celloutsig_1_13z = - celloutsig_1_12z[2:0];
  assign celloutsig_1_14z = - { celloutsig_1_8z[13:10], celloutsig_1_9z };
  assign celloutsig_0_3z = _03_[13:7] !== in_data[10:4];
  assign celloutsig_1_5z = { _00_, _04_[1], _04_[3], _00_, _04_[1:0], _04_[3], _00_, _04_[1:0], celloutsig_1_1z, celloutsig_1_1z } !== in_data[169:158];
  assign celloutsig_1_10z = { celloutsig_1_8z[1:0], celloutsig_1_9z } !== { celloutsig_1_0z[1], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_0z = & in_data[56:52];
  assign celloutsig_0_28z = & { celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_3z, in_data[56:52] };
  assign celloutsig_1_6z = _00_ & _04_[0];
  assign celloutsig_1_0z = in_data[112:97] << in_data[181:166];
  assign celloutsig_1_11z = { celloutsig_1_7z[11:6], celloutsig_1_4z, celloutsig_1_1z } << { in_data[182:177], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_8z[21:9] << { celloutsig_1_7z[9:1], celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_0_9z = { celloutsig_0_4z[8:3], celloutsig_0_8z } << { _03_[11:6], celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[9:3] << { in_data[18:13], celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[33:30], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_13z } << { celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[23:11], celloutsig_0_3z } >> { _03_[16:4], _02_ };
  assign celloutsig_1_8z = { _04_[3], _00_, _04_[1], celloutsig_1_3z, celloutsig_1_7z } >> { in_data[123:103], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_9z[1], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_14z } >> { celloutsig_0_20z[6:3], celloutsig_0_20z };
  assign celloutsig_1_16z = ~((celloutsig_1_14z[0] & celloutsig_1_3z) | (celloutsig_1_6z & celloutsig_1_8z[10]));
  assign celloutsig_0_10z = ~((in_data[56] & in_data[65]) | (celloutsig_0_3z & celloutsig_0_9z[2]));
  assign _03_[3:2] = { _02_, _01_ };
  assign _04_[2] = _00_;
  assign { out_data[128], out_data[108:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z };
endmodule
