`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/11/01 16:59:40
// Design Name: 
// Module Name: Decoder_4_16_inBe
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Decoder_4_16_inBe(
    input I0, I1, I2, I3,
    output reg [15:0] Y
    );
    always @*
    begin
        case({I3, I2, I1, I0})
            4'b0000: Y = 16'b0000000000000001;
            4'b0001: Y = 16'b0000000000000010;
            4'b0010: Y = 16'b0000000000000100;
            4'b0011: Y = 16'b0000000000001000;
            4'b0100: Y = 16'b0000000000010000;
            4'b0101: Y = 16'b0000000000100000;
            4'b0110: Y = 16'b0000000001000000;
            4'b0111: Y = 16'b0000000010000000;
            4'b1000: Y = 16'b0000000100000000;
            4'b1001: Y = 16'b0000001000000000;
            4'b1010: Y = 16'b0000010000000000;
            4'b1011: Y = 16'b0000100000000000;
            4'b1100: Y = 16'b0001000000000000;
            4'b1101: Y = 16'b0010000000000000;
            4'b1110: Y = 16'b0100000000000000;
            4'b1111: Y = 16'b1000000000000000;
        endcase
    end
endmodule
