Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sat Apr 11 13:42:01 2020
| Host         : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z035
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   714 |
| Unused register locations in slices containing registers |  2398 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           69 |
|      2 |           56 |
|      3 |           14 |
|      4 |           75 |
|      5 |           35 |
|      6 |           19 |
|      7 |           13 |
|      8 |           71 |
|      9 |           11 |
|     10 |           35 |
|     11 |            8 |
|     12 |           24 |
|     13 |           11 |
|     14 |           13 |
|     15 |            9 |
|    16+ |          251 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1697 |          510 |
| No           | No                    | Yes                    |             218 |           49 |
| No           | Yes                   | No                     |            2293 |          725 |
| Yes          | No                    | No                     |            1809 |          529 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |            6237 |         1790 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                          |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[5]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[7]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[4]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                                                                               |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[2]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                          |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                     |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CAPTURE2_out                                                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[1]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                          |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[16]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                     |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                                                                                 |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[1]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                                                                               |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[6]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                                                                                            |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[3]                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__23_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__18_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__11_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__22_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__14_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__10_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                          |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[2]                                                                                                                             |                                                                                                                                                                                                                                                                             |                2 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__20_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                          |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[2]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__81_1                                                                                                                                 |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                                          |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                     |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                    |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                                                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__9_0                                                                                                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__56_0[1]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                           |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__8_n_0                                                                                                                                                    |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__81_1                                                                                                                                 |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                     |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_i_1__6_n_0                                                                                                                                                                        |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/REG5_OUT                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__4_n_0                                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__17_n_0                                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__5_n_0                                                                                                                                                       |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__21_n_0                                                                                                                                                      |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__3_n_0                                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__13_n_0                                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__2_n_0                                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__9_n_0                                                                                                                                                       |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__19_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                            |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst1_i_1__16_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__12_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst1_i_1__15_n_0                                                                                                                                                   |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                          | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/REG5_OUT                                                                                                                                                                             |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0[1]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                            |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1_reg_0[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                2 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg                                                                                                                                              | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              3 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                      | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[1]                                                                                                                             |                                                                                                                                                                                                                                                                             |                3 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[4]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                3 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__10_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[9]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[2]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[5]                                                                                                                             |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[6]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[4]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[2]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[1]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[2]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[6]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[7]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[3]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__56_0[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                           |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[2]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[1]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[5]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                                                                                     |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[1]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[1]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                              |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[3]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[4]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[8]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[3]                                                                                                                             |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[7]                                                                                                                             |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__39_0[1]                                                                                                                             |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__81_1                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_rxd                                                                                                                                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                         | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                           | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                3 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__19_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/set_axi_flag                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                    | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                      | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                        | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_1                                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_0                                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                  | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                             |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                         | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                                           | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                           | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                              | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                              | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLK_ENABLE_IN_0                                                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_0                                                                                                                           | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                                                                                  |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_DV_REG1_reg_0                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                     | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/rx_reset_reg_0[0]                                                                                                                                                              |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/SR[0]                                                                                                                                                                                |                1 |              4 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_0                                                                                                                                                         | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/tx_reset_reg_0                                                                                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                3 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                1 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                     |                1 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/ClkARst                                                                                                                          |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/store_hdr_length                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                             |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                    | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_0                                                                                                                                                                     |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/S_AXI_ARESETN_0                                                                                                                                                            |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                         | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/REG5_OUT                                                                                                                                                                             |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                     |                1 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CE_REG1_OUT7_out                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                                                                          |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                  | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                                           | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                   |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                |                2 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                       | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                    | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                        |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_0                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                |                3 |              5 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_REG1_OUT5_out                                                                                                                                           | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CE_REG5_OUT                                                                                                                                                                          |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                      | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                       | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/ipic_mux_inst/bus2ip_cs_reg_reg[0]                                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                             | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                              |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_READY_0[0]                                                                      | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_rxd                                                                                                                                                                                                    |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                           |                                                                                                                                                                                                                                                                             |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                      | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_0                                                                                                                                 |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                          | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                                                           |                2 |              6 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/DATA_VALID_EARLY_INT_reg_1[0]                                                                                                                                                        |                1 |              6 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/rx/data_count                                                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/SR[0]                                                                                                                                                                                |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                        | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                          | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                                                                                  |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                                                                                                             |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0                                                                                                                                                                                 |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                           | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                  | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/E[0]                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                   | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                           | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0                                                                                                                                                               |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                                 |                                                                                                                                                                                                                                                                             |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                   | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                               |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/ipic_mux_inst/bus2ip_wrce_int_reg_0[0]                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                      | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt[7]_i_2_n_0                                                                                                      | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/update_bram_cnt0                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                                                |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                 |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                                                                         | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                          | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                  | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                5 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                  | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                  | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CRC_CE                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                 |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[8]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                1 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/E[0]                                                                                                                                                                          | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                   |                1 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CRC_CE                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                  |                                                                                                                                                                                                                                                                             |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                                                           | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                1 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                1 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                                                                                                                     | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/SR[0]                                                                                                                                                                                |                2 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLK_ENABLE_IN_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[15]_i_1_n_0                                                                                                                                   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_0                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.rxd_packed_16bits[7]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0                                                                                                                                                       | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0                                                                                                                                                        |                4 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_0                                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_reset_0                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_0                                                                                                                                                        |                3 |              8 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_0                                                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                         | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                               | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                   | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0[0]                                                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                        | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                        | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                                                  | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                                                  | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC/FSM_onehot_txc_wr_cs_reg[11]                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0                                                                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out_0                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1[0]                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                  | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                             | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                          | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                         | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                         | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                          | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[6]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                          |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                    |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/SR[0]                                                                                                                                                                   |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                              | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out                                                                                                                                                       |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                           |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                                       |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                           |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                             |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[0][0]                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]    |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[10]_i_1_n_0                                                                                                                                                         | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_0                                                                                             |                5 |             10 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_0                                                                                                                                                                           | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                                      |                3 |             10 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                                            |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_rxd                                                                                                                                                                                                    |                3 |             10 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                3 |             10 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                         | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                     | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[1][0]                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]      |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg[0]                                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr_10                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_0                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[3][0]                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1[0]    |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[2][0]                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out_0                                                                                                                                                     |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                                                       |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                         |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                      | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                                  |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_rxd                                                                                                                                                                                                    |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1[0]                                                                                         |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                                  |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                      |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                         | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                7 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                3 |             11 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/rx_enable_int_reg_2[0]                                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/rx_reset_reg_0[0]                                                                                                                                                              |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                7 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                              | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK1                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                           |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                          | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_en_dly_reg[0]                                                                          | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_0                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_onehot_rxd_axistream_current_state_reg[0]                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_rxd                                                                                                                                                                                                    |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/axi_str_txd_2_mem_addr_int_mins1[11]_i_1_n_0                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[1][0]                                           | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                7 |             12 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[0]_i_1__0_n_0                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txc_wr_ns156_out                                                                                                                | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/SR[0]                                                                                        |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_10                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                2 |             12 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                                           |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/csum_ipv4_hdr_addr_int[11]_i_1_n_0                                                          | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                7 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                              | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/wr_hdr_csum                                                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/do_full_csum_int1_out                                                                       | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[10]                                                                                                                                                                                              | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/FSM_sequential_rxs_axistream_current_state_reg[0][0]                                           | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                4 |             13 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                       | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                4 |             14 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                  | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                                                                                       |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |             14 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_0                                                                                                                                                                               | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                4 |             14 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                      | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                            | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK2                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                                                 |                3 |             14 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_0                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                        |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                          | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                5 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                4 |             14 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                       |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/AXI_STR_RXD_ARESETN_0                                                                                                                                                   |                4 |             15 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_0                                                                                                                                                       | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/rx_reset_reg                                                                                                                                                                   |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                              | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                2 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                        |                3 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                        | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/FRAME_DECODER/GOOD_FRAME_INT_reg[0]                                                                                                                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                 |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                               |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_4[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_2[0]_i_1_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_1[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_1[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0                                                                                                         | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0                                                                                       |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_2[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.tcp_header_sum_3[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_2[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/calc_frm_length                                                                             | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_3[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_header_sum_4[15]_i_1_n_0                                                                                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_1[0]_i_1_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_3[0]_i_1_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_4[0]_i_1_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[2]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                6 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_1[15]_i_1_n_0                                                                                                                                    |                5 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[9]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                3 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_0                                                                                                                                                          |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                                                                   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                           | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                6 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_4                                                                                                                                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_4[15]_i_1_n_0                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_4                                                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_4[15]_i_1_n_0                                                                                                                                    |                5 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_3                                                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_3[15]_i_1_n_0                                                                                                                                    |                7 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_2                                                                                                                                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_2[15]_i_1_n_0                                                                                                                                |                5 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_3                                                                                                                                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_3[15]_i_1_n_0                                                                                                                                |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                            |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_udp_hdr_length_1                                                                                                                                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_udp_hdr_length_1[15]_i_1_n_0                                                                                                                                |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                              |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/save_tcp_length_2                                                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.save_tcp_length_2[15]_i_1_n_0                                                                                                                                    |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                  | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                               |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                      | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__77_1[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                3 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                                       | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.udp_pack_len_cntr_2[0]_i_2_n_0                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/p_8_out                                                                                                                                                                                |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                  | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                       |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |             16 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/flow/tx/E[0]                                                                                                                                                                              | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly_reg[0][0]                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/pseudo_data[31]_i_1_n_0                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                3 |             17 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_2[16]_i_1_n_0                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly_reg[1][0]                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                5 |             17 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_3[16]_i_1_n_0                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                           | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                                                           |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                               |                                                                                                                                                                                                                                                                             |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                  | system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/TP_I/E[0]                                                                                                                                                                                                              | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                4 |             17 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_1[16]_i_1_n_0                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                            |                                                                                                                                                                                                                                                                             |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                             |                3 |             17 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/YES_FULL_CSUM_OFFLOAD.ip_header_sum_4[16]_i_1_n_0                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC/csum_1_0[16]_i_1__0_n_0                                                                    | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/E[0]                                                                                        | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |                5 |             17 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/tcp_header_sum_4                                                                                                                                                                       |                9 |             18 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/data_last_dly0                                                                               |               11 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |               12 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK1                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg[30]                                                                                                                                                                                                     | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                           |                3 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/S_AXI_ARESETN_0                                                                                                                                                            |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_TXC_ARESETN_0                                                                                                                                                   |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/AXI_STR_RXS_ARESETN_0                                                                                                                                                   |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_RXD_ARESETN_0                                                                                                                                                   |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN_0                                                                                                                                                   |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                            |                                                                                                                                                                                                                                                                             |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                      |                                                                                                                                                                                                                                                                             |                4 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                        |                                                                                                                                                                                                                                                                             |                7 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                4 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                              | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_0                                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             22 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/PREAMBLE_reg_0                                                                                                                                                                | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                8 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                                                             |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/txd_rd_pntr_hold                                                                                                                | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                      |                                                                                                                                                                                                                                                                             |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                4 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                         |                                                                                                                                                                                                                                                                             |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |               12 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                     | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                             | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               10 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[7]                                                                                                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2[0]                                                                                                                                      | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                         | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                    | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                7 |             26 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_0                                                                                                                                                                                     |                6 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                                        | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector                                                                                                                                                                     | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                6 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_10_out                                                                                                                                                                           | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                    | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                     |                7 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                          | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                9 |             26 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                9 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                9 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               13 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                                   | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                     |               11 |             28 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1[0]                                                                                                                             | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/FF6_0                                                                                                                                                          |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                           | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                         |                4 |             28 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                     |               11 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in12_in                                                                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                             |                8 |             29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/sel                                                                                                                             | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                8 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                         | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in__0                                                                                                                                                                                                     |                5 |             30 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                                                                                                                     | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |                9 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                                     | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                          | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                 |                7 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                           | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                4 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                     | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                8 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5                                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[1]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                          | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1                                                                                                          |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_CSUM.TX_CSUM_INTERFACE/GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE/GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM/axi_str_txd_tvalid_dly0_reg_0[0]                                                            |                                                                                                                                                                                                                                                                             |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                     | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                       |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[5]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                  | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[3]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                             |                                                                                                                                                                                                                                                                             |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                         |                                                                                                                                                                                                                                                                             |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[0]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                   | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_btt_cntr0                                                                                                             |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                                |                                                                                                                                                                                                                                                                             |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                       |                                                                                                                                                                                                                                                                             |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                9 |             32 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                                                                                        | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                                  | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                              | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[2]                                                                                                                                                                                       | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_0                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_WrCE_reg[0]_0[4]                                                                                                                                                                                               | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                     | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                          |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                       | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                        |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                            |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                                |               19 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                   |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__3_n_0                                                                                                                             |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                        |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2                                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |               10 |             32 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/FCS_CHECK/CALC[31]_i_2_n_0                                                                                                                                                          | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/RX_SM/SR[0]                                                                                                                                                                          |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4                                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3                                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6                                                                                                                                                                                   | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |               10 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |                8 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                  | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |                5 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                     | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |                5 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren3_out                                                                      |                                                                                                                                                                                                                                                                             |                5 |             33 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                      |                                                                                                                                                                                                                                                                             |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK1                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                           |                5 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                    | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg         | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                              |                                                                                                                                                                                                                                                                             |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts2_queue_wren                                                                                                                             |                                                                                                                                                                                                                                                                             |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                                                             |                8 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                               | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                       |               11 |             34 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                      | system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[9]                                                                                                                                                                                    |                5 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |               16 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                             |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                        | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_rxd                                                                                                                                                                                                    |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_1[0]                                                        | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_rxd                                                                                                                                                                                                    |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                  | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               12 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               12 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |                7 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               12 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |                7 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               21 |             38 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                       |                7 |             38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                  |                                                                                                                                                                                                                                                                             |                5 |             39 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                             |                5 |             39 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                             |               11 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                             |               13 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               20 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                    | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                6 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg                                          | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                8 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                          | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                  | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                          | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               12 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                                    |               17 |             46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                             |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             47 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10                                                                                                                                                              | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                             |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               11 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                               | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                     |               15 |             51 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                             |               11 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                             |               10 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                             |               10 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                             |                9 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                            | system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                        |                                                                                                                                                                                                                                                                             |               22 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                                                                                             |               21 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                             |               22 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                          |                                                                                                                                                                                                                                                                             |               23 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                             |               18 |             69 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               18 |             69 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                       |                                                                                                                                                                                                                                                                             |               16 |             72 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_SM_FOR_LENGTH.desc_fetch_req_reg[0] | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                  |               15 |             75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                               | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                                  |               14 |             75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                   |               34 |             75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                            |               32 |             82 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                 |               19 |             86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                       | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                                   |               16 |             87 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 | system_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                     | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit                                                                                                                                                                                                   |               17 |             87 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                              | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |               19 |             89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                         |               33 |             89 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               40 |             96 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |               26 |            107 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/tx_reset_out                                                                                                                                                                               |               39 |            123 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |               44 |            126 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                        |                                                                                                                                                                                                                                                                             |               32 |            128 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    | system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLK_ENABLE_IN_0                                                                                                                                                                    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |               60 |            138 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |               50 |            166 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |               40 |            176 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg_0                                                                                                                                                            |               56 |            295 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_0    |                                                                                                                                                                                                                                                                            | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_4bad_mac_0_core/rx_reset_out                                                                                                                                                                               |              108 |            449 |
|  system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk_out   |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |              141 |            592 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                 |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |              319 |            932 |
+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


