// Seed: 468452004
module module_0 #(
    parameter id_3 = 32'd72
);
  logic id_1;
  ;
  assign module_1.id_6 = 0;
  logic id_2;
  ;
  genvar _id_3;
  wire [-1 : -1] id_4;
  integer [-1 : id_3] id_5;
  wire id_6;
  assign id_5[1] = -1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wor  id_2,
    output wire id_3,
    input  wand id_4,
    input  wire id_5,
    output wor  id_6
);
  logic id_8;
  logic [-1 : 1] id_9 = id_1;
  module_0 modCall_1 ();
endmodule
