{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716717472217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716717472217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 17:57:52 2024 " "Processing started: Sun May 26 17:57:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716717472217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717472217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717472217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716717472458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716717472458 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MPQ.v(61) " "Verilog HDL information at MPQ.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716717478076 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MPQ.v(137) " "Verilog HDL information at MPQ.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716717478076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpq.v 1 1 " "Found 1 design units, including 1 entities, in source file mpq.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPQ " "Found entity 1: MPQ" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716717478076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MPQ " "Elaborating entity \"MPQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716717478096 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max MPQ.v(41) " "Verilog HDL or VHDL warning at MPQ.v(41): object \"max\" assigned a value but never read" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716717478096 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(193) " "Verilog HDL assignment warning at MPQ.v(193): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478097 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(220) " "Verilog HDL assignment warning at MPQ.v(220): truncated value with size 32 to match size of target (8)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478097 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(222) " "Verilog HDL assignment warning at MPQ.v(222): truncated value with size 32 to match size of target (8)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478097 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MPQ.v(200) " "Verilog HDL Case Statement warning at MPQ.v(200): incomplete case statement has no default case item" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 200 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716717478097 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(238) " "Verilog HDL assignment warning at MPQ.v(238): truncated value with size 32 to match size of target (8)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478098 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 MPQ.v(241) " "Verilog HDL assignment warning at MPQ.v(241): truncated value with size 8 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478098 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 MPQ.v(248) " "Verilog HDL assignment warning at MPQ.v(248): truncated value with size 8 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478098 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(260) " "Verilog HDL assignment warning at MPQ.v(260): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478099 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(279) " "Verilog HDL assignment warning at MPQ.v(279): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478099 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(305) " "Verilog HDL assignment warning at MPQ.v(305): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478101 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(314) " "Verilog HDL assignment warning at MPQ.v(314): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716717478101 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ind MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"ind\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busy MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"busy\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max_heapify MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"max_heapify\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_init MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_init\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "build_i MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"build_i\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_temp MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"write_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_build MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_build\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_extract MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_extract\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_increase MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_increase\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_insert MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_insert\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_write MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_write\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "build_done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"build_done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"write_done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478102 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_index MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_index\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_value MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_value\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_temp MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"index_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "build_temp MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"build_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largest MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"largest\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_valid MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"RAM_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_A MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"RAM_A\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_D MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"RAM_D\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716717478103 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[0\] MPQ.v(137) " "Inferred latch for \"RAM_D\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478108 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[1\] MPQ.v(137) " "Inferred latch for \"RAM_D\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478108 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[2\] MPQ.v(137) " "Inferred latch for \"RAM_D\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478108 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[3\] MPQ.v(137) " "Inferred latch for \"RAM_D\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478108 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[4\] MPQ.v(137) " "Inferred latch for \"RAM_D\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478108 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[5\] MPQ.v(137) " "Inferred latch for \"RAM_D\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478108 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[6\] MPQ.v(137) " "Inferred latch for \"RAM_D\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[7\] MPQ.v(137) " "Inferred latch for \"RAM_D\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[0\] MPQ.v(137) " "Inferred latch for \"RAM_A\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[1\] MPQ.v(137) " "Inferred latch for \"RAM_A\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[2\] MPQ.v(137) " "Inferred latch for \"RAM_A\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[3\] MPQ.v(137) " "Inferred latch for \"RAM_A\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[4\] MPQ.v(137) " "Inferred latch for \"RAM_A\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[5\] MPQ.v(137) " "Inferred latch for \"RAM_A\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[6\] MPQ.v(137) " "Inferred latch for \"RAM_A\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[7\] MPQ.v(137) " "Inferred latch for \"RAM_A\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_valid MPQ.v(137) " "Inferred latch for \"RAM_valid\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_temp\[0\] MPQ.v(137) " "Inferred latch for \"build_temp\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_temp\[1\] MPQ.v(137) " "Inferred latch for \"build_temp\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_temp\[2\] MPQ.v(137) " "Inferred latch for \"build_temp\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_temp\[3\] MPQ.v(137) " "Inferred latch for \"build_temp\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[0\] MPQ.v(137) " "Inferred latch for \"index_temp\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[1\] MPQ.v(137) " "Inferred latch for \"index_temp\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[2\] MPQ.v(137) " "Inferred latch for \"index_temp\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[3\] MPQ.v(137) " "Inferred latch for \"index_temp\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[4\] MPQ.v(137) " "Inferred latch for \"index_temp\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[5\] MPQ.v(137) " "Inferred latch for \"index_temp\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[6\] MPQ.v(137) " "Inferred latch for \"index_temp\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478109 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[7\] MPQ.v(137) " "Inferred latch for \"index_temp\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[0\] MPQ.v(137) " "Inferred latch for \"increase_value\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[1\] MPQ.v(137) " "Inferred latch for \"increase_value\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[2\] MPQ.v(137) " "Inferred latch for \"increase_value\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[3\] MPQ.v(137) " "Inferred latch for \"increase_value\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[4\] MPQ.v(137) " "Inferred latch for \"increase_value\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[5\] MPQ.v(137) " "Inferred latch for \"increase_value\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[6\] MPQ.v(137) " "Inferred latch for \"increase_value\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[7\] MPQ.v(137) " "Inferred latch for \"increase_value\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[0\] MPQ.v(137) " "Inferred latch for \"increase_index\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[1\] MPQ.v(137) " "Inferred latch for \"increase_index\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[2\] MPQ.v(137) " "Inferred latch for \"increase_index\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[3\] MPQ.v(137) " "Inferred latch for \"increase_index\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[4\] MPQ.v(137) " "Inferred latch for \"increase_index\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[5\] MPQ.v(137) " "Inferred latch for \"increase_index\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[6\] MPQ.v(137) " "Inferred latch for \"increase_index\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[7\] MPQ.v(137) " "Inferred latch for \"increase_index\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478110 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478111 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478112 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478113 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478114 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478115 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478116 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478117 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478118 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478118 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478118 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478118 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478118 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478119 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478120 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478120 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478120 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478120 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478120 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478120 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478120 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478121 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478121 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478121 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478121 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478121 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478121 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478122 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478122 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478122 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478122 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478122 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478122 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_done MPQ.v(137) " "Inferred latch for \"write_done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_done MPQ.v(137) " "Inferred latch for \"increase_done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_done MPQ.v(137) " "Inferred latch for \"build_done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_write MPQ.v(137) " "Inferred latch for \"exe_write\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_insert MPQ.v(137) " "Inferred latch for \"exe_insert\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_increase MPQ.v(137) " "Inferred latch for \"exe_increase\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_extract MPQ.v(137) " "Inferred latch for \"exe_extract\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_build MPQ.v(137) " "Inferred latch for \"exe_build\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[0\] MPQ.v(137) " "Inferred latch for \"write_temp\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[1\] MPQ.v(137) " "Inferred latch for \"write_temp\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[2\] MPQ.v(137) " "Inferred latch for \"write_temp\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[3\] MPQ.v(137) " "Inferred latch for \"write_temp\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[0\] MPQ.v(137) " "Inferred latch for \"build_i\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[1\] MPQ.v(137) " "Inferred latch for \"build_i\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[2\] MPQ.v(137) " "Inferred latch for \"build_i\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478123 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[3\] MPQ.v(137) " "Inferred latch for \"build_i\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[0\] MPQ.v(137) " "Inferred latch for \"increase_init\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[1\] MPQ.v(137) " "Inferred latch for \"increase_init\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[2\] MPQ.v(137) " "Inferred latch for \"increase_init\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[3\] MPQ.v(137) " "Inferred latch for \"increase_init\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[4\] MPQ.v(137) " "Inferred latch for \"increase_init\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[5\] MPQ.v(137) " "Inferred latch for \"increase_init\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[6\] MPQ.v(137) " "Inferred latch for \"increase_init\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[7\] MPQ.v(137) " "Inferred latch for \"increase_init\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_heapify MPQ.v(137) " "Inferred latch for \"max_heapify\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy MPQ.v(137) " "Inferred latch for \"busy\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done MPQ.v(137) " "Inferred latch for \"done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[0\] MPQ.v(137) " "Inferred latch for \"ind\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[1\] MPQ.v(137) " "Inferred latch for \"ind\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[2\] MPQ.v(137) " "Inferred latch for \"ind\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[3\] MPQ.v(137) " "Inferred latch for \"ind\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717478124 "|MPQ"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "busy\$latch " "Latch busy\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s0 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[0\]\$latch " "Latch RAM_A\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[1\]\$latch " "Latch RAM_A\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[2\]\$latch " "Latch RAM_A\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[3\]\$latch " "Latch RAM_A\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[0\]\$latch " "Latch RAM_D\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[1\]\$latch " "Latch RAM_D\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[2\]\$latch " "Latch RAM_D\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[3\]\$latch " "Latch RAM_D\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[4\]\$latch " "Latch RAM_D\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[5\]\$latch " "Latch RAM_D\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[6\]\$latch " "Latch RAM_D\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[7\]\$latch " "Latch RAM_D\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "done\$latch " "Latch done\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[3\] " "Latch ind\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[3\] " "Latch write_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[2\] " "Latch ind\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[2\] " "Latch write_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[1\] " "Latch ind\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[1\] " "Latch write_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[0\] " "Latch ind\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[0\] " "Latch write_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[0\] " "Latch queue\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[0\] " "Latch queue\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[0\] " "Latch queue\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[0\] " "Latch queue\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[0\] " "Latch queue\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479975 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[0\] " "Latch queue\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[0\] " "Latch queue\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[0\] " "Latch queue\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[0\] " "Latch queue\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[0\] " "Latch queue\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[0\] " "Latch queue\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[0\] " "Latch queue\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[0\] " "Latch queue\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[1\] " "Latch queue\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[1\] " "Latch queue\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[1\] " "Latch queue\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[1\] " "Latch queue\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[1\] " "Latch queue\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[1\] " "Latch queue\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[1\] " "Latch queue\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[1\] " "Latch queue\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[1\] " "Latch queue\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[1\] " "Latch queue\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479976 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[1\] " "Latch queue\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[1\] " "Latch queue\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[1\] " "Latch queue\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[2\] " "Latch queue\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[2\] " "Latch queue\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[2\] " "Latch queue\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[2\] " "Latch queue\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[2\] " "Latch queue\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[2\] " "Latch queue\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[2\] " "Latch queue\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[2\] " "Latch queue\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[2\] " "Latch queue\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[2\] " "Latch queue\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[2\] " "Latch queue\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[2\] " "Latch queue\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[2\] " "Latch queue\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[3\] " "Latch queue\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[3\] " "Latch queue\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[3\] " "Latch queue\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479977 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[3\] " "Latch queue\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[3\] " "Latch queue\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[3\] " "Latch queue\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[3\] " "Latch queue\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[3\] " "Latch queue\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[3\] " "Latch queue\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[3\] " "Latch queue\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[3\] " "Latch queue\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[3\] " "Latch queue\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[3\] " "Latch queue\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[4\] " "Latch queue\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[4\] " "Latch queue\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[4\] " "Latch queue\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[4\] " "Latch queue\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[4\] " "Latch queue\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[4\] " "Latch queue\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[4\] " "Latch queue\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[4\] " "Latch queue\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479978 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[4\] " "Latch queue\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[4\] " "Latch queue\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[4\] " "Latch queue\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[4\] " "Latch queue\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[4\] " "Latch queue\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[5\] " "Latch queue\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[5\] " "Latch queue\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[5\] " "Latch queue\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[5\] " "Latch queue\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[5\] " "Latch queue\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[5\] " "Latch queue\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[5\] " "Latch queue\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[5\] " "Latch queue\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[5\] " "Latch queue\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[5\] " "Latch queue\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[5\] " "Latch queue\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[5\] " "Latch queue\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[5\] " "Latch queue\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479979 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[6\] " "Latch queue\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[6\] " "Latch queue\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[6\] " "Latch queue\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[6\] " "Latch queue\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[6\] " "Latch queue\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[6\] " "Latch queue\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[6\] " "Latch queue\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[6\] " "Latch queue\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[6\] " "Latch queue\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[6\] " "Latch queue\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[6\] " "Latch queue\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[6\] " "Latch queue\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[6\] " "Latch queue\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[7\] " "Latch queue\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[7\] " "Latch queue\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[7\] " "Latch queue\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[7\] " "Latch queue\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479980 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[7\] " "Latch queue\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[7\] " "Latch queue\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[7\] " "Latch queue\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[7\] " "Latch queue\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[7\] " "Latch queue\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[7\] " "Latch queue\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s1 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[7\] " "Latch queue\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[7\] " "Latch queue\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[7\] " "Latch queue\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_done " "Latch write_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "increase_done " "Latch increase_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_done " "Latch build_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_write " "Latch exe_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s2 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_insert " "Latch exe_insert has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s2 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_increase " "Latch exe_increase has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s2 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_extract " "Latch exe_extract has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s2 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_build " "Latch exe_build has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s2 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[3\] " "Latch index_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[4\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[4\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[2\] " "Latch index_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[1\] " "Latch index_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479981 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479981 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[4\] " "Latch index_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[5\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[5\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[0\] " "Latch index_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[1\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[1\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[5\] " "Latch index_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[6\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[6\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[6\] " "Latch index_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[7\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[7\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[7\] " "Latch index_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "increase_init\[0\] " "Latch increase_init\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[1\] " "Latch build_i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[2\] " "Latch build_i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[0\] " "Latch build_i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[3\] " "Latch build_i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_heapify " "Latch max_heapify has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_temp\[3\] " "Latch build_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_temp\[2\] " "Latch build_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_temp\[1\] " "Latch build_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_temp\[0\] " "Latch build_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716717479982 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716717479982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[4\] GND " "Pin \"RAM_A\[4\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716717480810 "|MPQ|RAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[5\] GND " "Pin \"RAM_A\[5\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716717480810 "|MPQ|RAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[6\] GND " "Pin \"RAM_A\[6\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716717480810 "|MPQ|RAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[7\] GND " "Pin \"RAM_A\[7\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716717480810 "|MPQ|RAM_A[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716717480810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716717480879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716717482029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DIC/HW4/output_files/MPQ.map.smsg " "Generated suppressed messages file D:/DIC/HW4/output_files/MPQ.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717482079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716717482174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716717482174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2336 " "Implemented 2336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716717482243 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716717482243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2286 " "Implemented 2286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716717482243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716717482243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 347 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 347 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716717482265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 17:58:02 2024 " "Processing ended: Sun May 26 17:58:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716717482265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716717482265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716717482265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716717482265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716717483284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716717483284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 17:58:03 2024 " "Processing started: Sun May 26 17:58:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716717483284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716717483284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MPQ -c MPQ " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716717483284 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716717483364 ""}
{ "Info" "0" "" "Project  = MPQ" {  } {  } 0 0 "Project  = MPQ" 0 0 "Fitter" 0 0 1716717483364 ""}
{ "Info" "0" "" "Revision = MPQ" {  } {  } 0 0 "Revision = MPQ" 0 0 "Fitter" 0 0 1716717483364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716717483408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716717483408 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MPQ EP4CE55F23A7 " "Selected device EP4CE55F23A7 for design \"MPQ\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716717483419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716717483454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716717483454 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716717483599 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716717483603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716717483685 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716717483685 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716717483689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716717483689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716717483689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716717483689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716717483689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716717483689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716717483690 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1716717484064 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "169 " "The Timing Analyzer is analyzing 169 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716717484300 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1716717484301 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmd\[0\] " "Node: cmd\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch build_i\[0\] cmd\[0\] " "Latch build_i\[0\] is being clocked by cmd\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717484308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716717484308 "|MPQ|cmd[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch write_temp\[2\] rst " "Latch write_temp\[2\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717484308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716717484308 "|MPQ|rst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmd\[1\] " "Node: cmd\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch increase_value\[1\] cmd\[1\] " "Latch increase_value\[1\] is being clocked by cmd\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717484308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716717484308 "|MPQ|cmd[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CurrentState.s7 " "Node: CurrentState.s7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM_valid\$latch CurrentState.s7 " "Latch RAM_valid\$latch is being clocked by CurrentState.s7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717484308 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1716717484308 "|MPQ|CurrentState.s7"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716717484313 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1716717484313 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1716717484313 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716717484313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716717484313 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1716717484313 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1716717484313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM_A\[7\]~0  " "Automatically promoted node RAM_A\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector162~0 " "Destination node Selector162~0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716717484432 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716717484432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "increase_value\[7\]~0  " "Automatically promoted node increase_value\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector128~0 " "Destination node Selector128~0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector127~0 " "Destination node Selector127~0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector115~1 " "Destination node Selector115~1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_index\[3\] " "Destination node increase_index\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_index\[2\] " "Destination node increase_index\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_index\[1\] " "Destination node increase_index\[1\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_index\[0\] " "Destination node increase_index\[0\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_index\[7\] " "Destination node increase_index\[7\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_index\[6\] " "Destination node increase_index\[6\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "increase_index\[5\] " "Destination node increase_index\[5\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484432 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1716717484432 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716717484432 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716717484432 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector169~0 " "Destination node Selector169~0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LessThan11~2 " "Destination node LessThan11~2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 310 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_temp~0 " "Destination node write_temp~0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_temp~1 " "Destination node write_temp~1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_temp~2 " "Destination node write_temp~2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_temp~3 " "Destination node write_temp~3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "done~1 " "Destination node done~1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ind~0 " "Destination node ind~0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ind~1 " "Destination node ind~1" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add6~0 " "Destination node Add6~0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 278 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716717484433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1716717484433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716717484433 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/DIC/HW4/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716717484433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716717484648 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716717484648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716717484648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716717484649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716717484649 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716717484650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716717484650 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716717484650 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716717484650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716717484650 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716717484650 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 30 19 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 30 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1716717484652 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1716717484652 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1716717484652 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 41 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1716717484653 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1716717484653 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1716717484653 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716717484778 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716717484782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716717485601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716717485778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716717485801 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716717486642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716717486642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716717486952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y21 X43_Y31 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y21 to location X43_Y31" {  } { { "loc" "" { Generic "D:/DIC/HW4/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y21 to location X43_Y31"} { { 12 { 0 ""} 33 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716717488797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716717488797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716717490862 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1716717490862 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716717490862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716717490864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716717490968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716717490980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716717491202 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716717491202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716717491518 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716717491909 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DIC/HW4/output_files/MPQ.fit.smsg " "Generated suppressed messages file D:/DIC/HW4/output_files/MPQ.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716717492257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6613 " "Peak virtual memory: 6613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716717492674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 17:58:12 2024 " "Processing ended: Sun May 26 17:58:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716717492674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716717492674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716717492674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716717492674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716717493529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716717493530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 17:58:13 2024 " "Processing started: Sun May 26 17:58:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716717493530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716717493530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MPQ -c MPQ " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716717493530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716717493743 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716717494659 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716717494692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716717494827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 17:58:14 2024 " "Processing ended: Sun May 26 17:58:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716717494827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716717494827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716717494827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716717494827 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716717495456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716717495882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716717495882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 17:58:15 2024 " "Processing started: Sun May 26 17:58:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716717495882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716717495882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MPQ -c MPQ " "Command: quartus_sta MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716717495883 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716717495968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716717496075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716717496075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496111 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "169 " "The Timing Analyzer is analyzing 169 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716717496328 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1716717496358 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_valid " "Node: data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch queue\[2\]\[0\] data_valid " "Latch queue\[2\]\[0\] is being clocked by data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496365 "|MPQ|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch write_temp\[2\] rst " "Latch write_temp\[2\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496365 "|MPQ|rst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmd\[1\] " "Node: cmd\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch increase_value\[1\] cmd\[1\] " "Latch increase_value\[1\] is being clocked by cmd\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496365 "|MPQ|cmd[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CurrentState.s7 " "Node: CurrentState.s7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM_valid\$latch CurrentState.s7 " "Latch RAM_valid\$latch is being clocked by CurrentState.s7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496365 "|MPQ|CurrentState.s7"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716717496368 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716717496368 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716717496368 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1716717496373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.472 " "Worst-case setup slack is 16.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.472               0.000 clk  " "   16.472               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk  " "    0.457               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716717496384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716717496385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.662 " "Worst-case minimum pulse width slack is 9.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.662               0.000 clk  " "    9.662               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1716717496400 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716717496417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716717496718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_valid " "Node: data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch queue\[2\]\[0\] data_valid " "Latch queue\[2\]\[0\] is being clocked by data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496839 "|MPQ|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch write_temp\[2\] rst " "Latch write_temp\[2\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496839 "|MPQ|rst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmd\[1\] " "Node: cmd\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch increase_value\[1\] cmd\[1\] " "Latch increase_value\[1\] is being clocked by cmd\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496839 "|MPQ|cmd[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CurrentState.s7 " "Node: CurrentState.s7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM_valid\$latch CurrentState.s7 " "Latch RAM_valid\$latch is being clocked by CurrentState.s7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496839 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496839 "|MPQ|CurrentState.s7"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716717496839 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716717496839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.851 " "Worst-case setup slack is 16.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.851               0.000 clk  " "   16.851               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clk  " "    0.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716717496847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716717496848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.728 " "Worst-case minimum pulse width slack is 9.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.728               0.000 clk  " "    9.728               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496850 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1716717496864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_valid " "Node: data_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch queue\[2\]\[0\] data_valid " "Latch queue\[2\]\[0\] is being clocked by data_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496972 "|MPQ|data_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch write_temp\[2\] rst " "Latch write_temp\[2\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496972 "|MPQ|rst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmd\[1\] " "Node: cmd\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch increase_value\[1\] cmd\[1\] " "Latch increase_value\[1\] is being clocked by cmd\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496972 "|MPQ|cmd[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CurrentState.s7 " "Node: CurrentState.s7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM_valid\$latch CurrentState.s7 " "Latch RAM_valid\$latch is being clocked by CurrentState.s7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1716717496972 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1716717496972 "|MPQ|CurrentState.s7"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1716717496973 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1716717496973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.234 " "Worst-case setup slack is 18.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.234               0.000 clk  " "   18.234               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496976 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716717496978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716717496979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.329 " "Worst-case minimum pulse width slack is 9.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329               0.000 clk  " "    9.329               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716717496980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716717496980 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716717497232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716717497234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716717497273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 17:58:17 2024 " "Processing ended: Sun May 26 17:58:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716717497273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716717497273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716717497273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716717497273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1716717498149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716717498149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 17:58:18 2024 " "Processing started: Sun May 26 17:58:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716717498149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716717498149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MPQ -c MPQ " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716717498149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1716717498496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ_7_1200mv_125c_slow.vo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ_7_1200mv_125c_slow.vo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717498811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ_7_1200mv_-40c_slow.vo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ_7_1200mv_-40c_slow.vo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717498982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ_min_1200mv_-40c_fast.vo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ_min_1200mv_-40c_fast.vo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717499143 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ.vo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ.vo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717499308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ_7_1200mv_125c_v_slow.sdo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ_7_1200mv_125c_v_slow.sdo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717499436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ_7_1200mv_-40c_v_slow.sdo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ_7_1200mv_-40c_v_slow.sdo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717499564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ_min_1200mv_-40c_v_fast.sdo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ_min_1200mv_-40c_v_fast.sdo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717499697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MPQ_v.sdo D:/DIC/HW4/simulation/modelsim/ simulation " "Generated file MPQ_v.sdo in folder \"D:/DIC/HW4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716717499824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716717499864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 17:58:19 2024 " "Processing ended: Sun May 26 17:58:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716717499864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716717499864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716717499864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716717499864 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 380 s " "Quartus Prime Full Compilation was successful. 0 errors, 380 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716717500455 ""}
