--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml maze_generator_fpga_top.twx maze_generator_fpga_top.ncd -o
maze_generator_fpga_top.twr maze_generator_fpga_top.pcf

Design file:              maze_generator_fpga_top.ncd
Physical constraint file: maze_generator_fpga_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 62107714 paths analyzed, 7323 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.974ns.
--------------------------------------------------------------------------------

Paths for end point MC/stack_y_202_3 (SLICE_X64Y12.CE), 29014 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_y_202_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.974ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_y_202_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X36Y61.G2      net (fanout=834)      1.310   MC/curr_x<1>
    SLICE_X36Y61.Y       Tilo                  0.660   MC/is_wall_up_or0001302
                                                       MC/COND_18_cmp_eq001611
    SLICE_X64Y32.F1      net (fanout=53)       2.016   MC/N148
    SLICE_X64Y32.X       Tilo                  0.660   N1122
                                                       MC/is_wall_up_or00013992_SW0
    SLICE_X64Y35.G3      net (fanout=1)        0.270   N1122
    SLICE_X64Y35.Y       Tilo                  0.660   MC/is_wall_up_or00014055
                                                       MC/is_wall_up_or00013992
    SLICE_X64Y35.F4      net (fanout=1)        0.298   MC/is_wall_up_or00013992/O
    SLICE_X64Y35.X       Tilo                  0.660   MC/is_wall_up_or00014055
                                                       MC/is_wall_up_or00014055
    SLICE_X66Y70.F2      net (fanout=1)        1.491   MC/is_wall_up_or00014055
    SLICE_X66Y70.X       Tilo                  0.660   N337
                                                       MC/is_wall_up_or00014513_SW1
    SLICE_X51Y51.G3      net (fanout=1)        1.560   N337
    SLICE_X51Y51.Y       Tilo                  0.612   MC/is_wall_up_or00014546
                                                       MC/is_wall_up_or00014523
    SLICE_X51Y51.F4      net (fanout=1)        0.020   MC/is_wall_up_or00014523/O
    SLICE_X51Y51.X       Tilo                  0.612   MC/is_wall_up_or00014546
                                                       MC/is_wall_up_or00014546
    SLICE_X37Y48.F1      net (fanout=5)        0.974   MC/is_wall_up_or00014546
    SLICE_X37Y48.X       Tilo                  0.612   N751
                                                       MC/stack_x_0_not0001422_SW0
    SLICE_X33Y46.G4      net (fanout=1)        0.484   N751
    SLICE_X33Y46.Y       Tilo                  0.612   N355
                                                       MC/stack_x_0_not0001446_SW1
    SLICE_X32Y47.G2      net (fanout=1)        0.096   N275
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X64Y23.G3      net (fanout=256)      2.166   MC/N186
    SLICE_X64Y23.Y       Tilo                  0.660   MC/stack_x_203_not0001
                                                       MC/stack_x_202_not00011
    SLICE_X64Y12.CE      net (fanout=4)        1.224   MC/stack_x_202_not0001
    SLICE_X64Y12.CLK     Tceck                 0.483   MC/stack_y_202_3
                                                       MC/stack_y_202_3
    -------------------------------------------------  ---------------------------
    Total                                     19.974ns (8.065ns logic, 11.909ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_y_1_2 (FF)
  Destination:          MC/stack_y_202_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.968ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_y_1_2 to MC/stack_y_202_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y58.YQ      Tcko                  0.567   MC/curr_y_1_2
                                                       MC/curr_y_1_2
    SLICE_X21Y55.G4      net (fanout=19)       1.620   MC/curr_y_1_2
    SLICE_X21Y55.Y       Tilo                  0.612   MC/N348
                                                       MC/COND_25_cmp_eq003221_SW1
    SLICE_X21Y55.F4      net (fanout=2)        0.042   N925
    SLICE_X21Y55.X       Tilo                  0.612   MC/N348
                                                       MC/COND_25_cmp_eq003221
    SLICE_X44Y85.G3      net (fanout=13)       3.025   MC/N348
    SLICE_X44Y85.Y       Tilo                  0.660   MC/is_wall_up_or00013662
                                                       MC/is_wall_left_or00012759_SW0
    SLICE_X21Y82.F4      net (fanout=1)        1.085   N862
    SLICE_X21Y82.X       Tilo                  0.612   MC/is_wall_left_or00012761
                                                       MC/is_wall_left_or00012761
    SLICE_X21Y83.F1      net (fanout=1)        0.673   MC/is_wall_left_or00012761
    SLICE_X21Y83.X       Tilo                  0.612   MC/is_wall_left_or00012816
                                                       MC/is_wall_left_or00012816
    SLICE_X25Y73.F3      net (fanout=1)        0.984   MC/is_wall_left_or00012816
    SLICE_X25Y73.X       Tilo                  0.612   N1031
                                                       MC/is_wall_left_or00013408_SW0_SW0_SW0
    SLICE_X25Y59.G3      net (fanout=1)        0.588   N1031
    SLICE_X25Y59.Y       Tilo                  0.612   N1317
                                                       MC/is_wall_left_or00014774
    SLICE_X25Y59.F3      net (fanout=10)       0.362   MC/is_wall_left_or00014774
    SLICE_X25Y59.X       Tilo                  0.612   N1317
                                                       MC/stack_x_0_not0001482_SW0
    SLICE_X32Y47.G4      net (fanout=1)        0.885   N1317
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X64Y23.G3      net (fanout=256)      2.166   MC/N186
    SLICE_X64Y23.Y       Tilo                  0.660   MC/stack_x_203_not0001
                                                       MC/stack_x_202_not00011
    SLICE_X64Y12.CE      net (fanout=4)        1.224   MC/stack_x_202_not0001
    SLICE_X64Y12.CLK     Tceck                 0.483   MC/stack_y_202_3
                                                       MC/stack_y_202_3
    -------------------------------------------------  ---------------------------
    Total                                     19.968ns (7.314ns logic, 12.654ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_0_3 (FF)
  Destination:          MC/stack_y_202_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.944ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_0_3 to MC/stack_y_202_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.YQ      Tcko                  0.567   MC/curr_x_0_3
                                                       MC/curr_x_0_3
    SLICE_X54Y73.G4      net (fanout=32)       1.640   MC/curr_x_0_3
    SLICE_X54Y73.Y       Tilo                  0.660   MC/maze_data<24>
                                                       MC/currpos_right_1<1>1
    SLICE_X30Y70.BX      net (fanout=161)      3.640   MC/currpos_right_1<1>
    SLICE_X30Y70.F5      Tbxf5                 0.595   MC/Mmux__COND_38_13_f515
                                                       MC/Mmux__COND_38_13_f5_14
    SLICE_X30Y70.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_38_13_f515
    SLICE_X30Y70.FX      Tinafx                0.315   MC/Mmux__COND_38_13_f515
                                                       MC/Mmux__COND_38_12_f6_5
    SLICE_X30Y71.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_38_12_f66
    SLICE_X30Y71.FX      Tinafx                0.315   MC/Mmux__COND_38_14_f57
                                                       MC/Mmux__COND_38_11_f7_0
    SLICE_X31Y69.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_38_11_f71
    SLICE_X31Y69.Y       Tif6y                 0.451   MC/Mmux__COND_38_9_f81
                                                       MC/Mmux__COND_38_9_f8_0
    SLICE_X43Y75.F2      net (fanout=1)        0.868   MC/Mmux__COND_38_9_f81
    SLICE_X43Y75.F5      Tif5                  0.759   MC/Mmux__COND_38_4_f5
                                                       MC/Mmux__COND_38_51
                                                       MC/Mmux__COND_38_4_f5
    SLICE_X43Y74.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_38_4_f5
    SLICE_X43Y74.Y       Tif6y                 0.451   MC/_COND_38
                                                       MC/Mmux__COND_38_2_f6
    SLICE_X38Y48.F1      net (fanout=1)        0.979   MC/_COND_38
    SLICE_X38Y48.X       Tilo                  0.660   MC/is_wall_right_or000110
                                                       MC/is_wall_right_or000110
    SLICE_X34Y47.G4      net (fanout=3)        0.579   MC/is_wall_right_or000110
    SLICE_X34Y47.Y       Tilo                  0.660   N1183
                                                       MC/stack_x_0_not0001446_SW0_F_SW0
    SLICE_X34Y47.F3      net (fanout=1)        0.020   MC/stack_x_0_not0001446_SW0_F_SW0/O
    SLICE_X34Y47.X       Tilo                  0.660   N1183
                                                       MC/stack_x_0_not0001446_SW0_F
    SLICE_X35Y47.F3      net (fanout=1)        0.020   N1183
    SLICE_X35Y47.X       Tilo                  0.612   N274
                                                       MC/stack_x_0_not0001446_SW01
    SLICE_X32Y47.G3      net (fanout=1)        0.300   N274
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X64Y23.G3      net (fanout=256)      2.166   MC/N186
    SLICE_X64Y23.Y       Tilo                  0.660   MC/stack_x_203_not0001
                                                       MC/stack_x_202_not00011
    SLICE_X64Y12.CE      net (fanout=4)        1.224   MC/stack_x_202_not0001
    SLICE_X64Y12.CLK     Tceck                 0.483   MC/stack_y_202_3
                                                       MC/stack_y_202_3
    -------------------------------------------------  ---------------------------
    Total                                     19.944ns (8.508ns logic, 11.436ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point MC/stack_y_202_2 (SLICE_X64Y12.CE), 29014 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_y_202_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.974ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_y_202_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X36Y61.G2      net (fanout=834)      1.310   MC/curr_x<1>
    SLICE_X36Y61.Y       Tilo                  0.660   MC/is_wall_up_or0001302
                                                       MC/COND_18_cmp_eq001611
    SLICE_X64Y32.F1      net (fanout=53)       2.016   MC/N148
    SLICE_X64Y32.X       Tilo                  0.660   N1122
                                                       MC/is_wall_up_or00013992_SW0
    SLICE_X64Y35.G3      net (fanout=1)        0.270   N1122
    SLICE_X64Y35.Y       Tilo                  0.660   MC/is_wall_up_or00014055
                                                       MC/is_wall_up_or00013992
    SLICE_X64Y35.F4      net (fanout=1)        0.298   MC/is_wall_up_or00013992/O
    SLICE_X64Y35.X       Tilo                  0.660   MC/is_wall_up_or00014055
                                                       MC/is_wall_up_or00014055
    SLICE_X66Y70.F2      net (fanout=1)        1.491   MC/is_wall_up_or00014055
    SLICE_X66Y70.X       Tilo                  0.660   N337
                                                       MC/is_wall_up_or00014513_SW1
    SLICE_X51Y51.G3      net (fanout=1)        1.560   N337
    SLICE_X51Y51.Y       Tilo                  0.612   MC/is_wall_up_or00014546
                                                       MC/is_wall_up_or00014523
    SLICE_X51Y51.F4      net (fanout=1)        0.020   MC/is_wall_up_or00014523/O
    SLICE_X51Y51.X       Tilo                  0.612   MC/is_wall_up_or00014546
                                                       MC/is_wall_up_or00014546
    SLICE_X37Y48.F1      net (fanout=5)        0.974   MC/is_wall_up_or00014546
    SLICE_X37Y48.X       Tilo                  0.612   N751
                                                       MC/stack_x_0_not0001422_SW0
    SLICE_X33Y46.G4      net (fanout=1)        0.484   N751
    SLICE_X33Y46.Y       Tilo                  0.612   N355
                                                       MC/stack_x_0_not0001446_SW1
    SLICE_X32Y47.G2      net (fanout=1)        0.096   N275
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X64Y23.G3      net (fanout=256)      2.166   MC/N186
    SLICE_X64Y23.Y       Tilo                  0.660   MC/stack_x_203_not0001
                                                       MC/stack_x_202_not00011
    SLICE_X64Y12.CE      net (fanout=4)        1.224   MC/stack_x_202_not0001
    SLICE_X64Y12.CLK     Tceck                 0.483   MC/stack_y_202_3
                                                       MC/stack_y_202_2
    -------------------------------------------------  ---------------------------
    Total                                     19.974ns (8.065ns logic, 11.909ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_y_1_2 (FF)
  Destination:          MC/stack_y_202_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.968ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_y_1_2 to MC/stack_y_202_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y58.YQ      Tcko                  0.567   MC/curr_y_1_2
                                                       MC/curr_y_1_2
    SLICE_X21Y55.G4      net (fanout=19)       1.620   MC/curr_y_1_2
    SLICE_X21Y55.Y       Tilo                  0.612   MC/N348
                                                       MC/COND_25_cmp_eq003221_SW1
    SLICE_X21Y55.F4      net (fanout=2)        0.042   N925
    SLICE_X21Y55.X       Tilo                  0.612   MC/N348
                                                       MC/COND_25_cmp_eq003221
    SLICE_X44Y85.G3      net (fanout=13)       3.025   MC/N348
    SLICE_X44Y85.Y       Tilo                  0.660   MC/is_wall_up_or00013662
                                                       MC/is_wall_left_or00012759_SW0
    SLICE_X21Y82.F4      net (fanout=1)        1.085   N862
    SLICE_X21Y82.X       Tilo                  0.612   MC/is_wall_left_or00012761
                                                       MC/is_wall_left_or00012761
    SLICE_X21Y83.F1      net (fanout=1)        0.673   MC/is_wall_left_or00012761
    SLICE_X21Y83.X       Tilo                  0.612   MC/is_wall_left_or00012816
                                                       MC/is_wall_left_or00012816
    SLICE_X25Y73.F3      net (fanout=1)        0.984   MC/is_wall_left_or00012816
    SLICE_X25Y73.X       Tilo                  0.612   N1031
                                                       MC/is_wall_left_or00013408_SW0_SW0_SW0
    SLICE_X25Y59.G3      net (fanout=1)        0.588   N1031
    SLICE_X25Y59.Y       Tilo                  0.612   N1317
                                                       MC/is_wall_left_or00014774
    SLICE_X25Y59.F3      net (fanout=10)       0.362   MC/is_wall_left_or00014774
    SLICE_X25Y59.X       Tilo                  0.612   N1317
                                                       MC/stack_x_0_not0001482_SW0
    SLICE_X32Y47.G4      net (fanout=1)        0.885   N1317
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X64Y23.G3      net (fanout=256)      2.166   MC/N186
    SLICE_X64Y23.Y       Tilo                  0.660   MC/stack_x_203_not0001
                                                       MC/stack_x_202_not00011
    SLICE_X64Y12.CE      net (fanout=4)        1.224   MC/stack_x_202_not0001
    SLICE_X64Y12.CLK     Tceck                 0.483   MC/stack_y_202_3
                                                       MC/stack_y_202_2
    -------------------------------------------------  ---------------------------
    Total                                     19.968ns (7.314ns logic, 12.654ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_0_3 (FF)
  Destination:          MC/stack_y_202_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.944ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_0_3 to MC/stack_y_202_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.YQ      Tcko                  0.567   MC/curr_x_0_3
                                                       MC/curr_x_0_3
    SLICE_X54Y73.G4      net (fanout=32)       1.640   MC/curr_x_0_3
    SLICE_X54Y73.Y       Tilo                  0.660   MC/maze_data<24>
                                                       MC/currpos_right_1<1>1
    SLICE_X30Y70.BX      net (fanout=161)      3.640   MC/currpos_right_1<1>
    SLICE_X30Y70.F5      Tbxf5                 0.595   MC/Mmux__COND_38_13_f515
                                                       MC/Mmux__COND_38_13_f5_14
    SLICE_X30Y70.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_38_13_f515
    SLICE_X30Y70.FX      Tinafx                0.315   MC/Mmux__COND_38_13_f515
                                                       MC/Mmux__COND_38_12_f6_5
    SLICE_X30Y71.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_38_12_f66
    SLICE_X30Y71.FX      Tinafx                0.315   MC/Mmux__COND_38_14_f57
                                                       MC/Mmux__COND_38_11_f7_0
    SLICE_X31Y69.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_38_11_f71
    SLICE_X31Y69.Y       Tif6y                 0.451   MC/Mmux__COND_38_9_f81
                                                       MC/Mmux__COND_38_9_f8_0
    SLICE_X43Y75.F2      net (fanout=1)        0.868   MC/Mmux__COND_38_9_f81
    SLICE_X43Y75.F5      Tif5                  0.759   MC/Mmux__COND_38_4_f5
                                                       MC/Mmux__COND_38_51
                                                       MC/Mmux__COND_38_4_f5
    SLICE_X43Y74.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_38_4_f5
    SLICE_X43Y74.Y       Tif6y                 0.451   MC/_COND_38
                                                       MC/Mmux__COND_38_2_f6
    SLICE_X38Y48.F1      net (fanout=1)        0.979   MC/_COND_38
    SLICE_X38Y48.X       Tilo                  0.660   MC/is_wall_right_or000110
                                                       MC/is_wall_right_or000110
    SLICE_X34Y47.G4      net (fanout=3)        0.579   MC/is_wall_right_or000110
    SLICE_X34Y47.Y       Tilo                  0.660   N1183
                                                       MC/stack_x_0_not0001446_SW0_F_SW0
    SLICE_X34Y47.F3      net (fanout=1)        0.020   MC/stack_x_0_not0001446_SW0_F_SW0/O
    SLICE_X34Y47.X       Tilo                  0.660   N1183
                                                       MC/stack_x_0_not0001446_SW0_F
    SLICE_X35Y47.F3      net (fanout=1)        0.020   N1183
    SLICE_X35Y47.X       Tilo                  0.612   N274
                                                       MC/stack_x_0_not0001446_SW01
    SLICE_X32Y47.G3      net (fanout=1)        0.300   N274
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X64Y23.G3      net (fanout=256)      2.166   MC/N186
    SLICE_X64Y23.Y       Tilo                  0.660   MC/stack_x_203_not0001
                                                       MC/stack_x_202_not00011
    SLICE_X64Y12.CE      net (fanout=4)        1.224   MC/stack_x_202_not0001
    SLICE_X64Y12.CLK     Tceck                 0.483   MC/stack_y_202_3
                                                       MC/stack_y_202_2
    -------------------------------------------------  ---------------------------
    Total                                     19.944ns (8.508ns logic, 11.436ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point MC/stack_x_241_3 (SLICE_X1Y88.CE), 29014 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_1 (FF)
  Destination:          MC/stack_x_241_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.945ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_1 to MC/stack_x_241_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.XQ      Tcko                  0.514   MC/curr_x<1>
                                                       MC/curr_x_1
    SLICE_X36Y61.G2      net (fanout=834)      1.310   MC/curr_x<1>
    SLICE_X36Y61.Y       Tilo                  0.660   MC/is_wall_up_or0001302
                                                       MC/COND_18_cmp_eq001611
    SLICE_X64Y32.F1      net (fanout=53)       2.016   MC/N148
    SLICE_X64Y32.X       Tilo                  0.660   N1122
                                                       MC/is_wall_up_or00013992_SW0
    SLICE_X64Y35.G3      net (fanout=1)        0.270   N1122
    SLICE_X64Y35.Y       Tilo                  0.660   MC/is_wall_up_or00014055
                                                       MC/is_wall_up_or00013992
    SLICE_X64Y35.F4      net (fanout=1)        0.298   MC/is_wall_up_or00013992/O
    SLICE_X64Y35.X       Tilo                  0.660   MC/is_wall_up_or00014055
                                                       MC/is_wall_up_or00014055
    SLICE_X66Y70.F2      net (fanout=1)        1.491   MC/is_wall_up_or00014055
    SLICE_X66Y70.X       Tilo                  0.660   N337
                                                       MC/is_wall_up_or00014513_SW1
    SLICE_X51Y51.G3      net (fanout=1)        1.560   N337
    SLICE_X51Y51.Y       Tilo                  0.612   MC/is_wall_up_or00014546
                                                       MC/is_wall_up_or00014523
    SLICE_X51Y51.F4      net (fanout=1)        0.020   MC/is_wall_up_or00014523/O
    SLICE_X51Y51.X       Tilo                  0.612   MC/is_wall_up_or00014546
                                                       MC/is_wall_up_or00014546
    SLICE_X37Y48.F1      net (fanout=5)        0.974   MC/is_wall_up_or00014546
    SLICE_X37Y48.X       Tilo                  0.612   N751
                                                       MC/stack_x_0_not0001422_SW0
    SLICE_X33Y46.G4      net (fanout=1)        0.484   N751
    SLICE_X33Y46.Y       Tilo                  0.612   N355
                                                       MC/stack_x_0_not0001446_SW1
    SLICE_X32Y47.G2      net (fanout=1)        0.096   N275
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X0Y71.G1       net (fanout=256)      2.093   MC/N186
    SLICE_X0Y71.Y        Tilo                  0.660   MC/stack_x_242_not0001
                                                       MC/stack_x_241_not00011
    SLICE_X1Y88.CE       net (fanout=4)        1.268   MC/stack_x_241_not0001
    SLICE_X1Y88.CLK      Tceck                 0.483   MC/stack_x_241_3
                                                       MC/stack_x_241_3
    -------------------------------------------------  ---------------------------
    Total                                     19.945ns (8.065ns logic, 11.880ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_y_1_2 (FF)
  Destination:          MC/stack_x_241_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.939ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_y_1_2 to MC/stack_x_241_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y58.YQ      Tcko                  0.567   MC/curr_y_1_2
                                                       MC/curr_y_1_2
    SLICE_X21Y55.G4      net (fanout=19)       1.620   MC/curr_y_1_2
    SLICE_X21Y55.Y       Tilo                  0.612   MC/N348
                                                       MC/COND_25_cmp_eq003221_SW1
    SLICE_X21Y55.F4      net (fanout=2)        0.042   N925
    SLICE_X21Y55.X       Tilo                  0.612   MC/N348
                                                       MC/COND_25_cmp_eq003221
    SLICE_X44Y85.G3      net (fanout=13)       3.025   MC/N348
    SLICE_X44Y85.Y       Tilo                  0.660   MC/is_wall_up_or00013662
                                                       MC/is_wall_left_or00012759_SW0
    SLICE_X21Y82.F4      net (fanout=1)        1.085   N862
    SLICE_X21Y82.X       Tilo                  0.612   MC/is_wall_left_or00012761
                                                       MC/is_wall_left_or00012761
    SLICE_X21Y83.F1      net (fanout=1)        0.673   MC/is_wall_left_or00012761
    SLICE_X21Y83.X       Tilo                  0.612   MC/is_wall_left_or00012816
                                                       MC/is_wall_left_or00012816
    SLICE_X25Y73.F3      net (fanout=1)        0.984   MC/is_wall_left_or00012816
    SLICE_X25Y73.X       Tilo                  0.612   N1031
                                                       MC/is_wall_left_or00013408_SW0_SW0_SW0
    SLICE_X25Y59.G3      net (fanout=1)        0.588   N1031
    SLICE_X25Y59.Y       Tilo                  0.612   N1317
                                                       MC/is_wall_left_or00014774
    SLICE_X25Y59.F3      net (fanout=10)       0.362   MC/is_wall_left_or00014774
    SLICE_X25Y59.X       Tilo                  0.612   N1317
                                                       MC/stack_x_0_not0001482_SW0
    SLICE_X32Y47.G4      net (fanout=1)        0.885   N1317
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X0Y71.G1       net (fanout=256)      2.093   MC/N186
    SLICE_X0Y71.Y        Tilo                  0.660   MC/stack_x_242_not0001
                                                       MC/stack_x_241_not00011
    SLICE_X1Y88.CE       net (fanout=4)        1.268   MC/stack_x_241_not0001
    SLICE_X1Y88.CLK      Tceck                 0.483   MC/stack_x_241_3
                                                       MC/stack_x_241_3
    -------------------------------------------------  ---------------------------
    Total                                     19.939ns (7.314ns logic, 12.625ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MC/curr_x_0_3 (FF)
  Destination:          MC/stack_x_241_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.915ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MC/curr_x_0_3 to MC/stack_x_241_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.YQ      Tcko                  0.567   MC/curr_x_0_3
                                                       MC/curr_x_0_3
    SLICE_X54Y73.G4      net (fanout=32)       1.640   MC/curr_x_0_3
    SLICE_X54Y73.Y       Tilo                  0.660   MC/maze_data<24>
                                                       MC/currpos_right_1<1>1
    SLICE_X30Y70.BX      net (fanout=161)      3.640   MC/currpos_right_1<1>
    SLICE_X30Y70.F5      Tbxf5                 0.595   MC/Mmux__COND_38_13_f515
                                                       MC/Mmux__COND_38_13_f5_14
    SLICE_X30Y70.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_38_13_f515
    SLICE_X30Y70.FX      Tinafx                0.315   MC/Mmux__COND_38_13_f515
                                                       MC/Mmux__COND_38_12_f6_5
    SLICE_X30Y71.FXINA   net (fanout=1)        0.000   MC/Mmux__COND_38_12_f66
    SLICE_X30Y71.FX      Tinafx                0.315   MC/Mmux__COND_38_14_f57
                                                       MC/Mmux__COND_38_11_f7_0
    SLICE_X31Y69.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_38_11_f71
    SLICE_X31Y69.Y       Tif6y                 0.451   MC/Mmux__COND_38_9_f81
                                                       MC/Mmux__COND_38_9_f8_0
    SLICE_X43Y75.F2      net (fanout=1)        0.868   MC/Mmux__COND_38_9_f81
    SLICE_X43Y75.F5      Tif5                  0.759   MC/Mmux__COND_38_4_f5
                                                       MC/Mmux__COND_38_51
                                                       MC/Mmux__COND_38_4_f5
    SLICE_X43Y74.FXINB   net (fanout=1)        0.000   MC/Mmux__COND_38_4_f5
    SLICE_X43Y74.Y       Tif6y                 0.451   MC/_COND_38
                                                       MC/Mmux__COND_38_2_f6
    SLICE_X38Y48.F1      net (fanout=1)        0.979   MC/_COND_38
    SLICE_X38Y48.X       Tilo                  0.660   MC/is_wall_right_or000110
                                                       MC/is_wall_right_or000110
    SLICE_X34Y47.G4      net (fanout=3)        0.579   MC/is_wall_right_or000110
    SLICE_X34Y47.Y       Tilo                  0.660   N1183
                                                       MC/stack_x_0_not0001446_SW0_F_SW0
    SLICE_X34Y47.F3      net (fanout=1)        0.020   MC/stack_x_0_not0001446_SW0_F_SW0/O
    SLICE_X34Y47.X       Tilo                  0.660   N1183
                                                       MC/stack_x_0_not0001446_SW0_F
    SLICE_X35Y47.F3      net (fanout=1)        0.020   N1183
    SLICE_X35Y47.X       Tilo                  0.612   N274
                                                       MC/stack_x_0_not0001446_SW01
    SLICE_X32Y47.G3      net (fanout=1)        0.300   N274
    SLICE_X32Y47.Y       Tilo                  0.660   MC/stack_x_9_not0001
                                                       MC/stack_x_0_not0001482
    SLICE_X0Y71.G1       net (fanout=256)      2.093   MC/N186
    SLICE_X0Y71.Y        Tilo                  0.660   MC/stack_x_242_not0001
                                                       MC/stack_x_241_not00011
    SLICE_X1Y88.CE       net (fanout=4)        1.268   MC/stack_x_241_not0001
    SLICE_X1Y88.CLK      Tceck                 0.483   MC/stack_x_241_3
                                                       MC/stack_x_241_3
    -------------------------------------------------  ---------------------------
    Total                                     19.915ns (8.508ns logic, 11.407ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r1_15/SRL16E (SLICE_X32Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r1_0 (FF)
  Destination:          MC/RN/Mshreg_r1_15/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r1_0 to MC/RN/Mshreg_r1_15/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y62.XQ      Tcko                  0.412   MC/RN/r1<0>
                                                       MC/RN/r1_0
    SLICE_X32Y62.BY      net (fanout=1)        0.330   MC/RN/r1<0>
    SLICE_X32Y62.CLK     Tdh         (-Th)     0.110   MC/RN/r1<0>
                                                       MC/RN/Mshreg_r1_15/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.302ns logic, 0.330ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r2_11/SRL16E (SLICE_X36Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r2_0 (FF)
  Destination:          MC/RN/Mshreg_r2_11/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r2_0 to MC/RN/Mshreg_r2_11/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.XQ      Tcko                  0.412   MC/RN/r2<0>
                                                       MC/RN/r2_0
    SLICE_X36Y46.BY      net (fanout=1)        0.330   MC/RN/r2<0>
    SLICE_X36Y46.CLK     Tdh         (-Th)     0.110   MC/RN/r2<0>
                                                       MC/RN/Mshreg_r2_11/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.302ns logic, 0.330ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point MC/RN/Mshreg_r2_19/SRL16E (SLICE_X36Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MC/RN/r2_11 (FF)
  Destination:          MC/RN/Mshreg_r2_19/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MC/RN/r2_11 to MC/RN/Mshreg_r2_19/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.YQ      Tcko                  0.454   MC/RN/r2<0>
                                                       MC/RN/r2_11
    SLICE_X36Y48.BY      net (fanout=2)        0.503   MC/RN/r2<11>
    SLICE_X36Y48.CLK     Tdh         (-Th)     0.110   MC/RN/r2<20>
                                                       MC/RN/Mshreg_r2_19/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.344ns logic, 0.503ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/n_reg<2>/SR
  Logical resource: KB/ps2_rx_unit/n_reg_2/SR
  Location pin: SLICE_X56Y2.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/n_reg<2>/SR
  Logical resource: KB/ps2_rx_unit/n_reg_2/SR
  Location pin: SLICE_X56Y2.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: KB/ps2_rx_unit/state_reg_FSM_FFd2/SR
  Logical resource: KB/ps2_rx_unit/state_reg_FSM_FFd2/SR
  Location pin: SLICE_X35Y13.SR
  Clock network: btn_0_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.974|         |    2.690|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 62107714 paths, 0 nets, and 30864 connections

Design statistics:
   Minimum period:  19.974ns{1}   (Maximum frequency:  50.065MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 30 00:20:02 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 260 MB



