<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\document\GitHub\PE_module\Cam2lcd\OV5640_LCD480_FIFO\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 09 01:01:23 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>376</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>396</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.000</td>
<td>27.027
<td>0.000</td>
<td>18.500</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.027(MHz)</td>
<td>66.615(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_vsync</td>
<td>1.000(MHz)</td>
<td>627.451(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_pclk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>21.988</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.052</td>
<td>15.000</td>
</tr>
<tr>
<td>2</td>
<td>22.494</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.069</td>
<td>14.511</td>
</tr>
<tr>
<td>3</td>
<td>22.657</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.088</td>
<td>14.367</td>
</tr>
<tr>
<td>4</td>
<td>23.890</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.095</td>
<td>13.141</td>
</tr>
<tr>
<td>5</td>
<td>23.998</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.081</td>
<td>13.019</td>
</tr>
<tr>
<td>6</td>
<td>24.289</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.040</td>
<td>12.687</td>
</tr>
<tr>
<td>7</td>
<td>25.871</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.091</td>
<td>11.156</td>
</tr>
<tr>
<td>8</td>
<td>26.007</td>
<td>i2c_config_m0/lut_index_1_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.012</td>
<td>10.918</td>
</tr>
<tr>
<td>9</td>
<td>27.829</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.013</td>
<td>8.872</td>
</tr>
<tr>
<td>10</td>
<td>28.228</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.013</td>
<td>8.721</td>
</tr>
<tr>
<td>11</td>
<td>28.631</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.018</td>
<td>8.288</td>
</tr>
<tr>
<td>12</td>
<td>29.811</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.002</td>
<td>6.875</td>
</tr>
<tr>
<td>13</td>
<td>29.833</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.009</td>
<td>6.846</td>
</tr>
<tr>
<td>14</td>
<td>30.210</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.002</td>
<td>6.724</td>
</tr>
<tr>
<td>15</td>
<td>30.267</td>
<td>i2c_config_m0/lut_index_0_s3/Q</td>
<td>i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.077</td>
<td>6.593</td>
</tr>
<tr>
<td>16</td>
<td>30.656</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.004</td>
<td>6.284</td>
</tr>
<tr>
<td>17</td>
<td>30.926</td>
<td>i2c_config_m0/lut_index_0_s3/Q</td>
<td>i2c_config_m0/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.077</td>
<td>5.934</td>
</tr>
<tr>
<td>18</td>
<td>30.926</td>
<td>i2c_config_m0/lut_index_0_s3/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.077</td>
<td>5.934</td>
</tr>
<tr>
<td>19</td>
<td>31.234</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.009</td>
<td>5.693</td>
</tr>
<tr>
<td>20</td>
<td>31.287</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.037</td>
<td>5.686</td>
</tr>
<tr>
<td>21</td>
<td>31.753</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>-0.007</td>
<td>5.190</td>
</tr>
<tr>
<td>22</td>
<td>31.864</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.009</td>
<td>5.063</td>
</tr>
<tr>
<td>23</td>
<td>31.864</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.009</td>
<td>5.063</td>
</tr>
<tr>
<td>24</td>
<td>31.936</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>5.000</td>
</tr>
<tr>
<td>25</td>
<td>32.086</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.007</td>
<td>4.844</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.378</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>5</td>
<td>0.378</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>6</td>
<td>0.378</td>
<td>i2c_config_m0/lut_index_0_s3/Q</td>
<td>i2c_config_m0/lut_index_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>7</td>
<td>0.378</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/lut_index_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>8</td>
<td>0.378</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>9</td>
<td>0.378</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>10</td>
<td>0.389</td>
<td>i2c_config_m0/lut_index_5_s2/Q</td>
<td>i2c_config_m0/lut_index_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.390</td>
</tr>
<tr>
<td>11</td>
<td>0.400</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>12</td>
<td>0.440</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>13</td>
<td>0.440</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>14</td>
<td>0.447</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>15</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_1_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>16</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.452</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>18</td>
<td>0.452</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>19</td>
<td>0.452</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>20</td>
<td>0.453</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>21</td>
<td>0.453</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>22</td>
<td>0.453</td>
<td>i2c_config_m0/lut_index_9_s2/Q</td>
<td>i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>23</td>
<td>0.456</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>24</td>
<td>0.456</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>25</td>
<td>0.456</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.947</td>
<td>16.197</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td>2</td>
<td>15.948</td>
<td>16.198</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.948</td>
<td>16.198</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.948</td>
<td>16.198</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.949</td>
<td>16.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.949</td>
<td>16.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.949</td>
<td>16.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.949</td>
<td>16.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.949</td>
<td>16.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.949</td>
<td>16.199</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.193</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I3</td>
</tr>
<tr>
<td>10.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R67C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>13.091</td>
<td>2.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s84/I0</td>
</tr>
<tr>
<td>13.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R50C144[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s84/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s29/I0</td>
</tr>
<tr>
<td>16.014</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s29/F</td>
</tr>
<tr>
<td>17.327</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C142[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I2</td>
</tr>
<tr>
<td>17.834</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C142[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>20.008</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C142[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s9/I2</td>
</tr>
<tr>
<td>20.464</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C142[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s9/F</td>
</tr>
<tr>
<td>20.637</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/I2</td>
</tr>
<tr>
<td>21.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>21.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.257</td>
<td>5.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>43.193</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 21.233%; route: 11.432, 76.217%; tC2Q: 0.382, 2.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.909%; route: 5.574, 89.091%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I3</td>
</tr>
<tr>
<td>10.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R67C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>13.091</td>
<td>2.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s84/I0</td>
</tr>
<tr>
<td>13.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R50C144[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s84/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s29/I0</td>
</tr>
<tr>
<td>16.014</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s29/F</td>
</tr>
<tr>
<td>17.008</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s29/I2</td>
</tr>
<tr>
<td>17.297</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s29/F</td>
</tr>
<tr>
<td>18.216</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s12/I3</td>
</tr>
<tr>
<td>18.783</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s12/F</td>
</tr>
<tr>
<td>19.698</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s7/I3</td>
</tr>
<tr>
<td>20.206</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s7/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/I0</td>
</tr>
<tr>
<td>20.716</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>20.716</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.274</td>
<td>5.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>43.210</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.525, 24.292%; route: 10.604, 73.073%; tC2Q: 0.382, 2.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.879%; route: 5.591, 89.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I3</td>
</tr>
<tr>
<td>10.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R67C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>13.091</td>
<td>2.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s84/I0</td>
</tr>
<tr>
<td>13.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R50C144[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s84/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s29/I0</td>
</tr>
<tr>
<td>16.014</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s29/F</td>
</tr>
<tr>
<td>17.008</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s29/I2</td>
</tr>
<tr>
<td>17.297</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s29/F</td>
</tr>
<tr>
<td>18.364</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s16/I2</td>
</tr>
<tr>
<td>18.932</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s16/F</td>
</tr>
<tr>
<td>19.313</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C142[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s9/I1</td>
</tr>
<tr>
<td>19.821</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C142[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s9/F</td>
</tr>
<tr>
<td>19.993</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s6/I2</td>
</tr>
<tr>
<td>20.572</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C141[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.292</td>
<td>5.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>43.228</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.596, 25.030%; route: 10.389, 72.307%; tC2Q: 0.382, 2.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.847%; route: 5.610, 89.153%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I3</td>
</tr>
<tr>
<td>10.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R67C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>13.091</td>
<td>2.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s84/I0</td>
</tr>
<tr>
<td>13.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R50C144[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s84/F</td>
</tr>
<tr>
<td>16.073</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s57/I1</td>
</tr>
<tr>
<td>16.647</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s57/F</td>
</tr>
<tr>
<td>16.819</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s28/I3</td>
</tr>
<tr>
<td>17.387</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s28/F</td>
</tr>
<tr>
<td>17.601</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s14/I3</td>
</tr>
<tr>
<td>18.168</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s14/F</td>
</tr>
<tr>
<td>18.379</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C141[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s8/I2</td>
</tr>
<tr>
<td>18.836</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C141[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s8/F</td>
</tr>
<tr>
<td>18.838</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/I1</td>
</tr>
<tr>
<td>19.346</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s6/F</td>
</tr>
<tr>
<td>19.346</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C141[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.299</td>
<td>5.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>43.236</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.095</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.759, 28.603%; route: 9.000, 68.487%; tC2Q: 0.382, 2.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.834%; route: 5.617, 89.166%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I3</td>
</tr>
<tr>
<td>10.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R67C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>13.091</td>
<td>2.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s84/I0</td>
</tr>
<tr>
<td>13.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R50C144[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s84/F</td>
</tr>
<tr>
<td>15.447</td>
<td>1.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s77/I2</td>
</tr>
<tr>
<td>16.014</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s77/F</td>
</tr>
<tr>
<td>16.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s11/I3</td>
</tr>
<tr>
<td>16.754</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s11/F</td>
</tr>
<tr>
<td>17.177</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C140[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s7/I2</td>
</tr>
<tr>
<td>17.744</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C140[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>18.644</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s6/I0</td>
</tr>
<tr>
<td>19.223</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s6/F</td>
</tr>
<tr>
<td>19.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.285</td>
<td>5.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>43.221</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.368, 25.867%; route: 9.269, 71.195%; tC2Q: 0.382, 2.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.859%; route: 5.602, 89.141%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I3</td>
</tr>
<tr>
<td>10.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R67C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>13.091</td>
<td>2.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C144[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s84/I0</td>
</tr>
<tr>
<td>13.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R50C144[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s84/F</td>
</tr>
<tr>
<td>15.591</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s14/I0</td>
</tr>
<tr>
<td>15.879</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s14/F</td>
</tr>
<tr>
<td>16.947</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s12/I3</td>
</tr>
<tr>
<td>17.403</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s12/F</td>
</tr>
<tr>
<td>17.406</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s7/I2</td>
</tr>
<tr>
<td>17.913</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C141[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s7/F</td>
</tr>
<tr>
<td>18.603</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s6/I0</td>
</tr>
<tr>
<td>18.892</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>18.892</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.245</td>
<td>5.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>43.181</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 20.709%; route: 9.677, 76.276%; tC2Q: 0.382, 3.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.929%; route: 5.562, 89.071%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>3.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s14/I3</td>
</tr>
<tr>
<td>10.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R67C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s14/F</td>
</tr>
<tr>
<td>12.882</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s86/I2</td>
</tr>
<tr>
<td>13.461</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s86/F</td>
</tr>
<tr>
<td>14.398</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s27/I3</td>
</tr>
<tr>
<td>14.717</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s27/F</td>
</tr>
<tr>
<td>14.722</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s14/I2</td>
</tr>
<tr>
<td>15.229</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R56C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s14/F</td>
</tr>
<tr>
<td>15.822</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s17/I0</td>
</tr>
<tr>
<td>16.111</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C141[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s17/F</td>
</tr>
<tr>
<td>16.283</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s9/I2</td>
</tr>
<tr>
<td>16.791</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C142[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s9/F</td>
</tr>
<tr>
<td>16.793</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/I2</td>
</tr>
<tr>
<td>17.361</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s6/F</td>
</tr>
<tr>
<td>17.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.295</td>
<td>5.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>43.231</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.276, 29.367%; route: 7.497, 67.204%; tC2Q: 0.382, 3.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.842%; route: 5.612, 89.158%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.287</td>
<td>5.604</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[1][B]</td>
<td>i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>6.669</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>111</td>
<td>R54C144[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>8.443</td>
<td>1.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s52/I0</td>
</tr>
<tr>
<td>9.011</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s52/F</td>
</tr>
<tr>
<td>11.784</td>
<td>2.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C142[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s63/I0</td>
</tr>
<tr>
<td>12.363</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C142[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s63/F</td>
</tr>
<tr>
<td>12.366</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C142[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s40/I2</td>
</tr>
<tr>
<td>12.944</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C142[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s40/F</td>
</tr>
<tr>
<td>15.081</td>
<td>2.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s18/I0</td>
</tr>
<tr>
<td>15.648</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s18/F</td>
</tr>
<tr>
<td>16.068</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s9/I1</td>
</tr>
<tr>
<td>16.524</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C139[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s9/F</td>
</tr>
<tr>
<td>16.697</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s6/I3</td>
</tr>
<tr>
<td>17.204</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s6/F</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.275</td>
<td>5.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>43.212</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.856%; route: 5.604, 89.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.256, 29.826%; route: 7.279, 66.670%; tC2Q: 0.382, 3.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.876%; route: 5.593, 89.124%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.431</td>
<td>2.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s26/I3</td>
</tr>
<tr>
<td>9.938</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R67C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s26/F</td>
</tr>
<tr>
<td>11.589</td>
<td>1.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[1][B]</td>
<td>i2c_config_m0/n124_s18/I1</td>
</tr>
<tr>
<td>11.878</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s18/F</td>
</tr>
<tr>
<td>13.412</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[1][B]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>13.919</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C145[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>14.637</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[1][A]</td>
<td>i2c_config_m0/i2c_write_req_s4/I0</td>
</tr>
<tr>
<td>14.926</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C145[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>15.077</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.217</td>
<td>5.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>42.906</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C145[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.592, 17.949%; route: 6.898, 77.740%; tC2Q: 0.382, 4.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.977%; route: 5.535, 89.023%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.431</td>
<td>2.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s26/I3</td>
</tr>
<tr>
<td>9.938</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R67C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s26/F</td>
</tr>
<tr>
<td>11.589</td>
<td>1.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[1][B]</td>
<td>i2c_config_m0/n124_s18/I1</td>
</tr>
<tr>
<td>11.878</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s18/F</td>
</tr>
<tr>
<td>13.412</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[1][B]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>13.919</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C145[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>14.926</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.217</td>
<td>5.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C145[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>43.154</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C145[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.304, 14.949%; route: 7.035, 80.665%; tC2Q: 0.382, 4.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.977%; route: 5.535, 89.023%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>6.587</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>9.431</td>
<td>2.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s26/I3</td>
</tr>
<tr>
<td>9.938</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R67C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s26/F</td>
</tr>
<tr>
<td>11.589</td>
<td>1.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C139[1][B]</td>
<td>i2c_config_m0/n124_s18/I1</td>
</tr>
<tr>
<td>11.878</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R50C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s18/F</td>
</tr>
<tr>
<td>13.412</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[1][B]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>13.919</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C145[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>13.924</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>i2c_config_m0/n100_s8/I0</td>
</tr>
<tr>
<td>14.492</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n100_s8/F</td>
</tr>
<tr>
<td>14.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.187</td>
<td>5.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>43.123</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C145[0][A]</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.871, 22.579%; route: 6.034, 72.805%; tC2Q: 0.382, 4.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.032%; route: 5.504, 88.968%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.302</td>
<td>5.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>6.684</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>6.852</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/I2</td>
</tr>
<tr>
<td>7.431</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C143[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/I2</td>
</tr>
<tr>
<td>8.631</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/F</td>
</tr>
<tr>
<td>9.019</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I1</td>
</tr>
<tr>
<td>9.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C141[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>9.704</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>10.283</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>10.458</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I3</td>
</tr>
<tr>
<td>11.032</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>11.567</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C142[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I0</td>
</tr>
<tr>
<td>13.026</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>13.177</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.299</td>
<td>5.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>42.988</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.830%; route: 5.619, 89.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.770, 54.836%; route: 2.722, 39.600%; tC2Q: 0.382, 5.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.834%; route: 5.617, 89.166%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.981</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.302</td>
<td>5.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>6.684</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>6.852</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/I2</td>
</tr>
<tr>
<td>7.431</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C143[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/I2</td>
</tr>
<tr>
<td>8.631</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/F</td>
</tr>
<tr>
<td>9.166</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s1/I1</td>
</tr>
<tr>
<td>9.713</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C140[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s1/F</td>
</tr>
<tr>
<td>10.102</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/I3</td>
</tr>
<tr>
<td>10.609</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C141[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n308_s0/F</td>
</tr>
<tr>
<td>10.784</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/I1</td>
</tr>
<tr>
<td>11.103</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C142[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/F</td>
</tr>
<tr>
<td>11.466</td>
<td>0.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I2</td>
</tr>
<tr>
<td>12.039</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I1</td>
</tr>
<tr>
<td>12.997</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C142[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>13.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.292</td>
<td>5.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>42.981</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.830%; route: 5.619, 89.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 51.944%; route: 2.907, 42.469%; tC2Q: 0.382, 5.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.846%; route: 5.610, 89.154%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.302</td>
<td>5.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>6.684</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>6.852</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/I2</td>
</tr>
<tr>
<td>7.431</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C143[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/I2</td>
</tr>
<tr>
<td>8.631</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/F</td>
</tr>
<tr>
<td>9.019</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I1</td>
</tr>
<tr>
<td>9.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C141[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>9.704</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>10.283</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>10.458</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I3</td>
</tr>
<tr>
<td>11.032</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>11.567</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4/I1</td>
</tr>
<tr>
<td>12.074</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C142[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s4/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/I3</td>
</tr>
<tr>
<td>13.026</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/F</td>
</tr>
<tr>
<td>13.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.299</td>
<td>5.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>43.236</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.830%; route: 5.619, 89.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.770, 56.070%; route: 2.571, 38.241%; tC2Q: 0.382, 5.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.834%; route: 5.617, 89.166%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.281</td>
<td>5.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td>i2c_config_m0/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>6.664</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R51C144[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>8.705</td>
<td>2.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[1][B]</td>
<td>i2c_config_m0/n77_s2/I0</td>
</tr>
<tr>
<td>9.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R54C145[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s2/F</td>
</tr>
<tr>
<td>10.604</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C142[1][A]</td>
<td>i2c_config_m0/n74_s4/I1</td>
</tr>
<tr>
<td>11.182</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s4/F</td>
</tr>
<tr>
<td>11.796</td>
<td>0.614</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][B]</td>
<td>i2c_config_m0/n72_s2/I2</td>
</tr>
<tr>
<td>12.304</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s2/F</td>
</tr>
<tr>
<td>12.306</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td>i2c_config_m0/n72_s3/I0</td>
</tr>
<tr>
<td>12.874</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s3/F</td>
</tr>
<tr>
<td>12.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C145[0][B]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.866%; route: 5.599, 89.134%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.221, 33.694%; route: 3.989, 60.504%; tC2Q: 0.382, 5.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.289</td>
<td>5.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB124[A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0/CLK</td>
</tr>
<tr>
<td>6.671</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOB124[A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0/Q</td>
</tr>
<tr>
<td>12.573</td>
<td>5.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C138[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.292</td>
<td>5.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C138[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/CLK</td>
</tr>
<tr>
<td>43.229</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C138[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.853%; route: 5.606, 89.147%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.901, 93.913%; tC2Q: 0.382, 6.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.846%; route: 5.610, 89.154%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.281</td>
<td>5.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td>i2c_config_m0/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>6.664</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R51C144[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>8.705</td>
<td>2.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[1][B]</td>
<td>i2c_config_m0/n77_s2/I0</td>
</tr>
<tr>
<td>9.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R54C145[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s2/F</td>
</tr>
<tr>
<td>10.604</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C142[1][A]</td>
<td>i2c_config_m0/n74_s4/I1</td>
</tr>
<tr>
<td>11.182</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s4/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/n74_s3/I1</td>
</tr>
<tr>
<td>12.215</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s3/F</td>
</tr>
<tr>
<td>12.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.866%; route: 5.599, 89.134%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.714, 28.881%; route: 3.838, 64.672%; tC2Q: 0.382, 6.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.281</td>
<td>5.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td>i2c_config_m0/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>6.664</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R51C144[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>8.705</td>
<td>2.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[1][B]</td>
<td>i2c_config_m0/n77_s2/I0</td>
</tr>
<tr>
<td>9.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R54C145[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s2/F</td>
</tr>
<tr>
<td>10.604</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C142[1][A]</td>
<td>i2c_config_m0/n74_s4/I1</td>
</tr>
<tr>
<td>11.182</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s4/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td>i2c_config_m0/n73_s1/I1</td>
</tr>
<tr>
<td>12.215</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s1/F</td>
</tr>
<tr>
<td>12.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.204</td>
<td>5.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C145[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.866%; route: 5.599, 89.134%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.714, 28.881%; route: 3.838, 64.672%; tC2Q: 0.382, 6.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.000%; route: 5.522, 89.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.302</td>
<td>5.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>6.684</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>6.852</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/I2</td>
</tr>
<tr>
<td>7.431</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C143[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s4/F</td>
</tr>
<tr>
<td>8.174</td>
<td>0.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/I2</td>
</tr>
<tr>
<td>8.631</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s1/F</td>
</tr>
<tr>
<td>9.019</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/I1</td>
</tr>
<tr>
<td>9.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C141[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s2/F</td>
</tr>
<tr>
<td>9.704</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I3</td>
</tr>
<tr>
<td>10.283</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C142[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>10.458</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C143[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/I3</td>
</tr>
<tr>
<td>11.032</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C143[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s2/F</td>
</tr>
<tr>
<td>11.416</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I1</td>
</tr>
<tr>
<td>11.994</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>11.994</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.292</td>
<td>5.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>43.229</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.830%; route: 5.619, 89.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.274, 57.510%; route: 2.036, 35.771%; tC2Q: 0.382, 6.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.846%; route: 5.610, 89.154%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.279</td>
<td>5.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_0_s0/CLK</td>
</tr>
<tr>
<td>6.662</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOB124[B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_0_s0/Q</td>
</tr>
<tr>
<td>11.966</td>
<td>5.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C124[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.316</td>
<td>5.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C124[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0/CLK</td>
</tr>
<tr>
<td>43.252</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C124[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.869%; route: 5.597, 89.131%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.304, 93.273%; tC2Q: 0.382, 6.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.805%; route: 5.634, 89.195%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.302</td>
<td>5.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2_s0/CLK</td>
</tr>
<tr>
<td>6.684</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C143[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_2_s0/Q</td>
</tr>
<tr>
<td>7.532</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/I2</td>
</tr>
<tr>
<td>8.111</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C140[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s2/F</td>
</tr>
<tr>
<td>8.264</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s3/I3</td>
</tr>
<tr>
<td>8.583</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R43C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s3/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.385</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C141[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s1/I3</td>
</tr>
<tr>
<td>9.424</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C141[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s1/F</td>
</tr>
<tr>
<td>9.811</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C143[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/I3</td>
</tr>
<tr>
<td>10.318</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C143[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/F</td>
</tr>
<tr>
<td>10.913</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/I2</td>
</tr>
<tr>
<td>11.492</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/F</td>
</tr>
<tr>
<td>11.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.309</td>
<td>5.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/CLK</td>
</tr>
<tr>
<td>43.245</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.830%; route: 5.619, 89.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.440, 47.013%; route: 2.368, 45.617%; tC2Q: 0.382, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.818%; route: 5.626, 89.182%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.314</td>
<td>5.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.696</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I1</td>
</tr>
<tr>
<td>7.441</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>7.616</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/I3</td>
</tr>
<tr>
<td>8.184</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/F</td>
</tr>
<tr>
<td>8.573</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I3</td>
</tr>
<tr>
<td>9.080</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>9.714</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C140[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>9.891</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>10.399</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R40C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>10.797</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/I0</td>
</tr>
<tr>
<td>11.376</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/F</td>
</tr>
<tr>
<td>11.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.304</td>
<td>5.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>43.241</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C139[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.810%; route: 5.631, 89.190%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 62.914%; route: 1.495, 29.531%; tC2Q: 0.382, 7.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.826%; route: 5.622, 89.174%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.314</td>
<td>5.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.696</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I1</td>
</tr>
<tr>
<td>7.441</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>7.616</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/I3</td>
</tr>
<tr>
<td>8.184</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/F</td>
</tr>
<tr>
<td>8.573</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I3</td>
</tr>
<tr>
<td>9.080</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>9.714</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C140[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>9.891</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>10.399</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R40C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>10.797</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I2</td>
</tr>
<tr>
<td>11.376</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>11.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.304</td>
<td>5.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>43.241</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.810%; route: 5.631, 89.190%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 62.914%; route: 1.495, 29.531%; tC2Q: 0.382, 7.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.826%; route: 5.622, 89.174%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.314</td>
<td>5.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.696</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I1</td>
</tr>
<tr>
<td>7.441</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>7.616</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/I3</td>
</tr>
<tr>
<td>8.184</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/F</td>
</tr>
<tr>
<td>8.573</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I3</td>
</tr>
<tr>
<td>9.080</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>9.714</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C140[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>9.891</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>10.399</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R40C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/I2</td>
</tr>
<tr>
<td>11.314</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/F</td>
</tr>
<tr>
<td>11.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.314</td>
<td>5.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>43.250</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C140[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.810%; route: 5.631, 89.190%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.154, 63.075%; route: 1.464, 29.275%; tC2Q: 0.382, 7.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.810%; route: 5.631, 89.190%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.314</td>
<td>5.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>6.696</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I1</td>
</tr>
<tr>
<td>7.441</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C139[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>7.616</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/I3</td>
</tr>
<tr>
<td>8.184</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C140[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s3/F</td>
</tr>
<tr>
<td>8.573</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/I3</td>
</tr>
<tr>
<td>9.080</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C139[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s3/F</td>
</tr>
<tr>
<td>9.257</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>9.714</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R41C140[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>9.891</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>10.399</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R40C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2/I0</td>
</tr>
<tr>
<td>11.157</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C139[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2/F</td>
</tr>
<tr>
<td>11.157</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C139[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.307</td>
<td>5.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>43.243</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C139[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.810%; route: 5.631, 89.190%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.185, 65.755%; route: 1.276, 26.348%; tC2Q: 0.382, 7.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.822%; route: 5.624, 89.178%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.516</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.692</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/I1</td>
</tr>
<tr>
<td>3.891</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/F</td>
</tr>
<tr>
<td>3.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.516</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>3.517</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.211%; route: 2.841, 80.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.211%; route: 2.841, 80.789%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/CLK</td>
</tr>
<tr>
<td>3.670</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C143[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/Q</td>
</tr>
<tr>
<td>3.678</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n67_s3/I0</td>
</tr>
<tr>
<td>3.869</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C143[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n67_s3/F</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C143[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C143[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>3.670</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R45C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>3.678</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>3.869</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.512</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/CLK</td>
</tr>
<tr>
<td>3.688</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/Q</td>
</tr>
<tr>
<td>3.699</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s0/I1</td>
</tr>
<tr>
<td>3.890</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n306_s0/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.512</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0/CLK</td>
</tr>
<tr>
<td>3.513</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.235%; route: 2.836, 80.765%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.235%; route: 2.836, 80.765%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.516</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.692</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.704</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s2/I1</td>
</tr>
<tr>
<td>3.895</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s2/F</td>
</tr>
<tr>
<td>3.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.516</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.517</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C140[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.211%; route: 2.841, 80.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.211%; route: 2.841, 80.789%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.490</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td>i2c_config_m0/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>3.667</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>109</td>
<td>R51C144[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s3/Q</td>
</tr>
<tr>
<td>3.678</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td>i2c_config_m0/n122_s13/I0</td>
</tr>
<tr>
<td>3.869</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n122_s13/F</td>
</tr>
<tr>
<td>3.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.490</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C144[0][A]</td>
<td>i2c_config_m0/lut_index_0_s3/CLK</td>
</tr>
<tr>
<td>3.492</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C144[0][A]</td>
<td>i2c_config_m0/lut_index_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.353%; route: 2.815, 80.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.353%; route: 2.815, 80.647%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.476</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>3.652</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R53C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>3.664</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>i2c_config_m0/n75_s1/I2</td>
</tr>
<tr>
<td>3.855</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s1/F</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.476</td>
<td>2.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>3.477</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C145[0][A]</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.433%; route: 2.801, 80.567%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.433%; route: 2.801, 80.567%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.473</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>3.649</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/n74_s3/I0</td>
</tr>
<tr>
<td>3.852</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s3/F</td>
</tr>
<tr>
<td>3.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.473</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C145[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.450%; route: 2.797, 80.550%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.450%; route: 2.797, 80.550%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.473</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>3.649</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R51C145[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>3.660</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td>i2c_config_m0/n73_s1/I2</td>
</tr>
<tr>
<td>3.852</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s1/F</td>
</tr>
<tr>
<td>3.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.473</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C145[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.450%; route: 2.797, 80.550%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.450%; route: 2.797, 80.550%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.478</td>
<td>2.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>3.658</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>99</td>
<td>R54C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_5_s2/Q</td>
</tr>
<tr>
<td>3.676</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[0][A]</td>
<td>i2c_config_m0/n76_s1/I2</td>
</tr>
<tr>
<td>3.868</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C145[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s1/F</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C145[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.478</td>
<td>2.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C145[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>3.479</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C145[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.424%; route: 2.802, 80.576%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 49.038%; route: 0.019, 4.808%; tC2Q: 0.180, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.424%; route: 2.802, 80.576%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.523</td>
<td>2.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C144[0][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>3.703</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>116</td>
<td>R56C144[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>0.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C144[0][A]</td>
<td>i2c_config_m0/n79_s3/I0</td>
</tr>
<tr>
<td>3.924</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C144[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s3/F</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C144[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.523</td>
<td>2.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C144[0][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>3.524</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C144[0][A]</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.176%; route: 2.847, 80.824%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 47.664%; route: 0.030, 7.477%; tC2Q: 0.180, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.176%; route: 2.847, 80.824%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.695</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R40C140[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.702</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s1/I0</td>
</tr>
<tr>
<td>3.960</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C140[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s1/F</td>
</tr>
<tr>
<td>3.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C140[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.520</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C140[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.200%; route: 2.843, 80.800%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.200%; route: 2.843, 80.800%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.670</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R45C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>3.678</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/I3</td>
</tr>
<tr>
<td>3.935</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C143[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/F</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.500</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R44C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_1_s1/Q</td>
</tr>
<tr>
<td>3.692</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_1_s30/I3</td>
</tr>
<tr>
<td>3.949</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C143[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_1_s30/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C143[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.500</td>
<td>2.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.502</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C143[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.297%; route: 2.825, 80.703%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.382%; route: 0.015, 3.343%; tC2Q: 0.176, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.297%; route: 2.825, 80.703%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_1_s1/CLK</td>
</tr>
<tr>
<td>3.670</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C141[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_1_s1/Q</td>
</tr>
<tr>
<td>3.753</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n32_s0/I0</td>
</tr>
<tr>
<td>3.944</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C141[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n32_s0/F</td>
</tr>
<tr>
<td>3.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C141[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/CLK</td>
</tr>
<tr>
<td>3.670</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C141[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/Q</td>
</tr>
<tr>
<td>3.753</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n31_s0/I0</td>
</tr>
<tr>
<td>3.944</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C141[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n31_s0/F</td>
</tr>
<tr>
<td>3.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C141[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.494</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/CLK</td>
</tr>
<tr>
<td>3.495</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C141[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.332%; route: 2.819, 80.668%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.508</td>
<td>2.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C142[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0/CLK</td>
</tr>
<tr>
<td>3.685</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C142[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C142[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.508</td>
<td>2.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C142[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C142[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.254%; route: 2.833, 80.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.278, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.254%; route: 2.833, 80.746%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CLK</td>
</tr>
<tr>
<td>3.687</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C141[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C141[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CLK</td>
</tr>
<tr>
<td>3.512</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CLK</td>
</tr>
<tr>
<td>3.687</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C141[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C141[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/CLK</td>
</tr>
<tr>
<td>3.512</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C141[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.508</td>
<td>2.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C142[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0/CLK</td>
</tr>
<tr>
<td>3.685</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R40C142[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_0_s0/Q</td>
</tr>
<tr>
<td>3.771</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0/I1</td>
</tr>
<tr>
<td>3.962</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C142[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0/F</td>
</tr>
<tr>
<td>3.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C142[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.508</td>
<td>2.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C142[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.254%; route: 2.833, 80.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.149%; route: 0.086, 19.008%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.254%; route: 2.833, 80.746%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CLK</td>
</tr>
<tr>
<td>3.687</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C141[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n216_s0/I2</td>
</tr>
<tr>
<td>3.965</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C141[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n216_s0/F</td>
</tr>
<tr>
<td>3.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C141[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/CLK</td>
</tr>
<tr>
<td>3.512</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C141[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.149%; route: 0.086, 19.008%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.473</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>3.649</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R51C145[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>3.735</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td>i2c_config_m0/n72_s3/I1</td>
</tr>
<tr>
<td>3.927</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s3/F</td>
</tr>
<tr>
<td>3.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.473</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C145[0][B]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C145[0][B]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.450%; route: 2.797, 80.550%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.149%; route: 0.086, 19.008%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.450%; route: 2.797, 80.550%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.687</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C139[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.777</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1/I2</td>
</tr>
<tr>
<td>3.969</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C139[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1/F</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C139[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.512</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.687</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R41C139[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.777</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/I2</td>
</tr>
<tr>
<td>3.969</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C139[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/F</td>
</tr>
<tr>
<td>3.969</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C139[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.511</td>
<td>2.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.512</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C139[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.239%; route: 2.836, 80.761%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.695</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C140[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s2/I0</td>
</tr>
<tr>
<td>3.976</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C140[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s2/F</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C140[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.520</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C140[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 19.200%; route: 2.843, 80.800%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 41.803%; route: 0.090, 19.672%; tC2Q: 0.176, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 19.200%; route: 2.843, 80.800%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.947</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.197</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.325</td>
<td>5.138</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.523</td>
<td>2.847</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.198</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.323</td>
<td>5.135</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.521</td>
<td>2.845</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.198</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.323</td>
<td>5.135</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.521</td>
<td>2.845</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.198</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.323</td>
<td>5.135</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.521</td>
<td>2.845</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.320</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.320</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.320</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.320</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.320</td>
<td>5.132</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.518</td>
<td>2.843</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.199</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.188</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.317</td>
<td>5.129</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.516</td>
<td>2.841</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>124</td>
<td>clk_d</td>
<td>21.988</td>
<td>5.639</td>
</tr>
<tr>
<td>120</td>
<td>lut_index_Z[3]</td>
<td>25.766</td>
<td>4.019</td>
</tr>
<tr>
<td>116</td>
<td>lut_index_Z[2]</td>
<td>26.638</td>
<td>2.175</td>
</tr>
<tr>
<td>111</td>
<td>lut_index_Z[1]</td>
<td>26.007</td>
<td>3.326</td>
</tr>
<tr>
<td>109</td>
<td>lut_index_Z[0]</td>
<td>25.759</td>
<td>3.081</td>
</tr>
<tr>
<td>99</td>
<td>lut_index_Z[5]</td>
<td>26.019</td>
<td>2.966</td>
</tr>
<tr>
<td>94</td>
<td>lut_index_Z[4]</td>
<td>26.234</td>
<td>3.288</td>
</tr>
<tr>
<td>41</td>
<td>lut_index_Z[6]</td>
<td>22.796</td>
<td>2.505</td>
</tr>
<tr>
<td>31</td>
<td>n83_4</td>
<td>33.648</td>
<td>1.704</td>
</tr>
<tr>
<td>30</td>
<td>n199_30</td>
<td>25.323</td>
<td>1.891</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R59C142</td>
<td>63.89%</td>
</tr>
<tr>
<td>R59C141</td>
<td>59.72%</td>
</tr>
<tr>
<td>R50C140</td>
<td>58.33%</td>
</tr>
<tr>
<td>R52C141</td>
<td>58.33%</td>
</tr>
<tr>
<td>R50C142</td>
<td>58.33%</td>
</tr>
<tr>
<td>R44C142</td>
<td>58.33%</td>
</tr>
<tr>
<td>R57C141</td>
<td>58.33%</td>
</tr>
<tr>
<td>R61C141</td>
<td>56.94%</td>
</tr>
<tr>
<td>R53C140</td>
<td>56.94%</td>
</tr>
<tr>
<td>R58C141</td>
<td>55.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 [get_ports {cmos_vsync}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
