// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_filter,hls_ip_2013_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.230000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module sobel_filter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inter_pix_data_V_dout,
        inter_pix_data_V_empty_n,
        inter_pix_data_V_read,
        inter_pix_strb_V_dout,
        inter_pix_strb_V_empty_n,
        inter_pix_strb_V_read,
        inter_pix_user_V_dout,
        inter_pix_user_V_empty_n,
        inter_pix_user_V_read,
        inter_pix_last_V_dout,
        inter_pix_last_V_empty_n,
        inter_pix_last_V_read,
        inter_pix_tdest_V_dout,
        inter_pix_tdest_V_empty_n,
        inter_pix_tdest_V_read,
        out_pix_data_V_din,
        out_pix_data_V_full_n,
        out_pix_data_V_write,
        out_pix_strb_V_din,
        out_pix_strb_V_full_n,
        out_pix_strb_V_write,
        out_pix_user_V_din,
        out_pix_user_V_full_n,
        out_pix_user_V_write,
        out_pix_last_V_din,
        out_pix_last_V_full_n,
        out_pix_last_V_write,
        out_pix_tdest_V_din,
        out_pix_tdest_V_full_n,
        out_pix_tdest_V_write,
        rows,
        cols,
        C_XR0C0,
        C_XR0C1,
        C_XR0C2,
        C_XR1C0,
        C_XR1C1,
        C_XR1C2,
        C_XR2C0,
        C_XR2C1,
        C_XR2C2,
        C_YR0C0,
        C_YR0C1,
        C_YR0C2,
        C_YR1C0,
        C_YR1C1,
        C_YR1C2,
        C_YR2C0,
        C_YR2C1,
        C_YR2C2,
        c_high_thesh,
        c_low_thresh,
        c_invert
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] inter_pix_data_V_dout;
input   inter_pix_data_V_empty_n;
output   inter_pix_data_V_read;
input  [3:0] inter_pix_strb_V_dout;
input   inter_pix_strb_V_empty_n;
output   inter_pix_strb_V_read;
input  [0:0] inter_pix_user_V_dout;
input   inter_pix_user_V_empty_n;
output   inter_pix_user_V_read;
input  [0:0] inter_pix_last_V_dout;
input   inter_pix_last_V_empty_n;
output   inter_pix_last_V_read;
input  [0:0] inter_pix_tdest_V_dout;
input   inter_pix_tdest_V_empty_n;
output   inter_pix_tdest_V_read;
output  [31:0] out_pix_data_V_din;
input   out_pix_data_V_full_n;
output   out_pix_data_V_write;
output  [3:0] out_pix_strb_V_din;
input   out_pix_strb_V_full_n;
output   out_pix_strb_V_write;
output  [0:0] out_pix_user_V_din;
input   out_pix_user_V_full_n;
output   out_pix_user_V_write;
output  [0:0] out_pix_last_V_din;
input   out_pix_last_V_full_n;
output   out_pix_last_V_write;
output  [0:0] out_pix_tdest_V_din;
input   out_pix_tdest_V_full_n;
output   out_pix_tdest_V_write;
input  [31:0] rows;
input  [31:0] cols;
input  [31:0] C_XR0C0;
input  [31:0] C_XR0C1;
input  [31:0] C_XR0C2;
input  [31:0] C_XR1C0;
input  [31:0] C_XR1C1;
input  [31:0] C_XR1C2;
input  [31:0] C_XR2C0;
input  [31:0] C_XR2C1;
input  [31:0] C_XR2C2;
input  [31:0] C_YR0C0;
input  [31:0] C_YR0C1;
input  [31:0] C_YR0C2;
input  [31:0] C_YR1C0;
input  [31:0] C_YR1C1;
input  [31:0] C_YR1C2;
input  [31:0] C_YR2C0;
input  [31:0] C_YR2C1;
input  [31:0] C_YR2C2;
input  [31:0] c_high_thesh;
input  [31:0] c_low_thresh;
input  [31:0] c_invert;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inter_pix_data_V_read;
reg inter_pix_strb_V_read;
reg inter_pix_user_V_read;
reg inter_pix_last_V_read;
reg inter_pix_tdest_V_read;
reg out_pix_data_V_write;
reg out_pix_strb_V_write;
reg out_pix_user_V_write;
reg out_pix_last_V_write;
reg out_pix_tdest_V_write;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [31:0] col_assign_reg_609;
reg   [31:0] ap_reg_ppstg_col_assign_reg_609_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_43_reg_1848;
reg   [0:0] tmp_50_reg_1880;
reg    ap_sig_bdd_110;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it17;
reg   [0:0] or_cond2_reg_1945;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it17;
reg    ap_sig_bdd_168;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg   [31:0] ap_reg_ppstg_col_assign_reg_609_pp0_it2;
reg   [31:0] ap_reg_ppstg_col_assign_reg_609_pp0_it3;
reg   [31:0] ap_reg_ppstg_col_assign_reg_609_pp0_it4;
wire   [31:0] tmp_fu_622_p2;
reg   [31:0] tmp_reg_1703;
wire   [31:0] tmp_42_fu_628_p2;
reg   [31:0] tmp_42_reg_1708;
wire   [31:0] tmp_56_fu_634_p2;
reg   [31:0] tmp_56_reg_1713;
wire   [31:0] tmp_60_fu_640_p2;
reg   [31:0] tmp_60_reg_1718;
wire   [15:0] tmp_31_0_i_fu_714_p1;
reg   [15:0] tmp_31_0_i_reg_1723;
wire   [15:0] tmp_33_0_i_fu_718_p1;
reg   [15:0] tmp_33_0_i_reg_1728;
wire   [15:0] tmp_31_0_1_i_fu_722_p1;
reg   [15:0] tmp_31_0_1_i_reg_1733;
wire   [15:0] tmp_33_0_1_i_fu_726_p1;
reg   [15:0] tmp_33_0_1_i_reg_1738;
wire   [15:0] tmp_31_0_2_i_fu_730_p1;
reg   [15:0] tmp_31_0_2_i_reg_1743;
wire   [15:0] tmp_33_0_2_i_fu_734_p1;
reg   [15:0] tmp_33_0_2_i_reg_1748;
wire   [15:0] tmp_31_1_i_fu_738_p1;
reg   [15:0] tmp_31_1_i_reg_1753;
wire   [15:0] tmp_33_1_i_fu_742_p1;
reg   [15:0] tmp_33_1_i_reg_1758;
wire   [15:0] tmp_31_1_1_i_fu_746_p1;
reg   [15:0] tmp_31_1_1_i_reg_1763;
wire   [15:0] tmp_33_1_1_i_fu_750_p1;
reg   [15:0] tmp_33_1_1_i_reg_1768;
wire   [15:0] tmp_31_1_2_i_fu_754_p1;
reg   [15:0] tmp_31_1_2_i_reg_1773;
wire   [15:0] tmp_33_1_2_i_fu_758_p1;
reg   [15:0] tmp_33_1_2_i_reg_1778;
wire   [15:0] tmp_31_2_i_fu_762_p1;
reg   [15:0] tmp_31_2_i_reg_1783;
wire   [15:0] tmp_33_2_i_fu_766_p1;
reg   [15:0] tmp_33_2_i_reg_1788;
wire   [15:0] tmp_31_2_1_i_fu_770_p1;
reg   [15:0] tmp_31_2_1_i_reg_1793;
wire   [15:0] tmp_33_2_1_i_fu_774_p1;
reg   [15:0] tmp_33_2_1_i_reg_1798;
wire   [15:0] tmp_31_2_2_i_fu_778_p1;
reg   [15:0] tmp_31_2_2_i_reg_1803;
wire   [0:0] tmp_35_i_fu_782_p2;
reg   [0:0] tmp_35_i_reg_1808;
wire   [31:0] row_1_fu_793_p2;
reg   [31:0] row_1_reg_1816;
wire   [0:0] icmp_fu_809_p2;
reg   [0:0] icmp_reg_1821;
wire   [0:0] tmp_s_fu_788_p2;
wire   [0:0] tmp_38_fu_815_p2;
reg   [0:0] tmp_38_reg_1827;
wire   [0:0] tmp_39_fu_821_p2;
reg   [0:0] tmp_39_reg_1832;
wire   [0:0] tmp_49_fu_827_p2;
reg   [0:0] tmp_49_reg_1837;
wire   [0:0] tmp_57_fu_832_p2;
reg   [0:0] tmp_57_reg_1842;
wire   [0:0] tmp_43_fu_837_p2;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1848_pp0_it16;
wire   [31:0] col_fu_842_p2;
reg   [31:0] col_reg_1852;
wire   [0:0] tmp_44_fu_848_p2;
reg   [0:0] tmp_44_reg_1857;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_1857_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_1857_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_1857_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_1857_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_1857_pp0_it5;
wire   [63:0] tmp_45_fu_853_p1;
reg   [63:0] tmp_45_reg_1864;
reg   [63:0] ap_reg_ppstg_tmp_45_reg_1864_pp0_it1;
reg   [10:0] buff_A_M_1_addr_reg_1869;
reg   [10:0] ap_reg_ppstg_buff_A_M_1_addr_reg_1869_pp0_it1;
wire   [0:0] tmp_50_fu_859_p2;
reg   [0:0] ap_reg_ppstg_tmp_50_reg_1880_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_50_reg_1880_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_50_reg_1880_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_50_reg_1880_pp0_it4;
wire   [0:0] or_cond_fu_880_p2;
reg   [0:0] or_cond_reg_1884;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1884_pp0_it1;
wire   [0:0] tmp_61_fu_885_p2;
reg   [0:0] tmp_61_reg_1890;
wire   [0:0] sel_tmp5_demorgan_fu_890_p2;
reg   [0:0] sel_tmp5_demorgan_reg_1895;
wire   [0:0] tmp43_fu_921_p2;
reg   [0:0] tmp43_reg_1900;
wire   [7:0] buff_A_M_1_q0;
reg   [7:0] buff_A_M_1_load_reg_1905;
wire   [7:0] buff_A_M_0_q0;
reg   [7:0] return_value_reg_1910;
reg   [7:0] tempx_G_V_reg_1916;
reg   [7:0] ap_reg_ppstg_tempx_G_V_reg_1916_pp0_it2;
reg   [7:0] tempx_R_V_reg_1923;
reg   [7:0] ap_reg_ppstg_tempx_R_V_reg_1923_pp0_it2;
wire   [0:0] sel_tmp3_fu_976_p2;
reg   [0:0] sel_tmp3_reg_1935;
wire   [0:0] sel_tmp6_fu_986_p2;
reg   [0:0] sel_tmp6_reg_1940;
wire   [0:0] or_cond2_fu_991_p2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_1945_pp0_it16;
wire   [0:0] output_pixel_last_V_fu_995_p2;
reg   [0:0] output_pixel_last_V_reg_1949;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it2;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it3;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it4;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it5;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it6;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it7;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it8;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it9;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it10;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it11;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it12;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it13;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it14;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it15;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it16;
reg   [0:0] ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it17;
wire   [0:0] tmp_79_fu_1021_p2;
reg   [0:0] tmp_79_reg_1959;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_79_reg_1959_pp0_it17;
wire   [15:0] tmp9_fu_1068_p2;
reg   [15:0] tmp9_reg_1964;
wire   [15:0] tmp11_cast_fu_1090_p1;
reg   [15:0] tmp11_cast_reg_1969;
reg   [7:0] buff_C_M_1_2_2_load_reg_1974;
reg   [7:0] buff_C_M_0_1_reg_1984;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it7;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it8;
reg   [7:0] buff_C_M_1_1_reg_1990;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it7;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it8;
reg   [7:0] tmp_i_reg_1996;
wire   [15:0] tmp5_fu_1182_p2;
reg   [15:0] tmp5_reg_2001;
wire   [15:0] tmp15_cast_fu_1204_p1;
reg   [15:0] tmp15_cast_reg_2006;
wire   [7:0] buff_C_M_1_2_fu_1208_p3;
reg   [7:0] buff_C_M_1_2_reg_2011;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it7;
wire   [7:0] buff_C_M_0_2_fu_1214_p3;
reg   [7:0] buff_C_M_0_2_reg_2016;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it7;
reg   [7:0] tmp_i1_reg_2021;
wire   [0:0] or_cond3_fu_1262_p2;
reg   [0:0] or_cond3_reg_2026;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2026_pp0_it17;
reg   [7:0] buff_C_M_2_2_load_1_reg_2031;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_1_reg_2031_pp0_it7;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_1_reg_2031_pp0_it8;
wire   [7:0] buff_C_M_2_2_fu_1275_p3;
reg   [7:0] buff_C_M_2_2_reg_2036;
reg   [7:0] buff_C_M_2_2_load_reg_2041;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_reg_2041_pp0_it7;
wire   [15:0] tmp_30_0_i_fu_1304_p1;
wire   [15:0] tmp_30_0_2_i_fu_1318_p1;
wire   [15:0] tmp_30_1_2_i_fu_1331_p1;
wire   [15:0] tmp_30_2_i_fu_1344_p1;
wire   [15:0] tmp_30_0_1_i_fu_1369_p1;
wire   [15:0] tmp_30_1_i_fu_1382_p1;
wire   [15:0] tmp_30_1_1_i_fu_1396_p1;
wire   [15:0] tmp_30_2_1_i_fu_1409_p1;
wire   [15:0] grp_fu_1293_p2;
reg   [15:0] tmp_32_2_2_i_reg_2099;
wire   [15:0] grp_fu_1308_p2;
reg   [15:0] tmp_32_0_i_reg_2105;
wire   [15:0] grp_fu_1313_p2;
reg   [15:0] tmp_34_0_i_reg_2110;
wire   [15:0] grp_fu_1334_p2;
reg   [15:0] tmp_32_1_2_i_reg_2115;
wire   [15:0] grp_fu_1339_p2;
reg   [15:0] tmp_34_1_2_i_reg_2120;
wire   [15:0] grp_fu_1348_p2;
reg   [15:0] tmp_32_2_i_reg_2125;
wire   [15:0] grp_fu_1353_p2;
reg   [15:0] tmp_34_2_i_reg_2130;
wire   [15:0] tmp13_fu_1426_p2;
reg   [15:0] tmp13_reg_2135;
wire   [15:0] tmp20_fu_1431_p2;
reg   [15:0] tmp20_reg_2140;
wire   [15:0] tmp8_fu_1436_p2;
reg   [15:0] tmp8_reg_2145;
wire   [15:0] tmp10_fu_1441_p2;
reg   [15:0] tmp10_reg_2150;
wire   [15:0] tmp12_fu_1446_p2;
reg   [15:0] tmp12_reg_2155;
wire   [15:0] tmp14_fu_1451_p2;
reg   [15:0] tmp14_reg_2160;
wire   [15:0] tmp16_fu_1456_p2;
reg   [15:0] tmp16_reg_2165;
wire   [15:0] tmp17_fu_1461_p2;
reg   [15:0] tmp17_reg_2170;
wire   [15:0] tmp19_fu_1466_p2;
reg   [15:0] tmp19_reg_2175;
wire   [15:0] tmp21_fu_1471_p2;
reg   [15:0] tmp21_reg_2180;
wire   [15:0] tmp11_fu_1476_p2;
reg   [15:0] tmp11_reg_2185;
wire   [15:0] tmp15_fu_1480_p2;
reg   [15:0] tmp15_reg_2190;
wire   [15:0] tmp18_fu_1484_p2;
reg   [15:0] tmp18_reg_2195;
wire   [15:0] tmp22_fu_1488_p2;
reg   [15:0] tmp22_reg_2200;
wire   [15:0] x_weight_2_2_2_i_fu_1492_p2;
reg   [15:0] x_weight_2_2_2_i_reg_2205;
wire   [15:0] y_weight_2_2_2_i_fu_1496_p2;
reg   [15:0] y_weight_2_2_2_i_reg_2212;
wire   [15:0] tmp_19_i_fu_1510_p3;
reg   [15:0] tmp_19_i_reg_2219;
wire   [15:0] tmp_22_i_fu_1527_p3;
reg   [15:0] tmp_22_i_reg_2224;
wire   [0:0] tmp_23_i_fu_1538_p2;
reg   [0:0] tmp_23_i_reg_2229;
wire   [7:0] edge_val_fu_1548_p2;
reg   [7:0] edge_val_reg_2234;
wire   [7:0] edge_val1_i_fu_1554_p3;
reg   [7:0] edge_val1_i_reg_2239;
wire   [0:0] tmp_27_i_fu_1564_p2;
reg   [0:0] tmp_27_i_reg_2244;
wire   [0:0] tmp_28_i_fu_1569_p2;
reg   [0:0] tmp_28_i_reg_2250;
wire   [7:0] edge_val_1_fu_1581_p3;
reg   [7:0] edge_val_1_reg_2255;
wire   [10:0] buff_A_M_0_address0;
reg    buff_A_M_0_ce0;
wire   [10:0] buff_A_M_0_address1;
reg    buff_A_M_0_ce1;
reg    buff_A_M_0_we1;
wire   [7:0] buff_A_M_0_d1;
wire   [10:0] buff_A_M_1_address0;
reg    buff_A_M_1_ce0;
wire   [10:0] buff_A_M_1_address1;
reg    buff_A_M_1_ce1;
reg    buff_A_M_1_we1;
wire   [7:0] buff_A_M_1_d1;
wire   [10:0] buff_A_M_2_address0;
reg    buff_A_M_2_ce0;
reg    buff_A_M_2_we0;
wire   [7:0] buff_A_M_2_d0;
wire   [10:0] buff_A_M_2_address1;
reg    buff_A_M_2_ce1;
wire   [7:0] buff_A_M_2_q1;
reg   [31:0] row_reg_597;
reg   [31:0] ap_reg_phibuf_row_reg_597;
reg   [1:0] ap_NS_fsm;
reg   [31:0] col_assign_phi_fu_613_p4;
wire   [63:0] tmp_54_fu_1105_p1;
wire   [63:0] tmp_51_fu_1231_p1;
reg   [7:0] buff_C_M_1_2_2_fu_290;
reg   [7:0] tempx_B_V_1_fu_294;
wire   [7:0] tempx_B_V_fu_927_p1;
reg   [7:0] tempx_G_V_1_fu_298;
reg   [7:0] tempx_R_V_1_fu_302;
reg   [7:0] buff_C_M_2_2_s_fu_306;
reg   [7:0] buff_C_M_0_1_s_fu_310;
reg   [7:0] buff_C_M_0_2_s_fu_314;
reg   [7:0] buff_C_M_2_1_s_fu_318;
reg   [7:0] buff_C_M_1_1_s_fu_322;
reg   [7:0] buff_C_M_1_2_s_fu_326;
wire   [7:0] tmp_69_fu_646_p1;
wire   [7:0] tmp_83_fu_682_p1;
wire   [7:0] tmp_70_fu_650_p1;
wire   [7:0] tmp_84_fu_686_p1;
wire   [7:0] tmp_71_fu_654_p1;
wire   [7:0] tmp_85_fu_690_p1;
wire   [7:0] tmp_76_fu_658_p1;
wire   [7:0] tmp_86_fu_694_p1;
wire   [7:0] tmp_77_fu_662_p1;
wire   [7:0] tmp_87_fu_698_p1;
wire   [7:0] tmp_78_fu_666_p1;
wire   [7:0] tmp_88_fu_702_p1;
wire   [7:0] tmp_80_fu_670_p1;
wire   [7:0] tmp_89_fu_706_p1;
wire   [7:0] tmp_81_fu_674_p1;
wire   [7:0] tmp_90_fu_710_p1;
wire   [7:0] tmp_82_fu_678_p1;
wire   [30:0] tmp_91_fu_799_p4;
wire   [30:0] tmp_93_fu_864_p4;
wire   [0:0] icmp1_fu_874_p2;
wire   [31:0] tmp_62_fu_895_p2;
wire   [0:0] tmp_95_fu_901_p3;
wire   [0:0] tmp_64_fu_915_p2;
wire   [0:0] rev_fu_909_p2;
wire   [7:0] grp_fu_955_p0;
wire   [4:0] grp_fu_955_p1;
wire   [0:0] sel_tmp2_demorgan_fu_966_p2;
wire   [0:0] sel_tmp2_fu_970_p2;
wire   [0:0] sel_tmp5_fu_981_p2;
wire   [7:0] grp_fu_1011_p0;
wire   [4:0] grp_fu_1011_p1;
wire   [0:0] tmp_74_fu_1017_p2;
wire   [13:0] p_shl_i_fu_1026_p3;
wire   [8:0] p_shl1_i_fu_1037_p3;
wire   [14:0] p_shl2_i_fu_1051_p3;
wire   [15:0] p_shl1_i_cast_fu_1044_p1;
wire   [15:0] p_shl2_i_cast_fu_1058_p1;
wire   [15:0] tmp1_fu_1062_p2;
wire   [15:0] p_shl_i_cast_fu_1033_p1;
wire   [8:0] tmp_2_i_cast1_fu_1048_p1;
wire   [8:0] tmp2_fu_1074_p2;
wire   [12:0] tmp12_cast_fu_1080_p1;
wire   [12:0] grp_fu_955_p2;
wire   [12:0] tmp3_fu_1084_p2;
wire   [15:0] tmp_8_i_fu_1116_p2;
wire   [13:0] p_shl_i1_fu_1136_p3;
wire   [8:0] p_shl1_i1_fu_1148_p3;
wire   [14:0] p_shl2_i1_fu_1164_p3;
wire   [15:0] p_shl1_i1_cast_fu_1156_p1;
wire   [15:0] p_shl2_i1_cast_fu_1172_p1;
wire   [15:0] tmp4_fu_1176_p2;
wire   [15:0] p_shl_i1_cast_fu_1144_p1;
wire   [8:0] tmp_2_i1_cast1_fu_1160_p1;
wire   [8:0] tmp6_fu_1188_p2;
wire   [12:0] tmp16_cast_fu_1194_p1;
wire   [12:0] grp_fu_1011_p2;
wire   [12:0] tmp7_fu_1198_p2;
wire   [15:0] tmp_8_i1_fu_1242_p2;
wire   [0:0] tmp_65_fu_1256_p2;
wire   [7:0] y_2_fu_1270_p2;
wire   [7:0] grp_fu_1293_p0;
wire   [7:0] grp_fu_1293_p1;
wire   [7:0] grp_fu_1308_p0;
wire   [7:0] grp_fu_1308_p1;
wire   [7:0] grp_fu_1313_p0;
wire   [7:0] grp_fu_1313_p1;
wire   [7:0] grp_fu_1321_p0;
wire   [7:0] grp_fu_1321_p1;
wire   [7:0] grp_fu_1326_p0;
wire   [7:0] grp_fu_1326_p1;
wire   [7:0] grp_fu_1334_p0;
wire   [7:0] grp_fu_1334_p1;
wire   [7:0] grp_fu_1339_p0;
wire   [7:0] grp_fu_1339_p1;
wire   [7:0] grp_fu_1348_p0;
wire   [7:0] grp_fu_1348_p1;
wire   [7:0] grp_fu_1353_p0;
wire   [7:0] grp_fu_1353_p1;
wire   [7:0] grp_fu_1372_p0;
wire   [7:0] grp_fu_1372_p1;
wire   [7:0] grp_fu_1377_p0;
wire   [7:0] grp_fu_1377_p1;
wire   [7:0] grp_fu_1386_p0;
wire   [7:0] grp_fu_1386_p1;
wire   [7:0] grp_fu_1391_p0;
wire   [7:0] grp_fu_1391_p1;
wire   [7:0] grp_fu_1399_p0;
wire   [7:0] grp_fu_1399_p1;
wire   [7:0] grp_fu_1404_p0;
wire   [7:0] grp_fu_1404_p1;
wire   [7:0] grp_fu_1412_p0;
wire   [7:0] grp_fu_1412_p1;
wire   [7:0] grp_fu_1417_p0;
wire   [7:0] grp_fu_1417_p1;
wire   [15:0] grp_fu_1321_p2;
wire   [15:0] grp_fu_1326_p2;
wire   [15:0] grp_fu_1412_p2;
wire   [15:0] grp_fu_1399_p2;
wire   [15:0] grp_fu_1372_p2;
wire   [15:0] grp_fu_1386_p2;
wire   [15:0] grp_fu_1417_p2;
wire   [15:0] grp_fu_1404_p2;
wire   [15:0] grp_fu_1377_p2;
wire   [15:0] grp_fu_1391_p2;
wire   [0:0] tmp_17_i_fu_1500_p2;
wire   [15:0] tmp_18_i_fu_1505_p2;
wire   [0:0] tmp_20_i_fu_1517_p2;
wire   [15:0] tmp_21_i_fu_1522_p2;
wire   [15:0] edge_weight_fu_1534_p2;
wire   [7:0] tmp_94_fu_1544_p1;
wire   [31:0] tmp_26_i_fu_1560_p1;
wire   [0:0] tmp_73_fu_1577_p2;
wire   [7:0] edge_val_1_fu_1581_p1;
wire   [7:0] edge_val_2_fu_1588_p2;
wire   [7:0] edge_val_4_fu_1593_p3;
wire   [7:0] edge_R_V_fu_1599_p3;
wire   [23:0] tmp_75_fu_1606_p4;
reg    grp_fu_955_ce;
reg    grp_fu_1011_ce;
reg    grp_fu_1293_ce;
reg    grp_fu_1308_ce;
reg    grp_fu_1313_ce;
reg    grp_fu_1321_ce;
reg    grp_fu_1326_ce;
reg    grp_fu_1334_ce;
reg    grp_fu_1339_ce;
reg    grp_fu_1348_ce;
reg    grp_fu_1353_ce;
reg    grp_fu_1372_ce;
reg    grp_fu_1377_ce;
reg    grp_fu_1386_ce;
reg    grp_fu_1391_ce;
reg    grp_fu_1399_ce;
reg    grp_fu_1404_ce;
reg    grp_fu_1412_ce;
reg    grp_fu_1417_ce;
wire   [12:0] grp_fu_1011_p00;
wire   [15:0] grp_fu_1293_p10;
wire   [12:0] grp_fu_955_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv13_19 = 13'b11001;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv9_80 = 9'b10000000;
parameter    ap_const_lv8_10 = 8'b10000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_FF = 16'b11111111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;


sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_0_address0 ),
    .ce0( buff_A_M_0_ce0 ),
    .q0( buff_A_M_0_q0 ),
    .address1( buff_A_M_0_address1 ),
    .ce1( buff_A_M_0_ce1 ),
    .we1( buff_A_M_0_we1 ),
    .d1( buff_A_M_0_d1 )
);

sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_1_address0 ),
    .ce0( buff_A_M_1_ce0 ),
    .q0( buff_A_M_1_q0 ),
    .address1( buff_A_M_1_address1 ),
    .ce1( buff_A_M_1_ce1 ),
    .we1( buff_A_M_1_we1 ),
    .d1( buff_A_M_1_d1 )
);

sobel_filter_buff_A_M_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_2_address0 ),
    .ce0( buff_A_M_2_ce0 ),
    .we0( buff_A_M_2_we0 ),
    .d0( buff_A_M_2_d0 ),
    .address1( buff_A_M_2_address1 ),
    .ce1( buff_A_M_2_ce1 ),
    .q1( buff_A_M_2_q1 )
);

sobel_filter_mul_8ns_5ns_13_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_mul_8ns_5ns_13_3_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_955_p0 ),
    .din1( grp_fu_955_p1 ),
    .ce( grp_fu_955_ce ),
    .dout( grp_fu_955_p2 )
);

sobel_filter_mul_8ns_5ns_13_3 #(
    .ID( 2 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_mul_8ns_5ns_13_3_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1011_p0 ),
    .din1( grp_fu_1011_p1 ),
    .ce( grp_fu_1011_ce ),
    .dout( grp_fu_1011_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 3 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1293_p0 ),
    .din1( grp_fu_1293_p1 ),
    .ce( grp_fu_1293_ce ),
    .dout( grp_fu_1293_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 4 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1308_p0 ),
    .din1( grp_fu_1308_p1 ),
    .ce( grp_fu_1308_ce ),
    .dout( grp_fu_1308_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 5 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1313_p0 ),
    .din1( grp_fu_1313_p1 ),
    .ce( grp_fu_1313_ce ),
    .dout( grp_fu_1313_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 6 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1321_p0 ),
    .din1( grp_fu_1321_p1 ),
    .ce( grp_fu_1321_ce ),
    .dout( grp_fu_1321_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 7 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1326_p0 ),
    .din1( grp_fu_1326_p1 ),
    .ce( grp_fu_1326_ce ),
    .dout( grp_fu_1326_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 8 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1334_p0 ),
    .din1( grp_fu_1334_p1 ),
    .ce( grp_fu_1334_ce ),
    .dout( grp_fu_1334_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 9 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1339_p0 ),
    .din1( grp_fu_1339_p1 ),
    .ce( grp_fu_1339_ce ),
    .dout( grp_fu_1339_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 10 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1348_p0 ),
    .din1( grp_fu_1348_p1 ),
    .ce( grp_fu_1348_ce ),
    .dout( grp_fu_1348_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 11 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1353_p0 ),
    .din1( grp_fu_1353_p1 ),
    .ce( grp_fu_1353_ce ),
    .dout( grp_fu_1353_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 12 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1372_p0 ),
    .din1( grp_fu_1372_p1 ),
    .ce( grp_fu_1372_ce ),
    .dout( grp_fu_1372_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 13 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1377_p0 ),
    .din1( grp_fu_1377_p1 ),
    .ce( grp_fu_1377_ce ),
    .dout( grp_fu_1377_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 14 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1386_p0 ),
    .din1( grp_fu_1386_p1 ),
    .ce( grp_fu_1386_ce ),
    .dout( grp_fu_1386_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 15 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1391_p0 ),
    .din1( grp_fu_1391_p1 ),
    .ce( grp_fu_1391_ce ),
    .dout( grp_fu_1391_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 16 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1399_p0 ),
    .din1( grp_fu_1399_p1 ),
    .ce( grp_fu_1399_ce ),
    .dout( grp_fu_1399_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 17 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1404_p0 ),
    .din1( grp_fu_1404_p1 ),
    .ce( grp_fu_1404_ce ),
    .dout( grp_fu_1404_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 18 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1412_p0 ),
    .din1( grp_fu_1412_p1 ),
    .ce( grp_fu_1412_ce ),
    .dout( grp_fu_1412_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 19 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1417_p0 ),
    .din1( grp_fu_1417_p1 ),
    .ce( grp_fu_1417_ce ),
    .dout( grp_fu_1417_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & (ap_const_lv1_0 == tmp_43_fu_837_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        col_assign_reg_609 <= col_reg_1852;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
        col_assign_reg_609 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it3) & (ap_ST_st2_fsm_1 == ap_NS_fsm))) begin
        row_reg_597 <= row_1_reg_1816;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & (ap_ST_st2_fsm_1 == ap_NS_fsm))) begin
        row_reg_597 <= ap_reg_phibuf_row_reg_597;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        row_reg_597 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it3))) begin
        ap_reg_phibuf_row_reg_597 <= row_1_reg_1816;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        ap_reg_ppstg_buff_A_M_1_addr_reg_1869_pp0_it1 <= buff_A_M_1_addr_reg_1869;
        ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it5 <= buff_C_M_0_1_reg_1984;
        ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it6 <= ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it5;
        ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it7 <= ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it6;
        ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it8 <= ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it7;
        ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it5 <= buff_C_M_0_2_reg_2016;
        ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it6 <= ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it5;
        ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it7 <= ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it6;
        ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it5 <= buff_C_M_1_1_reg_1990;
        ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it6 <= ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it5;
        ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it7 <= ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it6;
        ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it8 <= ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it7;
        ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it5 <= buff_C_M_1_2_reg_2011;
        ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it6 <= ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it5;
        ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it7 <= ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it6;
        ap_reg_ppstg_buff_C_M_2_2_load_1_reg_2031_pp0_it7 <= buff_C_M_2_2_load_1_reg_2031;
        ap_reg_ppstg_buff_C_M_2_2_load_1_reg_2031_pp0_it8 <= ap_reg_ppstg_buff_C_M_2_2_load_1_reg_2031_pp0_it7;
        ap_reg_ppstg_buff_C_M_2_2_load_reg_2041_pp0_it7 <= buff_C_M_2_2_load_reg_2041;
        ap_reg_ppstg_col_assign_reg_609_pp0_it1 <= col_assign_reg_609;
        ap_reg_ppstg_col_assign_reg_609_pp0_it2 <= ap_reg_ppstg_col_assign_reg_609_pp0_it1;
        ap_reg_ppstg_col_assign_reg_609_pp0_it3 <= ap_reg_ppstg_col_assign_reg_609_pp0_it2;
        ap_reg_ppstg_col_assign_reg_609_pp0_it4 <= ap_reg_ppstg_col_assign_reg_609_pp0_it3;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it10 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it9;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it11 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it10;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it12 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it11;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it13 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it12;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it14 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it13;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it15 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it14;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it16 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it15;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it17 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it16;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it2 <= or_cond2_reg_1945;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it3 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it2;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it4 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it3;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it5 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it4;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it6 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it5;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it7 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it6;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it8 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it7;
        ap_reg_ppstg_or_cond2_reg_1945_pp0_it9 <= ap_reg_ppstg_or_cond2_reg_1945_pp0_it8;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it10 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it9;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it11 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it10;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it12 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it11;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it13 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it12;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it14 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it13;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it15 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it14;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it16 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it15;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it17 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it16;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it6 <= or_cond3_reg_2026;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it7 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it6;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it8 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it7;
        ap_reg_ppstg_or_cond3_reg_2026_pp0_it9 <= ap_reg_ppstg_or_cond3_reg_2026_pp0_it8;
        ap_reg_ppstg_or_cond_reg_1884_pp0_it1 <= or_cond_reg_1884;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it10 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it9;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it11 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it10;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it12 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it11;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it13 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it12;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it14 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it13;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it15 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it14;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it16 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it15;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it17 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it16;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it2 <= output_pixel_last_V_reg_1949;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it3 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it2;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it4 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it3;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it5 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it4;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it6 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it5;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it7 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it6;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it8 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it7;
        ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it9 <= ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it8;
        ap_reg_ppstg_tempx_G_V_reg_1916_pp0_it2 <= tempx_G_V_reg_1916;
        ap_reg_ppstg_tempx_R_V_reg_1923_pp0_it2 <= tempx_R_V_reg_1923;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it1 <= tmp_43_reg_1848;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it9;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it11 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it10;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it12 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it11;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it13 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it12;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it14 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it13;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it15 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it14;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it16 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it15;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it17 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it16;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it2 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it1;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it3 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it2;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it4 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it3;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it5 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it4;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it6 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it5;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it6;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it7;
        ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 <= ap_reg_ppstg_tmp_43_reg_1848_pp0_it8;
        ap_reg_ppstg_tmp_44_reg_1857_pp0_it1 <= tmp_44_reg_1857;
        ap_reg_ppstg_tmp_44_reg_1857_pp0_it2 <= ap_reg_ppstg_tmp_44_reg_1857_pp0_it1;
        ap_reg_ppstg_tmp_44_reg_1857_pp0_it3 <= ap_reg_ppstg_tmp_44_reg_1857_pp0_it2;
        ap_reg_ppstg_tmp_44_reg_1857_pp0_it4 <= ap_reg_ppstg_tmp_44_reg_1857_pp0_it3;
        ap_reg_ppstg_tmp_44_reg_1857_pp0_it5 <= ap_reg_ppstg_tmp_44_reg_1857_pp0_it4;
        ap_reg_ppstg_tmp_45_reg_1864_pp0_it1 <= tmp_45_reg_1864;
        ap_reg_ppstg_tmp_50_reg_1880_pp0_it1 <= tmp_50_reg_1880;
        ap_reg_ppstg_tmp_50_reg_1880_pp0_it2 <= ap_reg_ppstg_tmp_50_reg_1880_pp0_it1;
        ap_reg_ppstg_tmp_50_reg_1880_pp0_it3 <= ap_reg_ppstg_tmp_50_reg_1880_pp0_it2;
        ap_reg_ppstg_tmp_50_reg_1880_pp0_it4 <= ap_reg_ppstg_tmp_50_reg_1880_pp0_it3;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it10 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it9;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it11 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it10;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it12 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it11;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it13 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it12;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it14 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it13;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it15 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it14;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it16 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it15;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it17 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it16;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it3 <= tmp_79_reg_1959;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it4 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it3;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it5 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it4;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it6 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it5;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it6;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it7;
        ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 <= ap_reg_ppstg_tmp_79_reg_1959_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_43_fu_837_p2) & ~(ap_const_lv1_0 == tmp_44_fu_848_p2))) begin
        buff_A_M_1_addr_reg_1869 <= tmp_45_fu_853_p1;
        tmp_45_reg_1864 <= tmp_45_fu_853_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_44_reg_1857))) begin
        buff_A_M_1_load_reg_1905 <= buff_A_M_1_q0;
        return_value_reg_1910 <= buff_A_M_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        buff_C_M_0_1_reg_1984 <= buff_C_M_0_2_s_fu_314;
        buff_C_M_1_1_reg_1990 <= buff_C_M_1_2_s_fu_326;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7))) begin
        buff_C_M_0_1_s_fu_310 <= ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it7;
        buff_C_M_2_1_s_fu_318 <= ap_reg_ppstg_buff_C_M_2_2_load_reg_2041_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it3))) begin
        buff_C_M_0_2_reg_2016 <= buff_C_M_0_2_fu_1214_p3;
        buff_C_M_0_2_s_fu_314 <= buff_C_M_0_2_fu_1214_p3;
        buff_C_M_1_2_reg_2011 <= buff_C_M_1_2_fu_1208_p3;
        buff_C_M_1_2_s_fu_326 <= buff_C_M_1_2_fu_1208_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8))) begin
        buff_C_M_1_1_s_fu_322 <= ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it1))) begin
        buff_C_M_1_2_2_fu_290 <= return_value_reg_1910;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it2))) begin
        buff_C_M_1_2_2_load_reg_1974 <= buff_C_M_1_2_2_fu_290;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it5))) begin
        buff_C_M_2_2_load_1_reg_2031 <= buff_C_M_2_2_s_fu_306;
        buff_C_M_2_2_load_reg_2041 <= buff_C_M_2_2_s_fu_306;
        buff_C_M_2_2_reg_2036 <= buff_C_M_2_2_fu_1275_p3;
        buff_C_M_2_2_s_fu_306 <= buff_C_M_2_2_fu_1275_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        col_reg_1852 <= col_fu_842_p2;
        tmp_43_reg_1848 <= tmp_43_fu_837_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it15) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it15))) begin
        edge_val1_i_reg_2239 <= edge_val1_i_fu_1554_p3;
        tmp_27_i_reg_2244 <= tmp_27_i_fu_1564_p2;
        tmp_28_i_reg_2250 <= tmp_28_i_fu_1569_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it16) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it16))) begin
        edge_val_1_reg_2255 <= edge_val_1_fu_1581_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it14) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it14))) begin
        edge_val_reg_2234 <= edge_val_fu_1548_p2;
        tmp_23_i_reg_2229 <= tmp_23_i_fu_1538_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
        icmp_reg_1821 <= icmp_fu_809_p2;
        tmp_38_reg_1827 <= tmp_38_fu_815_p2;
        tmp_39_reg_1832 <= tmp_39_fu_821_p2;
        tmp_49_reg_1837 <= tmp_49_fu_827_p2;
        tmp_57_reg_1842 <= tmp_57_fu_832_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        or_cond2_reg_1945 <= or_cond2_fu_991_p2;
        sel_tmp3_reg_1935 <= sel_tmp3_fu_976_p2;
        sel_tmp6_reg_1940 <= sel_tmp6_fu_986_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it4))) begin
        or_cond3_reg_2026 <= or_cond3_fu_1262_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_43_fu_837_p2))) begin
        or_cond_reg_1884 <= or_cond_fu_880_p2;
        sel_tmp5_demorgan_reg_1895 <= sel_tmp5_demorgan_fu_890_p2;
        tmp43_reg_1900 <= tmp43_fu_921_p2;
        tmp_44_reg_1857 <= tmp_44_fu_848_p2;
        tmp_50_reg_1880 <= tmp_50_fu_859_p2;
        tmp_61_reg_1890 <= tmp_61_fu_885_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == or_cond2_fu_991_p2))) begin
        output_pixel_last_V_reg_1949 <= output_pixel_last_V_fu_995_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        row_1_reg_1816 <= row_1_fu_793_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        tempx_B_V_1_fu_294 <= tempx_B_V_fu_927_p1;
        tempx_G_V_reg_1916 <= {{inter_pix_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
        tempx_R_V_reg_1923 <= {{inter_pix_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_1880_pp0_it2))) begin
        tempx_G_V_1_fu_298 <= ap_reg_ppstg_tempx_G_V_reg_1916_pp0_it2;
        tempx_R_V_1_fu_302 <= ap_reg_ppstg_tempx_R_V_reg_1923_pp0_it2;
        tmp11_cast_reg_1969[0] <= tmp11_cast_fu_1090_p1[0];
tmp11_cast_reg_1969[1] <= tmp11_cast_fu_1090_p1[1];
tmp11_cast_reg_1969[2] <= tmp11_cast_fu_1090_p1[2];
tmp11_cast_reg_1969[3] <= tmp11_cast_fu_1090_p1[3];
tmp11_cast_reg_1969[4] <= tmp11_cast_fu_1090_p1[4];
tmp11_cast_reg_1969[5] <= tmp11_cast_fu_1090_p1[5];
tmp11_cast_reg_1969[6] <= tmp11_cast_fu_1090_p1[6];
tmp11_cast_reg_1969[7] <= tmp11_cast_fu_1090_p1[7];
tmp11_cast_reg_1969[8] <= tmp11_cast_fu_1090_p1[8];
tmp11_cast_reg_1969[9] <= tmp11_cast_fu_1090_p1[9];
tmp11_cast_reg_1969[10] <= tmp11_cast_fu_1090_p1[10];
tmp11_cast_reg_1969[11] <= tmp11_cast_fu_1090_p1[11];
tmp11_cast_reg_1969[12] <= tmp11_cast_fu_1090_p1[12];
        tmp9_reg_1964[1] <= tmp9_fu_1068_p2[1];
tmp9_reg_1964[2] <= tmp9_fu_1068_p2[2];
tmp9_reg_1964[3] <= tmp9_fu_1068_p2[3];
tmp9_reg_1964[4] <= tmp9_fu_1068_p2[4];
tmp9_reg_1964[5] <= tmp9_fu_1068_p2[5];
tmp9_reg_1964[6] <= tmp9_fu_1068_p2[6];
tmp9_reg_1964[7] <= tmp9_fu_1068_p2[7];
tmp9_reg_1964[8] <= tmp9_fu_1068_p2[8];
tmp9_reg_1964[9] <= tmp9_fu_1068_p2[9];
tmp9_reg_1964[10] <= tmp9_fu_1068_p2[10];
tmp9_reg_1964[11] <= tmp9_fu_1068_p2[11];
tmp9_reg_1964[12] <= tmp9_fu_1068_p2[12];
tmp9_reg_1964[13] <= tmp9_fu_1068_p2[13];
tmp9_reg_1964[14] <= tmp9_fu_1068_p2[14];
tmp9_reg_1964[15] <= tmp9_fu_1068_p2[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))) begin
        tmp10_reg_2150 <= tmp10_fu_1441_p2;
        tmp12_reg_2155 <= tmp12_fu_1446_p2;
        tmp14_reg_2160 <= tmp14_fu_1451_p2;
        tmp16_reg_2165 <= tmp16_fu_1456_p2;
        tmp17_reg_2170 <= tmp17_fu_1461_p2;
        tmp19_reg_2175 <= tmp19_fu_1466_p2;
        tmp21_reg_2180 <= tmp21_fu_1471_p2;
        tmp8_reg_2145 <= tmp8_fu_1436_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it11))) begin
        tmp11_reg_2185 <= tmp11_fu_1476_p2;
        tmp15_reg_2190 <= tmp15_fu_1480_p2;
        tmp18_reg_2195 <= tmp18_fu_1484_p2;
        tmp22_reg_2200 <= tmp22_fu_1488_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))) begin
        tmp13_reg_2135 <= tmp13_fu_1426_p2;
        tmp20_reg_2140 <= tmp20_fu_1431_p2;
        tmp_32_0_i_reg_2105 <= grp_fu_1308_p2;
        tmp_32_1_2_i_reg_2115 <= grp_fu_1334_p2;
        tmp_32_2_i_reg_2125 <= grp_fu_1348_p2;
        tmp_34_0_i_reg_2110 <= grp_fu_1313_p2;
        tmp_34_1_2_i_reg_2120 <= grp_fu_1339_p2;
        tmp_34_2_i_reg_2130 <= grp_fu_1353_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it3))) begin
        tmp15_cast_reg_2006[0] <= tmp15_cast_fu_1204_p1[0];
tmp15_cast_reg_2006[1] <= tmp15_cast_fu_1204_p1[1];
tmp15_cast_reg_2006[2] <= tmp15_cast_fu_1204_p1[2];
tmp15_cast_reg_2006[3] <= tmp15_cast_fu_1204_p1[3];
tmp15_cast_reg_2006[4] <= tmp15_cast_fu_1204_p1[4];
tmp15_cast_reg_2006[5] <= tmp15_cast_fu_1204_p1[5];
tmp15_cast_reg_2006[6] <= tmp15_cast_fu_1204_p1[6];
tmp15_cast_reg_2006[7] <= tmp15_cast_fu_1204_p1[7];
tmp15_cast_reg_2006[8] <= tmp15_cast_fu_1204_p1[8];
tmp15_cast_reg_2006[9] <= tmp15_cast_fu_1204_p1[9];
tmp15_cast_reg_2006[10] <= tmp15_cast_fu_1204_p1[10];
tmp15_cast_reg_2006[11] <= tmp15_cast_fu_1204_p1[11];
tmp15_cast_reg_2006[12] <= tmp15_cast_fu_1204_p1[12];
        tmp5_reg_2001[1] <= tmp5_fu_1182_p2[1];
tmp5_reg_2001[2] <= tmp5_fu_1182_p2[2];
tmp5_reg_2001[3] <= tmp5_fu_1182_p2[3];
tmp5_reg_2001[4] <= tmp5_fu_1182_p2[4];
tmp5_reg_2001[5] <= tmp5_fu_1182_p2[5];
tmp5_reg_2001[6] <= tmp5_fu_1182_p2[6];
tmp5_reg_2001[7] <= tmp5_fu_1182_p2[7];
tmp5_reg_2001[8] <= tmp5_fu_1182_p2[8];
tmp5_reg_2001[9] <= tmp5_fu_1182_p2[9];
tmp5_reg_2001[10] <= tmp5_fu_1182_p2[10];
tmp5_reg_2001[11] <= tmp5_fu_1182_p2[11];
tmp5_reg_2001[12] <= tmp5_fu_1182_p2[12];
tmp5_reg_2001[13] <= tmp5_fu_1182_p2[13];
tmp5_reg_2001[14] <= tmp5_fu_1182_p2[14];
tmp5_reg_2001[15] <= tmp5_fu_1182_p2[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it13) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it13))) begin
        tmp_19_i_reg_2219 <= tmp_19_i_fu_1510_p3;
        tmp_22_i_reg_2224 <= tmp_22_i_fu_1527_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp_31_0_1_i_reg_1733 <= tmp_31_0_1_i_fu_722_p1;
        tmp_31_0_2_i_reg_1743 <= tmp_31_0_2_i_fu_730_p1;
        tmp_31_0_i_reg_1723 <= tmp_31_0_i_fu_714_p1;
        tmp_31_1_1_i_reg_1763 <= tmp_31_1_1_i_fu_746_p1;
        tmp_31_1_2_i_reg_1773 <= tmp_31_1_2_i_fu_754_p1;
        tmp_31_1_i_reg_1753 <= tmp_31_1_i_fu_738_p1;
        tmp_31_2_1_i_reg_1793 <= tmp_31_2_1_i_fu_770_p1;
        tmp_31_2_2_i_reg_1803 <= tmp_31_2_2_i_fu_778_p1;
        tmp_31_2_i_reg_1783 <= tmp_31_2_i_fu_762_p1;
        tmp_33_0_1_i_reg_1738 <= tmp_33_0_1_i_fu_726_p1;
        tmp_33_0_2_i_reg_1748 <= tmp_33_0_2_i_fu_734_p1;
        tmp_33_0_i_reg_1728 <= tmp_33_0_i_fu_718_p1;
        tmp_33_1_1_i_reg_1768 <= tmp_33_1_1_i_fu_750_p1;
        tmp_33_1_2_i_reg_1778 <= tmp_33_1_2_i_fu_758_p1;
        tmp_33_1_i_reg_1758 <= tmp_33_1_i_fu_742_p1;
        tmp_33_2_1_i_reg_1798 <= tmp_33_2_1_i_fu_774_p1;
        tmp_33_2_i_reg_1788 <= tmp_33_2_i_fu_766_p1;
        tmp_35_i_reg_1808 <= tmp_35_i_fu_782_p2;
        tmp_42_reg_1708 <= tmp_42_fu_628_p2;
        tmp_56_reg_1713 <= tmp_56_fu_634_p2;
        tmp_60_reg_1718 <= tmp_60_fu_640_p2;
        tmp_reg_1703 <= tmp_fu_622_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8))) begin
        tmp_32_2_2_i_reg_2099 <= grp_fu_1293_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1))) begin
        tmp_79_reg_1959 <= tmp_79_fu_1021_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it4))) begin
        tmp_i1_reg_2021 <= {{tmp_8_i1_fu_1242_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_1880_pp0_it3))) begin
        tmp_i_reg_1996 <= {{tmp_8_i_fu_1116_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it12))) begin
        x_weight_2_2_2_i_reg_2205 <= x_weight_2_2_2_i_fu_1492_p2;
        y_weight_2_2_2_i_reg_2212 <= y_weight_2_2_2_i_fu_1496_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_788_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_788_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_788_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or tmp_43_fu_837_p2 or tmp_44_fu_848_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_43_fu_837_p2) & ~(ap_const_lv1_0 == tmp_44_fu_848_p2))) begin
        buff_A_M_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it4 or ap_reg_ppstg_tmp_50_reg_1880_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_1880_pp0_it4))) begin
        buff_A_M_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it4 or ap_reg_ppstg_tmp_50_reg_1880_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_1880_pp0_it4))) begin
        buff_A_M_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or tmp_43_fu_837_p2 or tmp_44_fu_848_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_43_fu_837_p2) & ~(ap_const_lv1_0 == tmp_44_fu_848_p2))) begin
        buff_A_M_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it1 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it1))) begin
        buff_A_M_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it1 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it1))) begin
        buff_A_M_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it1 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it1))) begin
        buff_A_M_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it2 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it2))) begin
        buff_A_M_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it1 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it1))) begin
        buff_A_M_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_we0 = ap_const_logic_0;
    end
end

/// col_assign_phi_fu_613_p4 assign process. ///
always @ (ap_CS_fsm or col_assign_reg_609 or tmp_43_reg_1848 or ap_reg_ppiten_pp0_it1 or col_reg_1852)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        col_assign_phi_fu_613_p4 = col_reg_1852;
    end else begin
        col_assign_phi_fu_613_p4 = col_assign_reg_609;
    end
end

/// grp_fu_1011_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it2 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it3 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it1 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it2 or ap_reg_ppstg_tmp_44_reg_1857_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_44_reg_1857_pp0_it3))))) begin
        grp_fu_1011_ce = ap_const_logic_1;
    end else begin
        grp_fu_1011_ce = ap_const_logic_0;
    end
end

/// grp_fu_1293_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it6 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it6 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8))))) begin
        grp_fu_1293_ce = ap_const_logic_1;
    end else begin
        grp_fu_1293_ce = ap_const_logic_0;
    end
end

/// grp_fu_1308_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1308_ce = ap_const_logic_1;
    end else begin
        grp_fu_1308_ce = ap_const_logic_0;
    end
end

/// grp_fu_1313_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1313_ce = ap_const_logic_1;
    end else begin
        grp_fu_1313_ce = ap_const_logic_0;
    end
end

/// grp_fu_1321_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1321_ce = ap_const_logic_1;
    end else begin
        grp_fu_1321_ce = ap_const_logic_0;
    end
end

/// grp_fu_1326_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1326_ce = ap_const_logic_1;
    end else begin
        grp_fu_1326_ce = ap_const_logic_0;
    end
end

/// grp_fu_1334_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1334_ce = ap_const_logic_1;
    end else begin
        grp_fu_1334_ce = ap_const_logic_0;
    end
end

/// grp_fu_1339_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1339_ce = ap_const_logic_1;
    end else begin
        grp_fu_1339_ce = ap_const_logic_0;
    end
end

/// grp_fu_1348_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1348_ce = ap_const_logic_1;
    end else begin
        grp_fu_1348_ce = ap_const_logic_0;
    end
end

/// grp_fu_1353_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it7 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it7 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9))))) begin
        grp_fu_1353_ce = ap_const_logic_1;
    end else begin
        grp_fu_1353_ce = ap_const_logic_0;
    end
end

/// grp_fu_1372_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1372_ce = ap_const_logic_1;
    end else begin
        grp_fu_1372_ce = ap_const_logic_0;
    end
end

/// grp_fu_1377_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1377_ce = ap_const_logic_1;
    end else begin
        grp_fu_1377_ce = ap_const_logic_0;
    end
end

/// grp_fu_1386_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1386_ce = ap_const_logic_1;
    end else begin
        grp_fu_1386_ce = ap_const_logic_0;
    end
end

/// grp_fu_1391_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1391_ce = ap_const_logic_1;
    end else begin
        grp_fu_1391_ce = ap_const_logic_0;
    end
end

/// grp_fu_1399_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1399_ce = ap_const_logic_1;
    end else begin
        grp_fu_1399_ce = ap_const_logic_0;
    end
end

/// grp_fu_1404_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1404_ce = ap_const_logic_1;
    end else begin
        grp_fu_1404_ce = ap_const_logic_0;
    end
end

/// grp_fu_1412_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1412_ce = ap_const_logic_1;
    end else begin
        grp_fu_1412_ce = ap_const_logic_0;
    end
end

/// grp_fu_1417_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it8 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it9 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it10 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it8 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it9 or ap_reg_ppstg_tmp_79_reg_1959_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_79_reg_1959_pp0_it10))))) begin
        grp_fu_1417_ce = ap_const_logic_1;
    end else begin
        grp_fu_1417_ce = ap_const_logic_0;
    end
end

/// grp_fu_955_ce assign process. ///
always @ (ap_CS_fsm or tmp_43_reg_1848 or tmp_50_reg_1880 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it2 or ap_reg_ppstg_tmp_50_reg_1880_pp0_it1 or ap_reg_ppstg_tmp_50_reg_1880_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_1880_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_50_reg_1880_pp0_it1))))) begin
        grp_fu_955_ce = ap_const_logic_1;
    end else begin
        grp_fu_955_ce = ap_const_logic_0;
    end
end

/// inter_pix_data_V_read assign process. ///
always @ (ap_CS_fsm or tmp_43_reg_1848 or tmp_50_reg_1880 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_data_V_read = ap_const_logic_1;
    end else begin
        inter_pix_data_V_read = ap_const_logic_0;
    end
end

/// inter_pix_last_V_read assign process. ///
always @ (ap_CS_fsm or tmp_43_reg_1848 or tmp_50_reg_1880 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_last_V_read = ap_const_logic_1;
    end else begin
        inter_pix_last_V_read = ap_const_logic_0;
    end
end

/// inter_pix_strb_V_read assign process. ///
always @ (ap_CS_fsm or tmp_43_reg_1848 or tmp_50_reg_1880 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_strb_V_read = ap_const_logic_1;
    end else begin
        inter_pix_strb_V_read = ap_const_logic_0;
    end
end

/// inter_pix_tdest_V_read assign process. ///
always @ (ap_CS_fsm or tmp_43_reg_1848 or tmp_50_reg_1880 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_tdest_V_read = ap_const_logic_1;
    end else begin
        inter_pix_tdest_V_read = ap_const_logic_0;
    end
end

/// inter_pix_user_V_read assign process. ///
always @ (ap_CS_fsm or tmp_43_reg_1848 or tmp_50_reg_1880 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_user_V_read = ap_const_logic_1;
    end else begin
        inter_pix_user_V_read = ap_const_logic_0;
    end
end

/// out_pix_data_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it17 or ap_reg_ppstg_or_cond2_reg_1945_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_data_V_write = ap_const_logic_1;
    end else begin
        out_pix_data_V_write = ap_const_logic_0;
    end
end

/// out_pix_last_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it17 or ap_reg_ppstg_or_cond2_reg_1945_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_last_V_write = ap_const_logic_1;
    end else begin
        out_pix_last_V_write = ap_const_logic_0;
    end
end

/// out_pix_strb_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it17 or ap_reg_ppstg_or_cond2_reg_1945_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_strb_V_write = ap_const_logic_1;
    end else begin
        out_pix_strb_V_write = ap_const_logic_0;
    end
end

/// out_pix_tdest_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it17 or ap_reg_ppstg_or_cond2_reg_1945_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_tdest_V_write = ap_const_logic_1;
    end else begin
        out_pix_tdest_V_write = ap_const_logic_0;
    end
end

/// out_pix_user_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1848_pp0_it17 or ap_reg_ppstg_or_cond2_reg_1945_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_user_V_write = ap_const_logic_1;
    end else begin
        out_pix_user_V_write = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or tmp_s_fu_788_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == tmp_s_fu_788_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) & ~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_110 assign process. ///
always @ (inter_pix_data_V_empty_n or inter_pix_strb_V_empty_n or inter_pix_user_V_empty_n or inter_pix_last_V_empty_n or inter_pix_tdest_V_empty_n or tmp_43_reg_1848 or tmp_50_reg_1880)
begin
    ap_sig_bdd_110 = (((inter_pix_data_V_empty_n == ap_const_logic_0) & ~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880)) | (~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (inter_pix_strb_V_empty_n == ap_const_logic_0)) | (~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (inter_pix_user_V_empty_n == ap_const_logic_0)) | (~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (inter_pix_last_V_empty_n == ap_const_logic_0)) | (~(tmp_43_reg_1848 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_50_reg_1880) & (inter_pix_tdest_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_168 assign process. ///
always @ (out_pix_data_V_full_n or out_pix_strb_V_full_n or out_pix_user_V_full_n or out_pix_last_V_full_n or out_pix_tdest_V_full_n or ap_reg_ppstg_tmp_43_reg_1848_pp0_it17 or ap_reg_ppstg_or_cond2_reg_1945_pp0_it17)
begin
    ap_sig_bdd_168 = (((out_pix_data_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (out_pix_strb_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (out_pix_user_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (out_pix_last_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1848_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_1945_pp0_it17) & (out_pix_tdest_V_full_n == ap_const_logic_0)));
end
assign buff_A_M_0_address0 = tmp_45_fu_853_p1;
assign buff_A_M_0_address1 = tmp_51_fu_1231_p1;
assign buff_A_M_0_d1 = (tmp_i_reg_1996 + ap_const_lv8_10);
assign buff_A_M_1_address0 = tmp_45_fu_853_p1;
assign buff_A_M_1_address1 = ap_reg_ppstg_buff_A_M_1_addr_reg_1869_pp0_it1;
assign buff_A_M_1_d1 = return_value_reg_1910;
assign buff_A_M_2_address0 = ap_reg_ppstg_tmp_45_reg_1864_pp0_it1;
assign buff_A_M_2_address1 = tmp_54_fu_1105_p1;
assign buff_A_M_2_d0 = buff_A_M_1_load_reg_1905;
assign buff_C_M_0_2_fu_1214_p3 = ((ap_reg_ppstg_tmp_44_reg_1857_pp0_it3)? buff_A_M_2_q1: buff_C_M_0_2_s_fu_314);
assign buff_C_M_1_2_fu_1208_p3 = ((ap_reg_ppstg_tmp_44_reg_1857_pp0_it3)? buff_C_M_1_2_2_load_reg_1974: buff_C_M_1_2_s_fu_326);
assign buff_C_M_2_2_fu_1275_p3 = ((ap_reg_ppstg_tmp_44_reg_1857_pp0_it5)? y_2_fu_1270_p2: buff_C_M_2_2_s_fu_306);
assign col_fu_842_p2 = (col_assign_phi_fu_613_p4 + ap_const_lv32_1);
assign edge_R_V_fu_1599_p3 = ((ap_reg_ppstg_tmp_79_reg_1959_pp0_it17)? ap_const_lv8_0: edge_val_4_fu_1593_p3);
assign edge_val1_i_fu_1554_p3 = ((tmp_23_i_reg_2229)? edge_val_reg_2234: ap_const_lv8_0);
assign edge_val_1_fu_1581_p1 = $signed(tmp_27_i_reg_2244);
assign edge_val_1_fu_1581_p3 = ((tmp_73_fu_1577_p2)? edge_val_1_fu_1581_p1: edge_val1_i_reg_2239);
assign edge_val_2_fu_1588_p2 = (edge_val_1_reg_2255 ^ ap_const_lv8_FF);
assign edge_val_4_fu_1593_p3 = ((tmp_35_i_reg_1808)? edge_val_2_fu_1588_p2: edge_val_1_reg_2255);
assign edge_val_fu_1548_p2 = (tmp_94_fu_1544_p1 ^ ap_const_lv8_FF);
assign edge_weight_fu_1534_p2 = (tmp_22_i_reg_2224 + tmp_19_i_reg_2219);
assign grp_fu_1011_p0 = grp_fu_1011_p00;
assign grp_fu_1011_p00 = $unsigned(tempx_B_V_1_fu_294);
assign grp_fu_1011_p1 = ap_const_lv13_19;
assign grp_fu_1293_p0 = tmp_31_2_2_i_reg_1803;
assign grp_fu_1293_p1 = grp_fu_1293_p10;
assign grp_fu_1293_p10 = $unsigned(buff_C_M_2_2_reg_2036);
assign grp_fu_1308_p0 = tmp_31_0_i_reg_1723;
assign grp_fu_1308_p1 = tmp_30_0_i_fu_1304_p1;
assign grp_fu_1313_p0 = tmp_33_0_i_reg_1728;
assign grp_fu_1313_p1 = tmp_30_0_i_fu_1304_p1;
assign grp_fu_1321_p0 = tmp_31_0_2_i_reg_1743;
assign grp_fu_1321_p1 = tmp_30_0_2_i_fu_1318_p1;
assign grp_fu_1326_p0 = tmp_33_0_2_i_reg_1748;
assign grp_fu_1326_p1 = tmp_30_0_2_i_fu_1318_p1;
assign grp_fu_1334_p0 = tmp_31_1_2_i_reg_1773;
assign grp_fu_1334_p1 = tmp_30_1_2_i_fu_1331_p1;
assign grp_fu_1339_p0 = tmp_33_1_2_i_reg_1778;
assign grp_fu_1339_p1 = tmp_30_1_2_i_fu_1331_p1;
assign grp_fu_1348_p0 = tmp_31_2_i_reg_1783;
assign grp_fu_1348_p1 = tmp_30_2_i_fu_1344_p1;
assign grp_fu_1353_p0 = tmp_33_2_i_reg_1788;
assign grp_fu_1353_p1 = tmp_30_2_i_fu_1344_p1;
assign grp_fu_1372_p0 = tmp_31_0_1_i_reg_1733;
assign grp_fu_1372_p1 = tmp_30_0_1_i_fu_1369_p1;
assign grp_fu_1377_p0 = tmp_33_0_1_i_reg_1738;
assign grp_fu_1377_p1 = tmp_30_0_1_i_fu_1369_p1;
assign grp_fu_1386_p0 = tmp_31_1_i_reg_1753;
assign grp_fu_1386_p1 = tmp_30_1_i_fu_1382_p1;
assign grp_fu_1391_p0 = tmp_33_1_i_reg_1758;
assign grp_fu_1391_p1 = tmp_30_1_i_fu_1382_p1;
assign grp_fu_1399_p0 = tmp_31_1_1_i_reg_1763;
assign grp_fu_1399_p1 = tmp_30_1_1_i_fu_1396_p1;
assign grp_fu_1404_p0 = tmp_33_1_1_i_reg_1768;
assign grp_fu_1404_p1 = tmp_30_1_1_i_fu_1396_p1;
assign grp_fu_1412_p0 = tmp_31_2_1_i_reg_1793;
assign grp_fu_1412_p1 = tmp_30_2_1_i_fu_1409_p1;
assign grp_fu_1417_p0 = tmp_33_2_1_i_reg_1798;
assign grp_fu_1417_p1 = tmp_30_2_1_i_fu_1409_p1;
assign grp_fu_955_p0 = grp_fu_955_p00;
assign grp_fu_955_p00 = $unsigned(tempx_B_V_fu_927_p1);
assign grp_fu_955_p1 = ap_const_lv13_19;
assign icmp1_fu_874_p2 = ($signed(tmp_93_fu_864_p4) < $signed(31'b1)? 1'b1: 1'b0);
assign icmp_fu_809_p2 = ($signed(tmp_91_fu_799_p4) < $signed(31'b1)? 1'b1: 1'b0);
assign or_cond2_fu_991_p2 = (tmp43_reg_1900 & tmp_38_reg_1827);
assign or_cond3_fu_1262_p2 = (tmp_65_fu_1256_p2 & tmp_39_reg_1832);
assign or_cond_fu_880_p2 = (icmp_reg_1821 | icmp1_fu_874_p2);
assign out_pix_data_V_din = $unsigned(tmp_75_fu_1606_p4);
assign out_pix_last_V_din = ap_reg_ppstg_output_pixel_last_V_reg_1949_pp0_it17;
assign out_pix_strb_V_din = ap_const_lv4_F;
assign out_pix_tdest_V_din = ap_const_lv1_1;
assign out_pix_user_V_din = ap_reg_ppstg_or_cond3_reg_2026_pp0_it17;
assign output_pixel_last_V_fu_995_p2 = (col_assign_reg_609 == cols? 1'b1: 1'b0);
assign p_shl1_i1_cast_fu_1156_p1 = $unsigned(p_shl1_i1_fu_1148_p3);
assign p_shl1_i1_fu_1148_p3 = {{tempx_R_V_1_fu_302}, {ap_const_lv1_0}};
assign p_shl1_i_cast_fu_1044_p1 = $unsigned(p_shl1_i_fu_1037_p3);
assign p_shl1_i_fu_1037_p3 = {{ap_reg_ppstg_tempx_R_V_reg_1923_pp0_it2}, {ap_const_lv1_0}};
assign p_shl2_i1_cast_fu_1172_p1 = $unsigned(p_shl2_i1_fu_1164_p3);
assign p_shl2_i1_fu_1164_p3 = {{tempx_G_V_1_fu_298}, {ap_const_lv7_0}};
assign p_shl2_i_cast_fu_1058_p1 = $unsigned(p_shl2_i_fu_1051_p3);
assign p_shl2_i_fu_1051_p3 = {{ap_reg_ppstg_tempx_G_V_reg_1916_pp0_it2}, {ap_const_lv7_0}};
assign p_shl_i1_cast_fu_1144_p1 = $unsigned(p_shl_i1_fu_1136_p3);
assign p_shl_i1_fu_1136_p3 = {{tempx_R_V_1_fu_302}, {ap_const_lv6_0}};
assign p_shl_i_cast_fu_1033_p1 = $unsigned(p_shl_i_fu_1026_p3);
assign p_shl_i_fu_1026_p3 = {{ap_reg_ppstg_tempx_R_V_reg_1923_pp0_it2}, {ap_const_lv6_0}};
assign rev_fu_909_p2 = (tmp_95_fu_901_p3 ^ ap_const_lv1_1);
assign row_1_fu_793_p2 = (row_reg_597 + ap_const_lv32_1);
assign sel_tmp2_demorgan_fu_966_p2 = (or_cond_reg_1884 | tmp_57_reg_1842);
assign sel_tmp2_fu_970_p2 = (sel_tmp2_demorgan_fu_966_p2 ^ ap_const_lv1_1);
assign sel_tmp3_fu_976_p2 = (tmp_61_reg_1890 & sel_tmp2_fu_970_p2);
assign sel_tmp5_demorgan_fu_890_p2 = (icmp_reg_1821 | icmp1_fu_874_p2);
assign sel_tmp5_fu_981_p2 = (sel_tmp5_demorgan_reg_1895 ^ ap_const_lv1_1);
assign sel_tmp6_fu_986_p2 = (tmp_57_reg_1842 & sel_tmp5_fu_981_p2);
assign tempx_B_V_fu_927_p1 = inter_pix_data_V_dout[7:0];
assign tmp10_fu_1441_p2 = (tmp_32_1_2_i_reg_2115 + grp_fu_1399_p2);
assign tmp11_cast_fu_1090_p1 = $unsigned(tmp3_fu_1084_p2);
assign tmp11_fu_1476_p2 = (tmp10_reg_2150 + tmp8_reg_2145);
assign tmp12_cast_fu_1080_p1 = $unsigned(tmp2_fu_1074_p2);
assign tmp12_fu_1446_p2 = (tmp_32_0_i_reg_2105 + grp_fu_1372_p2);
assign tmp13_fu_1426_p2 = (grp_fu_1321_p2 + tmp_32_2_2_i_reg_2099);
assign tmp14_fu_1451_p2 = (tmp13_reg_2135 + grp_fu_1386_p2);
assign tmp15_cast_fu_1204_p1 = $unsigned(tmp7_fu_1198_p2);
assign tmp15_fu_1480_p2 = (tmp14_reg_2160 + tmp12_reg_2155);
assign tmp16_cast_fu_1194_p1 = $unsigned(tmp6_fu_1188_p2);
assign tmp16_fu_1456_p2 = (tmp_34_2_i_reg_2130 + grp_fu_1417_p2);
assign tmp17_fu_1461_p2 = (tmp_34_1_2_i_reg_2120 + grp_fu_1404_p2);
assign tmp18_fu_1484_p2 = (tmp17_reg_2170 + tmp16_reg_2165);
assign tmp19_fu_1466_p2 = (tmp_34_0_i_reg_2110 + grp_fu_1377_p2);
assign tmp1_fu_1062_p2 = (p_shl1_i_cast_fu_1044_p1 + p_shl2_i_cast_fu_1058_p1);
assign tmp20_fu_1431_p2 = (grp_fu_1326_p2 + tmp_32_2_2_i_reg_2099);
assign tmp21_fu_1471_p2 = (tmp20_reg_2140 + grp_fu_1391_p2);
assign tmp22_fu_1488_p2 = (tmp21_reg_2180 + tmp19_reg_2175);
assign tmp2_fu_1074_p2 = (tmp_2_i_cast1_fu_1048_p1 + ap_const_lv9_80);
assign tmp3_fu_1084_p2 = (tmp12_cast_fu_1080_p1 + grp_fu_955_p2);
assign tmp43_fu_921_p2 = (tmp_64_fu_915_p2 & rev_fu_909_p2);
assign tmp4_fu_1176_p2 = (p_shl1_i1_cast_fu_1156_p1 + p_shl2_i1_cast_fu_1172_p1);
assign tmp5_fu_1182_p2 = (tmp4_fu_1176_p2 + p_shl_i1_cast_fu_1144_p1);
assign tmp6_fu_1188_p2 = (tmp_2_i1_cast1_fu_1160_p1 + ap_const_lv9_80);
assign tmp7_fu_1198_p2 = (tmp16_cast_fu_1194_p1 + grp_fu_1011_p2);
assign tmp8_fu_1436_p2 = (tmp_32_2_i_reg_2125 + grp_fu_1412_p2);
assign tmp9_fu_1068_p2 = (tmp1_fu_1062_p2 + p_shl_i_cast_fu_1033_p1);
assign tmp_17_i_fu_1500_p2 = ($signed(x_weight_2_2_2_i_reg_2205) > $signed(16'b0000000000000000)? 1'b1: 1'b0);
assign tmp_18_i_fu_1505_p2 = (ap_const_lv16_0 - x_weight_2_2_2_i_reg_2205);
assign tmp_19_i_fu_1510_p3 = ((tmp_17_i_fu_1500_p2)? x_weight_2_2_2_i_reg_2205: tmp_18_i_fu_1505_p2);
assign tmp_20_i_fu_1517_p2 = ($signed(y_weight_2_2_2_i_reg_2212) > $signed(16'b0000000000000000)? 1'b1: 1'b0);
assign tmp_21_i_fu_1522_p2 = (ap_const_lv16_0 - y_weight_2_2_2_i_reg_2212);
assign tmp_22_i_fu_1527_p3 = ((tmp_20_i_fu_1517_p2)? y_weight_2_2_2_i_reg_2212: tmp_21_i_fu_1522_p2);
assign tmp_23_i_fu_1538_p2 = ($signed(edge_weight_fu_1534_p2) < $signed(16'b11111111)? 1'b1: 1'b0);
assign tmp_26_i_fu_1560_p1 = $unsigned(edge_val1_i_fu_1554_p3);
assign tmp_27_i_fu_1564_p2 = ($signed(tmp_26_i_fu_1560_p1) > $signed(c_high_thesh)? 1'b1: 1'b0);
assign tmp_28_i_fu_1569_p2 = ($signed(tmp_26_i_fu_1560_p1) < $signed(c_low_thresh)? 1'b1: 1'b0);
assign tmp_2_i1_cast1_fu_1160_p1 = $unsigned(tempx_G_V_1_fu_298);
assign tmp_2_i_cast1_fu_1048_p1 = $unsigned(ap_reg_ppstg_tempx_G_V_reg_1916_pp0_it2);
assign tmp_30_0_1_i_fu_1369_p1 = $unsigned(ap_reg_ppstg_buff_C_M_0_1_reg_1984_pp0_it8);
assign tmp_30_0_2_i_fu_1318_p1 = $unsigned(ap_reg_ppstg_buff_C_M_0_2_reg_2016_pp0_it7);
assign tmp_30_0_i_fu_1304_p1 = $unsigned(buff_C_M_0_1_s_fu_310);
assign tmp_30_1_1_i_fu_1396_p1 = $unsigned(ap_reg_ppstg_buff_C_M_1_1_reg_1990_pp0_it8);
assign tmp_30_1_2_i_fu_1331_p1 = $unsigned(ap_reg_ppstg_buff_C_M_1_2_reg_2011_pp0_it7);
assign tmp_30_1_i_fu_1382_p1 = $unsigned(buff_C_M_1_1_s_fu_322);
assign tmp_30_2_1_i_fu_1409_p1 = $unsigned(ap_reg_ppstg_buff_C_M_2_2_load_1_reg_2031_pp0_it8);
assign tmp_30_2_i_fu_1344_p1 = $unsigned(buff_C_M_2_1_s_fu_318);
assign tmp_31_0_1_i_fu_722_p1 = $signed(tmp_70_fu_650_p1);
assign tmp_31_0_2_i_fu_730_p1 = $signed(tmp_71_fu_654_p1);
assign tmp_31_0_i_fu_714_p1 = $signed(tmp_69_fu_646_p1);
assign tmp_31_1_1_i_fu_746_p1 = $signed(tmp_77_fu_662_p1);
assign tmp_31_1_2_i_fu_754_p1 = $signed(tmp_78_fu_666_p1);
assign tmp_31_1_i_fu_738_p1 = $signed(tmp_76_fu_658_p1);
assign tmp_31_2_1_i_fu_770_p1 = $signed(tmp_81_fu_674_p1);
assign tmp_31_2_2_i_fu_778_p1 = $signed(tmp_82_fu_678_p1);
assign tmp_31_2_i_fu_762_p1 = $signed(tmp_80_fu_670_p1);
assign tmp_33_0_1_i_fu_726_p1 = $signed(tmp_84_fu_686_p1);
assign tmp_33_0_2_i_fu_734_p1 = $signed(tmp_85_fu_690_p1);
assign tmp_33_0_i_fu_718_p1 = $signed(tmp_83_fu_682_p1);
assign tmp_33_1_1_i_fu_750_p1 = $signed(tmp_87_fu_698_p1);
assign tmp_33_1_2_i_fu_758_p1 = $signed(tmp_88_fu_702_p1);
assign tmp_33_1_i_fu_742_p1 = $signed(tmp_86_fu_694_p1);
assign tmp_33_2_1_i_fu_774_p1 = $signed(tmp_90_fu_710_p1);
assign tmp_33_2_i_fu_766_p1 = $signed(tmp_89_fu_706_p1);
assign tmp_35_i_fu_782_p2 = (c_invert == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_38_fu_815_p2 = ($signed(row_reg_597) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp_39_fu_821_p2 = (row_reg_597 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_42_fu_628_p2 = (cols + ap_const_lv32_1);
assign tmp_43_fu_837_p2 = ($signed(col_assign_phi_fu_613_p4) < $signed(tmp_42_reg_1708)? 1'b1: 1'b0);
assign tmp_44_fu_848_p2 = ($signed(col_assign_phi_fu_613_p4) < $signed(cols)? 1'b1: 1'b0);
assign tmp_45_fu_853_p1 = $signed(col_assign_phi_fu_613_p4);
assign tmp_49_fu_827_p2 = ($signed(row_reg_597) < $signed(rows)? 1'b1: 1'b0);
assign tmp_50_fu_859_p2 = (tmp_44_fu_848_p2 & tmp_49_reg_1837);
assign tmp_51_fu_1231_p1 = $signed(ap_reg_ppstg_col_assign_reg_609_pp0_it4);
assign tmp_54_fu_1105_p1 = $signed(ap_reg_ppstg_col_assign_reg_609_pp0_it2);
assign tmp_56_fu_634_p2 = (rows + ap_const_lv32_FFFFFFFF);
assign tmp_57_fu_832_p2 = ($signed(row_reg_597) > $signed(tmp_56_reg_1713)? 1'b1: 1'b0);
assign tmp_60_fu_640_p2 = (cols + ap_const_lv32_FFFFFFFF);
assign tmp_61_fu_885_p2 = ($signed(col_assign_phi_fu_613_p4) > $signed(tmp_60_reg_1718)? 1'b1: 1'b0);
assign tmp_62_fu_895_p2 = (col_assign_phi_fu_613_p4 | row_reg_597);
assign tmp_64_fu_915_p2 = ($signed(col_assign_phi_fu_613_p4) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp_65_fu_1256_p2 = (ap_reg_ppstg_col_assign_reg_609_pp0_it4 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_69_fu_646_p1 = C_XR0C0[7:0];
assign tmp_70_fu_650_p1 = C_XR0C1[7:0];
assign tmp_71_fu_654_p1 = C_XR0C2[7:0];
assign tmp_73_fu_1577_p2 = (tmp_27_i_reg_2244 | tmp_28_i_reg_2250);
assign tmp_74_fu_1017_p2 = (sel_tmp6_reg_1940 | sel_tmp3_reg_1935);
assign tmp_75_fu_1606_p4 = {{{edge_R_V_fu_1599_p3}, {edge_R_V_fu_1599_p3}}, {edge_R_V_fu_1599_p3}};
assign tmp_76_fu_658_p1 = C_XR1C0[7:0];
assign tmp_77_fu_662_p1 = C_XR1C1[7:0];
assign tmp_78_fu_666_p1 = C_XR1C2[7:0];
assign tmp_79_fu_1021_p2 = (ap_reg_ppstg_or_cond_reg_1884_pp0_it1 | tmp_74_fu_1017_p2);
assign tmp_80_fu_670_p1 = C_XR2C0[7:0];
assign tmp_81_fu_674_p1 = C_XR2C1[7:0];
assign tmp_82_fu_678_p1 = C_XR2C2[7:0];
assign tmp_83_fu_682_p1 = C_YR0C0[7:0];
assign tmp_84_fu_686_p1 = C_YR0C1[7:0];
assign tmp_85_fu_690_p1 = C_YR0C2[7:0];
assign tmp_86_fu_694_p1 = C_YR1C0[7:0];
assign tmp_87_fu_698_p1 = C_YR1C1[7:0];
assign tmp_88_fu_702_p1 = C_YR1C2[7:0];
assign tmp_89_fu_706_p1 = C_YR2C0[7:0];
assign tmp_8_i1_fu_1242_p2 = (tmp15_cast_reg_2006 + tmp5_reg_2001);
assign tmp_8_i_fu_1116_p2 = (tmp11_cast_reg_1969 + tmp9_reg_1964);
assign tmp_90_fu_710_p1 = C_YR2C1[7:0];
assign tmp_91_fu_799_p4 = {{row_reg_597[ap_const_lv32_1F : ap_const_lv32_1]}};
assign tmp_93_fu_864_p4 = {{col_assign_phi_fu_613_p4[ap_const_lv32_1F : ap_const_lv32_1]}};
assign tmp_94_fu_1544_p1 = edge_weight_fu_1534_p2[7:0];
assign tmp_95_fu_901_p3 = tmp_62_fu_895_p2[ap_const_lv32_1F];
assign tmp_fu_622_p2 = (rows + ap_const_lv32_1);
assign tmp_s_fu_788_p2 = ($signed(row_reg_597) < $signed(tmp_reg_1703)? 1'b1: 1'b0);
assign x_weight_2_2_2_i_fu_1492_p2 = (tmp15_reg_2190 + tmp11_reg_2185);
assign y_2_fu_1270_p2 = (tmp_i1_reg_2021 + ap_const_lv8_10);
assign y_weight_2_2_2_i_fu_1496_p2 = (tmp22_reg_2200 + tmp18_reg_2195);
always @ (posedge ap_clk)
begin
    tmp9_reg_1964[0] <= 1'b0;
    tmp11_cast_reg_1969[15:13] <= 3'b000;
    tmp5_reg_2001[0] <= 1'b0;
    tmp15_cast_reg_2006[15:13] <= 3'b000;
end



endmodule //sobel_filter

