{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538641910936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538641910943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 02:31:50 2018 " "Processing started: Thu Oct 04 02:31:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538641910943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641910943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641910944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538641912001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538641912001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HV_sync " "Found entity 1: HV_sync" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/VGA_Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_VGA_TEST " "Found entity 1: MAIN_VGA_TEST" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cuadrante.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_cuadrante.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cuadrante " "Found entity 1: contador_cuadrante" {  } { { "contador_cuadrante.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/contador_cuadrante.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_color.sv(5) " "Verilog HDL information at random_color.sv(5): always construct contains both blocking and non-blocking assignments" {  } { { "random_color.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/random_color.sv" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538641931101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_color " "Found entity 1: random_color" {  } { { "random_color.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/random_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_random_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_random_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_random_color " "Found entity 1: tb_random_color" {  } { { "tb_random_color.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_random_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seccionfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file seccionfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seccionFSM " "Found entity 1: seccionFSM" {  } { { "seccionFSM.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/seccionFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pintadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file pintadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pintadorXY " "Found entity 1: pintadorXY" {  } { { "pintadorXY.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/pintadorXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_seccionfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_seccionfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_seccionFSM " "Found entity 1: tb_seccionFSM" {  } { { "tb_seccionFSM.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/tb_seccionFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_t.sv 1 1 " "Found 1 design units, including 1 entities, in source file ff_t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_t " "Found entity 1: ff_t" {  } { { "ff_t.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/ff_t.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538641931165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641931165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAIN_VGA_TEST " "Elaborating entity \"MAIN_VGA_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538641931241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HV_sync HV_sync:vga_sync_unit " "Elaborating entity \"HV_sync\" for hierarchy \"HV_sync:vga_sync_unit\"" {  } { { "MAIN_VGA_TEST.sv" "vga_sync_unit" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538641931247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538641931250 "|MAIN_VGA_TEST|HV_sync:vga_sync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(66) " "Verilog HDL assignment warning at VGA_Controller.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/VGA_Controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538641931250 "|MAIN_VGA_TEST|HV_sync:vga_sync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seccionFSM seccionFSM:seccionFSM_unit " "Elaborating entity \"seccionFSM\" for hierarchy \"seccionFSM:seccionFSM_unit\"" {  } { { "MAIN_VGA_TEST.sv" "seccionFSM_unit" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538641931254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pintadorXY pintadorXY:pintadorXY_unit " "Elaborating entity \"pintadorXY\" for hierarchy \"pintadorXY:pintadorXY_unit\"" {  } { { "MAIN_VGA_TEST.sv" "pintadorXY_unit" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538641931263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538641932170 "|MAIN_VGA_TEST|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_blanc VCC " "Pin \"n_blanc\" is stuck at VCC" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538641932170 "|MAIN_VGA_TEST|n_blanc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538641932170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538641932332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/output_files/VGA_Controller.map.smsg " "Generated suppressed messages file C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/output_files/VGA_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641932703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538641932903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538641932903 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_color " "No output dependent on input pin \"reset_color\"" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538641933009 "|MAIN_VGA_TEST|reset_color"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538641933009 "|MAIN_VGA_TEST|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538641933009 "|MAIN_VGA_TEST|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "MAIN_VGA_TEST.sv" "" { Text "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/MAIN_VGA_TEST.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538641933009 "|MAIN_VGA_TEST|sw[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538641933009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538641933011 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538641933011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538641933011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538641933011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538641933073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 02:32:13 2018 " "Processing ended: Thu Oct 04 02:32:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538641933073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538641933073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538641933073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538641933073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1538641934890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538641934904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 02:32:14 2018 " "Processing started: Thu Oct 04 02:32:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538641934904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538641934904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538641934904 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538641935164 ""}
{ "Info" "0" "" "Project  = VGA_Controller" {  } {  } 0 0 "Project  = VGA_Controller" 0 0 "Fitter" 0 0 1538641935165 ""}
{ "Info" "0" "" "Revision = VGA_Controller" {  } {  } 0 0 "Revision = VGA_Controller" 0 0 "Fitter" 0 0 1538641935165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1538641935473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1538641935474 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Controller 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA_Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538641935487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538641935612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538641935613 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538641936438 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538641936484 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538641936981 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1538641956587 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 22 global CLKCTRL_G6 " "clk~inputCLKENA0 with 22 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1538641956756 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "cuadrante~inputCLKENA0 3 global CLKCTRL_G7 " "cuadrante~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1538641956756 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1538641956756 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538641956756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538641956762 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538641956763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538641956764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538641956765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538641956765 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538641956765 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Controller.sdc " "Synopsys Design Constraints File file not found: 'VGA_Controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1538641957763 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538641957764 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538641957766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1538641957767 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1538641957767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538641957781 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1538641957782 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538641957782 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[3\] " "Node \"sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1538641957911 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[4\] " "Node \"sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1538641957911 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[5\] " "Node \"sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1538641957911 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[6\] " "Node \"sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1538641957911 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw\[7\] " "Node \"sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1538641957911 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1538641957911 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538641957912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538641971651 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1538641972004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538641974808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538641977013 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538641980463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538641980464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538641983075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1538641992515 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538641992515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1538641994383 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538641994383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538641994391 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1538641996834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538641996923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538641997614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538641997615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538641998265 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538642002356 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1538642002813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/output_files/VGA_Controller.fit.smsg " "Generated suppressed messages file C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/output_files/VGA_Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538642002938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6306 " "Peak virtual memory: 6306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538642003751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 02:33:23 2018 " "Processing ended: Thu Oct 04 02:33:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538642003751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538642003751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538642003751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538642003751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1538642005418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538642005427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 02:33:25 2018 " "Processing started: Thu Oct 04 02:33:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538642005427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1538642005427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1538642005427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1538642007066 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1538642017354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538642017968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 02:33:37 2018 " "Processing ended: Thu Oct 04 02:33:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538642017968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538642017968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538642017968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1538642017968 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1538642018783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1538642019914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538642019922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 02:33:39 2018 " "Processing started: Thu Oct 04 02:33:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538642019922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1538642019922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Controller -c VGA_Controller " "Command: quartus_sta VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1538642019923 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1538642020169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1538642021772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1538642021772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642021948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642021948 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Controller.sdc " "Synopsys Design Constraints File file not found: 'VGA_Controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1538642023070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642023071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HV_sync:vga_sync_unit\|pixel_temp HV_sync:vga_sync_unit\|pixel_temp " "create_clock -period 1.000 -name HV_sync:vga_sync_unit\|pixel_temp HV_sync:vga_sync_unit\|pixel_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538642023072 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538642023072 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cuadrante cuadrante " "create_clock -period 1.000 -name cuadrante cuadrante" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538642023072 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538642023072 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1538642023073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538642023074 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1538642023075 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1538642023096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1538642023126 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538642023126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.888 " "Worst-case setup slack is -4.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.888             -14.535 HV_sync:vga_sync_unit\|pixel_temp  " "   -4.888             -14.535 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -70.777 clk  " "   -3.658             -70.777 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.324 cuadrante  " "   -0.143              -0.324 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642023132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 cuadrante  " "    0.237               0.000 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 clk  " "    0.432               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.867               0.000 HV_sync:vga_sync_unit\|pixel_temp  " "    2.867               0.000 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642023140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642023148 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642023160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.941 " "Worst-case minimum pulse width slack is -0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.941             -13.316 clk  " "   -0.941             -13.316 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.664 HV_sync:vga_sync_unit\|pixel_temp  " "   -0.394              -1.664 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.554 cuadrante  " "   -0.394              -1.554 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642023166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642023166 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538642023196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1538642023274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1538642025641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538642025745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1538642025756 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538642025756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.002 " "Worst-case setup slack is -5.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.002             -14.807 HV_sync:vga_sync_unit\|pixel_temp  " "   -5.002             -14.807 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.553             -62.661 clk  " "   -3.553             -62.661 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.394 cuadrante  " "   -0.169              -0.394 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642025761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.223 " "Worst-case hold slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 cuadrante  " "    0.223               0.000 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clk  " "    0.418               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.009               0.000 HV_sync:vga_sync_unit\|pixel_temp  " "    3.009               0.000 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642025767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642025771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642025777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.935 " "Worst-case minimum pulse width slack is -0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935             -14.079 clk  " "   -0.935             -14.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.635 cuadrante  " "   -0.394              -1.635 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.538 HV_sync:vga_sync_unit\|pixel_temp  " "   -0.394              -1.538 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642025786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642025786 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1538642025805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1538642026124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1538642028186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538642028321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1538642028323 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538642028323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.950 " "Worst-case setup slack is -2.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.950             -52.780 clk  " "   -2.950             -52.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.574              -7.687 HV_sync:vga_sync_unit\|pixel_temp  " "   -2.574              -7.687 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 cuadrante  " "    0.321               0.000 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642028329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 cuadrante  " "    0.141               0.000 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clk  " "    0.242               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.596               0.000 HV_sync:vga_sync_unit\|pixel_temp  " "    1.596               0.000 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642028334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642028345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642028363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.834 " "Worst-case minimum pulse width slack is -0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834              -3.136 clk  " "   -0.834              -3.136 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.254 cuadrante  " "   -0.085              -0.254 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 HV_sync:vga_sync_unit\|pixel_temp  " "    0.136               0.000 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642028368 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538642028392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538642028720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1538642028721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538642028721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.546 " "Worst-case setup slack is -2.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546             -41.676 clk  " "   -2.546             -41.676 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509              -7.481 HV_sync:vga_sync_unit\|pixel_temp  " "   -2.509              -7.481 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 cuadrante  " "    0.346               0.000 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642028735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 cuadrante  " "    0.128               0.000 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 clk  " "    0.224               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.616               0.000 HV_sync:vga_sync_unit\|pixel_temp  " "    1.616               0.000 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642028742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642028748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1538642028754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.778 " "Worst-case minimum pulse width slack is -0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778              -3.110 clk  " "   -0.778              -3.110 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.256 cuadrante  " "   -0.086              -0.256 cuadrante " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 HV_sync:vga_sync_unit\|pixel_temp  " "    0.133               0.000 HV_sync:vga_sync_unit\|pixel_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538642028759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538642028759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538642031999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538642032000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5136 " "Peak virtual memory: 5136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538642032171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 02:33:52 2018 " "Processing ended: Thu Oct 04 02:33:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538642032171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538642032171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538642032171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1538642032171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1538642034079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538642034091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 02:33:53 2018 " "Processing started: Thu Oct 04 02:33:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538642034091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538642034091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538642034091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1538642036647 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1538642036747 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Controller.svo C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/simulation/modelsim/ simulation " "Generated file VGA_Controller.svo in folder \"C:/Users/Chris/Documents/TEC/Taller/LAB_5/VGA_Controller_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538642037105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538642037246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 02:33:57 2018 " "Processing ended: Thu Oct 04 02:33:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538642037246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538642037246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538642037246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538642037246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538642038110 ""}
