<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XAxiPcie_BarAddr Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XAxiPcie_BarAddr Struct Reference</h1><!-- doxytag: class="XAxiPcie_BarAddr" --><code>#include &lt;xaxipcie.h&gt;</code>
<p>
<a href="struct_x_axi_pcie___bar_addr-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
The user is required to use this strucuture when reading or writing translation vector between local bus BARs and AXI PCIe BARs. It is used when calling "XAxiPcie_GetLocalBusBar2PcieBar" and "XAxiPcie_SetLocalBusBar2PcieBar" functions. The translation vectors are 64 bits wide even though they might only use the lower 32 bits 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___bar_addr.html#ba096d1ddfdeca93ed127b54963d7d0d">LowerAddr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_axi_pcie___bar_addr.html#969427872d90f6f363c5dfa3a752e13f">UpperAddr</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="ba096d1ddfdeca93ed127b54963d7d0d"></a><!-- doxytag: member="XAxiPcie_BarAddr::LowerAddr" ref="ba096d1ddfdeca93ed127b54963d7d0d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_axi_pcie___bar_addr.html#ba096d1ddfdeca93ed127b54963d7d0d">XAxiPcie_BarAddr::LowerAddr</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lower 32 bits of translation value     </td>
  </tr>
</table>
<a class="anchor" name="969427872d90f6f363c5dfa3a752e13f"></a><!-- doxytag: member="XAxiPcie_BarAddr::UpperAddr" ref="969427872d90f6f363c5dfa3a752e13f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_axi_pcie___bar_addr.html#969427872d90f6f363c5dfa3a752e13f">XAxiPcie_BarAddr::UpperAddr</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Upper 32 bits of translation value     </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>xaxipcie.h</ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
