Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  8 09:53:51 2025
| Host         : artyom-hp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    13          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2_receiver_impl/db_ps2clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.649        0.000                      0                   81        0.175        0.000                      0                   81        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.649        0.000                      0                   81        0.175        0.000                      0                   81        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.842ns (26.102%)  route 2.384ns (73.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.624     5.145    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 f  ps2_receiver_impl/db_ps2clk/count_reg[4]/Q
                         net (fo=4, routed)           1.034     6.598    ps2_receiver_impl/db_ps2clk/count_reg[4]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.299     6.897 r  ps2_receiver_impl/db_ps2clk/count[5]_i_1/O
                         net (fo=6, routed)           0.873     7.770    ps2_receiver_impl/db_ps2clk/count[5]_i_1_n_0
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.894 r  ps2_receiver_impl/db_ps2clk/count[0]_i_1__0/O
                         net (fo=1, routed)           0.477     8.371    ps2_receiver_impl/db_ps2clk/count[0]_i_1__0_n_0
    SLICE_X59Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)       -0.067    15.020    ps2_receiver_impl/db_ps2clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.994ns (35.515%)  route 1.805ns (64.485%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  ps2_receiver_impl/db_ps2clk/Iv_reg/Q
                         net (fo=3, routed)           0.671     6.335    ps2_receiver_impl/db_ps2clk/Iv
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.148     6.483 r  ps2_receiver_impl/db_ps2clk/O_i_2/O
                         net (fo=1, routed)           0.659     7.143    ps2_receiver_impl/db_ps2clk/O_i_2_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.328     7.471 r  ps2_receiver_impl/db_ps2clk/O_i_1/O
                         net (fo=1, routed)           0.474     7.945    ps2_receiver_impl/db_ps2clk/O_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/C
                         clock pessimism              0.276    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X61Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.884    ps2_receiver_impl/db_ps2clk/O_reg
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.620%)  route 1.770ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  ps2_receiver_impl/db_ps2clk/Iv_reg/Q
                         net (fo=3, routed)           0.839     6.503    ps2_receiver_impl/db_ps2clk/Iv
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     7.558    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.524    14.563    ps2_receiver_impl/db_ps2clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.620%)  route 1.770ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  ps2_receiver_impl/db_ps2clk/Iv_reg/Q
                         net (fo=3, routed)           0.839     6.503    ps2_receiver_impl/db_ps2clk/Iv
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     7.558    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.524    14.563    ps2_receiver_impl/db_ps2clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.932ns (34.349%)  route 1.781ns (65.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.624     5.145    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  ps2_receiver_impl/db_ps2data/Iv_reg/Q
                         net (fo=2, routed)           0.510     6.111    ps2_receiver_impl/db_ps2data/Iv_reg_n_0
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.150     6.261 r  ps2_receiver_impl/db_ps2data/O_i_2__0/O
                         net (fo=1, routed)           0.940     7.201    ps2_receiver_impl/db_ps2data/O_i_2__0_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.326     7.527 r  ps2_receiver_impl/db_ps2data/O_i_1__0/O
                         net (fo=1, routed)           0.332     7.859    ps2_receiver_impl/db_ps2data/O_i_1__0_n_0
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y28         FDRE (Setup_fdre_C_CE)      -0.205    14.883    ps2_receiver_impl/db_ps2data/O_reg
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.620%)  route 1.770ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  ps2_receiver_impl/db_ps2clk/Iv_reg/Q
                         net (fo=3, routed)           0.839     6.503    ps2_receiver_impl/db_ps2clk/Iv
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     7.558    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y29         FDRE (Setup_fdre_C_R)       -0.429    14.658    ps2_receiver_impl/db_ps2clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.620%)  route 1.770ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  ps2_receiver_impl/db_ps2clk/Iv_reg/Q
                         net (fo=3, routed)           0.839     6.503    ps2_receiver_impl/db_ps2clk/Iv
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     7.558    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y29         FDRE (Setup_fdre_C_R)       -0.429    14.658    ps2_receiver_impl/db_ps2clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.642ns (26.620%)  route 1.770ns (73.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  ps2_receiver_impl/db_ps2clk/Iv_reg/Q
                         net (fo=3, routed)           0.839     6.503    ps2_receiver_impl/db_ps2clk/Iv
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.627 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     7.558    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y29         FDRE (Setup_fdre_C_R)       -0.429    14.658    ps2_receiver_impl/db_ps2clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.718ns (30.649%)  route 1.625ns (69.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.624     5.145    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 f  ps2_receiver_impl/db_ps2clk/count_reg[4]/Q
                         net (fo=4, routed)           1.034     6.598    ps2_receiver_impl/db_ps2clk/count_reg[4]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.299     6.897 r  ps2_receiver_impl/db_ps2clk/count[5]_i_1/O
                         net (fo=6, routed)           0.591     7.488    ps2_receiver_impl/db_ps2clk/count[5]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.919    ps2_receiver_impl/db_ps2clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.718ns (30.649%)  route 1.625ns (69.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.624     5.145    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 f  ps2_receiver_impl/db_ps2clk/count_reg[4]/Q
                         net (fo=4, routed)           1.034     6.598    ps2_receiver_impl/db_ps2clk/count_reg[4]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.299     6.897 r  ps2_receiver_impl/db_ps2clk/count[5]_i_1/O
                         net (fo=6, routed)           0.591     7.488    ps2_receiver_impl/db_ps2clk/count[5]_i_1_n_0
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507    14.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.919    ps2_receiver_impl/db_ps2clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/data_prev_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ps2_receiver_impl/data_prev_reg[6]/Q
                         net (fo=2, routed)           0.119     1.729    ps2_receiver_impl/p_1_in[14]
    SLICE_X65Y28         FDRE                                         r  ps2_receiver_impl/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  ps2_receiver_impl/keycode_reg[14]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.072     1.554    ps2_receiver_impl/keycode_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/data_prev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ps2_receiver_impl/data_prev_reg[2]/Q
                         net (fo=2, routed)           0.119     1.729    ps2_receiver_impl/p_1_in[10]
    SLICE_X65Y28         FDRE                                         r  ps2_receiver_impl/keycode_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  ps2_receiver_impl/keycode_reg[10]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.066     1.548    ps2_receiver_impl/keycode_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.132%)  route 0.145ns (43.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2clk/count_reg[0]/Q
                         net (fo=8, routed)           0.145     1.754    ps2_receiver_impl/db_ps2clk/count_reg[0]
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  ps2_receiver_impl/db_ps2clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    ps2_receiver_impl/db_ps2clk/p_0_in__0[1]
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.121     1.603    ps2_receiver_impl/db_ps2clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/count_reg[2]/Q
                         net (fo=6, routed)           0.130     1.739    ps2_receiver_impl/db_ps2data/count_reg[2]
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.048     1.787 r  ps2_receiver_impl/db_ps2data/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.787    ps2_receiver_impl/db_ps2data/p_0_in[4]
    SLICE_X63Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.107     1.588    ps2_receiver_impl/db_ps2data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.658%)  route 0.095ns (31.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ps2_receiver_impl/db_ps2clk/count_reg[1]/Q
                         net (fo=7, routed)           0.095     1.728    ps2_receiver_impl/db_ps2clk/count_reg[1]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  ps2_receiver_impl/db_ps2clk/count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.773    ps2_receiver_impl/db_ps2clk/p_0_in__0[5]
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.092     1.573    ps2_receiver_impl/db_ps2clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/count_reg[2]/Q
                         net (fo=6, routed)           0.130     1.739    ps2_receiver_impl/db_ps2data/count_reg[2]
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.784 r  ps2_receiver_impl/db_ps2data/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    ps2_receiver_impl/db_ps2data/p_0_in[3]
    SLICE_X63Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.091     1.572    ps2_receiver_impl/db_ps2data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ps2_receiver_impl/db_ps2clk/count_reg[2]/Q
                         net (fo=6, routed)           0.127     1.759    ps2_receiver_impl/db_ps2clk/count_reg[2]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.048     1.807 r  ps2_receiver_impl/db_ps2clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    ps2_receiver_impl/db_ps2clk/p_0_in__0[4]
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.107     1.588    ps2_receiver_impl/db_ps2clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ps2_receiver_impl/db_ps2clk/count_reg[2]/Q
                         net (fo=6, routed)           0.127     1.759    ps2_receiver_impl/db_ps2clk/count_reg[2]
    SLICE_X61Y29         LUT4 (Prop_lut4_I2_O)        0.045     1.804 r  ps2_receiver_impl/db_ps2clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    ps2_receiver_impl/db_ps2clk/p_0_in__0[3]
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.091     1.572    ps2_receiver_impl/db_ps2clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/data_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ps2_receiver_impl/data_prev_reg[0]/Q
                         net (fo=2, routed)           0.179     1.789    ps2_receiver_impl/p_1_in[8]
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/keycode_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/keycode_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.076     1.545    ps2_receiver_impl/keycode_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 seven_seg_impl/seg_refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_impl/seg_refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seven_seg_impl/seg_refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    seven_seg_impl/seg_refresh_counter_reg_n_0_[10]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    seven_seg_impl/seg_refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   ps2_receiver_impl/data_prev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   ps2_receiver_impl/data_prev_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   ps2_receiver_impl/data_prev_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   ps2_receiver_impl/keycode_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   ps2_receiver_impl/data_prev_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   ps2_receiver_impl/data_prev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   ps2_receiver_impl/data_prev_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   ps2_receiver_impl/data_prev_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   ps2_receiver_impl/data_prev_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   ps2_receiver_impl/data_prev_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   ps2_receiver_impl/data_prev_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   ps2_receiver_impl/data_prev_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   ps2_receiver_impl/data_prev_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 0.648ns (32.206%)  route 1.364ns (67.794%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.788     1.312    ps2_receiver_impl/count_reg[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.436 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.576     2.012    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X64Y30         FDRE                                         r  ps2_receiver_impl/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 0.648ns (32.206%)  route 1.364ns (67.794%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.788     1.312    ps2_receiver_impl/count_reg[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.436 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.576     2.012    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X64Y30         FDRE                                         r  ps2_receiver_impl/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 0.648ns (32.206%)  route 1.364ns (67.794%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.788     1.312    ps2_receiver_impl/count_reg[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.436 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.576     2.012    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X64Y30         FDRE                                         r  ps2_receiver_impl/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 0.648ns (32.206%)  route 1.364ns (67.794%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.788     1.312    ps2_receiver_impl/count_reg[2]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.436 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.576     2.012    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X64Y30         FDRE                                         r  ps2_receiver_impl/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/flag_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.886ns  (logic 0.785ns (41.628%)  route 1.101ns (58.372%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[3]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  ps2_receiver_impl/count_reg[3]/Q
                         net (fo=11, routed)          1.101     1.585    ps2_receiver_impl/count_reg[3]
    SLICE_X62Y30         LUT5 (Prop_lut5_I3_O)        0.301     1.886 r  ps2_receiver_impl/flag_i_1/O
                         net (fo=1, routed)           0.000     1.886    ps2_receiver_impl/flag_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  ps2_receiver_impl/flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.861ns  (logic 0.583ns (31.323%)  route 1.278ns (68.677%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[2]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/data_current_reg[2]/Q
                         net (fo=2, routed)           1.278     1.737    ps2_receiver_impl/p_1_in[2]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.124     1.861 r  ps2_receiver_impl/data_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    ps2_receiver_impl/data_current[2]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.760ns  (logic 0.801ns (45.510%)  route 0.959ns (54.490%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  ps2_receiver_impl/count_reg[1]/Q
                         net (fo=13, routed)          0.959     1.443    ps2_receiver_impl/count_reg[1]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.317     1.760 r  ps2_receiver_impl/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.760    ps2_receiver_impl/count[1]_i_1__1_n_0
    SLICE_X64Y30         FDRE                                         r  ps2_receiver_impl/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 0.785ns (45.866%)  route 0.927ns (54.134%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[3]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  ps2_receiver_impl/count_reg[3]/Q
                         net (fo=11, routed)          0.927     1.411    ps2_receiver_impl/count_reg[3]
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.301     1.712 r  ps2_receiver_impl/data_current[6]_i_1/O
                         net (fo=1, routed)           0.000     1.712    ps2_receiver_impl/data_current[6]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.657ns  (logic 0.779ns (47.018%)  route 0.878ns (52.982%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  ps2_receiver_impl/count_reg[1]/Q
                         net (fo=13, routed)          0.878     1.362    ps2_receiver_impl/count_reg[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I2_O)        0.295     1.657 r  ps2_receiver_impl/data_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.657    ps2_receiver_impl/data_current[1]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.641ns  (logic 0.779ns (47.480%)  route 0.862ns (52.520%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.484     0.484 r  ps2_receiver_impl/count_reg[1]/Q
                         net (fo=13, routed)          0.862     1.346    ps2_receiver_impl/count_reg[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I1_O)        0.295     1.641 r  ps2_receiver_impl/data_current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.641    ps2_receiver_impl/data_current[5]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.159%)  route 0.168ns (46.841%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[1]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[1]/Q
                         net (fo=2, routed)           0.168     0.314    ps2_receiver_impl/p_1_in[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  ps2_receiver_impl/data_current[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    ps2_receiver_impl/data_current[1]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.191ns (52.874%)  route 0.170ns (47.126%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[7]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[7]/Q
                         net (fo=2, routed)           0.170     0.316    ps2_receiver_impl/p_1_in[7]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.361 r  ps2_receiver_impl/data_current[7]_i_1/O
                         net (fo=1, routed)           0.000     0.361    ps2_receiver_impl/data_current[7]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.212ns (58.603%)  route 0.150ns (41.397%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          0.150     0.317    ps2_receiver_impl/count_reg[0]
    SLICE_X65Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.362 r  ps2_receiver_impl/data_current[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    ps2_receiver_impl/data_current[2]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.191ns (52.669%)  route 0.172ns (47.331%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[0]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[0]/Q
                         net (fo=2, routed)           0.172     0.318    ps2_receiver_impl/p_1_in[0]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.363 r  ps2_receiver_impl/data_current[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    ps2_receiver_impl/data_current[0]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.212ns (58.441%)  route 0.151ns (41.559%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          0.151     0.318    ps2_receiver_impl/count_reg[0]
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.363 r  ps2_receiver_impl/data_current[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    ps2_receiver_impl/data_current[3]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.191ns (49.244%)  route 0.197ns (50.756%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/flag_reg/C
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/flag_reg/Q
                         net (fo=3, routed)           0.197     0.343    ps2_receiver_impl/flag
    SLICE_X62Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.388 r  ps2_receiver_impl/flag_i_1/O
                         net (fo=1, routed)           0.000     0.388    ps2_receiver_impl/flag_i_1_n_0
    SLICE_X62Y30         FDRE                                         r  ps2_receiver_impl/flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.212ns (54.167%)  route 0.179ns (45.833%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.179     0.346    ps2_receiver_impl/count_reg[2]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     0.391 r  ps2_receiver_impl/data_current[5]_i_1/O
                         net (fo=1, routed)           0.000     0.391    ps2_receiver_impl/data_current[5]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.191ns (45.128%)  route 0.232ns (54.872%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[4]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[4]/Q
                         net (fo=2, routed)           0.232     0.378    ps2_receiver_impl/p_1_in[4]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.423 r  ps2_receiver_impl/data_current[4]_i_1/O
                         net (fo=1, routed)           0.000     0.423    ps2_receiver_impl/data_current[4]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.191ns (45.128%)  route 0.232ns (54.872%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[6]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[6]/Q
                         net (fo=2, routed)           0.232     0.378    ps2_receiver_impl/p_1_in[6]
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.423 r  ps2_receiver_impl/data_current[6]_i_1/O
                         net (fo=1, routed)           0.000     0.423    ps2_receiver_impl/data_current[6]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.210ns (47.645%)  route 0.231ns (52.355%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          0.231     0.398    ps2_receiver_impl/count_reg[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I0_O)        0.043     0.441 r  ps2_receiver_impl/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.441    ps2_receiver_impl/count[1]_i_1__1_n_0
    SLICE_X64Y30         FDRE                                         r  ps2_receiver_impl/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 4.527ns (50.237%)  route 4.485ns (49.763%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.144     6.808    ps2_receiver_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.932 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.034     7.966    ps2_receiver_impl/seven_seg_impl/LED_IN__31[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I1_O)        0.152     8.118 r  ps2_receiver_impl/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.307    10.425    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    14.158 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.158    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 4.525ns (51.620%)  route 4.241ns (48.380%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.144     6.808    ps2_receiver_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.932 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.201     8.133    ps2_receiver_impl/seven_seg_impl/LED_IN__31[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.152     8.285 r  ps2_receiver_impl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.896    10.181    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731    13.912 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.912    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.472ns  (logic 4.538ns (53.558%)  route 3.935ns (46.442%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.198     6.862    ps2_receiver_impl/LED_activate_counter[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.986 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.838     7.824    ps2_receiver_impl/seven_seg_impl/LED_IN__31[3]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.152     7.976 r  ps2_receiver_impl/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     9.875    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.619 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.619    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 4.270ns (50.826%)  route 4.132ns (49.174%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.144     6.808    ps2_receiver_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.932 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.034     7.966    ps2_receiver_impl/seven_seg_impl/LED_IN__31[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.090 r  ps2_receiver_impl/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.954    10.044    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.548 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.548    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 4.301ns (51.240%)  route 4.093ns (48.760%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.144     6.808    ps2_receiver_impl/LED_activate_counter[0]
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124     6.932 f  ps2_receiver_impl/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.201     8.133    ps2_receiver_impl/seven_seg_impl/LED_IN__31[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.257 r  ps2_receiver_impl/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.748    10.005    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.540 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.540    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.279ns  (logic 4.286ns (51.771%)  route 3.993ns (48.229%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.198     6.862    ps2_receiver_impl/LED_activate_counter[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.986 f  ps2_receiver_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.838     7.824    ps2_receiver_impl/seven_seg_impl/LED_IN__31[3]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.948 r  ps2_receiver_impl/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.957     9.905    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.425 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.425    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 4.277ns (53.496%)  route 3.718ns (46.504%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.198     6.862    ps2_receiver_impl/LED_activate_counter[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.986 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.820     7.806    ps2_receiver_impl/seven_seg_impl/LED_IN__31[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.930 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.700     9.630    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.141 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.141    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.586ns  (logic 4.379ns (57.722%)  route 3.207ns (42.278%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.338     7.002    seven_seg_impl/LED_activate_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.150     7.152 r  seven_seg_impl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.869     9.022    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    12.732 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.732    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.403ns  (logic 4.398ns (59.412%)  route 3.005ns (40.588%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.336     7.000    seven_seg_impl/LED_activate_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.154     7.154 r  seven_seg_impl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     8.823    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.726    12.549 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.549    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 4.152ns (56.929%)  route 3.142ns (43.071%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.338     7.002    seven_seg_impl/LED_activate_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.126 r  seven_seg_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.930    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.440 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.440    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.875%)  route 0.228ns (55.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.228     1.838    ps2_receiver_impl/O
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  ps2_receiver_impl/data_current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.883    ps2_receiver_impl/data_current[5]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.341%)  route 0.233ns (55.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.233     1.843    ps2_receiver_impl/O
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  ps2_receiver_impl/data_current[6]_i_1/O
                         net (fo=1, routed)           0.000     1.888    ps2_receiver_impl/data_current[6]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.341%)  route 0.233ns (55.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.233     1.843    ps2_receiver_impl/O
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  ps2_receiver_impl/data_current[7]_i_1/O
                         net (fo=1, routed)           0.000     1.888    ps2_receiver_impl/data_current[7]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.186ns (40.571%)  route 0.272ns (59.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.272     1.882    ps2_receiver_impl/O
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  ps2_receiver_impl/data_current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.927    ps2_receiver_impl/data_current[3]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.186ns (40.483%)  route 0.273ns (59.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.273     1.883    ps2_receiver_impl/O
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.928 r  ps2_receiver_impl/data_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    ps2_receiver_impl/data_current[2]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.162%)  route 0.358ns (65.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.358     1.968    ps2_receiver_impl/O
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.045     2.013 r  ps2_receiver_impl/data_current[4]_i_1/O
                         net (fo=1, routed)           0.000     2.013    ps2_receiver_impl/data_current[4]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.186ns (33.305%)  route 0.372ns (66.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.372     1.982    ps2_receiver_impl/O
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.045     2.027 r  ps2_receiver_impl/data_current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.027    ps2_receiver_impl/data_current[1]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.186ns (30.696%)  route 0.420ns (69.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.420     2.029    ps2_receiver_impl/O
    SLICE_X65Y30         LUT6 (Prop_lut6_I0_O)        0.045     2.074 r  ps2_receiver_impl/data_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.074    ps2_receiver_impl/data_current[0]_i_1_n_0
    SLICE_X65Y30         FDRE                                         r  ps2_receiver_impl/data_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.409ns (71.046%)  route 0.574ns (28.954%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.250     1.883    seven_seg_impl/LED_activate_counter[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.928 r  seven_seg_impl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.252    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.453 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.453    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.420ns (68.718%)  route 0.647ns (31.282%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.251     1.884    seven_seg_impl/LED_activate_counter[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  seven_seg_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.325    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.536 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.536    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.830ns  (logic 1.926ns (21.818%)  route 6.903ns (78.182%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.769     7.218    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.150     7.368 r  ps2_receiver_impl/db_ps2clk/O_i_2/O
                         net (fo=1, routed)           0.659     8.027    ps2_receiver_impl/db_ps2clk/O_i_2_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.328     8.355 r  ps2_receiver_impl/db_ps2clk/O_i_1/O
                         net (fo=1, routed)           0.474     8.830    ps2_receiver_impl/db_ps2clk/O_i_1_n_0
    SLICE_X61Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.519ns  (logic 1.896ns (22.256%)  route 6.623ns (77.744%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.351     6.803    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.118     6.921 r  ps2_receiver_impl/db_ps2data/O_i_2__0/O
                         net (fo=1, routed)           0.940     7.861    ps2_receiver_impl/db_ps2data/O_i_2__0_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.187 r  ps2_receiver_impl/db_ps2data/O_i_1__0/O
                         net (fo=1, routed)           0.332     8.519    ps2_receiver_impl/db_ps2data/O_i_1__0_n_0
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.118ns  (logic 1.572ns (19.369%)  route 6.546ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.615     7.064    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     8.118    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.118ns  (logic 1.572ns (19.369%)  route 6.546ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.615     7.064    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     8.118    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.118ns  (logic 1.572ns (19.369%)  route 6.546ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.615     7.064    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     8.118    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.118ns  (logic 1.572ns (19.369%)  route 6.546ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.615     7.064    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     8.118    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.118ns  (logic 1.572ns (19.369%)  route 6.546ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.615     7.064    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.188 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.930     8.118    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.819ns  (logic 1.572ns (20.110%)  route 6.247ns (79.890%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.769     7.218    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.124     7.342 r  ps2_receiver_impl/db_ps2clk/count[0]_i_1__0/O
                         net (fo=1, routed)           0.477     7.819    ps2_receiver_impl/db_ps2clk/count[0]_i_1__0_n_0
    SLICE_X59Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.507     4.848    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.816ns  (logic 1.576ns (20.164%)  route 6.240ns (79.836%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.351     6.803    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.888     7.816    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 1.576ns (20.749%)  route 6.019ns (79.251%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.351     6.803    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.668     7.595    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.505     4.846    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.659%)  route 0.121ns (45.341%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[5]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[5]/Q
                         net (fo=2, routed)           0.121     0.267    ps2_receiver_impl/p_1_in[5]
    SLICE_X63Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[5]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.575%)  route 0.143ns (49.425%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/flag_reg/C
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/flag_reg/Q
                         net (fo=3, routed)           0.143     0.289    ps2_receiver_impl/flag
    SLICE_X62Y29         FDRE                                         r  ps2_receiver_impl/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  ps2_receiver_impl/pflag_reg/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.146ns (46.648%)  route 0.167ns (53.352%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[6]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[6]/Q
                         net (fo=2, routed)           0.167     0.313    ps2_receiver_impl/p_1_in[6]
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[6]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.746%)  route 0.173ns (54.254%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[4]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[4]/Q
                         net (fo=2, routed)           0.173     0.319    ps2_receiver_impl/p_1_in[4]
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[4]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.746%)  route 0.173ns (54.254%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[3]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[3]/Q
                         net (fo=2, routed)           0.173     0.319    ps2_receiver_impl/p_1_in[3]
    SLICE_X65Y28         FDRE                                         r  ps2_receiver_impl/data_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  ps2_receiver_impl/data_prev_reg[3]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.738%)  route 0.173ns (54.262%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[7]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[7]/Q
                         net (fo=2, routed)           0.173     0.319    ps2_receiver_impl/p_1_in[7]
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[7]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.146ns (44.344%)  route 0.183ns (55.656%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[1]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[1]/Q
                         net (fo=2, routed)           0.183     0.329    ps2_receiver_impl/p_1_in[1]
    SLICE_X63Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[1]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.146ns (30.905%)  route 0.326ns (69.095%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[0]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[0]/Q
                         net (fo=2, routed)           0.326     0.472    ps2_receiver_impl/p_1_in[0]
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[0]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.146ns (30.402%)  route 0.334ns (69.598%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[2]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[2]/Q
                         net (fo=2, routed)           0.334     0.480    ps2_receiver_impl/p_1_in[2]
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[2]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_prev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.191ns (35.123%)  route 0.353ns (64.877%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE                         0.000     0.000 r  ps2_receiver_impl/flag_reg/C
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/flag_reg/Q
                         net (fo=3, routed)           0.229     0.375    ps2_receiver_impl/flag
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.420 r  ps2_receiver_impl/keycode[15]_i_1/O
                         net (fo=16, routed)          0.124     0.544    ps2_receiver_impl/keycode[15]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.982    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ps2_receiver_impl/data_prev_reg[0]/C





