5 18 1fd81 3 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (hier1.vcd) 2 -o (hier1.cdd) 2 -v (hier1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 hier1.v 1 14 1 
2 1 3 3 3 f0013 1 1 1004 0 0 2 1 foo.a
2 2 3 3 3 b000b 0 1 1410 0 0 2 1 a
2 3 3 3 3 b0013 2 36 6 1 2
1 a 1 3 6000b 1 0 1 0 2 17 3 3 0 0 0 0
4 3 f 3 3 3
3 0 bar "main.foo" 0 hier1.v 17 30 1 
2 4 21 21 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 5 25 25 25 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 2 19 107000a 1 0 1 0 2 17 0 3 0 0 0 0
4 4 1 0 0 4
4 5 1 0 0 5
3 1 bar.u$0 "main.foo.u$0" 0 hier1.v 21 23 1 
2 6 22 22 22 50009 1 0 21004 0 0 2 16 0 0
2 7 22 22 22 10001 0 1 1410 0 0 2 1 a
2 8 22 22 22 10009 1 37 16 6 7
4 8 11 0 0 8
3 1 bar.u$1 "main.foo.u$1" 0 hier1.v 25 28 1 
2 9 26 26 26 20002 1 0 1008 0 0 32 48 5 0
2 10 26 26 26 10002 2 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 11 0 0 0 10
4 10 11 11 0 10
3 1 main.u$0 "main.u$0" 0 hier1.v 7 12 1 
