Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -toplevel no
-ti proc_module_i -msg __xps/ise/xmsgprops.lst proc_module.mhs 

Parse
C:/Xilinx/Projects/zed_first/zed_first.srcs/sources_1/edk/proc_module/proc_modul
e.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 39 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_4Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 47 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: GPIO_SW - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 61 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_mo
   dule.mhs line 75 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 314 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) LEDs_4Bits	axi4lite_0
  (0x41220000-0x4122ffff) GPIO_SW	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 345 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 346 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_01_a\data\processing_system7_v2_1_0.mpd line 347 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_modul
e.mhs line 39 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_4bits -
C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_modul
e.mhs line 47 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:gpio_sw -
C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_modul
e.mhs line 61 - Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
C:\Xilinx\Projects\zed_first\zed_first.srcs\sources_1\edk\proc_module\proc_modul
e.mhs line 75 - Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/proc_module.ucf file.

Rebuilding cache ...

Total run time: 46.00 seconds
