Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_cam_mem_0_wrapper_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_cam_mem_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_cam_mem_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <control_state_machine>.
Parsing architecture <imp> of entity <control_state_machine>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <read_data_path>.
Parsing architecture <imp> of entity <read_data_path>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/address_decode.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <address_decode>.
Parsing architecture <imp> of entity <address_decode>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <addr_gen>.
Parsing architecture <imp> of entity <addr_gen>.
Parsing VHDL file "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/axi_slave_burst.vhd" into library axi_slave_burst_v1_00_a
Parsing entity <axi_slave_burst>.
Parsing architecture <imp> of entity <axi_slave_burst>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670_registers.vhd" into library test_mem_v1_00_a
Parsing entity <ov7670_registers>.
Parsing architecture <Behavioral> of entity <ov7670_registers>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/i2c_sender.vhd" into library test_mem_v1_00_a
Parsing entity <i2c_sender>.
Parsing architecture <Behavioral> of entity <i2c_sender>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670_controller.vhd" into library test_mem_v1_00_a
Parsing entity <ov7670_controller>.
Parsing architecture <Behavioral> of entity <ov7670_controller>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/clocking.vhd" into library test_mem_v1_00_a
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/debounce.vhd" into library test_mem_v1_00_a
Parsing entity <debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/flag_crossing.vhd" into library test_mem_v1_00_a
Parsing entity <flag_crossing>.
Parsing architecture <behav> of entity <flag_crossing>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670_capture.vhd" into library test_mem_v1_00_a
Parsing entity <ov7670_capture>.
Parsing architecture <Behavioral> of entity <ov7670_capture>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670cam_if.vhd" into library test_mem_v1_00_a
Parsing entity <ov7670cam_IF>.
Parsing architecture <Behavioral> of entity <ov7670cam_if>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/user_logic.vhd" into library test_mem_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/test_mem.vhd" into library test_mem_v1_00_a
Parsing entity <test_mem>.
Parsing architecture <IMP> of entity <test_mem>.
Parsing VHDL file "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/hdl/system_cam_mem_0_wrapper.vhd" into library work
Parsing entity <system_cam_mem_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_cam_mem_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_cam_mem_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <test_mem> (architecture <IMP>) with generics from library <test_mem_v1_00_a>.

Elaborating entity <axi_slave_burst> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.

Elaborating entity <control_state_machine> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" Line 1387: Assignment to rst_axi_last_rd_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" Line 1774: Assignment to rst_rd_ce_int_d1 ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" Line 2525: Assignment to rst_counter ignored, since the identifier is never used

Elaborating entity <read_data_path> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd" Line 595: Assignment to last_rd_data_d1 ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd" Line 764. Case statement is complete. others clause is never selected

Elaborating entity <addr_gen> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd" Line 325: Assignment to bus2ip_addr_bkp ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd" Line 409: Assignment to internal_count_bkp ignored, since the identifier is never used

Elaborating entity <address_decode> (architecture <imp>) with generics from library <axi_slave_burst_v1_00_a>.
WARNING:HDLCompiler:1127 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/address_decode.vhd" Line 368: Assignment to addr_out_s_h ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" Line 171: <muxcy> remains a black-box since it has no binding entity.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <test_mem_v1_00_a>.

Elaborating entity <ov7670cam_IF> (architecture <Behavioral>) from library <test_mem_v1_00_a>.

Elaborating entity <debounce> (architecture <Behavioral>) from library <test_mem_v1_00_a>.

Elaborating entity <ov7670_capture> (architecture <Behavioral>) from library <test_mem_v1_00_a>.

Elaborating entity <ov7670_controller> (architecture <Behavioral>) from library <test_mem_v1_00_a>.

Elaborating entity <i2c_sender> (architecture <Behavioral>) from library <test_mem_v1_00_a>.

Elaborating entity <ov7670_registers> (architecture <Behavioral>) from library <test_mem_v1_00_a>.

Elaborating entity <clocking> (architecture <xilinx>) from library <test_mem_v1_00_a>.

Elaborating entity <flag_crossing> (architecture <behav>) from library <test_mem_v1_00_a>.
WARNING:HDLCompiler:92 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/flag_crossing.vhd" Line 23: rstn should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/flag_crossing.vhd" Line 33: rstn should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/user_logic.vhd" Line 214: Net <mem_data_out[0][31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_cam_mem_0_wrapper>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/hdl/system_cam_mem_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_cam_mem_0_wrapper> synthesized.

Synthesizing Unit <test_mem>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/test_mem.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_ID_WIDTH = 6
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_ALIGN_BE_RDADDR = 0
        C_S_AXI_SUPPORTS_WRITE = 1
        C_S_AXI_SUPPORTS_READ = 1
        C_FAMILY = "zynq"
        C_S_AXI_MEM0_BASEADDR = "01111100100000010000000000000000"
        C_S_AXI_MEM0_HIGHADDR = "01111100100000010000111111111111"
        C_S_AXI_MEM1_BASEADDR = "01111100100000010001000000000000"
        C_S_AXI_MEM1_HIGHADDR = "01111100100000010001111111111111"
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	inferred   3 Multiplexer(s).
Unit <test_mem> synthesized.

Synthesizing Unit <axi_slave_burst>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/axi_slave_burst.vhd".
        C_FAMILY = "zynq"
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_ALIGN_BE_RDADDR = 0
        C_S_AXI_SUPPORTS_WRITE = 1
        C_S_AXI_SUPPORTS_READ = 1
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ID_WIDTH = 6
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111100100000010000000000000000","0000000000000000000000000000000001111100100000010000111111111111","0000000000000000000000000000000001111100100000010001000000000000","0000000000000000000000000000000001111100100000010001111111111111")
        C_ARD_NUM_CE_ARRAY = (1,1)
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
WARNING:Xst:647 - Input <S_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARPROT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <axi_slave_burst> synthesized.

Synthesizing Unit <control_state_machine>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd".
        C_FAMILY = "zynq"
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_ALIGN_BE_RDADDR = 0
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ID_WIDTH = 6
        C_MAX_BURST_LENGTH = 8
    Set property "MAX_FANOUT = 30" for signal <S_AXI_AWVALID>.
    Set property "MAX_FANOUT = 30" for signal <S_AXI_ARVALID>.
    Set property "MAX_FANOUT = 30" for signal <IP2Bus_WrAck>.
    Set property "MAX_FANOUT = 30" for signal <IP2Bus_RdAck>.
    Set property "MAX_FANOUT = 30" for signal <IP2Bus_AddrAck>.
    Set property "MAX_FANOUT = 30" for signal <arready_cmb>.
    Set property "MAX_FANOUT = 30" for signal <awready_cmb>.
    Set property "MAX_FANOUT = 30" for signal <wready_cmb>.
    Set property "MAX_FANOUT = 30" for signal <addr_timeout_int>.
    Set property "MAX_FANOUT = 30" for signal <addr_sm_ns_IDLE>.
    Set property "MAX_FANOUT = 30" for signal <data_timeout_int>.
    Set property "MAX_FANOUT = 30" for signal <axi_cycle_cmb_int>.
    Set property "equivalent_register_removal = no" for signal <rnw_cmb_dup>.
    Set property "MAX_FANOUT = 30" for signal <rnw_cmb_int>.
WARNING:Xst:647 - Input <S_AXI_AWSIZE<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdFIFO_Space_two> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LAST_data_from_FIFO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <No_addr_space> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <last_data_for_rd_tr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rdce_ored> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" line 2456: Output port <Count_Out> of the instance <ADDR_TOUT_GEN.APTO_COUNTER_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/control_state_machine.vhd" line 2545: Output port <Count_Out> of the instance <DPHASE_TOUT_GEN.DPTO_COUNTER_I> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <load_addr_fifo> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ored_ce_d1>.
    Found 2-bit register for signal <size_reg>.
    Found 2-bit register for signal <burst_reg>.
    Found 1-bit register for signal <rd_single_reg>.
    Found 1-bit register for signal <wr_single_reg>.
    Found 1-bit register for signal <Type_of_xfer_reg>.
    Found 6-bit register for signal <S_AXI_RID>.
    Found 6-bit register for signal <S_AXI_BID>.
    Found 4-bit register for signal <addr_ps>.
    Found 1-bit register for signal <addr_sm_ps_IDLE_int>.
    Found 1-bit register for signal <addr_sm_ps_WAIT_WR_DATA>.
    Found 1-bit register for signal <Bus2IP_RdReq_reg>.
    Found 1-bit register for signal <Bus2IP_WrReq_reg>.
    Found 1-bit register for signal <bvalid_reg>.
    Found 1-bit register for signal <rnw_reg>.
    Found 1-bit register for signal <wr_cycle_reg>.
    Found 1-bit register for signal <axi_cycle_reg>.
    Found 1-bit register for signal <S_AXI_ARREADY>.
    Found 1-bit register for signal <S_AXI_AWREADY>.
    Found 8-bit register for signal <burst_addr_cnt>.
    Found 8-bit register for signal <burst_data_cnt>.
    Found 1-bit register for signal <last_data_reg>.
    Found 4-bit register for signal <Derived_Len_int>.
    Found 4-bit register for signal <Bus2IP_BE>.
    Found 32-bit register for signal <Bus2IP_Data>.
    Found 8-bit register for signal <BURST_LENGTH_FIFO_0_GEN.burstlength_reg>.
    Found 1-bit register for signal <Bus2IP_Burst>.
    Found 2-bit register for signal <S_AXI_BRESP>.
    Found 1-bit register for signal <rw_flag_reg>.
    Found 1-bit register for signal <ADDR_TOUT_GEN.apto_cnt_en>.
    Found 8-bit register for signal <DPHASE_TOUT_GEN.pend_dack_cnt>.
    Found 1-bit register for signal <DPHASE_TOUT_GEN.dpto_cnt_en>.
    Found 1-bit register for signal <active_high_rst>.
INFO:Xst:1799 - State rd_burst is never reached in FSM <addr_ps>.
INFO:Xst:1799 - State rd_addr_last is never reached in FSM <addr_ps>.
INFO:Xst:1799 - State rd_last is never reached in FSM <addr_ps>.
    Found finite state machine <FSM_0> for signal <addr_ps>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 35                                             |
    | Inputs             | 16                                             |
    | Outputs            | 7                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_INV_40_o (positive)              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_14_o_GND_14_o_sub_63_OUT<7:0>> created at line 1828.
    Found 8-bit subtractor for signal <GND_14_o_GND_14_o_sub_70_OUT<7:0>> created at line 1875.
    Found 8-bit subtractor for signal <_n0398> created at line 2515.
    Found 8-bit adder for signal <GND_14_o_GND_14_o_sub_101_OUT<7:0>> created at line 2515.
    Found 4-bit 3-to-1 multiplexer for signal <size_cmb[1]_len_cmb[3]_wide_mux_78_OUT> created at line 1951.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal rnw_cmb_int may hinder XST clustering optimizations.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred 100 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_state_machine> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 3
        C_FAMILY = "nofamily"
    Found 4-bit register for signal <INFERRED_GEN.icount_out>.
    Found 4-bit adder for signal <INFERRED_GEN.icount_out_x[3]_GND_15_o_add_3_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT<3:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f> synthesized.

Synthesizing Unit <read_data_path>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/read_data_path.vhd".
        C_FAMILY = "zynq"
        C_RDATA_FIFO_DEPTH = 0
        C_INCLUDE_TIMEOUT_CNT = 1
        C_TIMEOUT_CNTR_VAL = 8
        C_S_AXI_DATA_WIDTH = 32
    Set property "MAX_FANOUT = 30" for signal <rvalid_cmb>.
    Set property "MAX_FANOUT = 30" for signal <rvalid_cmb_dup>.
    Set property "equivalent_register_removal = no" for signal <rvalid_cmb_dup>.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Last_rd_data_ipic> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rdce_ored> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load_addr_fifo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <LAST_data_from_FIFO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <No_addr_space> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <S_AXI_RDATA>.
    Found 8-bit register for signal <rd_data_count>.
    Found 2-bit register for signal <rd_data_ps>.
    Found 1-bit register for signal <Rd_data_sm_ps_IDLE>.
    Found 1-bit register for signal <rresp_reg>.
    Found 1-bit register for signal <rvalid_reg>.
    Found 1-bit register for signal <rlast_reg>.
    Found finite state machine <FSM_1> for signal <rd_data_ps>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 22                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_rd_data_sm_ns_IDLE_OR_124_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <GND_18_o_GND_18_o_sub_4_OUT<7:0>> created at line 583.
    Found 1-bit 4-to-1 multiplexer for signal <rvalid_cmb> created at line 635.
    Found 1-bit 4-to-1 multiplexer for signal <rlast_cmb> created at line 635.
    Found 1-bit 4-to-1 multiplexer for signal <rvalid_cmb_dup> created at line 342.
    WARNING:Xst:2404 -  FFs/Latches <S_AXI_RRESP<0><0:0>> (without init value) have a constant value of 0 in block <read_data_path>.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal rvalid_cmb may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <read_data_path> synthesized.

Synthesizing Unit <addr_gen>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/addr_gen.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 32
        C_RDATA_FIFO_DEPTH = 0
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RNW_cmb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axi_cycle_cmb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Next_addr_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rdce_ored> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_WrAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Bus2IP_Addr_i<31>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<30>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<29>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<28>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<27>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<26>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<25>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<24>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<23>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<22>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<21>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<20>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<19>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<18>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<17>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<16>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<15>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<14>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<13>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<12>>.
    Found 3-bit register for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count>.
    Found 1-bit register for signal <Bus2IP_Addr_i<2>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<3>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<4>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<5>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<11>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<10>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<9>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<8>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<7>>.
    Found 1-bit register for signal <Bus2IP_Addr_i<6>>.
    Found 3-bit adder for signal <n0167> created at line 431.
    Found 3-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count[2]_GND_19_o_add_7_OUT> created at line 431.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_2> created at line 442.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_3> created at line 463.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_4> created at line 484.
    Found 2-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_5> created at line 505.
    Found 7-bit adder for signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.calc_addr_11_6> created at line 526.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <addr_gen> synthesized.

Synthesizing Unit <address_decode>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_slave_burst_v1_00_a/hdl/vhdl/address_decode.vhd".
        C_S_AXI_ADDR_WIDTH = 32
        C_ADDR_DECODE_BITS = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001111100100000010000000000000000","0000000000000000000000000000000001111100100000010000111111111111","0000000000000000000000000000000001111100100000010001000000000000","0000000000000000000000000000000001111100100000010001111111111111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_FAMILY = "zynq"
    Found 1-bit register for signal <cs_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <cs_reg<1>>.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <cs_reg<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <address_decode> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 20
        C_AW = 32
        C_BAR = "01111100100000010000000000000000"
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <A<20:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 20
        C_AW = 32
        C_BAR = "01111100100000010001000000000000"
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <A<20:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pselect_f_2> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_SLV_AWIDTH = 32
        C_SLV_DWIDTH = 32
        C_NUM_MEM = 2
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <Bus2IP_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BurstLength> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Type_of_xfer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mem_data_out<0><31:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_data_out<1><31:12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:3015 - Contents of array <ram> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 1024x12-bit dual-port RAM <Mram_ram> for signal <ram>.
WARNING:Xst:3015 - Contents of array <ram_0026> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 1024x12-bit dual-port RAM <Mram_ram_0026> for signal <ram_0026>.
    Register <BRAM_GEN[1].read_address> equivalent to <BRAM_GEN[0].read_address> has been removed
    Found 1-bit register for signal <mem_read_ack_dly2>.
    Found 10-bit register for signal <BRAM_GEN[0].read_address>.
    Found 1-bit register for signal <mem_read_ack_dly1>.
    Found 32-bit 4-to-1 multiplexer for signal <mem_ip2bus_data> created at line 365.
    Summary:
	inferred   2 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <user_logic> synthesized.

Synthesizing Unit <ov7670cam_IF>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670cam_if.vhd".
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670cam_if.vhd" line 138: Output port <CLK_25> of the instance <your_instance_name> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ov7670cam_IF> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/debounce.vhd".
    Found 24-bit register for signal <c>.
    Found 1-bit register for signal <o>.
    Found 24-bit adder for signal <c[23]_GND_33_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <ov7670_capture>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670_capture.vhd".
    Found 1-bit register for signal <href_del2>.
    Found 1-bit register for signal <href_negedge>.
    Found 1-bit register for signal <href_posedge>.
    Found 2-bit register for signal <buff_sel>.
    Found 1-bit register for signal <vsync_del1>.
    Found 1-bit register for signal <vsync_del2>.
    Found 1-bit register for signal <vsync_negedge>.
    Found 10-bit register for signal <address>.
    Found 10-bit register for signal <address_next>.
    Found 2-bit register for signal <wr_hold>.
    Found 12-bit register for signal <dout>.
    Found 1-bit register for signal <we>.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_del1>.
    Found finite state machine <FSM_2> for signal <buff_sel>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | pclk (rising_edge)                             |
    | Reset              | rstn_INV_135_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <address_next[9]_GND_34_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <ov7670_capture> synthesized.

Synthesizing Unit <ov7670_controller>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670_controller.vhd".
    Found 1-bit register for signal <sys_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ov7670_controller> synthesized.

Synthesizing Unit <i2c_sender>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/i2c_sender.vhd".
    Found 1-bit register for signal <sioc>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit register for signal <busy_sr>.
    Found 8-bit register for signal <divider>.
    Found 1-bit register for signal <taken>.
    Found 8-bit adder for signal <divider[7]_GND_36_o_add_23_OUT> created at line 1241.
    Found 4x2-bit Read Only RAM for signal <_n0103>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <i2c_sender> synthesized.

Synthesizing Unit <ov7670_registers>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/ov7670_registers.vhd".
    Found 16-bit register for signal <sreg>.
    Found 8-bit register for signal <address>.
    Found 8-bit adder for signal <address[7]_GND_43_o_add_2_OUT> created at line 1241.
    Found 256x16-bit Read Only RAM for signal <address[7]_PWR_37_o_wide_mux_5_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <flag_crossing>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/ipxact/benjamin-bordes/DSE/3IP_/3IP/pcores/test_mem_v1_00_a/hdl/vhdl/flag_crossing.vhd".
    Found 3-bit register for signal <SyncA_clkB>.
    Found 1-bit register for signal <FlagToggle_clkA>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <flag_crossing> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x12-bit dual-port RAM                             : 2
 256x16-bit single-port Read Only RAM                  : 1
 4x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 1
 2-bit adder                                           : 4
 24-bit adder                                          : 1
 3-bit adder                                           : 2
 4-bit addsub                                          : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 4
# Registers                                            : 108
 1-bit register                                        : 73
 10-bit register                                       : 3
 12-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 7
 24-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 4
 4-bit register                                        : 4
 6-bit register                                        : 2
 8-bit register                                        : 7
# Multiplexers                                         : 134
 1-bit 2-to-1 multiplexer                              : 112
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 3-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 3
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <addr_gen>.
The following registers are absorbed into accumulator <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count>: 1 register on signal <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count>.
Unit <addr_gen> synthesized (advanced).

Synthesizing (advanced) Unit <control_state_machine>.
The following registers are absorbed into accumulator <DPHASE_TOUT_GEN.pend_dack_cnt>: 1 register on signal <DPHASE_TOUT_GEN.pend_dack_cnt>.
The following registers are absorbed into accumulator <burst_data_cnt>: 1 register on signal <burst_data_cnt>.
The following registers are absorbed into counter <burst_addr_cnt>: 1 register on signal <burst_addr_cnt>.
Unit <control_state_machine> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <c>: 1 register on signal <c>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_sender>.
The following registers are absorbed into counter <divider>: 1 register on signal <divider>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0103> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <divider<7:6>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_sender> synthesized (advanced).

Synthesizing (advanced) Unit <ov7670_capture>.
The following registers are absorbed into counter <address_next>: 1 register on signal <address_next>.
Unit <ov7670_capture> synthesized (advanced).

Synthesizing (advanced) Unit <ov7670_registers>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
INFO:Xst:3226 - The RAM <Mram_address[7]_PWR_37_o_wide_mux_5_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <sreg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sreg>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ov7670_registers> synthesized (advanced).

Synthesizing (advanced) Unit <read_data_path>.
The following registers are absorbed into counter <rd_data_count>: 1 register on signal <rd_data_count>.
Unit <read_data_path> synthesized (advanced).

Synthesizing (advanced) Unit <user_logic>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <BRAM_GEN[0].read_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <capture_clk>   | rise     |
    |     weA            | connected to signal <capture_we<0>> | high     |
    |     addrA          | connected to signal <capture_addr>  |          |
    |     diA            | connected to signal <capture_data>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     addrB          | connected to signal <Bus2IP_Addr>   |          |
    |     doB            | connected to signal <mem_data_out<0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram_0026> will be implemented as a BLOCK RAM, absorbing the following register(s): <BRAM_GEN[0].read_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <capture_clk>   | rise     |
    |     weA            | connected to signal <capture_we<1>> | high     |
    |     addrA          | connected to signal <capture_addr>  |          |
    |     diA            | connected to signal <capture_data>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Bus2IP_Clk>    | rise     |
    |     addrB          | connected to signal <Bus2IP_Addr>   |          |
    |     doB            | connected to signal <mem_data_out<1>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <user_logic> synthesized (advanced).
WARNING:Xst:2677 - Node <cam_if/capture/d_latch_11> of sequential type is unconnected in block <user_logic>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x12-bit dual-port block RAM                       : 2
 256x16-bit single-port block Read Only RAM            : 1
 4x2-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 4
 4-bit addsub                                          : 2
 6-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 24-bit up counter                                     : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
# Accumulators                                         : 3
 3-bit up loadable accumulator cin                     : 1
 8-bit down loadable accumulator                       : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 297
 Flip-Flops                                            : 297
# Multiplexers                                         : 129
 1-bit 2-to-1 multiplexer                              : 111
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 7
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 3-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <S_AXI_BRESP_0> (without init value) has a constant value of 0 in block <control_state_machine>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cam_if/capture/d_latch_9> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <cam_if/capture/dout_0> 
INFO:Xst:2261 - The FF/Latch <cam_if/capture/d_latch_10> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <cam_if/capture/dout_1> 
INFO:Xst:2261 - The FF/Latch <cam_if/capture/d_latch_12> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <cam_if/capture/dout_3> 
INFO:Xst:2261 - The FF/Latch <cam_if/capture/d_latch_15> in Unit <user_logic> is equivalent to the following FF/Latch, which will be removed : <cam_if/capture/dout_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cam_mem_0/USER_LOGIC_I/FSM_2> on signal <buff_sel[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 0
 10    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/FSM_0> on signal <addr_ps[1:4]> with sequential encoding.
----------------------------
 State          | Encoding
----------------------------
 idle           | 0000
 rd_single      | 0100
 rd_wait_rready | 0101
 rd_burst       | unreached
 rd_addr_last   | unreached
 rd_last        | unreached
 wr_single      | 0011
 wr_data_wait   | 0001
 wr_burst       | 0010
 wait_wr_data   | 1000
 wr_last        | 0111
 wr_resp        | 0110
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/FSM_1> on signal <rd_data_ps[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 last      | 01
 data      | 10
 wait_data | 11
-----------------------
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <i2c_sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <BUS2IP_ADDR_GEN_DATA_WDTH_32.internal_count_2> of sequential type is unconnected in block <addr_gen>.
INFO:Xst:2261 - The FF/Latch <addr_ps_FSM_FFd1> in Unit <control_state_machine> is equivalent to the following FF/Latch, which will be removed : <addr_sm_ps_WAIT_WR_DATA> 

Optimizing unit <system_cam_mem_0_wrapper> ...

Optimizing unit <user_logic> ...

Optimizing unit <i2c_sender> ...

Optimizing unit <control_state_machine> ...

Optimizing unit <counter_f> ...

Optimizing unit <addr_gen> ...

Optimizing unit <read_data_path> ...

Optimizing unit <address_decode> ...
WARNING:Xst:1710 - FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_12> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_13> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_14> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_15> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_16> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_17> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_18> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_19> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_20> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_21> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_22> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_23> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_24> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_25> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_26> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_27> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_28> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_29> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_30> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.READ_DATA_SM_I/S_AXI_RDATA_31> (without init value) has a constant value of 0 in block <system_cam_mem_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_WrReq_reg> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Type_of_xfer_reg> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_RdReq_reg> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Burst> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_7> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_6> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_5> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_4> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_3> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_2> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_1> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/BURST_LENGTH_FIFO_0_GEN.burstlength_reg_0> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_BE_3> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_BE_2> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_BE_1> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_BE_0> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_31> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_30> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_29> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_28> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_27> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_26> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_25> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_24> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_23> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_22> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_21> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_20> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_19> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_18> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_17> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_16> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_15> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_14> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_13> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_12> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_11> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_10> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_9> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_8> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_7> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_6> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_5> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_4> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_3> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_2> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_1> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Bus2IP_Data_0> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_12> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_13> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_15> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_16> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_14> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_18> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_19> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_17> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_21> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_22> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_20> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_24> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_25> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_23> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_27> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_28> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_26> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_30> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_31> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
WARNING:Xst:2677 - Node <cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_GEN_I/Bus2IP_Addr_i_29> of sequential type is unconnected in block <system_cam_mem_0_wrapper>.
INFO:Xst:3203 - The FF/Latch <cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/busy_sr_0> in Unit <system_cam_mem_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/data_sr_1> 
INFO:Xst:3203 - The FF/Latch <cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/busy_sr_1> in Unit <system_cam_mem_0_wrapper> is the opposite to the following FF/Latch, which will be removed : <cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/data_sr_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_cam_mem_0_wrapper, actual ratio is 0.

Final Macro Processing ...

Processing Unit <system_cam_mem_0_wrapper> :
	Found 3-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/dout_10>.
	Found 3-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/dout_9>.
	Found 3-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/dout_5>.
	Found 2-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/dout_2>.
	Found 2-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/d_latch_15>.
	Found 2-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/d_latch_12>.
	Found 2-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/d_latch_10>.
	Found 2-bit shift register for signal <cam_mem_0/USER_LOGIC_I/cam_if/capture/d_latch_9>.
Unit <system_cam_mem_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 272
 Flip-Flops                                            : 272
# Shift Registers                                      : 8
 2-bit shift register                                  : 5
 3-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_cam_mem_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 577
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 45
#      LUT2                        : 29
#      LUT3                        : 49
#      LUT4                        : 34
#      LUT5                        : 121
#      LUT6                        : 115
#      MUXCY                       : 86
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 280
#      FD                          : 78
#      FDC                         : 12
#      FDE                         : 29
#      FDR                         : 81
#      FDRE                        : 78
#      FDS                         : 2
# RAMS                             : 3
#      RAMB18E1                    : 3
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 1
#      IBUFG                       : 1
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             280  out of  106400     0%  
 Number of Slice LUTs:                  408  out of  53200     0%  
    Number used as Logic:               400  out of  53200     0%  
    Number used as Memory:                8  out of  17400     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    440
   Number with an unused Flip Flop:     160  out of    440    36%  
   Number with an unused LUT:            32  out of    440     7%  
   Number of fully used LUT-FF pairs:   248  out of    440    56%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                         238
 Number of bonded IOBs:                   1  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    140     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+----------------------------------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)                              | Load  |
--------------------------------------------------------+----------------------------------------------------+-------+
cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0| BUFG                                               | 106   |
OV7670_PCLK                                             | BUFG                                               | 56    |
S_AXI_ACLK                                              | NONE(cam_mem_0/USER_LOGIC_I/cdc_vsync/SyncA_clkB_0)| 131   |
--------------------------------------------------------+----------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                          | Buffer(FF name)                                                                                             | Load  |
----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
cam_mem_0/USER_LOGIC_I/capture_we<0>(cam_mem_0/USER_LOGIC_I/cam_if/capture/cap_we<0>1:O)| NONE(cam_mem_0/USER_LOGIC_I/Mram_ram)                                                                       | 4     |
cam_mem_0/USER_LOGIC_I/capture_we<1>(cam_mem_0/USER_LOGIC_I/cam_if/capture/cap_we<1>1:O)| NONE(cam_mem_0/USER_LOGIC_I/Mram_ram_0026)                                                                  | 4     |
OV7670_PWDN(XST_GND:G)                                                                  | NONE(cam_mem_0/USER_LOGIC_I_cam_if/controller/Inst_ov7670_registers/Mram_address[7]_PWR_37_o_wide_mux_5_OUT)| 2     |
----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.442ns (Maximum Frequency: 225.148MHz)
   Minimum input arrival time before clock: 3.481ns
   Maximum output required time after clock: 3.804ns
   Maximum combinational path delay: 0.755ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0'
  Clock period: 4.442ns (frequency: 225.148MHz)
  Total number of paths / destination ports: 4514 / 137
-------------------------------------------------------------------------
Delay:               4.442ns (Levels of Logic = 4)
  Source:            cam_mem_0/USER_LOGIC_I_cam_if/controller/Inst_ov7670_registers/Mram_address[7]_PWR_37_o_wide_mux_5_OUT (RAM)
  Destination:       cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/busy_sr_31 (FF)
  Source Clock:      cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0 rising
  Destination Clock: cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0 rising

  Data Path: cam_mem_0/USER_LOGIC_I_cam_if/controller/Inst_ov7670_registers/Mram_address[7]_PWR_37_o_wide_mux_5_OUT to cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/busy_sr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    4   2.454   0.433  cam_mem_0/USER_LOGIC_I_cam_if/controller/Inst_ov7670_registers/Mram_address[7]_PWR_37_o_wide_mux_5_OUT (cam_mem_0/USER_LOGIC_I/cam_if/controller/command<0>)
     LUT6:I5->O            1   0.053   0.000  cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_ov7670_registers/finished<15>3_SW1_G (N63)
     MUXF7:I1->O           1   0.217   0.602  cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_ov7670_registers/finished<15>3_SW1 (N39)
     LUT6:I3->O           32   0.053   0.566  cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/_n0091_inv111 (cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/_n0091_inv1)
     LUT4:I3->O            1   0.053   0.000  cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/busy_sr_31_rstpot (cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/busy_sr_31_rstpot)
     FD:D                      0.011          cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_i2c_sender/busy_sr_31
    ----------------------------------------
    Total                      4.442ns (2.841ns logic, 1.601ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OV7670_PCLK'
  Clock period: 1.692ns (frequency: 591.017MHz)
  Total number of paths / destination ports: 201 / 144
-------------------------------------------------------------------------
Delay:               1.692ns (Levels of Logic = 1)
  Source:            cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge (FF)
  Destination:       cam_mem_0/USER_LOGIC_I/cam_if/capture/Mshreg_dout_10 (FF)
  Source Clock:      OV7670_PCLK rising
  Destination Clock: OV7670_PCLK rising

  Data Path: cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge to cam_mem_0/USER_LOGIC_I/cam_if/capture/Mshreg_dout_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.512  cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge (cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge)
     LUT2:I0->O           21   0.053   0.529  cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge_rstn_OR_168_o_inv1 (cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge_rstn_OR_168_o_inv)
     SRLC16E:CE                0.316          cam_mem_0/USER_LOGIC_I/cam_if/capture/Mshreg_dout_10
    ----------------------------------------
    Total                      1.692ns (0.651ns logic, 1.041ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 4.153ns (frequency: 240.790MHz)
  Total number of paths / destination ports: 10765 / 247
-------------------------------------------------------------------------
Delay:               4.153ns (Levels of Logic = 6)
  Source:            cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0 (FF)
  Destination:       cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0 to cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.282   0.518  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0)
     LUT2:I0->O            2   0.053   0.419  cam_mem_0/USER_LOGIC_I/mem_read_enable1 (cam_mem_0/USER_LOGIC_I/mem_read_enable)
     LUT6:I5->O           18   0.053   0.525  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int)
     LUT4:I3->O            5   0.053   0.662  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_RdAck_addr_timeout_int_OR_23_o)
     LUT6:I2->O            1   0.053   0.000  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In4_F (N90)
     MUXF7:I0->O           2   0.214   0.419  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In4 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In)
     LUT4:I3->O           20   0.053   0.524  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_addr_sm_ns_IDLE1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE)
     FDR:R                     0.325          cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP_1
    ----------------------------------------
    Total                      4.153ns (1.086ns logic, 3.067ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 1)
  Source:            btn (PAD)
  Destination:       cam_mem_0/USER_LOGIC_I/cam_if/btn_debounce/c_23 (FF)
  Destination Clock: cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0 rising

  Data Path: btn to cam_mem_0/USER_LOGIC_I/cam_if/btn_debounce/c_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             25   0.067   0.550  cam_mem_0/USER_LOGIC_I/btn_inv1_INV_0 (cam_mem_0/USER_LOGIC_I/btn_inv)
     FDR:R                     0.325          cam_mem_0/USER_LOGIC_I/cam_if/btn_debounce/c_0
    ----------------------------------------
    Total                      0.942ns (0.392ns logic, 0.550ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OV7670_PCLK'
  Total number of paths / destination ports: 65 / 64
-------------------------------------------------------------------------
Offset:              0.993ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       cam_mem_0/USER_LOGIC_I/cam_if/capture/address_next_9 (FF)
  Destination Clock: OV7670_PCLK rising

  Data Path: S_AXI_ARESETN to cam_mem_0/USER_LOGIC_I/cam_if/capture/address_next_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           21   0.053   0.529  cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge_rstn_OR_168_o1 (cam_mem_0/USER_LOGIC_I/cam_if/capture/href_negedge_rstn_OR_168_o)
     FDR:R                     0.325          cam_mem_0/USER_LOGIC_I/cam_if/capture/wr_hold_1
    ----------------------------------------
    Total                      0.993ns (0.464ns logic, 0.529ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 2416 / 250
-------------------------------------------------------------------------
Offset:              3.481ns (Levels of Logic = 7)
  Source:            S_AXI_AWLEN<2> (PAD)
  Destination:       cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_AWLEN<2> to cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/burst_data_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            1   0.053   0.413  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out_SW0 (N22)
     LUT6:I5->O            2   0.053   0.419  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/out (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_AWLEN[7]_reduce_or_3_o)
     LUT6:I5->O            1   0.053   0.000  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In2_F (N96)
     MUXF7:I0->O           1   0.214   0.485  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In2 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In2)
     LUT6:I4->O            1   0.053   0.000  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In4_F (N90)
     MUXF7:I0->O           2   0.214   0.419  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In4 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_FSM_FFd4-In)
     LUT4:I3->O           20   0.053   0.524  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_ps_addr_sm_ns_IDLE1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_sm_ns_IDLE)
     FDR:R                     0.325          cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/S_AXI_BRESP_1
    ----------------------------------------
    Total                      3.481ns (1.221ns logic, 2.260ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 53 / 35
-------------------------------------------------------------------------
Offset:              2.637ns (Levels of Logic = 4)
  Source:            cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0 (FF)
  Destination:       S_AXI_WREADY (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0 to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.282   0.518  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.ADDRESS_DECODE_I/rdce_out_i_0)
     LUT2:I0->O            2   0.053   0.419  cam_mem_0/USER_LOGIC_I/mem_read_enable1 (cam_mem_0/USER_LOGIC_I/mem_read_enable)
     LUT6:I5->O           18   0.053   0.525  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/addr_timeout_int)
     LUT4:I3->O            8   0.053   0.681  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/IP2Bus_WrAck_data_timeout_int_OR_45_o)
     LUT6:I2->O            0   0.053   0.000  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wready_cmb)
    ----------------------------------------
    Total                      2.637ns (0.494ns logic, 2.143ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0'
  Total number of paths / destination ports: 25 / 4
-------------------------------------------------------------------------
Offset:              3.804ns (Levels of Logic = 2)
  Source:            cam_mem_0/USER_LOGIC_I_cam_if/controller/Inst_ov7670_registers/Mram_address[7]_PWR_37_o_wide_mux_5_OUT (RAM)
  Destination:       config_finished (PAD)
  Source Clock:      cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0 rising

  Data Path: cam_mem_0/USER_LOGIC_I_cam_if/controller/Inst_ov7670_registers/Mram_address[7]_PWR_37_o_wide_mux_5_OUT to config_finished
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO5    2   2.454   0.745  cam_mem_0/USER_LOGIC_I_cam_if/controller/Inst_ov7670_registers/Mram_address[7]_PWR_37_o_wide_mux_5_OUT (cam_mem_0/USER_LOGIC_I/cam_if/controller/command<5>)
     LUT6:I0->O            3   0.053   0.499  cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_ov7670_registers/finished<15>2 (cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_ov7670_registers/finished<15>1)
     LUT6:I4->O            9   0.053   0.000  cam_mem_0/USER_LOGIC_I/cam_if/controller/Inst_ov7670_registers/finished<15>3 (config_finished)
    ----------------------------------------
    Total                      3.804ns (2.560ns logic, 1.244ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               0.755ns (Levels of Logic = 2)
  Source:            S_AXI_AWVALID (PAD)
  Destination:       S_AXI_WREADY (PAD)

  Data Path: S_AXI_AWVALID to S_AXI_WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.053   0.413  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1_SW0 (N8)
     LUT6:I5->O            0   0.053   0.000  cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/Mmux_wready_cmb1 (cam_mem_0/AXI_SLAVE_BURST_I/SUPPORT_RW_TRANSACTIONS.CONTROL_SM_I/wready_cmb)
    ----------------------------------------
    Total                      0.755ns (0.342ns logic, 0.413ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OV7670_PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OV7670_PCLK    |    1.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OV7670_PCLK    |    0.698|         |         |         |
S_AXI_ACLK     |    4.153|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0
--------------------------------------------------------+---------+---------+---------+---------+
                                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------+---------+---------+---------+---------+
cam_mem_0/USER_LOGIC_I/cam_if/your_instance_name/clkout0|    4.442|         |         |         |
--------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 14.54 secs
 
--> 


Total memory usage is 543388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  157 (   0 filtered)
Number of infos    :   20 (   0 filtered)

