Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 16bdf9b4ab3641f0a4eb4af38dc3e67a --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xil_defaultlib -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_tb_behav xil_defaultlib.test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:268]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:275]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:282]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:289]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:296]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:304]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:311]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:318]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:325]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:332]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:340]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:347]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:354]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:361]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:368]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:376]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:383]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:390]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:397]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:404]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:412]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:419]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:426]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:433]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'p' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sources_1/new/conv.v:440]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 33 for port 'out' [D:/data/data/24/ZYNQ/CNN _kernel/CNN _kernel.srcs/sim_1/new/test_tb.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv_comp
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.image
Compiling module xil_defaultlib.image_input
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=16...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture conv_kernel_line_arch of entity xil_defaultlib.conv_kernel_line [conv_kernel_line_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ao_width=19,bo_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_conv_arch of entity xil_defaultlib.mult_conv [mult_conv_default]
Compiling module xil_defaultlib.conv
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=33...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture average_pooling_kernel_line_arch of entity xil_defaultlib.average_pooling_kernel_line [average_pooling_kernel_line_defa...]
Compiling module xil_defaultlib.average_pooling
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_tb_behav
