<dec f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='240' type='llvm::RecVec'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='266' u='m' c='_ZNK4llvm16CodeGenProcModel18hasInstrSchedModelEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1950' u='a' c='_ZN4llvm18CodeGenSchedModels20collectProcResourcesEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='2175' u='a' c='_ZN4llvm18CodeGenSchedModels11addWriteResEPNS_6RecordEj'/>
<offset>1024</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='239'>// All read/write resources associated with this processor.</doc>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='857' c='_ZN12_GLOBAL__N_116SubtargetEmitter18FindWriteResourcesERKN4llvm14CodeGenSchedRWERKNS1_16CodeGenProcModelE'/>
