<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_fcc2_bram_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc2_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_loss_derivative_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_loss_derivative_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_3_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_us_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fcc_combined_1_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fcc_combined_0_bram_1_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_bram_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fcc_combined_0_bram_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_InputLayer_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_InputLayer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fcc_combined_0_bram_2_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_bram_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_fcc_combined_0_bram_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_us_2_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_us_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_4_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_us_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_fcc_combined_0_bram_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_fcc_combined_0_bram_1_0_synth_1"/>
	</Run>
	<Run Id="design_1_fcc2_bram_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc2_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_5_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_auto_us_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_us_3_synth_1"/>
	</Run>
	<Run Id="design_1_fcc_combined_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_fcc_combined_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_fcc_combined_1_0_synth_1"/>
	</Run>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_fcc2_bram_0_0_synth_1"/>
		<Parent Id="design_1_loss_derivative_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
		<Parent Id="design_1_fcc_combined_1_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_1_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_InputLayer_0_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_2_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_synth_1"/>
		<Parent Id="design_1_fcc2_bram_0_synth_1"/>
		<Parent Id="design_1_auto_us_5_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/anubhav/xilinx_projects/mnist_fcc/mnist_fcc.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_fcc2_bram_0_0_synth_1"/>
		<Parent Id="design_1_loss_derivative_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_3_synth_1"/>
		<Parent Id="design_1_fcc_combined_1_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_1_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_InputLayer_0_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_2_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_2_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_us_4_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_bram_0_synth_1"/>
		<Parent Id="design_1_fcc2_bram_0_synth_1"/>
		<Parent Id="design_1_auto_us_5_synth_1"/>
		<Parent Id="design_1_fcc_combined_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

