
lowpowermode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bca4  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  0800bf74  0800bf74  0000cf74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c2dc  0800c2dc  0000d2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c2e4  0800c2e4  0000d2e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c2e8  0800c2e8  0000d2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000ec  24000000  0800c2ec  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000073c  240000ec  0800c3d8  0000e0ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000828  0800c3d8  0000e828  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e0ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   000198c1  00000000  00000000  0000e11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003a10  00000000  00000000  000279db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001090  00000000  00000000  0002b3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c77  00000000  00000000  0002c480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000361f9  00000000  00000000  0002d0f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c582  00000000  00000000  000632f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00149bfe  00000000  00000000  0007f872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c9470  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004c64  00000000  00000000  001c94b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001ce118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000ec 	.word	0x240000ec
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800bf5c 	.word	0x0800bf5c

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000f0 	.word	0x240000f0
 800030c:	0800bf5c 	.word	0x0800bf5c

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <__aeabi_uldivmod>:
 80003d0:	b953      	cbnz	r3, 80003e8 <__aeabi_uldivmod+0x18>
 80003d2:	b94a      	cbnz	r2, 80003e8 <__aeabi_uldivmod+0x18>
 80003d4:	2900      	cmp	r1, #0
 80003d6:	bf08      	it	eq
 80003d8:	2800      	cmpeq	r0, #0
 80003da:	bf1c      	itt	ne
 80003dc:	f04f 31ff 	movne.w	r1, #4294967295
 80003e0:	f04f 30ff 	movne.w	r0, #4294967295
 80003e4:	f000 b96a 	b.w	80006bc <__aeabi_idiv0>
 80003e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003f0:	f000 f806 	bl	8000400 <__udivmoddi4>
 80003f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003fc:	b004      	add	sp, #16
 80003fe:	4770      	bx	lr

08000400 <__udivmoddi4>:
 8000400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000404:	9d08      	ldr	r5, [sp, #32]
 8000406:	460c      	mov	r4, r1
 8000408:	2b00      	cmp	r3, #0
 800040a:	d14e      	bne.n	80004aa <__udivmoddi4+0xaa>
 800040c:	4694      	mov	ip, r2
 800040e:	458c      	cmp	ip, r1
 8000410:	4686      	mov	lr, r0
 8000412:	fab2 f282 	clz	r2, r2
 8000416:	d962      	bls.n	80004de <__udivmoddi4+0xde>
 8000418:	b14a      	cbz	r2, 800042e <__udivmoddi4+0x2e>
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	4091      	lsls	r1, r2
 8000420:	fa20 f303 	lsr.w	r3, r0, r3
 8000424:	fa0c fc02 	lsl.w	ip, ip, r2
 8000428:	4319      	orrs	r1, r3
 800042a:	fa00 fe02 	lsl.w	lr, r0, r2
 800042e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000432:	fa1f f68c 	uxth.w	r6, ip
 8000436:	fbb1 f4f7 	udiv	r4, r1, r7
 800043a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043e:	fb07 1114 	mls	r1, r7, r4, r1
 8000442:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000446:	fb04 f106 	mul.w	r1, r4, r6
 800044a:	4299      	cmp	r1, r3
 800044c:	d90a      	bls.n	8000464 <__udivmoddi4+0x64>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f104 30ff 	add.w	r0, r4, #4294967295
 8000456:	f080 8112 	bcs.w	800067e <__udivmoddi4+0x27e>
 800045a:	4299      	cmp	r1, r3
 800045c:	f240 810f 	bls.w	800067e <__udivmoddi4+0x27e>
 8000460:	3c02      	subs	r4, #2
 8000462:	4463      	add	r3, ip
 8000464:	1a59      	subs	r1, r3, r1
 8000466:	fa1f f38e 	uxth.w	r3, lr
 800046a:	fbb1 f0f7 	udiv	r0, r1, r7
 800046e:	fb07 1110 	mls	r1, r7, r0, r1
 8000472:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000476:	fb00 f606 	mul.w	r6, r0, r6
 800047a:	429e      	cmp	r6, r3
 800047c:	d90a      	bls.n	8000494 <__udivmoddi4+0x94>
 800047e:	eb1c 0303 	adds.w	r3, ip, r3
 8000482:	f100 31ff 	add.w	r1, r0, #4294967295
 8000486:	f080 80fc 	bcs.w	8000682 <__udivmoddi4+0x282>
 800048a:	429e      	cmp	r6, r3
 800048c:	f240 80f9 	bls.w	8000682 <__udivmoddi4+0x282>
 8000490:	4463      	add	r3, ip
 8000492:	3802      	subs	r0, #2
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800049a:	2100      	movs	r1, #0
 800049c:	b11d      	cbz	r5, 80004a6 <__udivmoddi4+0xa6>
 800049e:	40d3      	lsrs	r3, r2
 80004a0:	2200      	movs	r2, #0
 80004a2:	e9c5 3200 	strd	r3, r2, [r5]
 80004a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d905      	bls.n	80004ba <__udivmoddi4+0xba>
 80004ae:	b10d      	cbz	r5, 80004b4 <__udivmoddi4+0xb4>
 80004b0:	e9c5 0100 	strd	r0, r1, [r5]
 80004b4:	2100      	movs	r1, #0
 80004b6:	4608      	mov	r0, r1
 80004b8:	e7f5      	b.n	80004a6 <__udivmoddi4+0xa6>
 80004ba:	fab3 f183 	clz	r1, r3
 80004be:	2900      	cmp	r1, #0
 80004c0:	d146      	bne.n	8000550 <__udivmoddi4+0x150>
 80004c2:	42a3      	cmp	r3, r4
 80004c4:	d302      	bcc.n	80004cc <__udivmoddi4+0xcc>
 80004c6:	4290      	cmp	r0, r2
 80004c8:	f0c0 80f0 	bcc.w	80006ac <__udivmoddi4+0x2ac>
 80004cc:	1a86      	subs	r6, r0, r2
 80004ce:	eb64 0303 	sbc.w	r3, r4, r3
 80004d2:	2001      	movs	r0, #1
 80004d4:	2d00      	cmp	r5, #0
 80004d6:	d0e6      	beq.n	80004a6 <__udivmoddi4+0xa6>
 80004d8:	e9c5 6300 	strd	r6, r3, [r5]
 80004dc:	e7e3      	b.n	80004a6 <__udivmoddi4+0xa6>
 80004de:	2a00      	cmp	r2, #0
 80004e0:	f040 8090 	bne.w	8000604 <__udivmoddi4+0x204>
 80004e4:	eba1 040c 	sub.w	r4, r1, ip
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa1f f78c 	uxth.w	r7, ip
 80004f0:	2101      	movs	r1, #1
 80004f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004fa:	fb08 4416 	mls	r4, r8, r6, r4
 80004fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000502:	fb07 f006 	mul.w	r0, r7, r6
 8000506:	4298      	cmp	r0, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x11c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000512:	d202      	bcs.n	800051a <__udivmoddi4+0x11a>
 8000514:	4298      	cmp	r0, r3
 8000516:	f200 80cd 	bhi.w	80006b4 <__udivmoddi4+0x2b4>
 800051a:	4626      	mov	r6, r4
 800051c:	1a1c      	subs	r4, r3, r0
 800051e:	fa1f f38e 	uxth.w	r3, lr
 8000522:	fbb4 f0f8 	udiv	r0, r4, r8
 8000526:	fb08 4410 	mls	r4, r8, r0, r4
 800052a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800052e:	fb00 f707 	mul.w	r7, r0, r7
 8000532:	429f      	cmp	r7, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x148>
 8000536:	eb1c 0303 	adds.w	r3, ip, r3
 800053a:	f100 34ff 	add.w	r4, r0, #4294967295
 800053e:	d202      	bcs.n	8000546 <__udivmoddi4+0x146>
 8000540:	429f      	cmp	r7, r3
 8000542:	f200 80b0 	bhi.w	80006a6 <__udivmoddi4+0x2a6>
 8000546:	4620      	mov	r0, r4
 8000548:	1bdb      	subs	r3, r3, r7
 800054a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800054e:	e7a5      	b.n	800049c <__udivmoddi4+0x9c>
 8000550:	f1c1 0620 	rsb	r6, r1, #32
 8000554:	408b      	lsls	r3, r1
 8000556:	fa22 f706 	lsr.w	r7, r2, r6
 800055a:	431f      	orrs	r7, r3
 800055c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000560:	fa04 f301 	lsl.w	r3, r4, r1
 8000564:	ea43 030c 	orr.w	r3, r3, ip
 8000568:	40f4      	lsrs	r4, r6
 800056a:	fa00 f801 	lsl.w	r8, r0, r1
 800056e:	0c38      	lsrs	r0, r7, #16
 8000570:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000574:	fbb4 fef0 	udiv	lr, r4, r0
 8000578:	fa1f fc87 	uxth.w	ip, r7
 800057c:	fb00 441e 	mls	r4, r0, lr, r4
 8000580:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000584:	fb0e f90c 	mul.w	r9, lr, ip
 8000588:	45a1      	cmp	r9, r4
 800058a:	fa02 f201 	lsl.w	r2, r2, r1
 800058e:	d90a      	bls.n	80005a6 <__udivmoddi4+0x1a6>
 8000590:	193c      	adds	r4, r7, r4
 8000592:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000596:	f080 8084 	bcs.w	80006a2 <__udivmoddi4+0x2a2>
 800059a:	45a1      	cmp	r9, r4
 800059c:	f240 8081 	bls.w	80006a2 <__udivmoddi4+0x2a2>
 80005a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005a4:	443c      	add	r4, r7
 80005a6:	eba4 0409 	sub.w	r4, r4, r9
 80005aa:	fa1f f983 	uxth.w	r9, r3
 80005ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80005b2:	fb00 4413 	mls	r4, r0, r3, r4
 80005b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80005be:	45a4      	cmp	ip, r4
 80005c0:	d907      	bls.n	80005d2 <__udivmoddi4+0x1d2>
 80005c2:	193c      	adds	r4, r7, r4
 80005c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005c8:	d267      	bcs.n	800069a <__udivmoddi4+0x29a>
 80005ca:	45a4      	cmp	ip, r4
 80005cc:	d965      	bls.n	800069a <__udivmoddi4+0x29a>
 80005ce:	3b02      	subs	r3, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005d6:	fba0 9302 	umull	r9, r3, r0, r2
 80005da:	eba4 040c 	sub.w	r4, r4, ip
 80005de:	429c      	cmp	r4, r3
 80005e0:	46ce      	mov	lr, r9
 80005e2:	469c      	mov	ip, r3
 80005e4:	d351      	bcc.n	800068a <__udivmoddi4+0x28a>
 80005e6:	d04e      	beq.n	8000686 <__udivmoddi4+0x286>
 80005e8:	b155      	cbz	r5, 8000600 <__udivmoddi4+0x200>
 80005ea:	ebb8 030e 	subs.w	r3, r8, lr
 80005ee:	eb64 040c 	sbc.w	r4, r4, ip
 80005f2:	fa04 f606 	lsl.w	r6, r4, r6
 80005f6:	40cb      	lsrs	r3, r1
 80005f8:	431e      	orrs	r6, r3
 80005fa:	40cc      	lsrs	r4, r1
 80005fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000600:	2100      	movs	r1, #0
 8000602:	e750      	b.n	80004a6 <__udivmoddi4+0xa6>
 8000604:	f1c2 0320 	rsb	r3, r2, #32
 8000608:	fa20 f103 	lsr.w	r1, r0, r3
 800060c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000610:	fa24 f303 	lsr.w	r3, r4, r3
 8000614:	4094      	lsls	r4, r2
 8000616:	430c      	orrs	r4, r1
 8000618:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800061c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000620:	fa1f f78c 	uxth.w	r7, ip
 8000624:	fbb3 f0f8 	udiv	r0, r3, r8
 8000628:	fb08 3110 	mls	r1, r8, r0, r3
 800062c:	0c23      	lsrs	r3, r4, #16
 800062e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000632:	fb00 f107 	mul.w	r1, r0, r7
 8000636:	4299      	cmp	r1, r3
 8000638:	d908      	bls.n	800064c <__udivmoddi4+0x24c>
 800063a:	eb1c 0303 	adds.w	r3, ip, r3
 800063e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000642:	d22c      	bcs.n	800069e <__udivmoddi4+0x29e>
 8000644:	4299      	cmp	r1, r3
 8000646:	d92a      	bls.n	800069e <__udivmoddi4+0x29e>
 8000648:	3802      	subs	r0, #2
 800064a:	4463      	add	r3, ip
 800064c:	1a5b      	subs	r3, r3, r1
 800064e:	b2a4      	uxth	r4, r4
 8000650:	fbb3 f1f8 	udiv	r1, r3, r8
 8000654:	fb08 3311 	mls	r3, r8, r1, r3
 8000658:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800065c:	fb01 f307 	mul.w	r3, r1, r7
 8000660:	42a3      	cmp	r3, r4
 8000662:	d908      	bls.n	8000676 <__udivmoddi4+0x276>
 8000664:	eb1c 0404 	adds.w	r4, ip, r4
 8000668:	f101 36ff 	add.w	r6, r1, #4294967295
 800066c:	d213      	bcs.n	8000696 <__udivmoddi4+0x296>
 800066e:	42a3      	cmp	r3, r4
 8000670:	d911      	bls.n	8000696 <__udivmoddi4+0x296>
 8000672:	3902      	subs	r1, #2
 8000674:	4464      	add	r4, ip
 8000676:	1ae4      	subs	r4, r4, r3
 8000678:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800067c:	e739      	b.n	80004f2 <__udivmoddi4+0xf2>
 800067e:	4604      	mov	r4, r0
 8000680:	e6f0      	b.n	8000464 <__udivmoddi4+0x64>
 8000682:	4608      	mov	r0, r1
 8000684:	e706      	b.n	8000494 <__udivmoddi4+0x94>
 8000686:	45c8      	cmp	r8, r9
 8000688:	d2ae      	bcs.n	80005e8 <__udivmoddi4+0x1e8>
 800068a:	ebb9 0e02 	subs.w	lr, r9, r2
 800068e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000692:	3801      	subs	r0, #1
 8000694:	e7a8      	b.n	80005e8 <__udivmoddi4+0x1e8>
 8000696:	4631      	mov	r1, r6
 8000698:	e7ed      	b.n	8000676 <__udivmoddi4+0x276>
 800069a:	4603      	mov	r3, r0
 800069c:	e799      	b.n	80005d2 <__udivmoddi4+0x1d2>
 800069e:	4630      	mov	r0, r6
 80006a0:	e7d4      	b.n	800064c <__udivmoddi4+0x24c>
 80006a2:	46d6      	mov	lr, sl
 80006a4:	e77f      	b.n	80005a6 <__udivmoddi4+0x1a6>
 80006a6:	4463      	add	r3, ip
 80006a8:	3802      	subs	r0, #2
 80006aa:	e74d      	b.n	8000548 <__udivmoddi4+0x148>
 80006ac:	4606      	mov	r6, r0
 80006ae:	4623      	mov	r3, r4
 80006b0:	4608      	mov	r0, r1
 80006b2:	e70f      	b.n	80004d4 <__udivmoddi4+0xd4>
 80006b4:	3e02      	subs	r6, #2
 80006b6:	4463      	add	r3, ip
 80006b8:	e730      	b.n	800051c <__udivmoddi4+0x11c>
 80006ba:	bf00      	nop

080006bc <__aeabi_idiv0>:
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop

080006c0 <debugCLITask>:

static void parseCommand(void);
static void processCommand(void);

void debugCLITask(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
    bool commandRxd = false;
 80006c6:	2300      	movs	r3, #0
 80006c8:	71fb      	strb	r3, [r7, #7]

    commandRxd = getCmdReceivedFlag();
 80006ca:	f00a f8eb 	bl	800a8a4 <getCmdReceivedFlag>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	bf14      	ite	ne
 80006d4:	2301      	movne	r3, #1
 80006d6:	2300      	moveq	r3, #0
 80006d8:	71fb      	strb	r3, [r7, #7]

    if(commandRxd == true)
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d011      	beq.n	8000704 <debugCLITask+0x44>
    {
        parseCommand();
 80006e0:	f000 f818 	bl	8000714 <parseCommand>
        processCommand();
 80006e4:	f000 f83e 	bl	8000764 <processCommand>

        setCmdReceivedFlag(0);
 80006e8:	2000      	movs	r0, #0
 80006ea:	f00a f8e7 	bl	800a8bc <setCmdReceivedFlag>

        memset(args,0,10);
 80006ee:	220a      	movs	r2, #10
 80006f0:	2100      	movs	r1, #0
 80006f2:	4806      	ldr	r0, [pc, #24]	@ (800070c <debugCLITask+0x4c>)
 80006f4:	f00a fc3b 	bl	800af6e <memset>
        memset(commandBuffer,0,512);
 80006f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006fc:	2100      	movs	r1, #0
 80006fe:	4804      	ldr	r0, [pc, #16]	@ (8000710 <debugCLITask+0x50>)
 8000700:	f00a fc35 	bl	800af6e <memset>

    }
}
 8000704:	bf00      	nop
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}
 800070c:	24000308 	.word	0x24000308
 8000710:	24000108 	.word	0x24000108

08000714 <parseCommand>:

static void parseCommand(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
    uint16_t pData = 0;
 800071a:	2300      	movs	r3, #0
 800071c:	80bb      	strh	r3, [r7, #4]
    uint16_t cmdIdx = 0;
 800071e:	2300      	movs	r3, #0
 8000720:	80fb      	strh	r3, [r7, #6]

    while(E_CBUFF_DEQUEUE_OK == circularBufferDequeue(getRxBuffer(), (void *)&pData))
 8000722:	e00d      	b.n	8000740 <parseCommand+0x2c>
    {
        if(pData == 0x0D)
 8000724:	88bb      	ldrh	r3, [r7, #4]
 8000726:	2b0d      	cmp	r3, #13
 8000728:	d102      	bne.n	8000730 <parseCommand+0x1c>
        {
            cmdIdx = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	80fb      	strh	r3, [r7, #6]
            break;
 800072e:	e013      	b.n	8000758 <parseCommand+0x44>
        }
        else
        {
        	commandBuffer[cmdIdx++] = (uint8_t)pData;
 8000730:	88b9      	ldrh	r1, [r7, #4]
 8000732:	88fb      	ldrh	r3, [r7, #6]
 8000734:	1c5a      	adds	r2, r3, #1
 8000736:	80fa      	strh	r2, [r7, #6]
 8000738:	461a      	mov	r2, r3
 800073a:	b2c9      	uxtb	r1, r1
 800073c:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <parseCommand+0x4c>)
 800073e:	5499      	strb	r1, [r3, r2]
    while(E_CBUFF_DEQUEUE_OK == circularBufferDequeue(getRxBuffer(), (void *)&pData))
 8000740:	f00a f8cc 	bl	800a8dc <getRxBuffer>
 8000744:	4602      	mov	r2, r0
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	4619      	mov	r1, r3
 800074a:	4610      	mov	r0, r2
 800074c:	f00a f953 	bl	800a9f6 <circularBufferDequeue>
 8000750:	4603      	mov	r3, r0
 8000752:	2b04      	cmp	r3, #4
 8000754:	d0e6      	beq.n	8000724 <parseCommand+0x10>
        }
    }
}
 8000756:	bf00      	nop
 8000758:	bf00      	nop
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	24000108 	.word	0x24000108

08000764 <processCommand>:

static void processCommand(void)
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
    uint8_t argIndex = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	73fb      	strb	r3, [r7, #15]
    sCommandStruct_t *commandStruct = mainCommandTable;
 800076e:	4b4c      	ldr	r3, [pc, #304]	@ (80008a0 <processCommand+0x13c>)
 8000770:	60bb      	str	r3, [r7, #8]
    uint8_t cmdIdx = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	71fb      	strb	r3, [r7, #7]
    bool cmdSucessFlag = false;
 8000776:	2300      	movs	r3, #0
 8000778:	71bb      	strb	r3, [r7, #6]


    args[argIndex] = strtok((char *)commandBuffer, " ");
 800077a:	7bfc      	ldrb	r4, [r7, #15]
 800077c:	4949      	ldr	r1, [pc, #292]	@ (80008a4 <processCommand+0x140>)
 800077e:	484a      	ldr	r0, [pc, #296]	@ (80008a8 <processCommand+0x144>)
 8000780:	f00a fbfe 	bl	800af80 <strtok>
 8000784:	4603      	mov	r3, r0
 8000786:	4a49      	ldr	r2, [pc, #292]	@ (80008ac <processCommand+0x148>)
 8000788:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    while (args[argIndex] != NULL)
 800078c:	e00b      	b.n	80007a6 <processCommand+0x42>
    {
        argIndex++;
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	3301      	adds	r3, #1
 8000792:	73fb      	strb	r3, [r7, #15]
        args[argIndex] = strtok(NULL, " ");
 8000794:	7bfc      	ldrb	r4, [r7, #15]
 8000796:	4943      	ldr	r1, [pc, #268]	@ (80008a4 <processCommand+0x140>)
 8000798:	2000      	movs	r0, #0
 800079a:	f00a fbf1 	bl	800af80 <strtok>
 800079e:	4603      	mov	r3, r0
 80007a0:	4a42      	ldr	r2, [pc, #264]	@ (80008ac <processCommand+0x148>)
 80007a2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    while (args[argIndex] != NULL)
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	4a40      	ldr	r2, [pc, #256]	@ (80008ac <processCommand+0x148>)
 80007aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d1ed      	bne.n	800078e <processCommand+0x2a>
    }

    cmdIdx = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	71fb      	strb	r3, [r7, #7]
    argIndex = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	73fb      	strb	r3, [r7, #15]

    while(commandStruct[cmdIdx].command != NULL)
 80007ba:	e04b      	b.n	8000854 <processCommand+0xf0>
    {
    	if(strcmp(commandStruct[cmdIdx].command, args[argIndex]) == 0)
 80007bc:	79fa      	ldrb	r2, [r7, #7]
 80007be:	4613      	mov	r3, r2
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	4413      	add	r3, r2
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	461a      	mov	r2, r3
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	4413      	add	r3, r2
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	7bfb      	ldrb	r3, [r7, #15]
 80007d0:	4936      	ldr	r1, [pc, #216]	@ (80008ac <processCommand+0x148>)
 80007d2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80007d6:	4619      	mov	r1, r3
 80007d8:	4610      	mov	r0, r2
 80007da:	f7ff fd99 	bl	8000310 <strcmp>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d134      	bne.n	800084e <processCommand+0xea>
    	{
    		if(commandStruct[cmdIdx].fptr != NULL)
 80007e4:	79fa      	ldrb	r2, [r7, #7]
 80007e6:	4613      	mov	r3, r2
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	4413      	add	r3, r2
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	461a      	mov	r2, r3
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	4413      	add	r3, r2
 80007f4:	689b      	ldr	r3, [r3, #8]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d00e      	beq.n	8000818 <processCommand+0xb4>
			{
    			commandStruct[cmdIdx].fptr(args, response);
 80007fa:	79fa      	ldrb	r2, [r7, #7]
 80007fc:	4613      	mov	r3, r2
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	4413      	add	r3, r2
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	461a      	mov	r2, r3
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	4413      	add	r3, r2
 800080a:	689b      	ldr	r3, [r3, #8]
 800080c:	4928      	ldr	r1, [pc, #160]	@ (80008b0 <processCommand+0x14c>)
 800080e:	4827      	ldr	r0, [pc, #156]	@ (80008ac <processCommand+0x148>)
 8000810:	4798      	blx	r3
    			cmdSucessFlag = true;
 8000812:	2301      	movs	r3, #1
 8000814:	71bb      	strb	r3, [r7, #6]
				break;
 8000816:	e028      	b.n	800086a <processCommand+0x106>
			}
    		else if(commandStruct[cmdIdx].subCommand != NULL)
 8000818:	79fa      	ldrb	r2, [r7, #7]
 800081a:	4613      	mov	r3, r2
 800081c:	005b      	lsls	r3, r3, #1
 800081e:	4413      	add	r3, r2
 8000820:	009b      	lsls	r3, r3, #2
 8000822:	461a      	mov	r2, r3
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	4413      	add	r3, r2
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d012      	beq.n	8000854 <processCommand+0xf0>
    		{
				commandStruct = commandStruct[cmdIdx].subCommand;
 800082e:	79fa      	ldrb	r2, [r7, #7]
 8000830:	4613      	mov	r3, r2
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	4413      	add	r3, r2
 8000836:	009b      	lsls	r3, r3, #2
 8000838:	461a      	mov	r2, r3
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	4413      	add	r3, r2
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	60bb      	str	r3, [r7, #8]
				argIndex++;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	3301      	adds	r3, #1
 8000846:	73fb      	strb	r3, [r7, #15]
				cmdIdx = 0;
 8000848:	2300      	movs	r3, #0
 800084a:	71fb      	strb	r3, [r7, #7]
 800084c:	e002      	b.n	8000854 <processCommand+0xf0>
    		}
    	}
    	else
    	{
    		cmdIdx++;
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	3301      	adds	r3, #1
 8000852:	71fb      	strb	r3, [r7, #7]
    while(commandStruct[cmdIdx].command != NULL)
 8000854:	79fa      	ldrb	r2, [r7, #7]
 8000856:	4613      	mov	r3, r2
 8000858:	005b      	lsls	r3, r3, #1
 800085a:	4413      	add	r3, r2
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	461a      	mov	r2, r3
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	4413      	add	r3, r2
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d1a8      	bne.n	80007bc <processCommand+0x58>
    	}
    }

    if( false == cmdSucessFlag)
 800086a:	79bb      	ldrb	r3, [r7, #6]
 800086c:	f083 0301 	eor.w	r3, r3, #1
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d00f      	beq.n	8000896 <processCommand+0x132>
    {
		uint8_t len = snprintf(response, 512, "%s", "Command Not OK\r\n");
 8000876:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <processCommand+0x150>)
 8000878:	4a0f      	ldr	r2, [pc, #60]	@ (80008b8 <processCommand+0x154>)
 800087a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800087e:	480c      	ldr	r0, [pc, #48]	@ (80008b0 <processCommand+0x14c>)
 8000880:	f00a fafe 	bl	800ae80 <sniprintf>
 8000884:	4603      	mov	r3, r0
 8000886:	717b      	strb	r3, [r7, #5]
		HAL_UART_Transmit(&huart3, response, len, 100);
 8000888:	797b      	ldrb	r3, [r7, #5]
 800088a:	b29a      	uxth	r2, r3
 800088c:	2364      	movs	r3, #100	@ 0x64
 800088e:	4908      	ldr	r1, [pc, #32]	@ (80008b0 <processCommand+0x14c>)
 8000890:	480a      	ldr	r0, [pc, #40]	@ (80008bc <processCommand+0x158>)
 8000892:	f007 fbbb 	bl	800800c <HAL_UART_Transmit>
    }
}
 8000896:	bf00      	nop
 8000898:	3714      	adds	r7, #20
 800089a:	46bd      	mov	sp, r7
 800089c:	bd90      	pop	{r4, r7, pc}
 800089e:	bf00      	nop
 80008a0:	24000054 	.word	0x24000054
 80008a4:	0800bfa8 	.word	0x0800bfa8
 80008a8:	24000108 	.word	0x24000108
 80008ac:	24000308 	.word	0x24000308
 80008b0:	24000330 	.word	0x24000330
 80008b4:	0800bfac 	.word	0x0800bfac
 80008b8:	0800bfc0 	.word	0x0800bfc0
 80008bc:	24000558 	.word	0x24000558

080008c0 <getDateTime>:


static void getDateTime(char ** args, char *response)
{
 80008c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008c2:	b08d      	sub	sp, #52	@ 0x34
 80008c4:	af06      	add	r7, sp, #24
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
	sDateTimeConfig_t dateTime = {0};
 80008ca:	f107 030c 	add.w	r3, r7, #12
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	f8c3 2003 	str.w	r2, [r3, #3]

	getRTCData(&dateTime);
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	4618      	mov	r0, r3
 80008dc:	f009 ff0a 	bl	800a6f4 <getRTCData>

	uint16_t length = snprintf(response, 512, "Time: %02u:%02u:%02u Date: %02u/%02u/%02u/%02u\r\n", dateTime.hours, dateTime.mins, dateTime.secs, dateTime.day, dateTime.date,  dateTime.month,  dateTime.year);
 80008e0:	7b3b      	ldrb	r3, [r7, #12]
 80008e2:	461e      	mov	r6, r3
 80008e4:	7b7b      	ldrb	r3, [r7, #13]
 80008e6:	7bba      	ldrb	r2, [r7, #14]
 80008e8:	7bf9      	ldrb	r1, [r7, #15]
 80008ea:	7c38      	ldrb	r0, [r7, #16]
 80008ec:	7c7c      	ldrb	r4, [r7, #17]
 80008ee:	7cbd      	ldrb	r5, [r7, #18]
 80008f0:	9505      	str	r5, [sp, #20]
 80008f2:	9404      	str	r4, [sp, #16]
 80008f4:	9003      	str	r0, [sp, #12]
 80008f6:	9102      	str	r1, [sp, #8]
 80008f8:	9201      	str	r2, [sp, #4]
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	4633      	mov	r3, r6
 80008fe:	4a09      	ldr	r2, [pc, #36]	@ (8000924 <getDateTime+0x64>)
 8000900:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000904:	6838      	ldr	r0, [r7, #0]
 8000906:	f00a fabb 	bl	800ae80 <sniprintf>
 800090a:	4603      	mov	r3, r0
 800090c:	82fb      	strh	r3, [r7, #22]

	HAL_UART_Transmit(&huart3, response, length, 100);
 800090e:	8afa      	ldrh	r2, [r7, #22]
 8000910:	2364      	movs	r3, #100	@ 0x64
 8000912:	6839      	ldr	r1, [r7, #0]
 8000914:	4804      	ldr	r0, [pc, #16]	@ (8000928 <getDateTime+0x68>)
 8000916:	f007 fb79 	bl	800800c <HAL_UART_Transmit>
}
 800091a:	bf00      	nop
 800091c:	371c      	adds	r7, #28
 800091e:	46bd      	mov	sp, r7
 8000920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000922:	bf00      	nop
 8000924:	0800bfc4 	.word	0x0800bfc4
 8000928:	24000558 	.word	0x24000558

0800092c <setDateTime>:

static void setDateTime(char ** args, char *response)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b088      	sub	sp, #32
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	6039      	str	r1, [r7, #0]
    uint8_t dateTimeArray[3] = {0};
 8000936:	4b3b      	ldr	r3, [pc, #236]	@ (8000a24 <setDateTime+0xf8>)
 8000938:	881b      	ldrh	r3, [r3, #0]
 800093a:	823b      	strh	r3, [r7, #16]
 800093c:	2300      	movs	r3, #0
 800093e:	74bb      	strb	r3, [r7, #18]
    uint8_t tokenIdx = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	77fb      	strb	r3, [r7, #31]
    sDateTimeConfig_t dateTime = {0};
 8000944:	f107 0308 	add.w	r3, r7, #8
 8000948:	2200      	movs	r2, #0
 800094a:	601a      	str	r2, [r3, #0]
 800094c:	f8c3 2003 	str.w	r2, [r3, #3]

    //<< extracting date
    char *token = strtok(args[2], "/");
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3308      	adds	r3, #8
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4934      	ldr	r1, [pc, #208]	@ (8000a28 <setDateTime+0xfc>)
 8000958:	4618      	mov	r0, r3
 800095a:	f00a fb11 	bl	800af80 <strtok>
 800095e:	61b8      	str	r0, [r7, #24]

    while (token != NULL && tokenIdx < 4)
 8000960:	e011      	b.n	8000986 <setDateTime+0x5a>
    {
        dateTimeArray[tokenIdx] = (uint8_t)atoi(token);
 8000962:	69b8      	ldr	r0, [r7, #24]
 8000964:	f00a f88c 	bl	800aa80 <atoi>
 8000968:	4602      	mov	r2, r0
 800096a:	7ffb      	ldrb	r3, [r7, #31]
 800096c:	b2d2      	uxtb	r2, r2
 800096e:	3320      	adds	r3, #32
 8000970:	443b      	add	r3, r7
 8000972:	f803 2c10 	strb.w	r2, [r3, #-16]
        tokenIdx++;
 8000976:	7ffb      	ldrb	r3, [r7, #31]
 8000978:	3301      	adds	r3, #1
 800097a:	77fb      	strb	r3, [r7, #31]
        token = strtok(NULL, "/");
 800097c:	492a      	ldr	r1, [pc, #168]	@ (8000a28 <setDateTime+0xfc>)
 800097e:	2000      	movs	r0, #0
 8000980:	f00a fafe 	bl	800af80 <strtok>
 8000984:	61b8      	str	r0, [r7, #24]
    while (token != NULL && tokenIdx < 4)
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d002      	beq.n	8000992 <setDateTime+0x66>
 800098c:	7ffb      	ldrb	r3, [r7, #31]
 800098e:	2b03      	cmp	r3, #3
 8000990:	d9e7      	bls.n	8000962 <setDateTime+0x36>
    }

    dateTime.day	= dateTimeArray[0];
 8000992:	7c3b      	ldrb	r3, [r7, #16]
 8000994:	72fb      	strb	r3, [r7, #11]
    dateTime.date 	= dateTimeArray[1];
 8000996:	7c7b      	ldrb	r3, [r7, #17]
 8000998:	733b      	strb	r3, [r7, #12]
    dateTime.month 	= dateTimeArray[2];
 800099a:	7cbb      	ldrb	r3, [r7, #18]
 800099c:	737b      	strb	r3, [r7, #13]
    dateTime.year 	= dateTimeArray[3];
 800099e:	7cfb      	ldrb	r3, [r7, #19]
 80009a0:	73bb      	strb	r3, [r7, #14]

    //<< extracting time
    tokenIdx = 0;
 80009a2:	2300      	movs	r3, #0
 80009a4:	77fb      	strb	r3, [r7, #31]
    token = strtok(args[3], ":");
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	330c      	adds	r3, #12
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	491f      	ldr	r1, [pc, #124]	@ (8000a2c <setDateTime+0x100>)
 80009ae:	4618      	mov	r0, r3
 80009b0:	f00a fae6 	bl	800af80 <strtok>
 80009b4:	61b8      	str	r0, [r7, #24]

    while (token != NULL && tokenIdx < 3)
 80009b6:	e011      	b.n	80009dc <setDateTime+0xb0>
    {
        dateTimeArray[tokenIdx] = (uint8_t)atoi(token);
 80009b8:	69b8      	ldr	r0, [r7, #24]
 80009ba:	f00a f861 	bl	800aa80 <atoi>
 80009be:	4602      	mov	r2, r0
 80009c0:	7ffb      	ldrb	r3, [r7, #31]
 80009c2:	b2d2      	uxtb	r2, r2
 80009c4:	3320      	adds	r3, #32
 80009c6:	443b      	add	r3, r7
 80009c8:	f803 2c10 	strb.w	r2, [r3, #-16]
        tokenIdx++;
 80009cc:	7ffb      	ldrb	r3, [r7, #31]
 80009ce:	3301      	adds	r3, #1
 80009d0:	77fb      	strb	r3, [r7, #31]
        token = strtok(NULL, ":");
 80009d2:	4916      	ldr	r1, [pc, #88]	@ (8000a2c <setDateTime+0x100>)
 80009d4:	2000      	movs	r0, #0
 80009d6:	f00a fad3 	bl	800af80 <strtok>
 80009da:	61b8      	str	r0, [r7, #24]
    while (token != NULL && tokenIdx < 3)
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d002      	beq.n	80009e8 <setDateTime+0xbc>
 80009e2:	7ffb      	ldrb	r3, [r7, #31]
 80009e4:	2b02      	cmp	r3, #2
 80009e6:	d9e7      	bls.n	80009b8 <setDateTime+0x8c>
    }

    dateTime.hours 	= dateTimeArray[0];
 80009e8:	7c3b      	ldrb	r3, [r7, #16]
 80009ea:	723b      	strb	r3, [r7, #8]
    dateTime.mins 	= dateTimeArray[1];
 80009ec:	7c7b      	ldrb	r3, [r7, #17]
 80009ee:	727b      	strb	r3, [r7, #9]
    dateTime.secs 	= dateTimeArray[2];
 80009f0:	7cbb      	ldrb	r3, [r7, #18]
 80009f2:	72bb      	strb	r3, [r7, #10]

    setRTCData(&dateTime);
 80009f4:	f107 0308 	add.w	r3, r7, #8
 80009f8:	4618      	mov	r0, r3
 80009fa:	f009 fe33 	bl	800a664 <setRTCData>

    uint16_t length = snprintf(response, 512, "Time is Set\r\n");
 80009fe:	4a0c      	ldr	r2, [pc, #48]	@ (8000a30 <setDateTime+0x104>)
 8000a00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a04:	6838      	ldr	r0, [r7, #0]
 8000a06:	f00a fa3b 	bl	800ae80 <sniprintf>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	82fb      	strh	r3, [r7, #22]

	HAL_UART_Transmit(&huart3, response, length, 100);
 8000a0e:	8afa      	ldrh	r2, [r7, #22]
 8000a10:	2364      	movs	r3, #100	@ 0x64
 8000a12:	6839      	ldr	r1, [r7, #0]
 8000a14:	4807      	ldr	r0, [pc, #28]	@ (8000a34 <setDateTime+0x108>)
 8000a16:	f007 faf9 	bl	800800c <HAL_UART_Transmit>
}
 8000a1a:	bf00      	nop
 8000a1c:	3720      	adds	r7, #32
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	0800c010 	.word	0x0800c010
 8000a28:	0800bff8 	.word	0x0800bff8
 8000a2c:	0800bffc 	.word	0x0800bffc
 8000a30:	0800c000 	.word	0x0800c000
 8000a34:	24000558 	.word	0x24000558

08000a38 <setRtcAlarm>:


static void setRtcAlarm(char ** args, char *response)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b088      	sub	sp, #32
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
    uint8_t dateTimeArray[3] = {0};
 8000a42:	4b3b      	ldr	r3, [pc, #236]	@ (8000b30 <setRtcAlarm+0xf8>)
 8000a44:	881b      	ldrh	r3, [r3, #0]
 8000a46:	823b      	strh	r3, [r7, #16]
 8000a48:	2300      	movs	r3, #0
 8000a4a:	74bb      	strb	r3, [r7, #18]
    uint8_t tokenIdx = 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	77fb      	strb	r3, [r7, #31]
    sDateTimeConfig_t dateTime = {0};
 8000a50:	f107 0308 	add.w	r3, r7, #8
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	f8c3 2003 	str.w	r2, [r3, #3]

    //<< extracting date
    char *token = strtok(args[2], "/");
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3308      	adds	r3, #8
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4934      	ldr	r1, [pc, #208]	@ (8000b34 <setRtcAlarm+0xfc>)
 8000a64:	4618      	mov	r0, r3
 8000a66:	f00a fa8b 	bl	800af80 <strtok>
 8000a6a:	61b8      	str	r0, [r7, #24]

    while (token != NULL && tokenIdx < 4)
 8000a6c:	e011      	b.n	8000a92 <setRtcAlarm+0x5a>
    {
        dateTimeArray[tokenIdx] = (uint8_t)atoi(token);
 8000a6e:	69b8      	ldr	r0, [r7, #24]
 8000a70:	f00a f806 	bl	800aa80 <atoi>
 8000a74:	4602      	mov	r2, r0
 8000a76:	7ffb      	ldrb	r3, [r7, #31]
 8000a78:	b2d2      	uxtb	r2, r2
 8000a7a:	3320      	adds	r3, #32
 8000a7c:	443b      	add	r3, r7
 8000a7e:	f803 2c10 	strb.w	r2, [r3, #-16]
        tokenIdx++;
 8000a82:	7ffb      	ldrb	r3, [r7, #31]
 8000a84:	3301      	adds	r3, #1
 8000a86:	77fb      	strb	r3, [r7, #31]
        token = strtok(NULL, "/");
 8000a88:	492a      	ldr	r1, [pc, #168]	@ (8000b34 <setRtcAlarm+0xfc>)
 8000a8a:	2000      	movs	r0, #0
 8000a8c:	f00a fa78 	bl	800af80 <strtok>
 8000a90:	61b8      	str	r0, [r7, #24]
    while (token != NULL && tokenIdx < 4)
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d002      	beq.n	8000a9e <setRtcAlarm+0x66>
 8000a98:	7ffb      	ldrb	r3, [r7, #31]
 8000a9a:	2b03      	cmp	r3, #3
 8000a9c:	d9e7      	bls.n	8000a6e <setRtcAlarm+0x36>
    }

    dateTime.day	= dateTimeArray[0];
 8000a9e:	7c3b      	ldrb	r3, [r7, #16]
 8000aa0:	72fb      	strb	r3, [r7, #11]
    dateTime.date 	= dateTimeArray[1];
 8000aa2:	7c7b      	ldrb	r3, [r7, #17]
 8000aa4:	733b      	strb	r3, [r7, #12]
    dateTime.month 	= dateTimeArray[2];
 8000aa6:	7cbb      	ldrb	r3, [r7, #18]
 8000aa8:	737b      	strb	r3, [r7, #13]
    dateTime.year 	= dateTimeArray[3];
 8000aaa:	7cfb      	ldrb	r3, [r7, #19]
 8000aac:	73bb      	strb	r3, [r7, #14]

    //<< extracting time
    tokenIdx = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	77fb      	strb	r3, [r7, #31]
    token = strtok(args[3], ":");
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	330c      	adds	r3, #12
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	491f      	ldr	r1, [pc, #124]	@ (8000b38 <setRtcAlarm+0x100>)
 8000aba:	4618      	mov	r0, r3
 8000abc:	f00a fa60 	bl	800af80 <strtok>
 8000ac0:	61b8      	str	r0, [r7, #24]

    while (token != NULL && tokenIdx < 3)
 8000ac2:	e011      	b.n	8000ae8 <setRtcAlarm+0xb0>
    {
        dateTimeArray[tokenIdx] = (uint8_t)atoi(token);
 8000ac4:	69b8      	ldr	r0, [r7, #24]
 8000ac6:	f009 ffdb 	bl	800aa80 <atoi>
 8000aca:	4602      	mov	r2, r0
 8000acc:	7ffb      	ldrb	r3, [r7, #31]
 8000ace:	b2d2      	uxtb	r2, r2
 8000ad0:	3320      	adds	r3, #32
 8000ad2:	443b      	add	r3, r7
 8000ad4:	f803 2c10 	strb.w	r2, [r3, #-16]
        tokenIdx++;
 8000ad8:	7ffb      	ldrb	r3, [r7, #31]
 8000ada:	3301      	adds	r3, #1
 8000adc:	77fb      	strb	r3, [r7, #31]
        token = strtok(NULL, ":");
 8000ade:	4916      	ldr	r1, [pc, #88]	@ (8000b38 <setRtcAlarm+0x100>)
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f00a fa4d 	bl	800af80 <strtok>
 8000ae6:	61b8      	str	r0, [r7, #24]
    while (token != NULL && tokenIdx < 3)
 8000ae8:	69bb      	ldr	r3, [r7, #24]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d002      	beq.n	8000af4 <setRtcAlarm+0xbc>
 8000aee:	7ffb      	ldrb	r3, [r7, #31]
 8000af0:	2b02      	cmp	r3, #2
 8000af2:	d9e7      	bls.n	8000ac4 <setRtcAlarm+0x8c>
    }

    dateTime.hours 	= dateTimeArray[0];
 8000af4:	7c3b      	ldrb	r3, [r7, #16]
 8000af6:	723b      	strb	r3, [r7, #8]
    dateTime.mins 	= dateTimeArray[1];
 8000af8:	7c7b      	ldrb	r3, [r7, #17]
 8000afa:	727b      	strb	r3, [r7, #9]
    dateTime.secs 	= dateTimeArray[2];
 8000afc:	7cbb      	ldrb	r3, [r7, #18]
 8000afe:	72bb      	strb	r3, [r7, #10]

    setRTCAlarm(&dateTime);
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	4618      	mov	r0, r3
 8000b06:	f009 fe23 	bl	800a750 <setRTCAlarm>

    uint16_t length = snprintf(response, 512, "Alarm is Set\r\n");
 8000b0a:	4a0c      	ldr	r2, [pc, #48]	@ (8000b3c <setRtcAlarm+0x104>)
 8000b0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b10:	6838      	ldr	r0, [r7, #0]
 8000b12:	f00a f9b5 	bl	800ae80 <sniprintf>
 8000b16:	4603      	mov	r3, r0
 8000b18:	82fb      	strh	r3, [r7, #22]

	HAL_UART_Transmit(&huart3, response, length, 100);
 8000b1a:	8afa      	ldrh	r2, [r7, #22]
 8000b1c:	2364      	movs	r3, #100	@ 0x64
 8000b1e:	6839      	ldr	r1, [r7, #0]
 8000b20:	4807      	ldr	r0, [pc, #28]	@ (8000b40 <setRtcAlarm+0x108>)
 8000b22:	f007 fa73 	bl	800800c <HAL_UART_Transmit>
}
 8000b26:	bf00      	nop
 8000b28:	3720      	adds	r7, #32
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	0800c010 	.word	0x0800c010
 8000b34:	0800bff8 	.word	0x0800bff8
 8000b38:	0800bffc 	.word	0x0800bffc
 8000b3c:	0800c014 	.word	0x0800c014
 8000b40:	24000558 	.word	0x24000558

08000b44 <setCSleep>:

static void setCSleep(char ** args, char *response)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
 8000b4c:	6039      	str	r1, [r7, #0]
    uint16_t length = snprintf(response, 512, "Device entered cSleep mode\r\n");
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b78 <setCSleep+0x34>)
 8000b50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b54:	6838      	ldr	r0, [r7, #0]
 8000b56:	f00a f993 	bl	800ae80 <sniprintf>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	81fb      	strh	r3, [r7, #14]

	HAL_UART_Transmit(&huart3, response, length, 100);
 8000b5e:	89fa      	ldrh	r2, [r7, #14]
 8000b60:	2364      	movs	r3, #100	@ 0x64
 8000b62:	6839      	ldr	r1, [r7, #0]
 8000b64:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <setCSleep+0x38>)
 8000b66:	f007 fa51 	bl	800800c <HAL_UART_Transmit>

	startLowPowerMode();
 8000b6a:	f009 fd23 	bl	800a5b4 <startLowPowerMode>
}
 8000b6e:	bf00      	nop
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	0800c024 	.word	0x0800c024
 8000b7c:	24000558 	.word	0x24000558

08000b80 <setGreenLed>:

static void setGreenLed(char ** args, char *response)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	6039      	str	r1, [r7, #0]
	uint16_t length = 0;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	81fb      	strh	r3, [r7, #14]

	if(strcmp(args[2], "on") == 0)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	3308      	adds	r3, #8
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	491f      	ldr	r1, [pc, #124]	@ (8000c14 <setGreenLed+0x94>)
 8000b96:	4618      	mov	r0, r3
 8000b98:	f7ff fbba 	bl	8000310 <strcmp>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d10d      	bne.n	8000bbe <setGreenLed+0x3e>
	{
		HAL_GPIO_WritePin (GPIOB, GPIO_PIN_0, 1);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	481c      	ldr	r0, [pc, #112]	@ (8000c18 <setGreenLed+0x98>)
 8000ba8:	f003 ff52 	bl	8004a50 <HAL_GPIO_WritePin>
		length = snprintf(response, 512, "Green Led Set\r\n");
 8000bac:	4a1b      	ldr	r2, [pc, #108]	@ (8000c1c <setGreenLed+0x9c>)
 8000bae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bb2:	6838      	ldr	r0, [r7, #0]
 8000bb4:	f00a f964 	bl	800ae80 <sniprintf>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	81fb      	strh	r3, [r7, #14]
 8000bbc:	e01f      	b.n	8000bfe <setGreenLed+0x7e>
	}
	else if(strcmp(args[2], "off") == 0)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	3308      	adds	r3, #8
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4916      	ldr	r1, [pc, #88]	@ (8000c20 <setGreenLed+0xa0>)
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff fba2 	bl	8000310 <strcmp>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d10d      	bne.n	8000bee <setGreenLed+0x6e>
	{
		HAL_GPIO_WritePin (GPIOB, GPIO_PIN_0, 0);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	4810      	ldr	r0, [pc, #64]	@ (8000c18 <setGreenLed+0x98>)
 8000bd8:	f003 ff3a 	bl	8004a50 <HAL_GPIO_WritePin>
		length = snprintf(response, 512, "Green Led Unset\r\n");
 8000bdc:	4a11      	ldr	r2, [pc, #68]	@ (8000c24 <setGreenLed+0xa4>)
 8000bde:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000be2:	6838      	ldr	r0, [r7, #0]
 8000be4:	f00a f94c 	bl	800ae80 <sniprintf>
 8000be8:	4603      	mov	r3, r0
 8000bea:	81fb      	strh	r3, [r7, #14]
 8000bec:	e007      	b.n	8000bfe <setGreenLed+0x7e>
	}
	else
	{
		length = snprintf(response, 512, "Arg Error\r\n");
 8000bee:	4a0e      	ldr	r2, [pc, #56]	@ (8000c28 <setGreenLed+0xa8>)
 8000bf0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bf4:	6838      	ldr	r0, [r7, #0]
 8000bf6:	f00a f943 	bl	800ae80 <sniprintf>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	81fb      	strh	r3, [r7, #14]
	}

	HAL_UART_Transmit(&huart3, response, length, 100);
 8000bfe:	89fa      	ldrh	r2, [r7, #14]
 8000c00:	2364      	movs	r3, #100	@ 0x64
 8000c02:	6839      	ldr	r1, [r7, #0]
 8000c04:	4809      	ldr	r0, [pc, #36]	@ (8000c2c <setGreenLed+0xac>)
 8000c06:	f007 fa01 	bl	800800c <HAL_UART_Transmit>
}
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	0800c044 	.word	0x0800c044
 8000c18:	58020400 	.word	0x58020400
 8000c1c:	0800c048 	.word	0x0800c048
 8000c20:	0800c058 	.word	0x0800c058
 8000c24:	0800c05c 	.word	0x0800c05c
 8000c28:	0800c070 	.word	0x0800c070
 8000c2c:	24000558 	.word	0x24000558

08000c30 <systemInit>:
#include "debugUart.h"

uint8_t receptionData = 0;

void systemInit(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
	debugUartInit();
 8000c34:	f009 fe18 	bl	800a868 <debugUartInit>

	RTCInit();
 8000c38:	f009 fcf6 	bl	800a628 <RTCInit>

	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_0, 0);
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	2101      	movs	r1, #1
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <systemInit+0x24>)
 8000c42:	f003 ff05 	bl	8004a50 <HAL_GPIO_WritePin>

	HAL_UART_Transmit_IT(&huart3, "System Started\r\n", 16);
 8000c46:	2210      	movs	r2, #16
 8000c48:	4903      	ldr	r1, [pc, #12]	@ (8000c58 <systemInit+0x28>)
 8000c4a:	4804      	ldr	r0, [pc, #16]	@ (8000c5c <systemInit+0x2c>)
 8000c4c:	f007 fa6c 	bl	8008128 <HAL_UART_Transmit_IT>
}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	58020400 	.word	0x58020400
 8000c58:	0800c07c 	.word	0x0800c07c
 8000c5c:	24000558 	.word	0x24000558

08000c60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c66:	4b0d      	ldr	r3, [pc, #52]	@ (8000c9c <MX_DMA_Init+0x3c>)
 8000c68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c9c <MX_DMA_Init+0x3c>)
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000c76:	4b09      	ldr	r3, [pc, #36]	@ (8000c9c <MX_DMA_Init+0x3c>)
 8000c78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c7c:	f003 0301 	and.w	r3, r3, #1
 8000c80:	607b      	str	r3, [r7, #4]
 8000c82:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2100      	movs	r1, #0
 8000c88:	200b      	movs	r0, #11
 8000c8a:	f000 fecc 	bl	8001a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000c8e:	200b      	movs	r0, #11
 8000c90:	f000 fee3 	bl	8001a5a <HAL_NVIC_EnableIRQ>

}
 8000c94:	bf00      	nop
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	58024400 	.word	0x58024400

08000ca0 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_HS_ID
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08c      	sub	sp, #48	@ 0x30
 8000ca4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca6:	f107 031c 	add.w	r3, r7, #28
 8000caa:	2200      	movs	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
 8000cae:	605a      	str	r2, [r3, #4]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	60da      	str	r2, [r3, #12]
 8000cb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb6:	4b90      	ldr	r3, [pc, #576]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000cb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cbc:	4a8e      	ldr	r2, [pc, #568]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000cbe:	f043 0304 	orr.w	r3, r3, #4
 8000cc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cc6:	4b8c      	ldr	r3, [pc, #560]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ccc:	f003 0304 	and.w	r3, r3, #4
 8000cd0:	61bb      	str	r3, [r7, #24]
 8000cd2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cd4:	4b88      	ldr	r3, [pc, #544]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000cd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cda:	4a87      	ldr	r2, [pc, #540]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000cdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ce0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ce4:	4b84      	ldr	r3, [pc, #528]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	4b81      	ldr	r3, [pc, #516]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf8:	4a7f      	ldr	r2, [pc, #508]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000cfa:	f043 0301 	orr.w	r3, r3, #1
 8000cfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d02:	4b7d      	ldr	r3, [pc, #500]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	613b      	str	r3, [r7, #16]
 8000d0e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d10:	4b79      	ldr	r3, [pc, #484]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d16:	4a78      	ldr	r2, [pc, #480]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d18:	f043 0302 	orr.w	r3, r3, #2
 8000d1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d20:	4b75      	ldr	r3, [pc, #468]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d2e:	4b72      	ldr	r3, [pc, #456]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d34:	4a70      	ldr	r2, [pc, #448]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d36:	f043 0308 	orr.w	r3, r3, #8
 8000d3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d3e:	4b6e      	ldr	r3, [pc, #440]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d44:	f003 0308 	and.w	r3, r3, #8
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d4c:	4b6a      	ldr	r3, [pc, #424]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d52:	4a69      	ldr	r2, [pc, #420]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d5c:	4b66      	ldr	r3, [pc, #408]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d6a:	4b63      	ldr	r3, [pc, #396]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d70:	4a61      	ldr	r2, [pc, #388]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d72:	f043 0310 	orr.w	r3, r3, #16
 8000d76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d7a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <MX_GPIO_Init+0x258>)
 8000d7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d80:	f003 0310 	and.w	r3, r3, #16
 8000d84:	603b      	str	r3, [r7, #0]
 8000d86:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000d8e:	485b      	ldr	r0, [pc, #364]	@ (8000efc <MX_GPIO_Init+0x25c>)
 8000d90:	f003 fe5e 	bl	8004a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9a:	4859      	ldr	r0, [pc, #356]	@ (8000f00 <MX_GPIO_Init+0x260>)
 8000d9c:	f003 fe58 	bl	8004a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2102      	movs	r1, #2
 8000da4:	4857      	ldr	r0, [pc, #348]	@ (8000f04 <MX_GPIO_Init+0x264>)
 8000da6:	f003 fe53 	bl	8004a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000daa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000db0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dba:	f107 031c 	add.w	r3, r7, #28
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4851      	ldr	r0, [pc, #324]	@ (8000f08 <MX_GPIO_Init+0x268>)
 8000dc2:	f003 fc9d 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000dc6:	2332      	movs	r3, #50	@ 0x32
 8000dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dd6:	230b      	movs	r3, #11
 8000dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dda:	f107 031c 	add.w	r3, r7, #28
 8000dde:	4619      	mov	r1, r3
 8000de0:	4849      	ldr	r0, [pc, #292]	@ (8000f08 <MX_GPIO_Init+0x268>)
 8000de2:	f003 fc8d 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000de6:	2386      	movs	r3, #134	@ 0x86
 8000de8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000df6:	230b      	movs	r3, #11
 8000df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 031c 	add.w	r3, r7, #28
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4842      	ldr	r0, [pc, #264]	@ (8000f0c <MX_GPIO_Init+0x26c>)
 8000e02:	f003 fc7d 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000e06:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000e0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e18:	f107 031c 	add.w	r3, r7, #28
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4837      	ldr	r0, [pc, #220]	@ (8000efc <MX_GPIO_Init+0x25c>)
 8000e20:	f003 fc6e 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e36:	230b      	movs	r3, #11
 8000e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e3a:	f107 031c 	add.w	r3, r7, #28
 8000e3e:	4619      	mov	r1, r3
 8000e40:	482e      	ldr	r0, [pc, #184]	@ (8000efc <MX_GPIO_Init+0x25c>)
 8000e42:	f003 fc5d 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000e46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000e58:	f107 031c 	add.w	r3, r7, #28
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4828      	ldr	r0, [pc, #160]	@ (8000f00 <MX_GPIO_Init+0x260>)
 8000e60:	f003 fc4e 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e68:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000e72:	f107 031c 	add.w	r3, r7, #28
 8000e76:	4619      	mov	r1, r3
 8000e78:	4825      	ldr	r0, [pc, #148]	@ (8000f10 <MX_GPIO_Init+0x270>)
 8000e7a:	f003 fc41 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000e7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e84:	2302      	movs	r3, #2
 8000e86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000e90:	230a      	movs	r3, #10
 8000e92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000e94:	f107 031c 	add.w	r3, r7, #28
 8000e98:	4619      	mov	r1, r3
 8000e9a:	481c      	ldr	r0, [pc, #112]	@ (8000f0c <MX_GPIO_Init+0x26c>)
 8000e9c:	f003 fc30 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ea0:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ea4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000eb2:	230b      	movs	r3, #11
 8000eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eb6:	f107 031c 	add.w	r3, r7, #28
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4814      	ldr	r0, [pc, #80]	@ (8000f10 <MX_GPIO_Init+0x270>)
 8000ebe:	f003 fc1f 	bl	8004700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	f107 031c 	add.w	r3, r7, #28
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	480a      	ldr	r0, [pc, #40]	@ (8000f04 <MX_GPIO_Init+0x264>)
 8000eda:	f003 fc11 	bl	8004700 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	2028      	movs	r0, #40	@ 0x28
 8000ee4:	f000 fd9f 	bl	8001a26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ee8:	2028      	movs	r0, #40	@ 0x28
 8000eea:	f000 fdb6 	bl	8001a5a <HAL_NVIC_EnableIRQ>

}
 8000eee:	bf00      	nop
 8000ef0:	3730      	adds	r7, #48	@ 0x30
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	58024400 	.word	0x58024400
 8000efc:	58020400 	.word	0x58020400
 8000f00:	58020c00 	.word	0x58020c00
 8000f04:	58021000 	.word	0x58021000
 8000f08:	58020800 	.word	0x58020800
 8000f0c:	58020000 	.word	0x58020000
 8000f10:	58021800 	.word	0x58021800

08000f14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f18:	f000 fc18 	bl	800174c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f1c:	f000 f80e 	bl	8000f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f20:	f7ff febe 	bl	8000ca0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f24:	f7ff fe9c 	bl	8000c60 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8000f28:	f000 faf6 	bl	8001518 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8000f2c:	f000 f87c 	bl	8001028 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  systemInit();
 8000f30:	f7ff fe7e 	bl	8000c30 <systemInit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  debugCLITask();
 8000f34:	f7ff fbc4 	bl	80006c0 <debugCLITask>
 8000f38:	e7fc      	b.n	8000f34 <main+0x20>
	...

08000f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b09c      	sub	sp, #112	@ 0x70
 8000f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f46:	224c      	movs	r2, #76	@ 0x4c
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f00a f80f 	bl	800af6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2220      	movs	r2, #32
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f00a f809 	bl	800af6e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000f5c:	2002      	movs	r0, #2
 8000f5e:	f003 fdc5 	bl	8004aec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000f62:	2300      	movs	r3, #0
 8000f64:	603b      	str	r3, [r7, #0]
 8000f66:	4b2c      	ldr	r3, [pc, #176]	@ (8001018 <SystemClock_Config+0xdc>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	4a2b      	ldr	r2, [pc, #172]	@ (8001018 <SystemClock_Config+0xdc>)
 8000f6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f70:	6193      	str	r3, [r2, #24]
 8000f72:	4b29      	ldr	r3, [pc, #164]	@ (8001018 <SystemClock_Config+0xdc>)
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f7e:	bf00      	nop
 8000f80:	4b25      	ldr	r3, [pc, #148]	@ (8001018 <SystemClock_Config+0xdc>)
 8000f82:	699b      	ldr	r3, [r3, #24]
 8000f84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f8c:	d1f8      	bne.n	8000f80 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000f8e:	2309      	movs	r3, #9
 8000f90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f96:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8000fa8:	f240 1313 	movw	r3, #275	@ 0x113
 8000fac:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000fb2:	2304      	movs	r3, #4
 8000fb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000fba:	2304      	movs	r3, #4
 8000fbc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f003 fdc8 	bl	8004b60 <HAL_RCC_OscConfig>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000fd6:	f000 f821 	bl	800101c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fda:	233f      	movs	r3, #63	@ 0x3f
 8000fdc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000fe6:	2308      	movs	r3, #8
 8000fe8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000fea:	2340      	movs	r3, #64	@ 0x40
 8000fec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000fee:	2340      	movs	r3, #64	@ 0x40
 8000ff0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ff2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ff6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ff8:	2340      	movs	r3, #64	@ 0x40
 8000ffa:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ffc:	1d3b      	adds	r3, r7, #4
 8000ffe:	2103      	movs	r1, #3
 8001000:	4618      	mov	r0, r3
 8001002:	f004 f987 	bl	8005314 <HAL_RCC_ClockConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800100c:	f000 f806 	bl	800101c <Error_Handler>
  }
}
 8001010:	bf00      	nop
 8001012:	3770      	adds	r7, #112	@ 0x70
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	58024800 	.word	0x58024800

0800101c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001020:	b672      	cpsid	i
}
 8001022:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <Error_Handler+0x8>

08001028 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b090      	sub	sp, #64	@ 0x40
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800102e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800103e:	2300      	movs	r3, #0
 8001040:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001042:	463b      	mov	r3, r7
 8001044:	2228      	movs	r2, #40	@ 0x28
 8001046:	2100      	movs	r1, #0
 8001048:	4618      	mov	r0, r3
 800104a:	f009 ff90 	bl	800af6e <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800104e:	4b3c      	ldr	r3, [pc, #240]	@ (8001140 <MX_RTC_Init+0x118>)
 8001050:	4a3c      	ldr	r2, [pc, #240]	@ (8001144 <MX_RTC_Init+0x11c>)
 8001052:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001054:	4b3a      	ldr	r3, [pc, #232]	@ (8001140 <MX_RTC_Init+0x118>)
 8001056:	2200      	movs	r2, #0
 8001058:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800105a:	4b39      	ldr	r3, [pc, #228]	@ (8001140 <MX_RTC_Init+0x118>)
 800105c:	227f      	movs	r2, #127	@ 0x7f
 800105e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001060:	4b37      	ldr	r3, [pc, #220]	@ (8001140 <MX_RTC_Init+0x118>)
 8001062:	22ff      	movs	r2, #255	@ 0xff
 8001064:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001066:	4b36      	ldr	r3, [pc, #216]	@ (8001140 <MX_RTC_Init+0x118>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800106c:	4b34      	ldr	r3, [pc, #208]	@ (8001140 <MX_RTC_Init+0x118>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001072:	4b33      	ldr	r3, [pc, #204]	@ (8001140 <MX_RTC_Init+0x118>)
 8001074:	2200      	movs	r2, #0
 8001076:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001078:	4b31      	ldr	r3, [pc, #196]	@ (8001140 <MX_RTC_Init+0x118>)
 800107a:	2200      	movs	r2, #0
 800107c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800107e:	4830      	ldr	r0, [pc, #192]	@ (8001140 <MX_RTC_Init+0x118>)
 8001080:	f006 fa96 	bl	80075b0 <HAL_RTC_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800108a:	f7ff ffc7 	bl	800101c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800108e:	2300      	movs	r3, #0
 8001090:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8001094:	2300      	movs	r3, #0
 8001096:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 800109a:	2300      	movs	r3, #0
 800109c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80010a4:	2300      	movs	r3, #0
 80010a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80010a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010ac:	2201      	movs	r2, #1
 80010ae:	4619      	mov	r1, r3
 80010b0:	4823      	ldr	r0, [pc, #140]	@ (8001140 <MX_RTC_Init+0x118>)
 80010b2:	f006 faff 	bl	80076b4 <HAL_RTC_SetTime>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 80010bc:	f7ff ffae 	bl	800101c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80010c0:	2301      	movs	r3, #1
 80010c2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 80010c6:	2301      	movs	r3, #1
 80010c8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 80010cc:	2301      	movs	r3, #1
 80010ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80010d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010dc:	2201      	movs	r2, #1
 80010de:	4619      	mov	r1, r3
 80010e0:	4817      	ldr	r0, [pc, #92]	@ (8001140 <MX_RTC_Init+0x118>)
 80010e2:	f006 fbe1 	bl	80078a8 <HAL_RTC_SetDate>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 80010ec:	f7ff ff96 	bl	800101c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001100:	2300      	movs	r3, #0
 8001102:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 8001110:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001114:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = RTC_WEEKDAY_MONDAY;
 8001116:	2301      	movs	r3, #1
 8001118:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800111c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001120:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001122:	463b      	mov	r3, r7
 8001124:	2201      	movs	r2, #1
 8001126:	4619      	mov	r1, r3
 8001128:	4805      	ldr	r0, [pc, #20]	@ (8001140 <MX_RTC_Init+0x118>)
 800112a:	f006 fc93 	bl	8007a54 <HAL_RTC_SetAlarm_IT>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_RTC_Init+0x110>
  {
    Error_Handler();
 8001134:	f7ff ff72 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001138:	bf00      	nop
 800113a:	3740      	adds	r7, #64	@ 0x40
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	24000530 	.word	0x24000530
 8001144:	58004000 	.word	0x58004000

08001148 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b0b0      	sub	sp, #192	@ 0xc0
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001150:	f107 0308 	add.w	r3, r7, #8
 8001154:	22b8      	movs	r2, #184	@ 0xb8
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f009 ff08 	bl	800af6e <memset>
  if(rtcHandle->Instance==RTC)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a14      	ldr	r2, [pc, #80]	@ (80011b4 <HAL_RTC_MspInit+0x6c>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d121      	bne.n	80011ac <HAL_RTC_MspInit+0x64>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001168:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800116c:	f04f 0300 	mov.w	r3, #0
 8001170:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001174:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001178:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800117c:	f107 0308 	add.w	r3, r7, #8
 8001180:	4618      	mov	r0, r3
 8001182:	f004 fc53 	bl	8005a2c <HAL_RCCEx_PeriphCLKConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 800118c:	f7ff ff46 	bl	800101c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001190:	4b09      	ldr	r3, [pc, #36]	@ (80011b8 <HAL_RTC_MspInit+0x70>)
 8001192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001194:	4a08      	ldr	r2, [pc, #32]	@ (80011b8 <HAL_RTC_MspInit+0x70>)
 8001196:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800119a:	6713      	str	r3, [r2, #112]	@ 0x70

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	2100      	movs	r1, #0
 80011a0:	2029      	movs	r0, #41	@ 0x29
 80011a2:	f000 fc40 	bl	8001a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80011a6:	2029      	movs	r0, #41	@ 0x29
 80011a8:	f000 fc57 	bl	8001a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80011ac:	bf00      	nop
 80011ae:	37c0      	adds	r7, #192	@ 0xc0
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	58004000 	.word	0x58004000
 80011b8:	58024400 	.word	0x58024400

080011bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c2:	4b0a      	ldr	r3, [pc, #40]	@ (80011ec <HAL_MspInit+0x30>)
 80011c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011c8:	4a08      	ldr	r2, [pc, #32]	@ (80011ec <HAL_MspInit+0x30>)
 80011ca:	f043 0302 	orr.w	r3, r3, #2
 80011ce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80011d2:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <HAL_MspInit+0x30>)
 80011d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	607b      	str	r3, [r7, #4]
 80011de:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	58024400 	.word	0x58024400

080011f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <NMI_Handler+0x4>

080011f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <HardFault_Handler+0x4>

08001200 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <MemManage_Handler+0x4>

08001208 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <BusFault_Handler+0x4>

08001210 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <UsageFault_Handler+0x4>

08001218 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001246:	f000 faf3 	bl	8001830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
	...

08001250 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001254:	4802      	ldr	r0, [pc, #8]	@ (8001260 <DMA1_Stream0_IRQHandler+0x10>)
 8001256:	f001 ff41 	bl	80030dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	240005ec 	.word	0x240005ec

08001264 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001268:	4802      	ldr	r0, [pc, #8]	@ (8001274 <USART3_IRQHandler+0x10>)
 800126a:	f007 f83d 	bl	80082e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	24000558 	.word	0x24000558

08001278 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800127c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001280:	f003 fbff 	bl	8004a82 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}

08001288 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms (A and B) interrupt through EXTI line.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800128c:	4802      	ldr	r0, [pc, #8]	@ (8001298 <RTC_Alarm_IRQHandler+0x10>)
 800128e:	f006 fd1f 	bl	8007cd0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	24000530 	.word	0x24000530

0800129c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return 1;
 80012a0:	2301      	movs	r3, #1
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <_kill>:

int _kill(int pid, int sig)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012b6:	f009 ff15 	bl	800b0e4 <__errno>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2216      	movs	r2, #22
 80012be:	601a      	str	r2, [r3, #0]
  return -1;
 80012c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <_exit>:

void _exit (int status)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012d4:	f04f 31ff 	mov.w	r1, #4294967295
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ffe7 	bl	80012ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80012de:	bf00      	nop
 80012e0:	e7fd      	b.n	80012de <_exit+0x12>

080012e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b086      	sub	sp, #24
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	60b9      	str	r1, [r7, #8]
 80012ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	e00a      	b.n	800130a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012f4:	f3af 8000 	nop.w
 80012f8:	4601      	mov	r1, r0
 80012fa:	68bb      	ldr	r3, [r7, #8]
 80012fc:	1c5a      	adds	r2, r3, #1
 80012fe:	60ba      	str	r2, [r7, #8]
 8001300:	b2ca      	uxtb	r2, r1
 8001302:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	3301      	adds	r3, #1
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	429a      	cmp	r2, r3
 8001310:	dbf0      	blt.n	80012f4 <_read+0x12>
  }

  return len;
 8001312:	687b      	ldr	r3, [r7, #4]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3718      	adds	r7, #24
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	e009      	b.n	8001342 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	60ba      	str	r2, [r7, #8]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4618      	mov	r0, r3
 8001338:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	3301      	adds	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	697a      	ldr	r2, [r7, #20]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	429a      	cmp	r2, r3
 8001348:	dbf1      	blt.n	800132e <_write+0x12>
  }
  return len;
 800134a:	687b      	ldr	r3, [r7, #4]
}
 800134c:	4618      	mov	r0, r3
 800134e:	3718      	adds	r7, #24
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <_close>:

int _close(int file)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800135c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001360:	4618      	mov	r0, r3
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800137c:	605a      	str	r2, [r3, #4]
  return 0;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <_isatty>:

int _isatty(int file)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001394:	2301      	movs	r3, #1
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b085      	sub	sp, #20
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013c4:	4a14      	ldr	r2, [pc, #80]	@ (8001418 <_sbrk+0x5c>)
 80013c6:	4b15      	ldr	r3, [pc, #84]	@ (800141c <_sbrk+0x60>)
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013d0:	4b13      	ldr	r3, [pc, #76]	@ (8001420 <_sbrk+0x64>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d102      	bne.n	80013de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013d8:	4b11      	ldr	r3, [pc, #68]	@ (8001420 <_sbrk+0x64>)
 80013da:	4a12      	ldr	r2, [pc, #72]	@ (8001424 <_sbrk+0x68>)
 80013dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013de:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <_sbrk+0x64>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d207      	bcs.n	80013fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013ec:	f009 fe7a 	bl	800b0e4 <__errno>
 80013f0:	4603      	mov	r3, r0
 80013f2:	220c      	movs	r2, #12
 80013f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	e009      	b.n	8001410 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013fc:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <_sbrk+0x64>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001402:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <_sbrk+0x64>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4413      	add	r3, r2
 800140a:	4a05      	ldr	r2, [pc, #20]	@ (8001420 <_sbrk+0x64>)
 800140c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800140e:	68fb      	ldr	r3, [r7, #12]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	24050000 	.word	0x24050000
 800141c:	00000400 	.word	0x00000400
 8001420:	24000554 	.word	0x24000554
 8001424:	24000828 	.word	0x24000828

08001428 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800142c:	4b32      	ldr	r3, [pc, #200]	@ (80014f8 <SystemInit+0xd0>)
 800142e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001432:	4a31      	ldr	r2, [pc, #196]	@ (80014f8 <SystemInit+0xd0>)
 8001434:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001438:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800143c:	4b2f      	ldr	r3, [pc, #188]	@ (80014fc <SystemInit+0xd4>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 030f 	and.w	r3, r3, #15
 8001444:	2b06      	cmp	r3, #6
 8001446:	d807      	bhi.n	8001458 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001448:	4b2c      	ldr	r3, [pc, #176]	@ (80014fc <SystemInit+0xd4>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f023 030f 	bic.w	r3, r3, #15
 8001450:	4a2a      	ldr	r2, [pc, #168]	@ (80014fc <SystemInit+0xd4>)
 8001452:	f043 0307 	orr.w	r3, r3, #7
 8001456:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001458:	4b29      	ldr	r3, [pc, #164]	@ (8001500 <SystemInit+0xd8>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a28      	ldr	r2, [pc, #160]	@ (8001500 <SystemInit+0xd8>)
 800145e:	f043 0301 	orr.w	r3, r3, #1
 8001462:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001464:	4b26      	ldr	r3, [pc, #152]	@ (8001500 <SystemInit+0xd8>)
 8001466:	2200      	movs	r2, #0
 8001468:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800146a:	4b25      	ldr	r3, [pc, #148]	@ (8001500 <SystemInit+0xd8>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	4924      	ldr	r1, [pc, #144]	@ (8001500 <SystemInit+0xd8>)
 8001470:	4b24      	ldr	r3, [pc, #144]	@ (8001504 <SystemInit+0xdc>)
 8001472:	4013      	ands	r3, r2
 8001474:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001476:	4b21      	ldr	r3, [pc, #132]	@ (80014fc <SystemInit+0xd4>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 0308 	and.w	r3, r3, #8
 800147e:	2b00      	cmp	r3, #0
 8001480:	d007      	beq.n	8001492 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001482:	4b1e      	ldr	r3, [pc, #120]	@ (80014fc <SystemInit+0xd4>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f023 030f 	bic.w	r3, r3, #15
 800148a:	4a1c      	ldr	r2, [pc, #112]	@ (80014fc <SystemInit+0xd4>)
 800148c:	f043 0307 	orr.w	r3, r3, #7
 8001490:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001492:	4b1b      	ldr	r3, [pc, #108]	@ (8001500 <SystemInit+0xd8>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001498:	4b19      	ldr	r3, [pc, #100]	@ (8001500 <SystemInit+0xd8>)
 800149a:	2200      	movs	r2, #0
 800149c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800149e:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <SystemInit+0xd8>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80014a4:	4b16      	ldr	r3, [pc, #88]	@ (8001500 <SystemInit+0xd8>)
 80014a6:	4a18      	ldr	r2, [pc, #96]	@ (8001508 <SystemInit+0xe0>)
 80014a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <SystemInit+0xd8>)
 80014ac:	4a17      	ldr	r2, [pc, #92]	@ (800150c <SystemInit+0xe4>)
 80014ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80014b0:	4b13      	ldr	r3, [pc, #76]	@ (8001500 <SystemInit+0xd8>)
 80014b2:	4a17      	ldr	r2, [pc, #92]	@ (8001510 <SystemInit+0xe8>)
 80014b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80014b6:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <SystemInit+0xd8>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80014bc:	4b10      	ldr	r3, [pc, #64]	@ (8001500 <SystemInit+0xd8>)
 80014be:	4a14      	ldr	r2, [pc, #80]	@ (8001510 <SystemInit+0xe8>)
 80014c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80014c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <SystemInit+0xd8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001500 <SystemInit+0xd8>)
 80014ca:	4a11      	ldr	r2, [pc, #68]	@ (8001510 <SystemInit+0xe8>)
 80014cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <SystemInit+0xd8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001500 <SystemInit+0xd8>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a09      	ldr	r2, [pc, #36]	@ (8001500 <SystemInit+0xd8>)
 80014da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80014e0:	4b07      	ldr	r3, [pc, #28]	@ (8001500 <SystemInit+0xd8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80014e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <SystemInit+0xec>)
 80014e8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80014ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	e000ed00 	.word	0xe000ed00
 80014fc:	52002000 	.word	0x52002000
 8001500:	58024400 	.word	0x58024400
 8001504:	eaf6ed7f 	.word	0xeaf6ed7f
 8001508:	02020200 	.word	0x02020200
 800150c:	01ff0000 	.word	0x01ff0000
 8001510:	01010280 	.word	0x01010280
 8001514:	52004000 	.word	0x52004000

08001518 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800151c:	4b22      	ldr	r3, [pc, #136]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800151e:	4a23      	ldr	r2, [pc, #140]	@ (80015ac <MX_USART3_UART_Init+0x94>)
 8001520:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001522:	4b21      	ldr	r3, [pc, #132]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001524:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001528:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800152a:	4b1f      	ldr	r3, [pc, #124]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001530:	4b1d      	ldr	r3, [pc, #116]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001536:	4b1c      	ldr	r3, [pc, #112]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001538:	2200      	movs	r2, #0
 800153a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800153c:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800153e:	220c      	movs	r2, #12
 8001540:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001542:	4b19      	ldr	r3, [pc, #100]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001544:	2200      	movs	r2, #0
 8001546:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001548:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800154a:	2200      	movs	r2, #0
 800154c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800154e:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001550:	2200      	movs	r2, #0
 8001552:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001554:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001556:	2200      	movs	r2, #0
 8001558:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800155a:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 800155c:	2200      	movs	r2, #0
 800155e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001560:	4811      	ldr	r0, [pc, #68]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001562:	f006 fd03 	bl	8007f6c <HAL_UART_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800156c:	f7ff fd56 	bl	800101c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001570:	2100      	movs	r1, #0
 8001572:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001574:	f008 ff33 	bl	800a3de <HAL_UARTEx_SetTxFifoThreshold>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800157e:	f7ff fd4d 	bl	800101c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001582:	2100      	movs	r1, #0
 8001584:	4808      	ldr	r0, [pc, #32]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001586:	f008 ff68 	bl	800a45a <HAL_UARTEx_SetRxFifoThreshold>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001590:	f7ff fd44 	bl	800101c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001594:	4804      	ldr	r0, [pc, #16]	@ (80015a8 <MX_USART3_UART_Init+0x90>)
 8001596:	f008 fee9 	bl	800a36c <HAL_UARTEx_DisableFifoMode>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80015a0:	f7ff fd3c 	bl	800101c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	24000558 	.word	0x24000558
 80015ac:	40004800 	.word	0x40004800

080015b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b0b8      	sub	sp, #224	@ 0xe0
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015c8:	f107 0310 	add.w	r3, r7, #16
 80015cc:	22b8      	movs	r2, #184	@ 0xb8
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f009 fccc 	bl	800af6e <memset>
  if(uartHandle->Instance==USART3)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a42      	ldr	r2, [pc, #264]	@ (80016e4 <HAL_UART_MspInit+0x134>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d17d      	bne.n	80016dc <HAL_UART_MspInit+0x12c>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015e0:	f04f 0202 	mov.w	r2, #2
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015f2:	f107 0310 	add.w	r3, r7, #16
 80015f6:	4618      	mov	r0, r3
 80015f8:	f004 fa18 	bl	8005a2c <HAL_RCCEx_PeriphCLKConfig>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001602:	f7ff fd0b 	bl	800101c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001606:	4b38      	ldr	r3, [pc, #224]	@ (80016e8 <HAL_UART_MspInit+0x138>)
 8001608:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800160c:	4a36      	ldr	r2, [pc, #216]	@ (80016e8 <HAL_UART_MspInit+0x138>)
 800160e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001612:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001616:	4b34      	ldr	r3, [pc, #208]	@ (80016e8 <HAL_UART_MspInit+0x138>)
 8001618:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800161c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001624:	4b30      	ldr	r3, [pc, #192]	@ (80016e8 <HAL_UART_MspInit+0x138>)
 8001626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800162a:	4a2f      	ldr	r2, [pc, #188]	@ (80016e8 <HAL_UART_MspInit+0x138>)
 800162c:	f043 0308 	orr.w	r3, r3, #8
 8001630:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001634:	4b2c      	ldr	r3, [pc, #176]	@ (80016e8 <HAL_UART_MspInit+0x138>)
 8001636:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800163a:	f003 0308 	and.w	r3, r3, #8
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8001642:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001646:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164a:	2302      	movs	r3, #2
 800164c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800165c:	2307      	movs	r3, #7
 800165e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001662:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001666:	4619      	mov	r1, r3
 8001668:	4820      	ldr	r0, [pc, #128]	@ (80016ec <HAL_UART_MspInit+0x13c>)
 800166a:	f003 f849 	bl	8004700 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream0;
 800166e:	4b20      	ldr	r3, [pc, #128]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 8001670:	4a20      	ldr	r2, [pc, #128]	@ (80016f4 <HAL_UART_MspInit+0x144>)
 8001672:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8001674:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 8001676:	222d      	movs	r2, #45	@ 0x2d
 8001678:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800167a:	4b1d      	ldr	r3, [pc, #116]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001680:	4b1b      	ldr	r3, [pc, #108]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001686:	4b1a      	ldr	r3, [pc, #104]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 8001688:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800168c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800168e:	4b18      	ldr	r3, [pc, #96]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 8001690:	2200      	movs	r2, #0
 8001692:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001694:	4b16      	ldr	r3, [pc, #88]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800169a:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 800169c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016a0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016a2:	4b13      	ldr	r3, [pc, #76]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016a8:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80016ae:	4810      	ldr	r0, [pc, #64]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 80016b0:	f000 f9ee 	bl	8001a90 <HAL_DMA_Init>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 80016ba:	f7ff fcaf 	bl	800101c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a0b      	ldr	r2, [pc, #44]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 80016c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80016c6:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <HAL_UART_MspInit+0x140>)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2100      	movs	r1, #0
 80016d0:	2027      	movs	r0, #39	@ 0x27
 80016d2:	f000 f9a8 	bl	8001a26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80016d6:	2027      	movs	r0, #39	@ 0x27
 80016d8:	f000 f9bf 	bl	8001a5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80016dc:	bf00      	nop
 80016de:	37e0      	adds	r7, #224	@ 0xe0
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40004800 	.word	0x40004800
 80016e8:	58024400 	.word	0x58024400
 80016ec:	58020c00 	.word	0x58020c00
 80016f0:	240005ec 	.word	0x240005ec
 80016f4:	40020010 	.word	0x40020010

080016f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80016f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001730 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80016fc:	f7ff fe94 	bl	8001428 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001700:	480c      	ldr	r0, [pc, #48]	@ (8001734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001702:	490d      	ldr	r1, [pc, #52]	@ (8001738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001704:	4a0d      	ldr	r2, [pc, #52]	@ (800173c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001708:	e002      	b.n	8001710 <LoopCopyDataInit>

0800170a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800170a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800170c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800170e:	3304      	adds	r3, #4

08001710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001714:	d3f9      	bcc.n	800170a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001716:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001718:	4c0a      	ldr	r4, [pc, #40]	@ (8001744 <LoopFillZerobss+0x22>)
  movs r3, #0
 800171a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800171c:	e001      	b.n	8001722 <LoopFillZerobss>

0800171e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800171e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001720:	3204      	adds	r2, #4

08001722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001724:	d3fb      	bcc.n	800171e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001726:	f009 fce3 	bl	800b0f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800172a:	f7ff fbf3 	bl	8000f14 <main>
  bx  lr
 800172e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001730:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001734:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001738:	240000ec 	.word	0x240000ec
  ldr r2, =_sidata
 800173c:	0800c2ec 	.word	0x0800c2ec
  ldr r2, =_sbss
 8001740:	240000ec 	.word	0x240000ec
  ldr r4, =_ebss
 8001744:	24000828 	.word	0x24000828

08001748 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001748:	e7fe      	b.n	8001748 <ADC3_IRQHandler>
	...

0800174c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001752:	2003      	movs	r0, #3
 8001754:	f000 f95c 	bl	8001a10 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001758:	f003 ff92 	bl	8005680 <HAL_RCC_GetSysClockFreq>
 800175c:	4602      	mov	r2, r0
 800175e:	4b15      	ldr	r3, [pc, #84]	@ (80017b4 <HAL_Init+0x68>)
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	0a1b      	lsrs	r3, r3, #8
 8001764:	f003 030f 	and.w	r3, r3, #15
 8001768:	4913      	ldr	r1, [pc, #76]	@ (80017b8 <HAL_Init+0x6c>)
 800176a:	5ccb      	ldrb	r3, [r1, r3]
 800176c:	f003 031f 	and.w	r3, r3, #31
 8001770:	fa22 f303 	lsr.w	r3, r2, r3
 8001774:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001776:	4b0f      	ldr	r3, [pc, #60]	@ (80017b4 <HAL_Init+0x68>)
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	f003 030f 	and.w	r3, r3, #15
 800177e:	4a0e      	ldr	r2, [pc, #56]	@ (80017b8 <HAL_Init+0x6c>)
 8001780:	5cd3      	ldrb	r3, [r2, r3]
 8001782:	f003 031f 	and.w	r3, r3, #31
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	fa22 f303 	lsr.w	r3, r2, r3
 800178c:	4a0b      	ldr	r2, [pc, #44]	@ (80017bc <HAL_Init+0x70>)
 800178e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001790:	4a0b      	ldr	r2, [pc, #44]	@ (80017c0 <HAL_Init+0x74>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001796:	2000      	movs	r0, #0
 8001798:	f000 f814 	bl	80017c4 <HAL_InitTick>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e002      	b.n	80017ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80017a6:	f7ff fd09 	bl	80011bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	58024400 	.word	0x58024400
 80017b8:	0800c0b8 	.word	0x0800c0b8
 80017bc:	2400007c 	.word	0x2400007c
 80017c0:	24000078 	.word	0x24000078

080017c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80017cc:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <HAL_InitTick+0x60>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d101      	bne.n	80017d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e021      	b.n	800181c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <HAL_InitTick+0x64>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <HAL_InitTick+0x60>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	4619      	mov	r1, r3
 80017e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ee:	4618      	mov	r0, r3
 80017f0:	f000 f941 	bl	8001a76 <HAL_SYSTICK_Config>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e00e      	b.n	800181c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b0f      	cmp	r3, #15
 8001802:	d80a      	bhi.n	800181a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001804:	2200      	movs	r2, #0
 8001806:	6879      	ldr	r1, [r7, #4]
 8001808:	f04f 30ff 	mov.w	r0, #4294967295
 800180c:	f000 f90b 	bl	8001a26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001810:	4a06      	ldr	r2, [pc, #24]	@ (800182c <HAL_InitTick+0x68>)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001816:	2300      	movs	r3, #0
 8001818:	e000      	b.n	800181c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
}
 800181c:	4618      	mov	r0, r3
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	24000084 	.word	0x24000084
 8001828:	24000078 	.word	0x24000078
 800182c:	24000080 	.word	0x24000080

08001830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <HAL_IncTick+0x20>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	461a      	mov	r2, r3
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_IncTick+0x24>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4413      	add	r3, r2
 8001840:	4a04      	ldr	r2, [pc, #16]	@ (8001854 <HAL_IncTick+0x24>)
 8001842:	6013      	str	r3, [r2, #0]
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	24000084 	.word	0x24000084
 8001854:	24000664 	.word	0x24000664

08001858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  return uwTick;
 800185c:	4b03      	ldr	r3, [pc, #12]	@ (800186c <HAL_GetTick+0x14>)
 800185e:	681b      	ldr	r3, [r3, #0]
}
 8001860:	4618      	mov	r0, r3
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	24000664 	.word	0x24000664

08001870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001880:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <__NVIC_SetPriorityGrouping+0x40>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001886:	68ba      	ldr	r2, [r7, #8]
 8001888:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800188c:	4013      	ands	r3, r2
 800188e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <__NVIC_SetPriorityGrouping+0x44>)
 800189a:	4313      	orrs	r3, r2
 800189c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800189e:	4a04      	ldr	r2, [pc, #16]	@ (80018b0 <__NVIC_SetPriorityGrouping+0x40>)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	60d3      	str	r3, [r2, #12]
}
 80018a4:	bf00      	nop
 80018a6:	3714      	adds	r7, #20
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	e000ed00 	.word	0xe000ed00
 80018b4:	05fa0000 	.word	0x05fa0000

080018b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018bc:	4b04      	ldr	r3, [pc, #16]	@ (80018d0 <__NVIC_GetPriorityGrouping+0x18>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	0a1b      	lsrs	r3, r3, #8
 80018c2:	f003 0307 	and.w	r3, r3, #7
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4603      	mov	r3, r0
 80018dc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80018de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	db0b      	blt.n	80018fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	f003 021f 	and.w	r2, r3, #31
 80018ec:	4907      	ldr	r1, [pc, #28]	@ (800190c <__NVIC_EnableIRQ+0x38>)
 80018ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018f2:	095b      	lsrs	r3, r3, #5
 80018f4:	2001      	movs	r0, #1
 80018f6:	fa00 f202 	lsl.w	r2, r0, r2
 80018fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	e000e100 	.word	0xe000e100

08001910 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	6039      	str	r1, [r7, #0]
 800191a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800191c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001920:	2b00      	cmp	r3, #0
 8001922:	db0a      	blt.n	800193a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	490c      	ldr	r1, [pc, #48]	@ (800195c <__NVIC_SetPriority+0x4c>)
 800192a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800192e:	0112      	lsls	r2, r2, #4
 8001930:	b2d2      	uxtb	r2, r2
 8001932:	440b      	add	r3, r1
 8001934:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001938:	e00a      	b.n	8001950 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4908      	ldr	r1, [pc, #32]	@ (8001960 <__NVIC_SetPriority+0x50>)
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	f003 030f 	and.w	r3, r3, #15
 8001946:	3b04      	subs	r3, #4
 8001948:	0112      	lsls	r2, r2, #4
 800194a:	b2d2      	uxtb	r2, r2
 800194c:	440b      	add	r3, r1
 800194e:	761a      	strb	r2, [r3, #24]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	e000e100 	.word	0xe000e100
 8001960:	e000ed00 	.word	0xe000ed00

08001964 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001964:	b480      	push	{r7}
 8001966:	b089      	sub	sp, #36	@ 0x24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	f1c3 0307 	rsb	r3, r3, #7
 800197e:	2b04      	cmp	r3, #4
 8001980:	bf28      	it	cs
 8001982:	2304      	movcs	r3, #4
 8001984:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	3304      	adds	r3, #4
 800198a:	2b06      	cmp	r3, #6
 800198c:	d902      	bls.n	8001994 <NVIC_EncodePriority+0x30>
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3b03      	subs	r3, #3
 8001992:	e000      	b.n	8001996 <NVIC_EncodePriority+0x32>
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001998:	f04f 32ff 	mov.w	r2, #4294967295
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43da      	mvns	r2, r3
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	401a      	ands	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	fa01 f303 	lsl.w	r3, r1, r3
 80019b6:	43d9      	mvns	r1, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019bc:	4313      	orrs	r3, r2
         );
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3724      	adds	r7, #36	@ 0x24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3b01      	subs	r3, #1
 80019d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019dc:	d301      	bcc.n	80019e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019de:	2301      	movs	r3, #1
 80019e0:	e00f      	b.n	8001a02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019e2:	4a0a      	ldr	r2, [pc, #40]	@ (8001a0c <SysTick_Config+0x40>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019ea:	210f      	movs	r1, #15
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f7ff ff8e 	bl	8001910 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <SysTick_Config+0x40>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019fa:	4b04      	ldr	r3, [pc, #16]	@ (8001a0c <SysTick_Config+0x40>)
 80019fc:	2207      	movs	r2, #7
 80019fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	e000e010 	.word	0xe000e010

08001a10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff ff29 	bl	8001870 <__NVIC_SetPriorityGrouping>
}
 8001a1e:	bf00      	nop
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b086      	sub	sp, #24
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a34:	f7ff ff40 	bl	80018b8 <__NVIC_GetPriorityGrouping>
 8001a38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	68b9      	ldr	r1, [r7, #8]
 8001a3e:	6978      	ldr	r0, [r7, #20]
 8001a40:	f7ff ff90 	bl	8001964 <NVIC_EncodePriority>
 8001a44:	4602      	mov	r2, r0
 8001a46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ff5f 	bl	8001910 <__NVIC_SetPriority>
}
 8001a52:	bf00      	nop
 8001a54:	3718      	adds	r7, #24
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	4603      	mov	r3, r0
 8001a62:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff33 	bl	80018d4 <__NVIC_EnableIRQ>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffa4 	bl	80019cc <SysTick_Config>
 8001a84:	4603      	mov	r3, r0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001a98:	f7ff fede 	bl	8001858 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e312      	b.n	80020ce <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a66      	ldr	r2, [pc, #408]	@ (8001c48 <HAL_DMA_Init+0x1b8>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d04a      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a65      	ldr	r2, [pc, #404]	@ (8001c4c <HAL_DMA_Init+0x1bc>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d045      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a63      	ldr	r2, [pc, #396]	@ (8001c50 <HAL_DMA_Init+0x1c0>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d040      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a62      	ldr	r2, [pc, #392]	@ (8001c54 <HAL_DMA_Init+0x1c4>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d03b      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a60      	ldr	r2, [pc, #384]	@ (8001c58 <HAL_DMA_Init+0x1c8>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d036      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a5f      	ldr	r2, [pc, #380]	@ (8001c5c <HAL_DMA_Init+0x1cc>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d031      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a5d      	ldr	r2, [pc, #372]	@ (8001c60 <HAL_DMA_Init+0x1d0>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d02c      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a5c      	ldr	r2, [pc, #368]	@ (8001c64 <HAL_DMA_Init+0x1d4>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d027      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a5a      	ldr	r2, [pc, #360]	@ (8001c68 <HAL_DMA_Init+0x1d8>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d022      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a59      	ldr	r2, [pc, #356]	@ (8001c6c <HAL_DMA_Init+0x1dc>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d01d      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a57      	ldr	r2, [pc, #348]	@ (8001c70 <HAL_DMA_Init+0x1e0>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d018      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a56      	ldr	r2, [pc, #344]	@ (8001c74 <HAL_DMA_Init+0x1e4>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d013      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a54      	ldr	r2, [pc, #336]	@ (8001c78 <HAL_DMA_Init+0x1e8>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d00e      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a53      	ldr	r2, [pc, #332]	@ (8001c7c <HAL_DMA_Init+0x1ec>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d009      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a51      	ldr	r2, [pc, #324]	@ (8001c80 <HAL_DMA_Init+0x1f0>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d004      	beq.n	8001b48 <HAL_DMA_Init+0xb8>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a50      	ldr	r2, [pc, #320]	@ (8001c84 <HAL_DMA_Init+0x1f4>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d101      	bne.n	8001b4c <HAL_DMA_Init+0xbc>
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e000      	b.n	8001b4e <HAL_DMA_Init+0xbe>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	f000 813c 	beq.w	8001dcc <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2202      	movs	r2, #2
 8001b58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a37      	ldr	r2, [pc, #220]	@ (8001c48 <HAL_DMA_Init+0x1b8>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d04a      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a36      	ldr	r2, [pc, #216]	@ (8001c4c <HAL_DMA_Init+0x1bc>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d045      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a34      	ldr	r2, [pc, #208]	@ (8001c50 <HAL_DMA_Init+0x1c0>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d040      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a33      	ldr	r2, [pc, #204]	@ (8001c54 <HAL_DMA_Init+0x1c4>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d03b      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a31      	ldr	r2, [pc, #196]	@ (8001c58 <HAL_DMA_Init+0x1c8>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d036      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a30      	ldr	r2, [pc, #192]	@ (8001c5c <HAL_DMA_Init+0x1cc>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d031      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a2e      	ldr	r2, [pc, #184]	@ (8001c60 <HAL_DMA_Init+0x1d0>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d02c      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a2d      	ldr	r2, [pc, #180]	@ (8001c64 <HAL_DMA_Init+0x1d4>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d027      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8001c68 <HAL_DMA_Init+0x1d8>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d022      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a2a      	ldr	r2, [pc, #168]	@ (8001c6c <HAL_DMA_Init+0x1dc>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d01d      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a28      	ldr	r2, [pc, #160]	@ (8001c70 <HAL_DMA_Init+0x1e0>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d018      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a27      	ldr	r2, [pc, #156]	@ (8001c74 <HAL_DMA_Init+0x1e4>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d013      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a25      	ldr	r2, [pc, #148]	@ (8001c78 <HAL_DMA_Init+0x1e8>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d00e      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a24      	ldr	r2, [pc, #144]	@ (8001c7c <HAL_DMA_Init+0x1ec>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d009      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a22      	ldr	r2, [pc, #136]	@ (8001c80 <HAL_DMA_Init+0x1f0>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d004      	beq.n	8001c04 <HAL_DMA_Init+0x174>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a21      	ldr	r2, [pc, #132]	@ (8001c84 <HAL_DMA_Init+0x1f4>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d108      	bne.n	8001c16 <HAL_DMA_Init+0x186>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 0201 	bic.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	e007      	b.n	8001c26 <HAL_DMA_Init+0x196>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 0201 	bic.w	r2, r2, #1
 8001c24:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001c26:	e02f      	b.n	8001c88 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c28:	f7ff fe16 	bl	8001858 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b05      	cmp	r3, #5
 8001c34:	d928      	bls.n	8001c88 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2220      	movs	r2, #32
 8001c3a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e242      	b.n	80020ce <HAL_DMA_Init+0x63e>
 8001c48:	40020010 	.word	0x40020010
 8001c4c:	40020028 	.word	0x40020028
 8001c50:	40020040 	.word	0x40020040
 8001c54:	40020058 	.word	0x40020058
 8001c58:	40020070 	.word	0x40020070
 8001c5c:	40020088 	.word	0x40020088
 8001c60:	400200a0 	.word	0x400200a0
 8001c64:	400200b8 	.word	0x400200b8
 8001c68:	40020410 	.word	0x40020410
 8001c6c:	40020428 	.word	0x40020428
 8001c70:	40020440 	.word	0x40020440
 8001c74:	40020458 	.word	0x40020458
 8001c78:	40020470 	.word	0x40020470
 8001c7c:	40020488 	.word	0x40020488
 8001c80:	400204a0 	.word	0x400204a0
 8001c84:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d1c8      	bne.n	8001c28 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c9e:	697a      	ldr	r2, [r7, #20]
 8001ca0:	4b83      	ldr	r3, [pc, #524]	@ (8001eb0 <HAL_DMA_Init+0x420>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001cae:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cba:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cc6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd8:	2b04      	cmp	r3, #4
 8001cda:	d107      	bne.n	8001cec <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	2b28      	cmp	r3, #40	@ 0x28
 8001cf2:	d903      	bls.n	8001cfc <HAL_DMA_Init+0x26c>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b2e      	cmp	r3, #46	@ 0x2e
 8001cfa:	d91f      	bls.n	8001d3c <HAL_DMA_Init+0x2ac>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b3e      	cmp	r3, #62	@ 0x3e
 8001d02:	d903      	bls.n	8001d0c <HAL_DMA_Init+0x27c>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b42      	cmp	r3, #66	@ 0x42
 8001d0a:	d917      	bls.n	8001d3c <HAL_DMA_Init+0x2ac>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b46      	cmp	r3, #70	@ 0x46
 8001d12:	d903      	bls.n	8001d1c <HAL_DMA_Init+0x28c>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b48      	cmp	r3, #72	@ 0x48
 8001d1a:	d90f      	bls.n	8001d3c <HAL_DMA_Init+0x2ac>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b4e      	cmp	r3, #78	@ 0x4e
 8001d22:	d903      	bls.n	8001d2c <HAL_DMA_Init+0x29c>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b52      	cmp	r3, #82	@ 0x52
 8001d2a:	d907      	bls.n	8001d3c <HAL_DMA_Init+0x2ac>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	2b73      	cmp	r3, #115	@ 0x73
 8001d32:	d905      	bls.n	8001d40 <HAL_DMA_Init+0x2b0>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b77      	cmp	r3, #119	@ 0x77
 8001d3a:	d801      	bhi.n	8001d40 <HAL_DMA_Init+0x2b0>
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e000      	b.n	8001d42 <HAL_DMA_Init+0x2b2>
 8001d40:	2300      	movs	r3, #0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d4c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f023 0307 	bic.w	r3, r3, #7
 8001d64:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6a:	697a      	ldr	r2, [r7, #20]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d74:	2b04      	cmp	r3, #4
 8001d76:	d117      	bne.n	8001da8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d00e      	beq.n	8001da8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f002 fb2e 	bl	80043ec <DMA_CheckFifoParam>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d008      	beq.n	8001da8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2240      	movs	r2, #64	@ 0x40
 8001d9a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e192      	b.n	80020ce <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	697a      	ldr	r2, [r7, #20]
 8001dae:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f002 fa69 	bl	8004288 <DMA_CalcBaseAndBitshift>
 8001db6:	4603      	mov	r3, r0
 8001db8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dbe:	f003 031f 	and.w	r3, r3, #31
 8001dc2:	223f      	movs	r2, #63	@ 0x3f
 8001dc4:	409a      	lsls	r2, r3
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	609a      	str	r2, [r3, #8]
 8001dca:	e0c8      	b.n	8001f5e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a38      	ldr	r2, [pc, #224]	@ (8001eb4 <HAL_DMA_Init+0x424>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d022      	beq.n	8001e1c <HAL_DMA_Init+0x38c>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a37      	ldr	r2, [pc, #220]	@ (8001eb8 <HAL_DMA_Init+0x428>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d01d      	beq.n	8001e1c <HAL_DMA_Init+0x38c>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a35      	ldr	r2, [pc, #212]	@ (8001ebc <HAL_DMA_Init+0x42c>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d018      	beq.n	8001e1c <HAL_DMA_Init+0x38c>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a34      	ldr	r2, [pc, #208]	@ (8001ec0 <HAL_DMA_Init+0x430>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d013      	beq.n	8001e1c <HAL_DMA_Init+0x38c>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a32      	ldr	r2, [pc, #200]	@ (8001ec4 <HAL_DMA_Init+0x434>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d00e      	beq.n	8001e1c <HAL_DMA_Init+0x38c>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a31      	ldr	r2, [pc, #196]	@ (8001ec8 <HAL_DMA_Init+0x438>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d009      	beq.n	8001e1c <HAL_DMA_Init+0x38c>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a2f      	ldr	r2, [pc, #188]	@ (8001ecc <HAL_DMA_Init+0x43c>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d004      	beq.n	8001e1c <HAL_DMA_Init+0x38c>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a2e      	ldr	r2, [pc, #184]	@ (8001ed0 <HAL_DMA_Init+0x440>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d101      	bne.n	8001e20 <HAL_DMA_Init+0x390>
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e000      	b.n	8001e22 <HAL_DMA_Init+0x392>
 8001e20:	2300      	movs	r3, #0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f000 8092 	beq.w	8001f4c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a21      	ldr	r2, [pc, #132]	@ (8001eb4 <HAL_DMA_Init+0x424>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d021      	beq.n	8001e76 <HAL_DMA_Init+0x3e6>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a20      	ldr	r2, [pc, #128]	@ (8001eb8 <HAL_DMA_Init+0x428>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d01c      	beq.n	8001e76 <HAL_DMA_Init+0x3e6>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a1e      	ldr	r2, [pc, #120]	@ (8001ebc <HAL_DMA_Init+0x42c>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d017      	beq.n	8001e76 <HAL_DMA_Init+0x3e6>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ec0 <HAL_DMA_Init+0x430>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d012      	beq.n	8001e76 <HAL_DMA_Init+0x3e6>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a1b      	ldr	r2, [pc, #108]	@ (8001ec4 <HAL_DMA_Init+0x434>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d00d      	beq.n	8001e76 <HAL_DMA_Init+0x3e6>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ec8 <HAL_DMA_Init+0x438>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d008      	beq.n	8001e76 <HAL_DMA_Init+0x3e6>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a18      	ldr	r2, [pc, #96]	@ (8001ecc <HAL_DMA_Init+0x43c>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d003      	beq.n	8001e76 <HAL_DMA_Init+0x3e6>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a17      	ldr	r2, [pc, #92]	@ (8001ed0 <HAL_DMA_Init+0x440>)
 8001e74:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2202      	movs	r2, #2
 8001e7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4b10      	ldr	r3, [pc, #64]	@ (8001ed4 <HAL_DMA_Init+0x444>)
 8001e92:	4013      	ands	r3, r2
 8001e94:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	2b40      	cmp	r3, #64	@ 0x40
 8001e9c:	d01c      	beq.n	8001ed8 <HAL_DMA_Init+0x448>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	2b80      	cmp	r3, #128	@ 0x80
 8001ea4:	d102      	bne.n	8001eac <HAL_DMA_Init+0x41c>
 8001ea6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001eaa:	e016      	b.n	8001eda <HAL_DMA_Init+0x44a>
 8001eac:	2300      	movs	r3, #0
 8001eae:	e014      	b.n	8001eda <HAL_DMA_Init+0x44a>
 8001eb0:	fe10803f 	.word	0xfe10803f
 8001eb4:	58025408 	.word	0x58025408
 8001eb8:	5802541c 	.word	0x5802541c
 8001ebc:	58025430 	.word	0x58025430
 8001ec0:	58025444 	.word	0x58025444
 8001ec4:	58025458 	.word	0x58025458
 8001ec8:	5802546c 	.word	0x5802546c
 8001ecc:	58025480 	.word	0x58025480
 8001ed0:	58025494 	.word	0x58025494
 8001ed4:	fffe000f 	.word	0xfffe000f
 8001ed8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	68d2      	ldr	r2, [r2, #12]
 8001ede:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ee0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001ee8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001ef0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001ef8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001f00:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001f08:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001f0a:	697a      	ldr	r2, [r7, #20]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	4b6e      	ldr	r3, [pc, #440]	@ (80020d8 <HAL_DMA_Init+0x648>)
 8001f20:	4413      	add	r3, r2
 8001f22:	4a6e      	ldr	r2, [pc, #440]	@ (80020dc <HAL_DMA_Init+0x64c>)
 8001f24:	fba2 2303 	umull	r2, r3, r2, r3
 8001f28:	091b      	lsrs	r3, r3, #4
 8001f2a:	009a      	lsls	r2, r3, #2
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f002 f9a9 	bl	8004288 <DMA_CalcBaseAndBitshift>
 8001f36:	4603      	mov	r3, r0
 8001f38:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f3e:	f003 031f 	and.w	r3, r3, #31
 8001f42:	2201      	movs	r2, #1
 8001f44:	409a      	lsls	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	605a      	str	r2, [r3, #4]
 8001f4a:	e008      	b.n	8001f5e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2240      	movs	r2, #64	@ 0x40
 8001f50:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2203      	movs	r2, #3
 8001f56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e0b7      	b.n	80020ce <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a5f      	ldr	r2, [pc, #380]	@ (80020e0 <HAL_DMA_Init+0x650>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d072      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a5d      	ldr	r2, [pc, #372]	@ (80020e4 <HAL_DMA_Init+0x654>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d06d      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a5c      	ldr	r2, [pc, #368]	@ (80020e8 <HAL_DMA_Init+0x658>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d068      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a5a      	ldr	r2, [pc, #360]	@ (80020ec <HAL_DMA_Init+0x65c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d063      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a59      	ldr	r2, [pc, #356]	@ (80020f0 <HAL_DMA_Init+0x660>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d05e      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a57      	ldr	r2, [pc, #348]	@ (80020f4 <HAL_DMA_Init+0x664>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d059      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a56      	ldr	r2, [pc, #344]	@ (80020f8 <HAL_DMA_Init+0x668>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d054      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a54      	ldr	r2, [pc, #336]	@ (80020fc <HAL_DMA_Init+0x66c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d04f      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a53      	ldr	r2, [pc, #332]	@ (8002100 <HAL_DMA_Init+0x670>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d04a      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a51      	ldr	r2, [pc, #324]	@ (8002104 <HAL_DMA_Init+0x674>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d045      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a50      	ldr	r2, [pc, #320]	@ (8002108 <HAL_DMA_Init+0x678>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d040      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a4e      	ldr	r2, [pc, #312]	@ (800210c <HAL_DMA_Init+0x67c>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d03b      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a4d      	ldr	r2, [pc, #308]	@ (8002110 <HAL_DMA_Init+0x680>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d036      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8002114 <HAL_DMA_Init+0x684>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d031      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a4a      	ldr	r2, [pc, #296]	@ (8002118 <HAL_DMA_Init+0x688>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d02c      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a48      	ldr	r2, [pc, #288]	@ (800211c <HAL_DMA_Init+0x68c>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d027      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a47      	ldr	r2, [pc, #284]	@ (8002120 <HAL_DMA_Init+0x690>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d022      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a45      	ldr	r2, [pc, #276]	@ (8002124 <HAL_DMA_Init+0x694>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d01d      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a44      	ldr	r2, [pc, #272]	@ (8002128 <HAL_DMA_Init+0x698>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d018      	beq.n	800204e <HAL_DMA_Init+0x5be>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a42      	ldr	r2, [pc, #264]	@ (800212c <HAL_DMA_Init+0x69c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d013      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a41      	ldr	r2, [pc, #260]	@ (8002130 <HAL_DMA_Init+0x6a0>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d00e      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a3f      	ldr	r2, [pc, #252]	@ (8002134 <HAL_DMA_Init+0x6a4>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d009      	beq.n	800204e <HAL_DMA_Init+0x5be>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a3e      	ldr	r2, [pc, #248]	@ (8002138 <HAL_DMA_Init+0x6a8>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d004      	beq.n	800204e <HAL_DMA_Init+0x5be>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a3c      	ldr	r2, [pc, #240]	@ (800213c <HAL_DMA_Init+0x6ac>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d101      	bne.n	8002052 <HAL_DMA_Init+0x5c2>
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_DMA_Init+0x5c4>
 8002052:	2300      	movs	r3, #0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d032      	beq.n	80020be <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f002 fa43 	bl	80044e4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	2b80      	cmp	r3, #128	@ 0x80
 8002064:	d102      	bne.n	800206c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002074:	b2d2      	uxtb	r2, r2
 8002076:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002080:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d010      	beq.n	80020ac <HAL_DMA_Init+0x61c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b08      	cmp	r3, #8
 8002090:	d80c      	bhi.n	80020ac <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f002 fac0 	bl	8004618 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	e008      	b.n	80020be <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80020cc:	2300      	movs	r3, #0
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	a7fdabf8 	.word	0xa7fdabf8
 80020dc:	cccccccd 	.word	0xcccccccd
 80020e0:	40020010 	.word	0x40020010
 80020e4:	40020028 	.word	0x40020028
 80020e8:	40020040 	.word	0x40020040
 80020ec:	40020058 	.word	0x40020058
 80020f0:	40020070 	.word	0x40020070
 80020f4:	40020088 	.word	0x40020088
 80020f8:	400200a0 	.word	0x400200a0
 80020fc:	400200b8 	.word	0x400200b8
 8002100:	40020410 	.word	0x40020410
 8002104:	40020428 	.word	0x40020428
 8002108:	40020440 	.word	0x40020440
 800210c:	40020458 	.word	0x40020458
 8002110:	40020470 	.word	0x40020470
 8002114:	40020488 	.word	0x40020488
 8002118:	400204a0 	.word	0x400204a0
 800211c:	400204b8 	.word	0x400204b8
 8002120:	58025408 	.word	0x58025408
 8002124:	5802541c 	.word	0x5802541c
 8002128:	58025430 	.word	0x58025430
 800212c:	58025444 	.word	0x58025444
 8002130:	58025458 	.word	0x58025458
 8002134:	5802546c 	.word	0x5802546c
 8002138:	58025480 	.word	0x58025480
 800213c:	58025494 	.word	0x58025494

08002140 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
 800214c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e226      	b.n	80025aa <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002162:	2b01      	cmp	r3, #1
 8002164:	d101      	bne.n	800216a <HAL_DMA_Start_IT+0x2a>
 8002166:	2302      	movs	r3, #2
 8002168:	e21f      	b.n	80025aa <HAL_DMA_Start_IT+0x46a>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2201      	movs	r2, #1
 800216e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b01      	cmp	r3, #1
 800217c:	f040 820a 	bne.w	8002594 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2202      	movs	r2, #2
 8002184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2200      	movs	r2, #0
 800218c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a68      	ldr	r2, [pc, #416]	@ (8002334 <HAL_DMA_Start_IT+0x1f4>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d04a      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a66      	ldr	r2, [pc, #408]	@ (8002338 <HAL_DMA_Start_IT+0x1f8>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d045      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a65      	ldr	r2, [pc, #404]	@ (800233c <HAL_DMA_Start_IT+0x1fc>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d040      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a63      	ldr	r2, [pc, #396]	@ (8002340 <HAL_DMA_Start_IT+0x200>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d03b      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a62      	ldr	r2, [pc, #392]	@ (8002344 <HAL_DMA_Start_IT+0x204>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d036      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a60      	ldr	r2, [pc, #384]	@ (8002348 <HAL_DMA_Start_IT+0x208>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d031      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a5f      	ldr	r2, [pc, #380]	@ (800234c <HAL_DMA_Start_IT+0x20c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d02c      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a5d      	ldr	r2, [pc, #372]	@ (8002350 <HAL_DMA_Start_IT+0x210>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d027      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a5c      	ldr	r2, [pc, #368]	@ (8002354 <HAL_DMA_Start_IT+0x214>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d022      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a5a      	ldr	r2, [pc, #360]	@ (8002358 <HAL_DMA_Start_IT+0x218>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d01d      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a59      	ldr	r2, [pc, #356]	@ (800235c <HAL_DMA_Start_IT+0x21c>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d018      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a57      	ldr	r2, [pc, #348]	@ (8002360 <HAL_DMA_Start_IT+0x220>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a56      	ldr	r2, [pc, #344]	@ (8002364 <HAL_DMA_Start_IT+0x224>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d00e      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a54      	ldr	r2, [pc, #336]	@ (8002368 <HAL_DMA_Start_IT+0x228>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d009      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a53      	ldr	r2, [pc, #332]	@ (800236c <HAL_DMA_Start_IT+0x22c>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d004      	beq.n	800222e <HAL_DMA_Start_IT+0xee>
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a51      	ldr	r2, [pc, #324]	@ (8002370 <HAL_DMA_Start_IT+0x230>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d108      	bne.n	8002240 <HAL_DMA_Start_IT+0x100>
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0201 	bic.w	r2, r2, #1
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	e007      	b.n	8002250 <HAL_DMA_Start_IT+0x110>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0201 	bic.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	68b9      	ldr	r1, [r7, #8]
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f001 fe6a 	bl	8003f30 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a34      	ldr	r2, [pc, #208]	@ (8002334 <HAL_DMA_Start_IT+0x1f4>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d04a      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a33      	ldr	r2, [pc, #204]	@ (8002338 <HAL_DMA_Start_IT+0x1f8>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d045      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a31      	ldr	r2, [pc, #196]	@ (800233c <HAL_DMA_Start_IT+0x1fc>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d040      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a30      	ldr	r2, [pc, #192]	@ (8002340 <HAL_DMA_Start_IT+0x200>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d03b      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a2e      	ldr	r2, [pc, #184]	@ (8002344 <HAL_DMA_Start_IT+0x204>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d036      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a2d      	ldr	r2, [pc, #180]	@ (8002348 <HAL_DMA_Start_IT+0x208>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d031      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a2b      	ldr	r2, [pc, #172]	@ (800234c <HAL_DMA_Start_IT+0x20c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d02c      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a2a      	ldr	r2, [pc, #168]	@ (8002350 <HAL_DMA_Start_IT+0x210>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d027      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a28      	ldr	r2, [pc, #160]	@ (8002354 <HAL_DMA_Start_IT+0x214>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d022      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a27      	ldr	r2, [pc, #156]	@ (8002358 <HAL_DMA_Start_IT+0x218>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d01d      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a25      	ldr	r2, [pc, #148]	@ (800235c <HAL_DMA_Start_IT+0x21c>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d018      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a24      	ldr	r2, [pc, #144]	@ (8002360 <HAL_DMA_Start_IT+0x220>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d013      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a22      	ldr	r2, [pc, #136]	@ (8002364 <HAL_DMA_Start_IT+0x224>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d00e      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a21      	ldr	r2, [pc, #132]	@ (8002368 <HAL_DMA_Start_IT+0x228>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d009      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a1f      	ldr	r2, [pc, #124]	@ (800236c <HAL_DMA_Start_IT+0x22c>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d004      	beq.n	80022fc <HAL_DMA_Start_IT+0x1bc>
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002370 <HAL_DMA_Start_IT+0x230>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d101      	bne.n	8002300 <HAL_DMA_Start_IT+0x1c0>
 80022fc:	2301      	movs	r3, #1
 80022fe:	e000      	b.n	8002302 <HAL_DMA_Start_IT+0x1c2>
 8002300:	2300      	movs	r3, #0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d036      	beq.n	8002374 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f023 021e 	bic.w	r2, r3, #30
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f042 0216 	orr.w	r2, r2, #22
 8002318:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	2b00      	cmp	r3, #0
 8002320:	d03e      	beq.n	80023a0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f042 0208 	orr.w	r2, r2, #8
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	e035      	b.n	80023a0 <HAL_DMA_Start_IT+0x260>
 8002334:	40020010 	.word	0x40020010
 8002338:	40020028 	.word	0x40020028
 800233c:	40020040 	.word	0x40020040
 8002340:	40020058 	.word	0x40020058
 8002344:	40020070 	.word	0x40020070
 8002348:	40020088 	.word	0x40020088
 800234c:	400200a0 	.word	0x400200a0
 8002350:	400200b8 	.word	0x400200b8
 8002354:	40020410 	.word	0x40020410
 8002358:	40020428 	.word	0x40020428
 800235c:	40020440 	.word	0x40020440
 8002360:	40020458 	.word	0x40020458
 8002364:	40020470 	.word	0x40020470
 8002368:	40020488 	.word	0x40020488
 800236c:	400204a0 	.word	0x400204a0
 8002370:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f023 020e 	bic.w	r2, r3, #14
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 020a 	orr.w	r2, r2, #10
 8002386:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	2b00      	cmp	r3, #0
 800238e:	d007      	beq.n	80023a0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f042 0204 	orr.w	r2, r2, #4
 800239e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a83      	ldr	r2, [pc, #524]	@ (80025b4 <HAL_DMA_Start_IT+0x474>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d072      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a82      	ldr	r2, [pc, #520]	@ (80025b8 <HAL_DMA_Start_IT+0x478>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d06d      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a80      	ldr	r2, [pc, #512]	@ (80025bc <HAL_DMA_Start_IT+0x47c>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d068      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a7f      	ldr	r2, [pc, #508]	@ (80025c0 <HAL_DMA_Start_IT+0x480>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d063      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a7d      	ldr	r2, [pc, #500]	@ (80025c4 <HAL_DMA_Start_IT+0x484>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d05e      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a7c      	ldr	r2, [pc, #496]	@ (80025c8 <HAL_DMA_Start_IT+0x488>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d059      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a7a      	ldr	r2, [pc, #488]	@ (80025cc <HAL_DMA_Start_IT+0x48c>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d054      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a79      	ldr	r2, [pc, #484]	@ (80025d0 <HAL_DMA_Start_IT+0x490>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d04f      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a77      	ldr	r2, [pc, #476]	@ (80025d4 <HAL_DMA_Start_IT+0x494>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d04a      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a76      	ldr	r2, [pc, #472]	@ (80025d8 <HAL_DMA_Start_IT+0x498>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d045      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a74      	ldr	r2, [pc, #464]	@ (80025dc <HAL_DMA_Start_IT+0x49c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d040      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a73      	ldr	r2, [pc, #460]	@ (80025e0 <HAL_DMA_Start_IT+0x4a0>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d03b      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a71      	ldr	r2, [pc, #452]	@ (80025e4 <HAL_DMA_Start_IT+0x4a4>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d036      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a70      	ldr	r2, [pc, #448]	@ (80025e8 <HAL_DMA_Start_IT+0x4a8>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d031      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a6e      	ldr	r2, [pc, #440]	@ (80025ec <HAL_DMA_Start_IT+0x4ac>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d02c      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a6d      	ldr	r2, [pc, #436]	@ (80025f0 <HAL_DMA_Start_IT+0x4b0>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d027      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a6b      	ldr	r2, [pc, #428]	@ (80025f4 <HAL_DMA_Start_IT+0x4b4>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d022      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a6a      	ldr	r2, [pc, #424]	@ (80025f8 <HAL_DMA_Start_IT+0x4b8>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d01d      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a68      	ldr	r2, [pc, #416]	@ (80025fc <HAL_DMA_Start_IT+0x4bc>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d018      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a67      	ldr	r2, [pc, #412]	@ (8002600 <HAL_DMA_Start_IT+0x4c0>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d013      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a65      	ldr	r2, [pc, #404]	@ (8002604 <HAL_DMA_Start_IT+0x4c4>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d00e      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a64      	ldr	r2, [pc, #400]	@ (8002608 <HAL_DMA_Start_IT+0x4c8>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d009      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a62      	ldr	r2, [pc, #392]	@ (800260c <HAL_DMA_Start_IT+0x4cc>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d004      	beq.n	8002490 <HAL_DMA_Start_IT+0x350>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a61      	ldr	r2, [pc, #388]	@ (8002610 <HAL_DMA_Start_IT+0x4d0>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d101      	bne.n	8002494 <HAL_DMA_Start_IT+0x354>
 8002490:	2301      	movs	r3, #1
 8002492:	e000      	b.n	8002496 <HAL_DMA_Start_IT+0x356>
 8002494:	2300      	movs	r3, #0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d01a      	beq.n	80024d0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d007      	beq.n	80024b8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024b6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d007      	beq.n	80024d0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024ce:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a37      	ldr	r2, [pc, #220]	@ (80025b4 <HAL_DMA_Start_IT+0x474>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d04a      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a36      	ldr	r2, [pc, #216]	@ (80025b8 <HAL_DMA_Start_IT+0x478>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d045      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a34      	ldr	r2, [pc, #208]	@ (80025bc <HAL_DMA_Start_IT+0x47c>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d040      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a33      	ldr	r2, [pc, #204]	@ (80025c0 <HAL_DMA_Start_IT+0x480>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d03b      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a31      	ldr	r2, [pc, #196]	@ (80025c4 <HAL_DMA_Start_IT+0x484>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d036      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a30      	ldr	r2, [pc, #192]	@ (80025c8 <HAL_DMA_Start_IT+0x488>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d031      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a2e      	ldr	r2, [pc, #184]	@ (80025cc <HAL_DMA_Start_IT+0x48c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d02c      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a2d      	ldr	r2, [pc, #180]	@ (80025d0 <HAL_DMA_Start_IT+0x490>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d027      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a2b      	ldr	r2, [pc, #172]	@ (80025d4 <HAL_DMA_Start_IT+0x494>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d022      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a2a      	ldr	r2, [pc, #168]	@ (80025d8 <HAL_DMA_Start_IT+0x498>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d01d      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a28      	ldr	r2, [pc, #160]	@ (80025dc <HAL_DMA_Start_IT+0x49c>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d018      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a27      	ldr	r2, [pc, #156]	@ (80025e0 <HAL_DMA_Start_IT+0x4a0>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d013      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a25      	ldr	r2, [pc, #148]	@ (80025e4 <HAL_DMA_Start_IT+0x4a4>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d00e      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a24      	ldr	r2, [pc, #144]	@ (80025e8 <HAL_DMA_Start_IT+0x4a8>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d009      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a22      	ldr	r2, [pc, #136]	@ (80025ec <HAL_DMA_Start_IT+0x4ac>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d004      	beq.n	8002570 <HAL_DMA_Start_IT+0x430>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a21      	ldr	r2, [pc, #132]	@ (80025f0 <HAL_DMA_Start_IT+0x4b0>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d108      	bne.n	8002582 <HAL_DMA_Start_IT+0x442>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0201 	orr.w	r2, r2, #1
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	e012      	b.n	80025a8 <HAL_DMA_Start_IT+0x468>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f042 0201 	orr.w	r2, r2, #1
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e009      	b.n	80025a8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800259a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2200      	movs	r2, #0
 80025a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80025a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40020010 	.word	0x40020010
 80025b8:	40020028 	.word	0x40020028
 80025bc:	40020040 	.word	0x40020040
 80025c0:	40020058 	.word	0x40020058
 80025c4:	40020070 	.word	0x40020070
 80025c8:	40020088 	.word	0x40020088
 80025cc:	400200a0 	.word	0x400200a0
 80025d0:	400200b8 	.word	0x400200b8
 80025d4:	40020410 	.word	0x40020410
 80025d8:	40020428 	.word	0x40020428
 80025dc:	40020440 	.word	0x40020440
 80025e0:	40020458 	.word	0x40020458
 80025e4:	40020470 	.word	0x40020470
 80025e8:	40020488 	.word	0x40020488
 80025ec:	400204a0 	.word	0x400204a0
 80025f0:	400204b8 	.word	0x400204b8
 80025f4:	58025408 	.word	0x58025408
 80025f8:	5802541c 	.word	0x5802541c
 80025fc:	58025430 	.word	0x58025430
 8002600:	58025444 	.word	0x58025444
 8002604:	58025458 	.word	0x58025458
 8002608:	5802546c 	.word	0x5802546c
 800260c:	58025480 	.word	0x58025480
 8002610:	58025494 	.word	0x58025494

08002614 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800261c:	f7ff f91c 	bl	8001858 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e2dc      	b.n	8002be6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d008      	beq.n	800264a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2280      	movs	r2, #128	@ 0x80
 800263c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e2cd      	b.n	8002be6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a76      	ldr	r2, [pc, #472]	@ (8002828 <HAL_DMA_Abort+0x214>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d04a      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a74      	ldr	r2, [pc, #464]	@ (800282c <HAL_DMA_Abort+0x218>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d045      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a73      	ldr	r2, [pc, #460]	@ (8002830 <HAL_DMA_Abort+0x21c>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d040      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a71      	ldr	r2, [pc, #452]	@ (8002834 <HAL_DMA_Abort+0x220>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d03b      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a70      	ldr	r2, [pc, #448]	@ (8002838 <HAL_DMA_Abort+0x224>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d036      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a6e      	ldr	r2, [pc, #440]	@ (800283c <HAL_DMA_Abort+0x228>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d031      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a6d      	ldr	r2, [pc, #436]	@ (8002840 <HAL_DMA_Abort+0x22c>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d02c      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a6b      	ldr	r2, [pc, #428]	@ (8002844 <HAL_DMA_Abort+0x230>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d027      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a6a      	ldr	r2, [pc, #424]	@ (8002848 <HAL_DMA_Abort+0x234>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d022      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a68      	ldr	r2, [pc, #416]	@ (800284c <HAL_DMA_Abort+0x238>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d01d      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a67      	ldr	r2, [pc, #412]	@ (8002850 <HAL_DMA_Abort+0x23c>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d018      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a65      	ldr	r2, [pc, #404]	@ (8002854 <HAL_DMA_Abort+0x240>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d013      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a64      	ldr	r2, [pc, #400]	@ (8002858 <HAL_DMA_Abort+0x244>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d00e      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a62      	ldr	r2, [pc, #392]	@ (800285c <HAL_DMA_Abort+0x248>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d009      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a61      	ldr	r2, [pc, #388]	@ (8002860 <HAL_DMA_Abort+0x24c>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d004      	beq.n	80026ea <HAL_DMA_Abort+0xd6>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a5f      	ldr	r2, [pc, #380]	@ (8002864 <HAL_DMA_Abort+0x250>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d101      	bne.n	80026ee <HAL_DMA_Abort+0xda>
 80026ea:	2301      	movs	r3, #1
 80026ec:	e000      	b.n	80026f0 <HAL_DMA_Abort+0xdc>
 80026ee:	2300      	movs	r3, #0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d013      	beq.n	800271c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 021e 	bic.w	r2, r2, #30
 8002702:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	695a      	ldr	r2, [r3, #20]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002712:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	e00a      	b.n	8002732 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 020e 	bic.w	r2, r2, #14
 800272a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a3c      	ldr	r2, [pc, #240]	@ (8002828 <HAL_DMA_Abort+0x214>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d072      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a3a      	ldr	r2, [pc, #232]	@ (800282c <HAL_DMA_Abort+0x218>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d06d      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a39      	ldr	r2, [pc, #228]	@ (8002830 <HAL_DMA_Abort+0x21c>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d068      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a37      	ldr	r2, [pc, #220]	@ (8002834 <HAL_DMA_Abort+0x220>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d063      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a36      	ldr	r2, [pc, #216]	@ (8002838 <HAL_DMA_Abort+0x224>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d05e      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a34      	ldr	r2, [pc, #208]	@ (800283c <HAL_DMA_Abort+0x228>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d059      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a33      	ldr	r2, [pc, #204]	@ (8002840 <HAL_DMA_Abort+0x22c>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d054      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a31      	ldr	r2, [pc, #196]	@ (8002844 <HAL_DMA_Abort+0x230>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d04f      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a30      	ldr	r2, [pc, #192]	@ (8002848 <HAL_DMA_Abort+0x234>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d04a      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a2e      	ldr	r2, [pc, #184]	@ (800284c <HAL_DMA_Abort+0x238>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d045      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a2d      	ldr	r2, [pc, #180]	@ (8002850 <HAL_DMA_Abort+0x23c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d040      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002854 <HAL_DMA_Abort+0x240>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d03b      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a2a      	ldr	r2, [pc, #168]	@ (8002858 <HAL_DMA_Abort+0x244>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d036      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a28      	ldr	r2, [pc, #160]	@ (800285c <HAL_DMA_Abort+0x248>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d031      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a27      	ldr	r2, [pc, #156]	@ (8002860 <HAL_DMA_Abort+0x24c>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d02c      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a25      	ldr	r2, [pc, #148]	@ (8002864 <HAL_DMA_Abort+0x250>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d027      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a24      	ldr	r2, [pc, #144]	@ (8002868 <HAL_DMA_Abort+0x254>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d022      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a22      	ldr	r2, [pc, #136]	@ (800286c <HAL_DMA_Abort+0x258>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d01d      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a21      	ldr	r2, [pc, #132]	@ (8002870 <HAL_DMA_Abort+0x25c>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d018      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002874 <HAL_DMA_Abort+0x260>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d013      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002878 <HAL_DMA_Abort+0x264>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d00e      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a1c      	ldr	r2, [pc, #112]	@ (800287c <HAL_DMA_Abort+0x268>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d009      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a1b      	ldr	r2, [pc, #108]	@ (8002880 <HAL_DMA_Abort+0x26c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d004      	beq.n	8002822 <HAL_DMA_Abort+0x20e>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a19      	ldr	r2, [pc, #100]	@ (8002884 <HAL_DMA_Abort+0x270>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d132      	bne.n	8002888 <HAL_DMA_Abort+0x274>
 8002822:	2301      	movs	r3, #1
 8002824:	e031      	b.n	800288a <HAL_DMA_Abort+0x276>
 8002826:	bf00      	nop
 8002828:	40020010 	.word	0x40020010
 800282c:	40020028 	.word	0x40020028
 8002830:	40020040 	.word	0x40020040
 8002834:	40020058 	.word	0x40020058
 8002838:	40020070 	.word	0x40020070
 800283c:	40020088 	.word	0x40020088
 8002840:	400200a0 	.word	0x400200a0
 8002844:	400200b8 	.word	0x400200b8
 8002848:	40020410 	.word	0x40020410
 800284c:	40020428 	.word	0x40020428
 8002850:	40020440 	.word	0x40020440
 8002854:	40020458 	.word	0x40020458
 8002858:	40020470 	.word	0x40020470
 800285c:	40020488 	.word	0x40020488
 8002860:	400204a0 	.word	0x400204a0
 8002864:	400204b8 	.word	0x400204b8
 8002868:	58025408 	.word	0x58025408
 800286c:	5802541c 	.word	0x5802541c
 8002870:	58025430 	.word	0x58025430
 8002874:	58025444 	.word	0x58025444
 8002878:	58025458 	.word	0x58025458
 800287c:	5802546c 	.word	0x5802546c
 8002880:	58025480 	.word	0x58025480
 8002884:	58025494 	.word	0x58025494
 8002888:	2300      	movs	r3, #0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d007      	beq.n	800289e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002898:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800289c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a6d      	ldr	r2, [pc, #436]	@ (8002a58 <HAL_DMA_Abort+0x444>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d04a      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a6b      	ldr	r2, [pc, #428]	@ (8002a5c <HAL_DMA_Abort+0x448>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d045      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a6a      	ldr	r2, [pc, #424]	@ (8002a60 <HAL_DMA_Abort+0x44c>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d040      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a68      	ldr	r2, [pc, #416]	@ (8002a64 <HAL_DMA_Abort+0x450>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d03b      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a67      	ldr	r2, [pc, #412]	@ (8002a68 <HAL_DMA_Abort+0x454>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d036      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a65      	ldr	r2, [pc, #404]	@ (8002a6c <HAL_DMA_Abort+0x458>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d031      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a64      	ldr	r2, [pc, #400]	@ (8002a70 <HAL_DMA_Abort+0x45c>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d02c      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a62      	ldr	r2, [pc, #392]	@ (8002a74 <HAL_DMA_Abort+0x460>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d027      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a61      	ldr	r2, [pc, #388]	@ (8002a78 <HAL_DMA_Abort+0x464>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d022      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a5f      	ldr	r2, [pc, #380]	@ (8002a7c <HAL_DMA_Abort+0x468>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d01d      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a5e      	ldr	r2, [pc, #376]	@ (8002a80 <HAL_DMA_Abort+0x46c>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d018      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a5c      	ldr	r2, [pc, #368]	@ (8002a84 <HAL_DMA_Abort+0x470>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d013      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a88 <HAL_DMA_Abort+0x474>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d00e      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a59      	ldr	r2, [pc, #356]	@ (8002a8c <HAL_DMA_Abort+0x478>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d009      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a58      	ldr	r2, [pc, #352]	@ (8002a90 <HAL_DMA_Abort+0x47c>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d004      	beq.n	800293e <HAL_DMA_Abort+0x32a>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a56      	ldr	r2, [pc, #344]	@ (8002a94 <HAL_DMA_Abort+0x480>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d108      	bne.n	8002950 <HAL_DMA_Abort+0x33c>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 0201 	bic.w	r2, r2, #1
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	e007      	b.n	8002960 <HAL_DMA_Abort+0x34c>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0201 	bic.w	r2, r2, #1
 800295e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002960:	e013      	b.n	800298a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002962:	f7fe ff79 	bl	8001858 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b05      	cmp	r3, #5
 800296e:	d90c      	bls.n	800298a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2220      	movs	r2, #32
 8002974:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2203      	movs	r2, #3
 800297a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e12d      	b.n	8002be6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1e5      	bne.n	8002962 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a2f      	ldr	r2, [pc, #188]	@ (8002a58 <HAL_DMA_Abort+0x444>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d04a      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a2d      	ldr	r2, [pc, #180]	@ (8002a5c <HAL_DMA_Abort+0x448>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d045      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002a60 <HAL_DMA_Abort+0x44c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d040      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a2a      	ldr	r2, [pc, #168]	@ (8002a64 <HAL_DMA_Abort+0x450>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d03b      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a29      	ldr	r2, [pc, #164]	@ (8002a68 <HAL_DMA_Abort+0x454>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d036      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a27      	ldr	r2, [pc, #156]	@ (8002a6c <HAL_DMA_Abort+0x458>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d031      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a26      	ldr	r2, [pc, #152]	@ (8002a70 <HAL_DMA_Abort+0x45c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d02c      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a24      	ldr	r2, [pc, #144]	@ (8002a74 <HAL_DMA_Abort+0x460>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d027      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a23      	ldr	r2, [pc, #140]	@ (8002a78 <HAL_DMA_Abort+0x464>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d022      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a21      	ldr	r2, [pc, #132]	@ (8002a7c <HAL_DMA_Abort+0x468>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d01d      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a20      	ldr	r2, [pc, #128]	@ (8002a80 <HAL_DMA_Abort+0x46c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d018      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a1e      	ldr	r2, [pc, #120]	@ (8002a84 <HAL_DMA_Abort+0x470>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d013      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a1d      	ldr	r2, [pc, #116]	@ (8002a88 <HAL_DMA_Abort+0x474>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d00e      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8002a8c <HAL_DMA_Abort+0x478>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d009      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a1a      	ldr	r2, [pc, #104]	@ (8002a90 <HAL_DMA_Abort+0x47c>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d004      	beq.n	8002a36 <HAL_DMA_Abort+0x422>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a18      	ldr	r2, [pc, #96]	@ (8002a94 <HAL_DMA_Abort+0x480>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d101      	bne.n	8002a3a <HAL_DMA_Abort+0x426>
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <HAL_DMA_Abort+0x428>
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d02b      	beq.n	8002a98 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a44:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4a:	f003 031f 	and.w	r3, r3, #31
 8002a4e:	223f      	movs	r2, #63	@ 0x3f
 8002a50:	409a      	lsls	r2, r3
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	609a      	str	r2, [r3, #8]
 8002a56:	e02a      	b.n	8002aae <HAL_DMA_Abort+0x49a>
 8002a58:	40020010 	.word	0x40020010
 8002a5c:	40020028 	.word	0x40020028
 8002a60:	40020040 	.word	0x40020040
 8002a64:	40020058 	.word	0x40020058
 8002a68:	40020070 	.word	0x40020070
 8002a6c:	40020088 	.word	0x40020088
 8002a70:	400200a0 	.word	0x400200a0
 8002a74:	400200b8 	.word	0x400200b8
 8002a78:	40020410 	.word	0x40020410
 8002a7c:	40020428 	.word	0x40020428
 8002a80:	40020440 	.word	0x40020440
 8002a84:	40020458 	.word	0x40020458
 8002a88:	40020470 	.word	0x40020470
 8002a8c:	40020488 	.word	0x40020488
 8002a90:	400204a0 	.word	0x400204a0
 8002a94:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a9c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa2:	f003 031f 	and.w	r3, r3, #31
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a4f      	ldr	r2, [pc, #316]	@ (8002bf0 <HAL_DMA_Abort+0x5dc>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d072      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a4d      	ldr	r2, [pc, #308]	@ (8002bf4 <HAL_DMA_Abort+0x5e0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d06d      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a4c      	ldr	r2, [pc, #304]	@ (8002bf8 <HAL_DMA_Abort+0x5e4>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d068      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8002bfc <HAL_DMA_Abort+0x5e8>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d063      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a49      	ldr	r2, [pc, #292]	@ (8002c00 <HAL_DMA_Abort+0x5ec>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d05e      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a47      	ldr	r2, [pc, #284]	@ (8002c04 <HAL_DMA_Abort+0x5f0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d059      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a46      	ldr	r2, [pc, #280]	@ (8002c08 <HAL_DMA_Abort+0x5f4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d054      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a44      	ldr	r2, [pc, #272]	@ (8002c0c <HAL_DMA_Abort+0x5f8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d04f      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a43      	ldr	r2, [pc, #268]	@ (8002c10 <HAL_DMA_Abort+0x5fc>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d04a      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a41      	ldr	r2, [pc, #260]	@ (8002c14 <HAL_DMA_Abort+0x600>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d045      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a40      	ldr	r2, [pc, #256]	@ (8002c18 <HAL_DMA_Abort+0x604>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d040      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a3e      	ldr	r2, [pc, #248]	@ (8002c1c <HAL_DMA_Abort+0x608>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d03b      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a3d      	ldr	r2, [pc, #244]	@ (8002c20 <HAL_DMA_Abort+0x60c>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d036      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a3b      	ldr	r2, [pc, #236]	@ (8002c24 <HAL_DMA_Abort+0x610>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d031      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a3a      	ldr	r2, [pc, #232]	@ (8002c28 <HAL_DMA_Abort+0x614>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d02c      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a38      	ldr	r2, [pc, #224]	@ (8002c2c <HAL_DMA_Abort+0x618>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d027      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a37      	ldr	r2, [pc, #220]	@ (8002c30 <HAL_DMA_Abort+0x61c>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d022      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a35      	ldr	r2, [pc, #212]	@ (8002c34 <HAL_DMA_Abort+0x620>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d01d      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a34      	ldr	r2, [pc, #208]	@ (8002c38 <HAL_DMA_Abort+0x624>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d018      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a32      	ldr	r2, [pc, #200]	@ (8002c3c <HAL_DMA_Abort+0x628>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d013      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a31      	ldr	r2, [pc, #196]	@ (8002c40 <HAL_DMA_Abort+0x62c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d00e      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a2f      	ldr	r2, [pc, #188]	@ (8002c44 <HAL_DMA_Abort+0x630>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d009      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a2e      	ldr	r2, [pc, #184]	@ (8002c48 <HAL_DMA_Abort+0x634>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d004      	beq.n	8002b9e <HAL_DMA_Abort+0x58a>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a2c      	ldr	r2, [pc, #176]	@ (8002c4c <HAL_DMA_Abort+0x638>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d101      	bne.n	8002ba2 <HAL_DMA_Abort+0x58e>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e000      	b.n	8002ba4 <HAL_DMA_Abort+0x590>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d015      	beq.n	8002bd4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002bb0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00c      	beq.n	8002bd4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bc8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002bd2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3718      	adds	r7, #24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40020010 	.word	0x40020010
 8002bf4:	40020028 	.word	0x40020028
 8002bf8:	40020040 	.word	0x40020040
 8002bfc:	40020058 	.word	0x40020058
 8002c00:	40020070 	.word	0x40020070
 8002c04:	40020088 	.word	0x40020088
 8002c08:	400200a0 	.word	0x400200a0
 8002c0c:	400200b8 	.word	0x400200b8
 8002c10:	40020410 	.word	0x40020410
 8002c14:	40020428 	.word	0x40020428
 8002c18:	40020440 	.word	0x40020440
 8002c1c:	40020458 	.word	0x40020458
 8002c20:	40020470 	.word	0x40020470
 8002c24:	40020488 	.word	0x40020488
 8002c28:	400204a0 	.word	0x400204a0
 8002c2c:	400204b8 	.word	0x400204b8
 8002c30:	58025408 	.word	0x58025408
 8002c34:	5802541c 	.word	0x5802541c
 8002c38:	58025430 	.word	0x58025430
 8002c3c:	58025444 	.word	0x58025444
 8002c40:	58025458 	.word	0x58025458
 8002c44:	5802546c 	.word	0x5802546c
 8002c48:	58025480 	.word	0x58025480
 8002c4c:	58025494 	.word	0x58025494

08002c50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e237      	b.n	80030d2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d004      	beq.n	8002c78 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2280      	movs	r2, #128	@ 0x80
 8002c72:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e22c      	b.n	80030d2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a5c      	ldr	r2, [pc, #368]	@ (8002df0 <HAL_DMA_Abort_IT+0x1a0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d04a      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a5b      	ldr	r2, [pc, #364]	@ (8002df4 <HAL_DMA_Abort_IT+0x1a4>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d045      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a59      	ldr	r2, [pc, #356]	@ (8002df8 <HAL_DMA_Abort_IT+0x1a8>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d040      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a58      	ldr	r2, [pc, #352]	@ (8002dfc <HAL_DMA_Abort_IT+0x1ac>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d03b      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a56      	ldr	r2, [pc, #344]	@ (8002e00 <HAL_DMA_Abort_IT+0x1b0>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d036      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a55      	ldr	r2, [pc, #340]	@ (8002e04 <HAL_DMA_Abort_IT+0x1b4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d031      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a53      	ldr	r2, [pc, #332]	@ (8002e08 <HAL_DMA_Abort_IT+0x1b8>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d02c      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a52      	ldr	r2, [pc, #328]	@ (8002e0c <HAL_DMA_Abort_IT+0x1bc>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d027      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a50      	ldr	r2, [pc, #320]	@ (8002e10 <HAL_DMA_Abort_IT+0x1c0>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d022      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a4f      	ldr	r2, [pc, #316]	@ (8002e14 <HAL_DMA_Abort_IT+0x1c4>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d01d      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a4d      	ldr	r2, [pc, #308]	@ (8002e18 <HAL_DMA_Abort_IT+0x1c8>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d018      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a4c      	ldr	r2, [pc, #304]	@ (8002e1c <HAL_DMA_Abort_IT+0x1cc>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d013      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a4a      	ldr	r2, [pc, #296]	@ (8002e20 <HAL_DMA_Abort_IT+0x1d0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d00e      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a49      	ldr	r2, [pc, #292]	@ (8002e24 <HAL_DMA_Abort_IT+0x1d4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d009      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a47      	ldr	r2, [pc, #284]	@ (8002e28 <HAL_DMA_Abort_IT+0x1d8>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d004      	beq.n	8002d18 <HAL_DMA_Abort_IT+0xc8>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a46      	ldr	r2, [pc, #280]	@ (8002e2c <HAL_DMA_Abort_IT+0x1dc>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d101      	bne.n	8002d1c <HAL_DMA_Abort_IT+0xcc>
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <HAL_DMA_Abort_IT+0xce>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f000 8086 	beq.w	8002e30 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2204      	movs	r2, #4
 8002d28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a2f      	ldr	r2, [pc, #188]	@ (8002df0 <HAL_DMA_Abort_IT+0x1a0>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d04a      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a2e      	ldr	r2, [pc, #184]	@ (8002df4 <HAL_DMA_Abort_IT+0x1a4>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d045      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a2c      	ldr	r2, [pc, #176]	@ (8002df8 <HAL_DMA_Abort_IT+0x1a8>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d040      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a2b      	ldr	r2, [pc, #172]	@ (8002dfc <HAL_DMA_Abort_IT+0x1ac>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d03b      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a29      	ldr	r2, [pc, #164]	@ (8002e00 <HAL_DMA_Abort_IT+0x1b0>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d036      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a28      	ldr	r2, [pc, #160]	@ (8002e04 <HAL_DMA_Abort_IT+0x1b4>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d031      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a26      	ldr	r2, [pc, #152]	@ (8002e08 <HAL_DMA_Abort_IT+0x1b8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d02c      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a25      	ldr	r2, [pc, #148]	@ (8002e0c <HAL_DMA_Abort_IT+0x1bc>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d027      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a23      	ldr	r2, [pc, #140]	@ (8002e10 <HAL_DMA_Abort_IT+0x1c0>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d022      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a22      	ldr	r2, [pc, #136]	@ (8002e14 <HAL_DMA_Abort_IT+0x1c4>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d01d      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a20      	ldr	r2, [pc, #128]	@ (8002e18 <HAL_DMA_Abort_IT+0x1c8>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d018      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a1f      	ldr	r2, [pc, #124]	@ (8002e1c <HAL_DMA_Abort_IT+0x1cc>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d013      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e20 <HAL_DMA_Abort_IT+0x1d0>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d00e      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a1c      	ldr	r2, [pc, #112]	@ (8002e24 <HAL_DMA_Abort_IT+0x1d4>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d009      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a1a      	ldr	r2, [pc, #104]	@ (8002e28 <HAL_DMA_Abort_IT+0x1d8>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d004      	beq.n	8002dcc <HAL_DMA_Abort_IT+0x17c>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a19      	ldr	r2, [pc, #100]	@ (8002e2c <HAL_DMA_Abort_IT+0x1dc>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d108      	bne.n	8002dde <HAL_DMA_Abort_IT+0x18e>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f022 0201 	bic.w	r2, r2, #1
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	e178      	b.n	80030d0 <HAL_DMA_Abort_IT+0x480>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 0201 	bic.w	r2, r2, #1
 8002dec:	601a      	str	r2, [r3, #0]
 8002dee:	e16f      	b.n	80030d0 <HAL_DMA_Abort_IT+0x480>
 8002df0:	40020010 	.word	0x40020010
 8002df4:	40020028 	.word	0x40020028
 8002df8:	40020040 	.word	0x40020040
 8002dfc:	40020058 	.word	0x40020058
 8002e00:	40020070 	.word	0x40020070
 8002e04:	40020088 	.word	0x40020088
 8002e08:	400200a0 	.word	0x400200a0
 8002e0c:	400200b8 	.word	0x400200b8
 8002e10:	40020410 	.word	0x40020410
 8002e14:	40020428 	.word	0x40020428
 8002e18:	40020440 	.word	0x40020440
 8002e1c:	40020458 	.word	0x40020458
 8002e20:	40020470 	.word	0x40020470
 8002e24:	40020488 	.word	0x40020488
 8002e28:	400204a0 	.word	0x400204a0
 8002e2c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 020e 	bic.w	r2, r2, #14
 8002e3e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a6c      	ldr	r2, [pc, #432]	@ (8002ff8 <HAL_DMA_Abort_IT+0x3a8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d04a      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a6b      	ldr	r2, [pc, #428]	@ (8002ffc <HAL_DMA_Abort_IT+0x3ac>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d045      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a69      	ldr	r2, [pc, #420]	@ (8003000 <HAL_DMA_Abort_IT+0x3b0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d040      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a68      	ldr	r2, [pc, #416]	@ (8003004 <HAL_DMA_Abort_IT+0x3b4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d03b      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a66      	ldr	r2, [pc, #408]	@ (8003008 <HAL_DMA_Abort_IT+0x3b8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d036      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a65      	ldr	r2, [pc, #404]	@ (800300c <HAL_DMA_Abort_IT+0x3bc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d031      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a63      	ldr	r2, [pc, #396]	@ (8003010 <HAL_DMA_Abort_IT+0x3c0>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d02c      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a62      	ldr	r2, [pc, #392]	@ (8003014 <HAL_DMA_Abort_IT+0x3c4>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d027      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a60      	ldr	r2, [pc, #384]	@ (8003018 <HAL_DMA_Abort_IT+0x3c8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d022      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a5f      	ldr	r2, [pc, #380]	@ (800301c <HAL_DMA_Abort_IT+0x3cc>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d01d      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a5d      	ldr	r2, [pc, #372]	@ (8003020 <HAL_DMA_Abort_IT+0x3d0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d018      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a5c      	ldr	r2, [pc, #368]	@ (8003024 <HAL_DMA_Abort_IT+0x3d4>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d013      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a5a      	ldr	r2, [pc, #360]	@ (8003028 <HAL_DMA_Abort_IT+0x3d8>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d00e      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a59      	ldr	r2, [pc, #356]	@ (800302c <HAL_DMA_Abort_IT+0x3dc>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d009      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a57      	ldr	r2, [pc, #348]	@ (8003030 <HAL_DMA_Abort_IT+0x3e0>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d004      	beq.n	8002ee0 <HAL_DMA_Abort_IT+0x290>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a56      	ldr	r2, [pc, #344]	@ (8003034 <HAL_DMA_Abort_IT+0x3e4>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d108      	bne.n	8002ef2 <HAL_DMA_Abort_IT+0x2a2>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	e007      	b.n	8002f02 <HAL_DMA_Abort_IT+0x2b2>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0201 	bic.w	r2, r2, #1
 8002f00:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a3c      	ldr	r2, [pc, #240]	@ (8002ff8 <HAL_DMA_Abort_IT+0x3a8>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d072      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a3a      	ldr	r2, [pc, #232]	@ (8002ffc <HAL_DMA_Abort_IT+0x3ac>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d06d      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a39      	ldr	r2, [pc, #228]	@ (8003000 <HAL_DMA_Abort_IT+0x3b0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d068      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a37      	ldr	r2, [pc, #220]	@ (8003004 <HAL_DMA_Abort_IT+0x3b4>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d063      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a36      	ldr	r2, [pc, #216]	@ (8003008 <HAL_DMA_Abort_IT+0x3b8>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d05e      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a34      	ldr	r2, [pc, #208]	@ (800300c <HAL_DMA_Abort_IT+0x3bc>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d059      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a33      	ldr	r2, [pc, #204]	@ (8003010 <HAL_DMA_Abort_IT+0x3c0>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d054      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a31      	ldr	r2, [pc, #196]	@ (8003014 <HAL_DMA_Abort_IT+0x3c4>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d04f      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a30      	ldr	r2, [pc, #192]	@ (8003018 <HAL_DMA_Abort_IT+0x3c8>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d04a      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a2e      	ldr	r2, [pc, #184]	@ (800301c <HAL_DMA_Abort_IT+0x3cc>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d045      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a2d      	ldr	r2, [pc, #180]	@ (8003020 <HAL_DMA_Abort_IT+0x3d0>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d040      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a2b      	ldr	r2, [pc, #172]	@ (8003024 <HAL_DMA_Abort_IT+0x3d4>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d03b      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003028 <HAL_DMA_Abort_IT+0x3d8>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d036      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a28      	ldr	r2, [pc, #160]	@ (800302c <HAL_DMA_Abort_IT+0x3dc>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d031      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a27      	ldr	r2, [pc, #156]	@ (8003030 <HAL_DMA_Abort_IT+0x3e0>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d02c      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a25      	ldr	r2, [pc, #148]	@ (8003034 <HAL_DMA_Abort_IT+0x3e4>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d027      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a24      	ldr	r2, [pc, #144]	@ (8003038 <HAL_DMA_Abort_IT+0x3e8>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d022      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a22      	ldr	r2, [pc, #136]	@ (800303c <HAL_DMA_Abort_IT+0x3ec>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d01d      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a21      	ldr	r2, [pc, #132]	@ (8003040 <HAL_DMA_Abort_IT+0x3f0>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d018      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a1f      	ldr	r2, [pc, #124]	@ (8003044 <HAL_DMA_Abort_IT+0x3f4>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d013      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a1e      	ldr	r2, [pc, #120]	@ (8003048 <HAL_DMA_Abort_IT+0x3f8>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d00e      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800304c <HAL_DMA_Abort_IT+0x3fc>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d009      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8003050 <HAL_DMA_Abort_IT+0x400>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d004      	beq.n	8002ff2 <HAL_DMA_Abort_IT+0x3a2>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a19      	ldr	r2, [pc, #100]	@ (8003054 <HAL_DMA_Abort_IT+0x404>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d132      	bne.n	8003058 <HAL_DMA_Abort_IT+0x408>
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e031      	b.n	800305a <HAL_DMA_Abort_IT+0x40a>
 8002ff6:	bf00      	nop
 8002ff8:	40020010 	.word	0x40020010
 8002ffc:	40020028 	.word	0x40020028
 8003000:	40020040 	.word	0x40020040
 8003004:	40020058 	.word	0x40020058
 8003008:	40020070 	.word	0x40020070
 800300c:	40020088 	.word	0x40020088
 8003010:	400200a0 	.word	0x400200a0
 8003014:	400200b8 	.word	0x400200b8
 8003018:	40020410 	.word	0x40020410
 800301c:	40020428 	.word	0x40020428
 8003020:	40020440 	.word	0x40020440
 8003024:	40020458 	.word	0x40020458
 8003028:	40020470 	.word	0x40020470
 800302c:	40020488 	.word	0x40020488
 8003030:	400204a0 	.word	0x400204a0
 8003034:	400204b8 	.word	0x400204b8
 8003038:	58025408 	.word	0x58025408
 800303c:	5802541c 	.word	0x5802541c
 8003040:	58025430 	.word	0x58025430
 8003044:	58025444 	.word	0x58025444
 8003048:	58025458 	.word	0x58025458
 800304c:	5802546c 	.word	0x5802546c
 8003050:	58025480 	.word	0x58025480
 8003054:	58025494 	.word	0x58025494
 8003058:	2300      	movs	r3, #0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d028      	beq.n	80030b0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003068:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800306c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003072:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003078:	f003 031f 	and.w	r3, r3, #31
 800307c:	2201      	movs	r2, #1
 800307e:	409a      	lsls	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800308c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00c      	beq.n	80030b0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030a4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80030ae:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop

080030dc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b08a      	sub	sp, #40	@ 0x28
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80030e4:	2300      	movs	r3, #0
 80030e6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030e8:	4b67      	ldr	r3, [pc, #412]	@ (8003288 <HAL_DMA_IRQHandler+0x1ac>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a67      	ldr	r2, [pc, #412]	@ (800328c <HAL_DMA_IRQHandler+0x1b0>)
 80030ee:	fba2 2303 	umull	r2, r3, r2, r3
 80030f2:	0a9b      	lsrs	r3, r3, #10
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003100:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a5f      	ldr	r2, [pc, #380]	@ (8003290 <HAL_DMA_IRQHandler+0x1b4>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d04a      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a5d      	ldr	r2, [pc, #372]	@ (8003294 <HAL_DMA_IRQHandler+0x1b8>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d045      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a5c      	ldr	r2, [pc, #368]	@ (8003298 <HAL_DMA_IRQHandler+0x1bc>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d040      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a5a      	ldr	r2, [pc, #360]	@ (800329c <HAL_DMA_IRQHandler+0x1c0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d03b      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a59      	ldr	r2, [pc, #356]	@ (80032a0 <HAL_DMA_IRQHandler+0x1c4>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d036      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a57      	ldr	r2, [pc, #348]	@ (80032a4 <HAL_DMA_IRQHandler+0x1c8>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d031      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a56      	ldr	r2, [pc, #344]	@ (80032a8 <HAL_DMA_IRQHandler+0x1cc>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d02c      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a54      	ldr	r2, [pc, #336]	@ (80032ac <HAL_DMA_IRQHandler+0x1d0>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d027      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a53      	ldr	r2, [pc, #332]	@ (80032b0 <HAL_DMA_IRQHandler+0x1d4>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d022      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a51      	ldr	r2, [pc, #324]	@ (80032b4 <HAL_DMA_IRQHandler+0x1d8>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d01d      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a50      	ldr	r2, [pc, #320]	@ (80032b8 <HAL_DMA_IRQHandler+0x1dc>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d018      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a4e      	ldr	r2, [pc, #312]	@ (80032bc <HAL_DMA_IRQHandler+0x1e0>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d013      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a4d      	ldr	r2, [pc, #308]	@ (80032c0 <HAL_DMA_IRQHandler+0x1e4>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d00e      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a4b      	ldr	r2, [pc, #300]	@ (80032c4 <HAL_DMA_IRQHandler+0x1e8>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d009      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a4a      	ldr	r2, [pc, #296]	@ (80032c8 <HAL_DMA_IRQHandler+0x1ec>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d004      	beq.n	80031ae <HAL_DMA_IRQHandler+0xd2>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a48      	ldr	r2, [pc, #288]	@ (80032cc <HAL_DMA_IRQHandler+0x1f0>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d101      	bne.n	80031b2 <HAL_DMA_IRQHandler+0xd6>
 80031ae:	2301      	movs	r3, #1
 80031b0:	e000      	b.n	80031b4 <HAL_DMA_IRQHandler+0xd8>
 80031b2:	2300      	movs	r3, #0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	f000 842b 	beq.w	8003a10 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031be:	f003 031f 	and.w	r3, r3, #31
 80031c2:	2208      	movs	r2, #8
 80031c4:	409a      	lsls	r2, r3
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f000 80a2 	beq.w	8003314 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a2e      	ldr	r2, [pc, #184]	@ (8003290 <HAL_DMA_IRQHandler+0x1b4>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d04a      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a2d      	ldr	r2, [pc, #180]	@ (8003294 <HAL_DMA_IRQHandler+0x1b8>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d045      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003298 <HAL_DMA_IRQHandler+0x1bc>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d040      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a2a      	ldr	r2, [pc, #168]	@ (800329c <HAL_DMA_IRQHandler+0x1c0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d03b      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a28      	ldr	r2, [pc, #160]	@ (80032a0 <HAL_DMA_IRQHandler+0x1c4>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d036      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a27      	ldr	r2, [pc, #156]	@ (80032a4 <HAL_DMA_IRQHandler+0x1c8>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d031      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a25      	ldr	r2, [pc, #148]	@ (80032a8 <HAL_DMA_IRQHandler+0x1cc>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d02c      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a24      	ldr	r2, [pc, #144]	@ (80032ac <HAL_DMA_IRQHandler+0x1d0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d027      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a22      	ldr	r2, [pc, #136]	@ (80032b0 <HAL_DMA_IRQHandler+0x1d4>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d022      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a21      	ldr	r2, [pc, #132]	@ (80032b4 <HAL_DMA_IRQHandler+0x1d8>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d01d      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a1f      	ldr	r2, [pc, #124]	@ (80032b8 <HAL_DMA_IRQHandler+0x1dc>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d018      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a1e      	ldr	r2, [pc, #120]	@ (80032bc <HAL_DMA_IRQHandler+0x1e0>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d013      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a1c      	ldr	r2, [pc, #112]	@ (80032c0 <HAL_DMA_IRQHandler+0x1e4>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d00e      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a1b      	ldr	r2, [pc, #108]	@ (80032c4 <HAL_DMA_IRQHandler+0x1e8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d009      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a19      	ldr	r2, [pc, #100]	@ (80032c8 <HAL_DMA_IRQHandler+0x1ec>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d004      	beq.n	8003270 <HAL_DMA_IRQHandler+0x194>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a18      	ldr	r2, [pc, #96]	@ (80032cc <HAL_DMA_IRQHandler+0x1f0>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d12f      	bne.n	80032d0 <HAL_DMA_IRQHandler+0x1f4>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	bf14      	ite	ne
 800327e:	2301      	movne	r3, #1
 8003280:	2300      	moveq	r3, #0
 8003282:	b2db      	uxtb	r3, r3
 8003284:	e02e      	b.n	80032e4 <HAL_DMA_IRQHandler+0x208>
 8003286:	bf00      	nop
 8003288:	24000078 	.word	0x24000078
 800328c:	1b4e81b5 	.word	0x1b4e81b5
 8003290:	40020010 	.word	0x40020010
 8003294:	40020028 	.word	0x40020028
 8003298:	40020040 	.word	0x40020040
 800329c:	40020058 	.word	0x40020058
 80032a0:	40020070 	.word	0x40020070
 80032a4:	40020088 	.word	0x40020088
 80032a8:	400200a0 	.word	0x400200a0
 80032ac:	400200b8 	.word	0x400200b8
 80032b0:	40020410 	.word	0x40020410
 80032b4:	40020428 	.word	0x40020428
 80032b8:	40020440 	.word	0x40020440
 80032bc:	40020458 	.word	0x40020458
 80032c0:	40020470 	.word	0x40020470
 80032c4:	40020488 	.word	0x40020488
 80032c8:	400204a0 	.word	0x400204a0
 80032cc:	400204b8 	.word	0x400204b8
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	2b00      	cmp	r3, #0
 80032dc:	bf14      	ite	ne
 80032de:	2301      	movne	r3, #1
 80032e0:	2300      	moveq	r3, #0
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d015      	beq.n	8003314 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f022 0204 	bic.w	r2, r2, #4
 80032f6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	2208      	movs	r2, #8
 8003302:	409a      	lsls	r2, r3
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800330c:	f043 0201 	orr.w	r2, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003318:	f003 031f 	and.w	r3, r3, #31
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	fa22 f303 	lsr.w	r3, r2, r3
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b00      	cmp	r3, #0
 8003328:	d06e      	beq.n	8003408 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a69      	ldr	r2, [pc, #420]	@ (80034d4 <HAL_DMA_IRQHandler+0x3f8>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d04a      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a67      	ldr	r2, [pc, #412]	@ (80034d8 <HAL_DMA_IRQHandler+0x3fc>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d045      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a66      	ldr	r2, [pc, #408]	@ (80034dc <HAL_DMA_IRQHandler+0x400>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d040      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a64      	ldr	r2, [pc, #400]	@ (80034e0 <HAL_DMA_IRQHandler+0x404>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d03b      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a63      	ldr	r2, [pc, #396]	@ (80034e4 <HAL_DMA_IRQHandler+0x408>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d036      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a61      	ldr	r2, [pc, #388]	@ (80034e8 <HAL_DMA_IRQHandler+0x40c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d031      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a60      	ldr	r2, [pc, #384]	@ (80034ec <HAL_DMA_IRQHandler+0x410>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d02c      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a5e      	ldr	r2, [pc, #376]	@ (80034f0 <HAL_DMA_IRQHandler+0x414>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d027      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a5d      	ldr	r2, [pc, #372]	@ (80034f4 <HAL_DMA_IRQHandler+0x418>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d022      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a5b      	ldr	r2, [pc, #364]	@ (80034f8 <HAL_DMA_IRQHandler+0x41c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d01d      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a5a      	ldr	r2, [pc, #360]	@ (80034fc <HAL_DMA_IRQHandler+0x420>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d018      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a58      	ldr	r2, [pc, #352]	@ (8003500 <HAL_DMA_IRQHandler+0x424>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a57      	ldr	r2, [pc, #348]	@ (8003504 <HAL_DMA_IRQHandler+0x428>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00e      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a55      	ldr	r2, [pc, #340]	@ (8003508 <HAL_DMA_IRQHandler+0x42c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d009      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a54      	ldr	r2, [pc, #336]	@ (800350c <HAL_DMA_IRQHandler+0x430>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d004      	beq.n	80033ca <HAL_DMA_IRQHandler+0x2ee>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a52      	ldr	r2, [pc, #328]	@ (8003510 <HAL_DMA_IRQHandler+0x434>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d10a      	bne.n	80033e0 <HAL_DMA_IRQHandler+0x304>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	bf14      	ite	ne
 80033d8:	2301      	movne	r3, #1
 80033da:	2300      	moveq	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	e003      	b.n	80033e8 <HAL_DMA_IRQHandler+0x30c>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2300      	movs	r3, #0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00d      	beq.n	8003408 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f0:	f003 031f 	and.w	r3, r3, #31
 80033f4:	2201      	movs	r2, #1
 80033f6:	409a      	lsls	r2, r3
 80033f8:	6a3b      	ldr	r3, [r7, #32]
 80033fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003400:	f043 0202 	orr.w	r2, r3, #2
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340c:	f003 031f 	and.w	r3, r3, #31
 8003410:	2204      	movs	r2, #4
 8003412:	409a      	lsls	r2, r3
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	4013      	ands	r3, r2
 8003418:	2b00      	cmp	r3, #0
 800341a:	f000 808f 	beq.w	800353c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a2c      	ldr	r2, [pc, #176]	@ (80034d4 <HAL_DMA_IRQHandler+0x3f8>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d04a      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a2a      	ldr	r2, [pc, #168]	@ (80034d8 <HAL_DMA_IRQHandler+0x3fc>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d045      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a29      	ldr	r2, [pc, #164]	@ (80034dc <HAL_DMA_IRQHandler+0x400>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d040      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a27      	ldr	r2, [pc, #156]	@ (80034e0 <HAL_DMA_IRQHandler+0x404>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d03b      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a26      	ldr	r2, [pc, #152]	@ (80034e4 <HAL_DMA_IRQHandler+0x408>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d036      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a24      	ldr	r2, [pc, #144]	@ (80034e8 <HAL_DMA_IRQHandler+0x40c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d031      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a23      	ldr	r2, [pc, #140]	@ (80034ec <HAL_DMA_IRQHandler+0x410>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d02c      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a21      	ldr	r2, [pc, #132]	@ (80034f0 <HAL_DMA_IRQHandler+0x414>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d027      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a20      	ldr	r2, [pc, #128]	@ (80034f4 <HAL_DMA_IRQHandler+0x418>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d022      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a1e      	ldr	r2, [pc, #120]	@ (80034f8 <HAL_DMA_IRQHandler+0x41c>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d01d      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <HAL_DMA_IRQHandler+0x420>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d018      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a1b      	ldr	r2, [pc, #108]	@ (8003500 <HAL_DMA_IRQHandler+0x424>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d013      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a1a      	ldr	r2, [pc, #104]	@ (8003504 <HAL_DMA_IRQHandler+0x428>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00e      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a18      	ldr	r2, [pc, #96]	@ (8003508 <HAL_DMA_IRQHandler+0x42c>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d009      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a17      	ldr	r2, [pc, #92]	@ (800350c <HAL_DMA_IRQHandler+0x430>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d004      	beq.n	80034be <HAL_DMA_IRQHandler+0x3e2>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a15      	ldr	r2, [pc, #84]	@ (8003510 <HAL_DMA_IRQHandler+0x434>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d12a      	bne.n	8003514 <HAL_DMA_IRQHandler+0x438>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	bf14      	ite	ne
 80034cc:	2301      	movne	r3, #1
 80034ce:	2300      	moveq	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	e023      	b.n	800351c <HAL_DMA_IRQHandler+0x440>
 80034d4:	40020010 	.word	0x40020010
 80034d8:	40020028 	.word	0x40020028
 80034dc:	40020040 	.word	0x40020040
 80034e0:	40020058 	.word	0x40020058
 80034e4:	40020070 	.word	0x40020070
 80034e8:	40020088 	.word	0x40020088
 80034ec:	400200a0 	.word	0x400200a0
 80034f0:	400200b8 	.word	0x400200b8
 80034f4:	40020410 	.word	0x40020410
 80034f8:	40020428 	.word	0x40020428
 80034fc:	40020440 	.word	0x40020440
 8003500:	40020458 	.word	0x40020458
 8003504:	40020470 	.word	0x40020470
 8003508:	40020488 	.word	0x40020488
 800350c:	400204a0 	.word	0x400204a0
 8003510:	400204b8 	.word	0x400204b8
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2300      	movs	r3, #0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00d      	beq.n	800353c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	2204      	movs	r2, #4
 800352a:	409a      	lsls	r2, r3
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003534:	f043 0204 	orr.w	r2, r3, #4
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003540:	f003 031f 	and.w	r3, r3, #31
 8003544:	2210      	movs	r2, #16
 8003546:	409a      	lsls	r2, r3
 8003548:	69bb      	ldr	r3, [r7, #24]
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	f000 80a6 	beq.w	800369e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a85      	ldr	r2, [pc, #532]	@ (800376c <HAL_DMA_IRQHandler+0x690>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d04a      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a83      	ldr	r2, [pc, #524]	@ (8003770 <HAL_DMA_IRQHandler+0x694>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d045      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a82      	ldr	r2, [pc, #520]	@ (8003774 <HAL_DMA_IRQHandler+0x698>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d040      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a80      	ldr	r2, [pc, #512]	@ (8003778 <HAL_DMA_IRQHandler+0x69c>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d03b      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a7f      	ldr	r2, [pc, #508]	@ (800377c <HAL_DMA_IRQHandler+0x6a0>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d036      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a7d      	ldr	r2, [pc, #500]	@ (8003780 <HAL_DMA_IRQHandler+0x6a4>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d031      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a7c      	ldr	r2, [pc, #496]	@ (8003784 <HAL_DMA_IRQHandler+0x6a8>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d02c      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a7a      	ldr	r2, [pc, #488]	@ (8003788 <HAL_DMA_IRQHandler+0x6ac>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d027      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a79      	ldr	r2, [pc, #484]	@ (800378c <HAL_DMA_IRQHandler+0x6b0>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d022      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a77      	ldr	r2, [pc, #476]	@ (8003790 <HAL_DMA_IRQHandler+0x6b4>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d01d      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a76      	ldr	r2, [pc, #472]	@ (8003794 <HAL_DMA_IRQHandler+0x6b8>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d018      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a74      	ldr	r2, [pc, #464]	@ (8003798 <HAL_DMA_IRQHandler+0x6bc>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d013      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a73      	ldr	r2, [pc, #460]	@ (800379c <HAL_DMA_IRQHandler+0x6c0>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d00e      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a71      	ldr	r2, [pc, #452]	@ (80037a0 <HAL_DMA_IRQHandler+0x6c4>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d009      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a70      	ldr	r2, [pc, #448]	@ (80037a4 <HAL_DMA_IRQHandler+0x6c8>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d004      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x516>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a6e      	ldr	r2, [pc, #440]	@ (80037a8 <HAL_DMA_IRQHandler+0x6cc>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d10a      	bne.n	8003608 <HAL_DMA_IRQHandler+0x52c>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0308 	and.w	r3, r3, #8
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	bf14      	ite	ne
 8003600:	2301      	movne	r3, #1
 8003602:	2300      	moveq	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	e009      	b.n	800361c <HAL_DMA_IRQHandler+0x540>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	bf14      	ite	ne
 8003616:	2301      	movne	r3, #1
 8003618:	2300      	moveq	r3, #0
 800361a:	b2db      	uxtb	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d03e      	beq.n	800369e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	f003 031f 	and.w	r3, r3, #31
 8003628:	2210      	movs	r2, #16
 800362a:	409a      	lsls	r2, r3
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d018      	beq.n	8003670 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d108      	bne.n	800365e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	2b00      	cmp	r3, #0
 8003652:	d024      	beq.n	800369e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	4798      	blx	r3
 800365c:	e01f      	b.n	800369e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003662:	2b00      	cmp	r3, #0
 8003664:	d01b      	beq.n	800369e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	4798      	blx	r3
 800366e:	e016      	b.n	800369e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367a:	2b00      	cmp	r3, #0
 800367c:	d107      	bne.n	800368e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 0208 	bic.w	r2, r2, #8
 800368c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a2:	f003 031f 	and.w	r3, r3, #31
 80036a6:	2220      	movs	r2, #32
 80036a8:	409a      	lsls	r2, r3
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f000 8110 	beq.w	80038d4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a2c      	ldr	r2, [pc, #176]	@ (800376c <HAL_DMA_IRQHandler+0x690>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d04a      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a2b      	ldr	r2, [pc, #172]	@ (8003770 <HAL_DMA_IRQHandler+0x694>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d045      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a29      	ldr	r2, [pc, #164]	@ (8003774 <HAL_DMA_IRQHandler+0x698>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d040      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a28      	ldr	r2, [pc, #160]	@ (8003778 <HAL_DMA_IRQHandler+0x69c>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d03b      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a26      	ldr	r2, [pc, #152]	@ (800377c <HAL_DMA_IRQHandler+0x6a0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d036      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a25      	ldr	r2, [pc, #148]	@ (8003780 <HAL_DMA_IRQHandler+0x6a4>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d031      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a23      	ldr	r2, [pc, #140]	@ (8003784 <HAL_DMA_IRQHandler+0x6a8>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d02c      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a22      	ldr	r2, [pc, #136]	@ (8003788 <HAL_DMA_IRQHandler+0x6ac>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d027      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a20      	ldr	r2, [pc, #128]	@ (800378c <HAL_DMA_IRQHandler+0x6b0>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d022      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a1f      	ldr	r2, [pc, #124]	@ (8003790 <HAL_DMA_IRQHandler+0x6b4>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d01d      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a1d      	ldr	r2, [pc, #116]	@ (8003794 <HAL_DMA_IRQHandler+0x6b8>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d018      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a1c      	ldr	r2, [pc, #112]	@ (8003798 <HAL_DMA_IRQHandler+0x6bc>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d013      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a1a      	ldr	r2, [pc, #104]	@ (800379c <HAL_DMA_IRQHandler+0x6c0>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d00e      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a19      	ldr	r2, [pc, #100]	@ (80037a0 <HAL_DMA_IRQHandler+0x6c4>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d009      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a17      	ldr	r2, [pc, #92]	@ (80037a4 <HAL_DMA_IRQHandler+0x6c8>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d004      	beq.n	8003754 <HAL_DMA_IRQHandler+0x678>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a16      	ldr	r2, [pc, #88]	@ (80037a8 <HAL_DMA_IRQHandler+0x6cc>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d12b      	bne.n	80037ac <HAL_DMA_IRQHandler+0x6d0>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0310 	and.w	r3, r3, #16
 800375e:	2b00      	cmp	r3, #0
 8003760:	bf14      	ite	ne
 8003762:	2301      	movne	r3, #1
 8003764:	2300      	moveq	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	e02a      	b.n	80037c0 <HAL_DMA_IRQHandler+0x6e4>
 800376a:	bf00      	nop
 800376c:	40020010 	.word	0x40020010
 8003770:	40020028 	.word	0x40020028
 8003774:	40020040 	.word	0x40020040
 8003778:	40020058 	.word	0x40020058
 800377c:	40020070 	.word	0x40020070
 8003780:	40020088 	.word	0x40020088
 8003784:	400200a0 	.word	0x400200a0
 8003788:	400200b8 	.word	0x400200b8
 800378c:	40020410 	.word	0x40020410
 8003790:	40020428 	.word	0x40020428
 8003794:	40020440 	.word	0x40020440
 8003798:	40020458 	.word	0x40020458
 800379c:	40020470 	.word	0x40020470
 80037a0:	40020488 	.word	0x40020488
 80037a4:	400204a0 	.word	0x400204a0
 80037a8:	400204b8 	.word	0x400204b8
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	bf14      	ite	ne
 80037ba:	2301      	movne	r3, #1
 80037bc:	2300      	moveq	r3, #0
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f000 8087 	beq.w	80038d4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ca:	f003 031f 	and.w	r3, r3, #31
 80037ce:	2220      	movs	r2, #32
 80037d0:	409a      	lsls	r2, r3
 80037d2:	6a3b      	ldr	r3, [r7, #32]
 80037d4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b04      	cmp	r3, #4
 80037e0:	d139      	bne.n	8003856 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0216 	bic.w	r2, r2, #22
 80037f0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695a      	ldr	r2, [r3, #20]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003800:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003806:	2b00      	cmp	r3, #0
 8003808:	d103      	bne.n	8003812 <HAL_DMA_IRQHandler+0x736>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0208 	bic.w	r2, r2, #8
 8003820:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003826:	f003 031f 	and.w	r3, r3, #31
 800382a:	223f      	movs	r2, #63	@ 0x3f
 800382c:	409a      	lsls	r2, r3
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003846:	2b00      	cmp	r3, #0
 8003848:	f000 834a 	beq.w	8003ee0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003850:	6878      	ldr	r0, [r7, #4]
 8003852:	4798      	blx	r3
          }
          return;
 8003854:	e344      	b.n	8003ee0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d018      	beq.n	8003896 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800386e:	2b00      	cmp	r3, #0
 8003870:	d108      	bne.n	8003884 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003876:	2b00      	cmp	r3, #0
 8003878:	d02c      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	4798      	blx	r3
 8003882:	e027      	b.n	80038d4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003888:	2b00      	cmp	r3, #0
 800388a:	d023      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	4798      	blx	r3
 8003894:	e01e      	b.n	80038d4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10f      	bne.n	80038c4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0210 	bic.w	r2, r2, #16
 80038b2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 8306 	beq.w	8003eea <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 8088 	beq.w	80039fc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2204      	movs	r2, #4
 80038f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a7a      	ldr	r2, [pc, #488]	@ (8003ae4 <HAL_DMA_IRQHandler+0xa08>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d04a      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a79      	ldr	r2, [pc, #484]	@ (8003ae8 <HAL_DMA_IRQHandler+0xa0c>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d045      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a77      	ldr	r2, [pc, #476]	@ (8003aec <HAL_DMA_IRQHandler+0xa10>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d040      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a76      	ldr	r2, [pc, #472]	@ (8003af0 <HAL_DMA_IRQHandler+0xa14>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d03b      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a74      	ldr	r2, [pc, #464]	@ (8003af4 <HAL_DMA_IRQHandler+0xa18>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d036      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a73      	ldr	r2, [pc, #460]	@ (8003af8 <HAL_DMA_IRQHandler+0xa1c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d031      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a71      	ldr	r2, [pc, #452]	@ (8003afc <HAL_DMA_IRQHandler+0xa20>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d02c      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a70      	ldr	r2, [pc, #448]	@ (8003b00 <HAL_DMA_IRQHandler+0xa24>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d027      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a6e      	ldr	r2, [pc, #440]	@ (8003b04 <HAL_DMA_IRQHandler+0xa28>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d022      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a6d      	ldr	r2, [pc, #436]	@ (8003b08 <HAL_DMA_IRQHandler+0xa2c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d01d      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a6b      	ldr	r2, [pc, #428]	@ (8003b0c <HAL_DMA_IRQHandler+0xa30>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d018      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a6a      	ldr	r2, [pc, #424]	@ (8003b10 <HAL_DMA_IRQHandler+0xa34>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d013      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a68      	ldr	r2, [pc, #416]	@ (8003b14 <HAL_DMA_IRQHandler+0xa38>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d00e      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a67      	ldr	r2, [pc, #412]	@ (8003b18 <HAL_DMA_IRQHandler+0xa3c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d009      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a65      	ldr	r2, [pc, #404]	@ (8003b1c <HAL_DMA_IRQHandler+0xa40>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d004      	beq.n	8003994 <HAL_DMA_IRQHandler+0x8b8>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a64      	ldr	r2, [pc, #400]	@ (8003b20 <HAL_DMA_IRQHandler+0xa44>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d108      	bne.n	80039a6 <HAL_DMA_IRQHandler+0x8ca>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0201 	bic.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	e007      	b.n	80039b6 <HAL_DMA_IRQHandler+0x8da>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 0201 	bic.w	r2, r2, #1
 80039b4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	3301      	adds	r3, #1
 80039ba:	60fb      	str	r3, [r7, #12]
 80039bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039be:	429a      	cmp	r2, r3
 80039c0:	d307      	bcc.n	80039d2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1f2      	bne.n	80039b6 <HAL_DMA_IRQHandler+0x8da>
 80039d0:	e000      	b.n	80039d4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80039d2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d004      	beq.n	80039ec <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2203      	movs	r2, #3
 80039e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80039ea:	e003      	b.n	80039f4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 8272 	beq.w	8003eea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	4798      	blx	r3
 8003a0e:	e26c      	b.n	8003eea <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a43      	ldr	r2, [pc, #268]	@ (8003b24 <HAL_DMA_IRQHandler+0xa48>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d022      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x984>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a42      	ldr	r2, [pc, #264]	@ (8003b28 <HAL_DMA_IRQHandler+0xa4c>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d01d      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x984>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a40      	ldr	r2, [pc, #256]	@ (8003b2c <HAL_DMA_IRQHandler+0xa50>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d018      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x984>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a3f      	ldr	r2, [pc, #252]	@ (8003b30 <HAL_DMA_IRQHandler+0xa54>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d013      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x984>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a3d      	ldr	r2, [pc, #244]	@ (8003b34 <HAL_DMA_IRQHandler+0xa58>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d00e      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x984>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a3c      	ldr	r2, [pc, #240]	@ (8003b38 <HAL_DMA_IRQHandler+0xa5c>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d009      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x984>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a3a      	ldr	r2, [pc, #232]	@ (8003b3c <HAL_DMA_IRQHandler+0xa60>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d004      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x984>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a39      	ldr	r2, [pc, #228]	@ (8003b40 <HAL_DMA_IRQHandler+0xa64>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d101      	bne.n	8003a64 <HAL_DMA_IRQHandler+0x988>
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <HAL_DMA_IRQHandler+0x98a>
 8003a64:	2300      	movs	r3, #0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 823f 	beq.w	8003eea <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a78:	f003 031f 	and.w	r3, r3, #31
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	4013      	ands	r3, r2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 80cd 	beq.w	8003c24 <HAL_DMA_IRQHandler+0xb48>
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 80c7 	beq.w	8003c24 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a9a:	f003 031f 	and.w	r3, r3, #31
 8003a9e:	2204      	movs	r2, #4
 8003aa0:	409a      	lsls	r2, r3
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d049      	beq.n	8003b44 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	f000 8210 	beq.w	8003ee4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003acc:	e20a      	b.n	8003ee4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	f000 8206 	beq.w	8003ee4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ae0:	e200      	b.n	8003ee4 <HAL_DMA_IRQHandler+0xe08>
 8003ae2:	bf00      	nop
 8003ae4:	40020010 	.word	0x40020010
 8003ae8:	40020028 	.word	0x40020028
 8003aec:	40020040 	.word	0x40020040
 8003af0:	40020058 	.word	0x40020058
 8003af4:	40020070 	.word	0x40020070
 8003af8:	40020088 	.word	0x40020088
 8003afc:	400200a0 	.word	0x400200a0
 8003b00:	400200b8 	.word	0x400200b8
 8003b04:	40020410 	.word	0x40020410
 8003b08:	40020428 	.word	0x40020428
 8003b0c:	40020440 	.word	0x40020440
 8003b10:	40020458 	.word	0x40020458
 8003b14:	40020470 	.word	0x40020470
 8003b18:	40020488 	.word	0x40020488
 8003b1c:	400204a0 	.word	0x400204a0
 8003b20:	400204b8 	.word	0x400204b8
 8003b24:	58025408 	.word	0x58025408
 8003b28:	5802541c 	.word	0x5802541c
 8003b2c:	58025430 	.word	0x58025430
 8003b30:	58025444 	.word	0x58025444
 8003b34:	58025458 	.word	0x58025458
 8003b38:	5802546c 	.word	0x5802546c
 8003b3c:	58025480 	.word	0x58025480
 8003b40:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	f003 0320 	and.w	r3, r3, #32
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d160      	bne.n	8003c10 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a7f      	ldr	r2, [pc, #508]	@ (8003d50 <HAL_DMA_IRQHandler+0xc74>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d04a      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a7d      	ldr	r2, [pc, #500]	@ (8003d54 <HAL_DMA_IRQHandler+0xc78>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d045      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a7c      	ldr	r2, [pc, #496]	@ (8003d58 <HAL_DMA_IRQHandler+0xc7c>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d040      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a7a      	ldr	r2, [pc, #488]	@ (8003d5c <HAL_DMA_IRQHandler+0xc80>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d03b      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a79      	ldr	r2, [pc, #484]	@ (8003d60 <HAL_DMA_IRQHandler+0xc84>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d036      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a77      	ldr	r2, [pc, #476]	@ (8003d64 <HAL_DMA_IRQHandler+0xc88>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d031      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a76      	ldr	r2, [pc, #472]	@ (8003d68 <HAL_DMA_IRQHandler+0xc8c>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d02c      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a74      	ldr	r2, [pc, #464]	@ (8003d6c <HAL_DMA_IRQHandler+0xc90>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d027      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a73      	ldr	r2, [pc, #460]	@ (8003d70 <HAL_DMA_IRQHandler+0xc94>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d022      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a71      	ldr	r2, [pc, #452]	@ (8003d74 <HAL_DMA_IRQHandler+0xc98>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d01d      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a70      	ldr	r2, [pc, #448]	@ (8003d78 <HAL_DMA_IRQHandler+0xc9c>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d018      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a6e      	ldr	r2, [pc, #440]	@ (8003d7c <HAL_DMA_IRQHandler+0xca0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d013      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a6d      	ldr	r2, [pc, #436]	@ (8003d80 <HAL_DMA_IRQHandler+0xca4>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d00e      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a6b      	ldr	r2, [pc, #428]	@ (8003d84 <HAL_DMA_IRQHandler+0xca8>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d009      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a6a      	ldr	r2, [pc, #424]	@ (8003d88 <HAL_DMA_IRQHandler+0xcac>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d004      	beq.n	8003bee <HAL_DMA_IRQHandler+0xb12>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a68      	ldr	r2, [pc, #416]	@ (8003d8c <HAL_DMA_IRQHandler+0xcb0>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d108      	bne.n	8003c00 <HAL_DMA_IRQHandler+0xb24>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 0208 	bic.w	r2, r2, #8
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	e007      	b.n	8003c10 <HAL_DMA_IRQHandler+0xb34>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0204 	bic.w	r2, r2, #4
 8003c0e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 8165 	beq.w	8003ee4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c22:	e15f      	b.n	8003ee4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c28:	f003 031f 	and.w	r3, r3, #31
 8003c2c:	2202      	movs	r2, #2
 8003c2e:	409a      	lsls	r2, r3
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	4013      	ands	r3, r2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 80c5 	beq.w	8003dc4 <HAL_DMA_IRQHandler+0xce8>
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 80bf 	beq.w	8003dc4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4a:	f003 031f 	and.w	r3, r3, #31
 8003c4e:	2202      	movs	r2, #2
 8003c50:	409a      	lsls	r2, r3
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d018      	beq.n	8003c92 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d109      	bne.n	8003c7e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 813a 	beq.w	8003ee8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c7c:	e134      	b.n	8003ee8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f000 8130 	beq.w	8003ee8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c90:	e12a      	b.n	8003ee8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	f003 0320 	and.w	r3, r3, #32
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f040 8089 	bne.w	8003db0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a2b      	ldr	r2, [pc, #172]	@ (8003d50 <HAL_DMA_IRQHandler+0xc74>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d04a      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a29      	ldr	r2, [pc, #164]	@ (8003d54 <HAL_DMA_IRQHandler+0xc78>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d045      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a28      	ldr	r2, [pc, #160]	@ (8003d58 <HAL_DMA_IRQHandler+0xc7c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d040      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a26      	ldr	r2, [pc, #152]	@ (8003d5c <HAL_DMA_IRQHandler+0xc80>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d03b      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a25      	ldr	r2, [pc, #148]	@ (8003d60 <HAL_DMA_IRQHandler+0xc84>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d036      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a23      	ldr	r2, [pc, #140]	@ (8003d64 <HAL_DMA_IRQHandler+0xc88>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d031      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a22      	ldr	r2, [pc, #136]	@ (8003d68 <HAL_DMA_IRQHandler+0xc8c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d02c      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a20      	ldr	r2, [pc, #128]	@ (8003d6c <HAL_DMA_IRQHandler+0xc90>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d027      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8003d70 <HAL_DMA_IRQHandler+0xc94>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d022      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8003d74 <HAL_DMA_IRQHandler+0xc98>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01d      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a1c      	ldr	r2, [pc, #112]	@ (8003d78 <HAL_DMA_IRQHandler+0xc9c>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d018      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a1a      	ldr	r2, [pc, #104]	@ (8003d7c <HAL_DMA_IRQHandler+0xca0>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d013      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a19      	ldr	r2, [pc, #100]	@ (8003d80 <HAL_DMA_IRQHandler+0xca4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d00e      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a17      	ldr	r2, [pc, #92]	@ (8003d84 <HAL_DMA_IRQHandler+0xca8>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d009      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a16      	ldr	r2, [pc, #88]	@ (8003d88 <HAL_DMA_IRQHandler+0xcac>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d004      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xc62>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a14      	ldr	r2, [pc, #80]	@ (8003d8c <HAL_DMA_IRQHandler+0xcb0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d128      	bne.n	8003d90 <HAL_DMA_IRQHandler+0xcb4>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f022 0214 	bic.w	r2, r2, #20
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	e027      	b.n	8003da0 <HAL_DMA_IRQHandler+0xcc4>
 8003d50:	40020010 	.word	0x40020010
 8003d54:	40020028 	.word	0x40020028
 8003d58:	40020040 	.word	0x40020040
 8003d5c:	40020058 	.word	0x40020058
 8003d60:	40020070 	.word	0x40020070
 8003d64:	40020088 	.word	0x40020088
 8003d68:	400200a0 	.word	0x400200a0
 8003d6c:	400200b8 	.word	0x400200b8
 8003d70:	40020410 	.word	0x40020410
 8003d74:	40020428 	.word	0x40020428
 8003d78:	40020440 	.word	0x40020440
 8003d7c:	40020458 	.word	0x40020458
 8003d80:	40020470 	.word	0x40020470
 8003d84:	40020488 	.word	0x40020488
 8003d88:	400204a0 	.word	0x400204a0
 8003d8c:	400204b8 	.word	0x400204b8
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 020a 	bic.w	r2, r2, #10
 8003d9e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 8097 	beq.w	8003ee8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dc2:	e091      	b.n	8003ee8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc8:	f003 031f 	and.w	r3, r3, #31
 8003dcc:	2208      	movs	r2, #8
 8003dce:	409a      	lsls	r2, r3
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 8088 	beq.w	8003eea <HAL_DMA_IRQHandler+0xe0e>
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 8082 	beq.w	8003eea <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a41      	ldr	r2, [pc, #260]	@ (8003ef0 <HAL_DMA_IRQHandler+0xe14>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d04a      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a3f      	ldr	r2, [pc, #252]	@ (8003ef4 <HAL_DMA_IRQHandler+0xe18>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d045      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a3e      	ldr	r2, [pc, #248]	@ (8003ef8 <HAL_DMA_IRQHandler+0xe1c>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d040      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a3c      	ldr	r2, [pc, #240]	@ (8003efc <HAL_DMA_IRQHandler+0xe20>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d03b      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a3b      	ldr	r2, [pc, #236]	@ (8003f00 <HAL_DMA_IRQHandler+0xe24>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d036      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a39      	ldr	r2, [pc, #228]	@ (8003f04 <HAL_DMA_IRQHandler+0xe28>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d031      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a38      	ldr	r2, [pc, #224]	@ (8003f08 <HAL_DMA_IRQHandler+0xe2c>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d02c      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a36      	ldr	r2, [pc, #216]	@ (8003f0c <HAL_DMA_IRQHandler+0xe30>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d027      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a35      	ldr	r2, [pc, #212]	@ (8003f10 <HAL_DMA_IRQHandler+0xe34>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d022      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a33      	ldr	r2, [pc, #204]	@ (8003f14 <HAL_DMA_IRQHandler+0xe38>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d01d      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a32      	ldr	r2, [pc, #200]	@ (8003f18 <HAL_DMA_IRQHandler+0xe3c>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d018      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a30      	ldr	r2, [pc, #192]	@ (8003f1c <HAL_DMA_IRQHandler+0xe40>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d013      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a2f      	ldr	r2, [pc, #188]	@ (8003f20 <HAL_DMA_IRQHandler+0xe44>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00e      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a2d      	ldr	r2, [pc, #180]	@ (8003f24 <HAL_DMA_IRQHandler+0xe48>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d009      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a2c      	ldr	r2, [pc, #176]	@ (8003f28 <HAL_DMA_IRQHandler+0xe4c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d004      	beq.n	8003e86 <HAL_DMA_IRQHandler+0xdaa>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a2a      	ldr	r2, [pc, #168]	@ (8003f2c <HAL_DMA_IRQHandler+0xe50>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d108      	bne.n	8003e98 <HAL_DMA_IRQHandler+0xdbc>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 021c 	bic.w	r2, r2, #28
 8003e94:	601a      	str	r2, [r3, #0]
 8003e96:	e007      	b.n	8003ea8 <HAL_DMA_IRQHandler+0xdcc>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 020e 	bic.w	r2, r2, #14
 8003ea6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eac:	f003 031f 	and.w	r3, r3, #31
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	409a      	lsls	r2, r3
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d009      	beq.n	8003eea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	4798      	blx	r3
 8003ede:	e004      	b.n	8003eea <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003ee0:	bf00      	nop
 8003ee2:	e002      	b.n	8003eea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ee4:	bf00      	nop
 8003ee6:	e000      	b.n	8003eea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ee8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003eea:	3728      	adds	r7, #40	@ 0x28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	40020010 	.word	0x40020010
 8003ef4:	40020028 	.word	0x40020028
 8003ef8:	40020040 	.word	0x40020040
 8003efc:	40020058 	.word	0x40020058
 8003f00:	40020070 	.word	0x40020070
 8003f04:	40020088 	.word	0x40020088
 8003f08:	400200a0 	.word	0x400200a0
 8003f0c:	400200b8 	.word	0x400200b8
 8003f10:	40020410 	.word	0x40020410
 8003f14:	40020428 	.word	0x40020428
 8003f18:	40020440 	.word	0x40020440
 8003f1c:	40020458 	.word	0x40020458
 8003f20:	40020470 	.word	0x40020470
 8003f24:	40020488 	.word	0x40020488
 8003f28:	400204a0 	.word	0x400204a0
 8003f2c:	400204b8 	.word	0x400204b8

08003f30 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b087      	sub	sp, #28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
 8003f3c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f42:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f48:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a7f      	ldr	r2, [pc, #508]	@ (800414c <DMA_SetConfig+0x21c>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d072      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a7d      	ldr	r2, [pc, #500]	@ (8004150 <DMA_SetConfig+0x220>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d06d      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a7c      	ldr	r2, [pc, #496]	@ (8004154 <DMA_SetConfig+0x224>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d068      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a7a      	ldr	r2, [pc, #488]	@ (8004158 <DMA_SetConfig+0x228>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d063      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a79      	ldr	r2, [pc, #484]	@ (800415c <DMA_SetConfig+0x22c>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d05e      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a77      	ldr	r2, [pc, #476]	@ (8004160 <DMA_SetConfig+0x230>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d059      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a76      	ldr	r2, [pc, #472]	@ (8004164 <DMA_SetConfig+0x234>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d054      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a74      	ldr	r2, [pc, #464]	@ (8004168 <DMA_SetConfig+0x238>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d04f      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a73      	ldr	r2, [pc, #460]	@ (800416c <DMA_SetConfig+0x23c>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d04a      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a71      	ldr	r2, [pc, #452]	@ (8004170 <DMA_SetConfig+0x240>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d045      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a70      	ldr	r2, [pc, #448]	@ (8004174 <DMA_SetConfig+0x244>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d040      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a6e      	ldr	r2, [pc, #440]	@ (8004178 <DMA_SetConfig+0x248>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d03b      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a6d      	ldr	r2, [pc, #436]	@ (800417c <DMA_SetConfig+0x24c>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d036      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a6b      	ldr	r2, [pc, #428]	@ (8004180 <DMA_SetConfig+0x250>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d031      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a6a      	ldr	r2, [pc, #424]	@ (8004184 <DMA_SetConfig+0x254>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d02c      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a68      	ldr	r2, [pc, #416]	@ (8004188 <DMA_SetConfig+0x258>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d027      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a67      	ldr	r2, [pc, #412]	@ (800418c <DMA_SetConfig+0x25c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d022      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a65      	ldr	r2, [pc, #404]	@ (8004190 <DMA_SetConfig+0x260>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d01d      	beq.n	800403a <DMA_SetConfig+0x10a>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a64      	ldr	r2, [pc, #400]	@ (8004194 <DMA_SetConfig+0x264>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d018      	beq.n	800403a <DMA_SetConfig+0x10a>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a62      	ldr	r2, [pc, #392]	@ (8004198 <DMA_SetConfig+0x268>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d013      	beq.n	800403a <DMA_SetConfig+0x10a>
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a61      	ldr	r2, [pc, #388]	@ (800419c <DMA_SetConfig+0x26c>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d00e      	beq.n	800403a <DMA_SetConfig+0x10a>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a5f      	ldr	r2, [pc, #380]	@ (80041a0 <DMA_SetConfig+0x270>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d009      	beq.n	800403a <DMA_SetConfig+0x10a>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a5e      	ldr	r2, [pc, #376]	@ (80041a4 <DMA_SetConfig+0x274>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d004      	beq.n	800403a <DMA_SetConfig+0x10a>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a5c      	ldr	r2, [pc, #368]	@ (80041a8 <DMA_SetConfig+0x278>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d101      	bne.n	800403e <DMA_SetConfig+0x10e>
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <DMA_SetConfig+0x110>
 800403e:	2300      	movs	r3, #0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00d      	beq.n	8004060 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004048:	68fa      	ldr	r2, [r7, #12]
 800404a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800404c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004052:	2b00      	cmp	r3, #0
 8004054:	d004      	beq.n	8004060 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405a:	68fa      	ldr	r2, [r7, #12]
 800405c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800405e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a39      	ldr	r2, [pc, #228]	@ (800414c <DMA_SetConfig+0x21c>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d04a      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a38      	ldr	r2, [pc, #224]	@ (8004150 <DMA_SetConfig+0x220>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d045      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a36      	ldr	r2, [pc, #216]	@ (8004154 <DMA_SetConfig+0x224>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d040      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a35      	ldr	r2, [pc, #212]	@ (8004158 <DMA_SetConfig+0x228>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d03b      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a33      	ldr	r2, [pc, #204]	@ (800415c <DMA_SetConfig+0x22c>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d036      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a32      	ldr	r2, [pc, #200]	@ (8004160 <DMA_SetConfig+0x230>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d031      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a30      	ldr	r2, [pc, #192]	@ (8004164 <DMA_SetConfig+0x234>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d02c      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a2f      	ldr	r2, [pc, #188]	@ (8004168 <DMA_SetConfig+0x238>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d027      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a2d      	ldr	r2, [pc, #180]	@ (800416c <DMA_SetConfig+0x23c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d022      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a2c      	ldr	r2, [pc, #176]	@ (8004170 <DMA_SetConfig+0x240>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d01d      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004174 <DMA_SetConfig+0x244>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d018      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a29      	ldr	r2, [pc, #164]	@ (8004178 <DMA_SetConfig+0x248>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d013      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a27      	ldr	r2, [pc, #156]	@ (800417c <DMA_SetConfig+0x24c>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d00e      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a26      	ldr	r2, [pc, #152]	@ (8004180 <DMA_SetConfig+0x250>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d009      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a24      	ldr	r2, [pc, #144]	@ (8004184 <DMA_SetConfig+0x254>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d004      	beq.n	8004100 <DMA_SetConfig+0x1d0>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a23      	ldr	r2, [pc, #140]	@ (8004188 <DMA_SetConfig+0x258>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d101      	bne.n	8004104 <DMA_SetConfig+0x1d4>
 8004100:	2301      	movs	r3, #1
 8004102:	e000      	b.n	8004106 <DMA_SetConfig+0x1d6>
 8004104:	2300      	movs	r3, #0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d059      	beq.n	80041be <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800410e:	f003 031f 	and.w	r3, r3, #31
 8004112:	223f      	movs	r2, #63	@ 0x3f
 8004114:	409a      	lsls	r2, r3
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004128:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b40      	cmp	r3, #64	@ 0x40
 8004138:	d138      	bne.n	80041ac <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68ba      	ldr	r2, [r7, #8]
 8004148:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800414a:	e086      	b.n	800425a <DMA_SetConfig+0x32a>
 800414c:	40020010 	.word	0x40020010
 8004150:	40020028 	.word	0x40020028
 8004154:	40020040 	.word	0x40020040
 8004158:	40020058 	.word	0x40020058
 800415c:	40020070 	.word	0x40020070
 8004160:	40020088 	.word	0x40020088
 8004164:	400200a0 	.word	0x400200a0
 8004168:	400200b8 	.word	0x400200b8
 800416c:	40020410 	.word	0x40020410
 8004170:	40020428 	.word	0x40020428
 8004174:	40020440 	.word	0x40020440
 8004178:	40020458 	.word	0x40020458
 800417c:	40020470 	.word	0x40020470
 8004180:	40020488 	.word	0x40020488
 8004184:	400204a0 	.word	0x400204a0
 8004188:	400204b8 	.word	0x400204b8
 800418c:	58025408 	.word	0x58025408
 8004190:	5802541c 	.word	0x5802541c
 8004194:	58025430 	.word	0x58025430
 8004198:	58025444 	.word	0x58025444
 800419c:	58025458 	.word	0x58025458
 80041a0:	5802546c 	.word	0x5802546c
 80041a4:	58025480 	.word	0x58025480
 80041a8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	60da      	str	r2, [r3, #12]
}
 80041bc:	e04d      	b.n	800425a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a29      	ldr	r2, [pc, #164]	@ (8004268 <DMA_SetConfig+0x338>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d022      	beq.n	800420e <DMA_SetConfig+0x2de>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a27      	ldr	r2, [pc, #156]	@ (800426c <DMA_SetConfig+0x33c>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d01d      	beq.n	800420e <DMA_SetConfig+0x2de>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a26      	ldr	r2, [pc, #152]	@ (8004270 <DMA_SetConfig+0x340>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d018      	beq.n	800420e <DMA_SetConfig+0x2de>
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a24      	ldr	r2, [pc, #144]	@ (8004274 <DMA_SetConfig+0x344>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d013      	beq.n	800420e <DMA_SetConfig+0x2de>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a23      	ldr	r2, [pc, #140]	@ (8004278 <DMA_SetConfig+0x348>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d00e      	beq.n	800420e <DMA_SetConfig+0x2de>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a21      	ldr	r2, [pc, #132]	@ (800427c <DMA_SetConfig+0x34c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d009      	beq.n	800420e <DMA_SetConfig+0x2de>
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a20      	ldr	r2, [pc, #128]	@ (8004280 <DMA_SetConfig+0x350>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d004      	beq.n	800420e <DMA_SetConfig+0x2de>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a1e      	ldr	r2, [pc, #120]	@ (8004284 <DMA_SetConfig+0x354>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d101      	bne.n	8004212 <DMA_SetConfig+0x2e2>
 800420e:	2301      	movs	r3, #1
 8004210:	e000      	b.n	8004214 <DMA_SetConfig+0x2e4>
 8004212:	2300      	movs	r3, #0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d020      	beq.n	800425a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421c:	f003 031f 	and.w	r3, r3, #31
 8004220:	2201      	movs	r2, #1
 8004222:	409a      	lsls	r2, r3
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	2b40      	cmp	r3, #64	@ 0x40
 8004236:	d108      	bne.n	800424a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	60da      	str	r2, [r3, #12]
}
 8004248:	e007      	b.n	800425a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68ba      	ldr	r2, [r7, #8]
 8004250:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	60da      	str	r2, [r3, #12]
}
 800425a:	bf00      	nop
 800425c:	371c      	adds	r7, #28
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	58025408 	.word	0x58025408
 800426c:	5802541c 	.word	0x5802541c
 8004270:	58025430 	.word	0x58025430
 8004274:	58025444 	.word	0x58025444
 8004278:	58025458 	.word	0x58025458
 800427c:	5802546c 	.word	0x5802546c
 8004280:	58025480 	.word	0x58025480
 8004284:	58025494 	.word	0x58025494

08004288 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a42      	ldr	r2, [pc, #264]	@ (80043a0 <DMA_CalcBaseAndBitshift+0x118>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d04a      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a41      	ldr	r2, [pc, #260]	@ (80043a4 <DMA_CalcBaseAndBitshift+0x11c>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d045      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a3f      	ldr	r2, [pc, #252]	@ (80043a8 <DMA_CalcBaseAndBitshift+0x120>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d040      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a3e      	ldr	r2, [pc, #248]	@ (80043ac <DMA_CalcBaseAndBitshift+0x124>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d03b      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a3c      	ldr	r2, [pc, #240]	@ (80043b0 <DMA_CalcBaseAndBitshift+0x128>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d036      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a3b      	ldr	r2, [pc, #236]	@ (80043b4 <DMA_CalcBaseAndBitshift+0x12c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d031      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a39      	ldr	r2, [pc, #228]	@ (80043b8 <DMA_CalcBaseAndBitshift+0x130>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d02c      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a38      	ldr	r2, [pc, #224]	@ (80043bc <DMA_CalcBaseAndBitshift+0x134>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d027      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a36      	ldr	r2, [pc, #216]	@ (80043c0 <DMA_CalcBaseAndBitshift+0x138>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d022      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a35      	ldr	r2, [pc, #212]	@ (80043c4 <DMA_CalcBaseAndBitshift+0x13c>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d01d      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a33      	ldr	r2, [pc, #204]	@ (80043c8 <DMA_CalcBaseAndBitshift+0x140>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d018      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a32      	ldr	r2, [pc, #200]	@ (80043cc <DMA_CalcBaseAndBitshift+0x144>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d013      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a30      	ldr	r2, [pc, #192]	@ (80043d0 <DMA_CalcBaseAndBitshift+0x148>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00e      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a2f      	ldr	r2, [pc, #188]	@ (80043d4 <DMA_CalcBaseAndBitshift+0x14c>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d009      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a2d      	ldr	r2, [pc, #180]	@ (80043d8 <DMA_CalcBaseAndBitshift+0x150>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d004      	beq.n	8004330 <DMA_CalcBaseAndBitshift+0xa8>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a2c      	ldr	r2, [pc, #176]	@ (80043dc <DMA_CalcBaseAndBitshift+0x154>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d101      	bne.n	8004334 <DMA_CalcBaseAndBitshift+0xac>
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <DMA_CalcBaseAndBitshift+0xae>
 8004334:	2300      	movs	r3, #0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d024      	beq.n	8004384 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	b2db      	uxtb	r3, r3
 8004340:	3b10      	subs	r3, #16
 8004342:	4a27      	ldr	r2, [pc, #156]	@ (80043e0 <DMA_CalcBaseAndBitshift+0x158>)
 8004344:	fba2 2303 	umull	r2, r3, r2, r3
 8004348:	091b      	lsrs	r3, r3, #4
 800434a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	4a24      	ldr	r2, [pc, #144]	@ (80043e4 <DMA_CalcBaseAndBitshift+0x15c>)
 8004354:	5cd3      	ldrb	r3, [r2, r3]
 8004356:	461a      	mov	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b03      	cmp	r3, #3
 8004360:	d908      	bls.n	8004374 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	4b1f      	ldr	r3, [pc, #124]	@ (80043e8 <DMA_CalcBaseAndBitshift+0x160>)
 800436a:	4013      	ands	r3, r2
 800436c:	1d1a      	adds	r2, r3, #4
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	659a      	str	r2, [r3, #88]	@ 0x58
 8004372:	e00d      	b.n	8004390 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	461a      	mov	r2, r3
 800437a:	4b1b      	ldr	r3, [pc, #108]	@ (80043e8 <DMA_CalcBaseAndBitshift+0x160>)
 800437c:	4013      	ands	r3, r2
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6593      	str	r3, [r2, #88]	@ 0x58
 8004382:	e005      	b.n	8004390 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004394:	4618      	mov	r0, r3
 8004396:	3714      	adds	r7, #20
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	40020010 	.word	0x40020010
 80043a4:	40020028 	.word	0x40020028
 80043a8:	40020040 	.word	0x40020040
 80043ac:	40020058 	.word	0x40020058
 80043b0:	40020070 	.word	0x40020070
 80043b4:	40020088 	.word	0x40020088
 80043b8:	400200a0 	.word	0x400200a0
 80043bc:	400200b8 	.word	0x400200b8
 80043c0:	40020410 	.word	0x40020410
 80043c4:	40020428 	.word	0x40020428
 80043c8:	40020440 	.word	0x40020440
 80043cc:	40020458 	.word	0x40020458
 80043d0:	40020470 	.word	0x40020470
 80043d4:	40020488 	.word	0x40020488
 80043d8:	400204a0 	.word	0x400204a0
 80043dc:	400204b8 	.word	0x400204b8
 80043e0:	aaaaaaab 	.word	0xaaaaaaab
 80043e4:	0800c0c8 	.word	0x0800c0c8
 80043e8:	fffffc00 	.word	0xfffffc00

080043ec <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043f4:	2300      	movs	r3, #0
 80043f6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d120      	bne.n	8004442 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004404:	2b03      	cmp	r3, #3
 8004406:	d858      	bhi.n	80044ba <DMA_CheckFifoParam+0xce>
 8004408:	a201      	add	r2, pc, #4	@ (adr r2, 8004410 <DMA_CheckFifoParam+0x24>)
 800440a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440e:	bf00      	nop
 8004410:	08004421 	.word	0x08004421
 8004414:	08004433 	.word	0x08004433
 8004418:	08004421 	.word	0x08004421
 800441c:	080044bb 	.word	0x080044bb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004424:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d048      	beq.n	80044be <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004430:	e045      	b.n	80044be <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004436:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800443a:	d142      	bne.n	80044c2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004440:	e03f      	b.n	80044c2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	699b      	ldr	r3, [r3, #24]
 8004446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800444a:	d123      	bne.n	8004494 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004450:	2b03      	cmp	r3, #3
 8004452:	d838      	bhi.n	80044c6 <DMA_CheckFifoParam+0xda>
 8004454:	a201      	add	r2, pc, #4	@ (adr r2, 800445c <DMA_CheckFifoParam+0x70>)
 8004456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445a:	bf00      	nop
 800445c:	0800446d 	.word	0x0800446d
 8004460:	08004473 	.word	0x08004473
 8004464:	0800446d 	.word	0x0800446d
 8004468:	08004485 	.word	0x08004485
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	73fb      	strb	r3, [r7, #15]
        break;
 8004470:	e030      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004476:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d025      	beq.n	80044ca <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004482:	e022      	b.n	80044ca <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004488:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800448c:	d11f      	bne.n	80044ce <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004492:	e01c      	b.n	80044ce <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004498:	2b02      	cmp	r3, #2
 800449a:	d902      	bls.n	80044a2 <DMA_CheckFifoParam+0xb6>
 800449c:	2b03      	cmp	r3, #3
 800449e:	d003      	beq.n	80044a8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80044a0:	e018      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	73fb      	strb	r3, [r7, #15]
        break;
 80044a6:	e015      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d00e      	beq.n	80044d2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
    break;
 80044b8:	e00b      	b.n	80044d2 <DMA_CheckFifoParam+0xe6>
        break;
 80044ba:	bf00      	nop
 80044bc:	e00a      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
        break;
 80044be:	bf00      	nop
 80044c0:	e008      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
        break;
 80044c2:	bf00      	nop
 80044c4:	e006      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
        break;
 80044c6:	bf00      	nop
 80044c8:	e004      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
        break;
 80044ca:	bf00      	nop
 80044cc:	e002      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
        break;
 80044ce:	bf00      	nop
 80044d0:	e000      	b.n	80044d4 <DMA_CheckFifoParam+0xe8>
    break;
 80044d2:	bf00      	nop
    }
  }

  return status;
 80044d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop

080044e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a38      	ldr	r2, [pc, #224]	@ (80045d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d022      	beq.n	8004542 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a36      	ldr	r2, [pc, #216]	@ (80045dc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d01d      	beq.n	8004542 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a35      	ldr	r2, [pc, #212]	@ (80045e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d018      	beq.n	8004542 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a33      	ldr	r2, [pc, #204]	@ (80045e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d013      	beq.n	8004542 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a32      	ldr	r2, [pc, #200]	@ (80045e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d00e      	beq.n	8004542 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a30      	ldr	r2, [pc, #192]	@ (80045ec <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d009      	beq.n	8004542 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a2f      	ldr	r2, [pc, #188]	@ (80045f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d004      	beq.n	8004542 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a2d      	ldr	r2, [pc, #180]	@ (80045f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d101      	bne.n	8004546 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004546:	2300      	movs	r3, #0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d01a      	beq.n	8004582 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	b2db      	uxtb	r3, r3
 8004552:	3b08      	subs	r3, #8
 8004554:	4a28      	ldr	r2, [pc, #160]	@ (80045f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004556:	fba2 2303 	umull	r2, r3, r2, r3
 800455a:	091b      	lsrs	r3, r3, #4
 800455c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	4b26      	ldr	r3, [pc, #152]	@ (80045fc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004562:	4413      	add	r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	461a      	mov	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a24      	ldr	r2, [pc, #144]	@ (8004600 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004570:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f003 031f 	and.w	r3, r3, #31
 8004578:	2201      	movs	r2, #1
 800457a:	409a      	lsls	r2, r3
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004580:	e024      	b.n	80045cc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	b2db      	uxtb	r3, r3
 8004588:	3b10      	subs	r3, #16
 800458a:	4a1e      	ldr	r2, [pc, #120]	@ (8004604 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800458c:	fba2 2303 	umull	r2, r3, r2, r3
 8004590:	091b      	lsrs	r3, r3, #4
 8004592:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4a1c      	ldr	r2, [pc, #112]	@ (8004608 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d806      	bhi.n	80045aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	4a1b      	ldr	r2, [pc, #108]	@ (800460c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d902      	bls.n	80045aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	3308      	adds	r3, #8
 80045a8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4b18      	ldr	r3, [pc, #96]	@ (8004610 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	461a      	mov	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a16      	ldr	r2, [pc, #88]	@ (8004614 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80045bc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f003 031f 	and.w	r3, r3, #31
 80045c4:	2201      	movs	r2, #1
 80045c6:	409a      	lsls	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80045cc:	bf00      	nop
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	58025408 	.word	0x58025408
 80045dc:	5802541c 	.word	0x5802541c
 80045e0:	58025430 	.word	0x58025430
 80045e4:	58025444 	.word	0x58025444
 80045e8:	58025458 	.word	0x58025458
 80045ec:	5802546c 	.word	0x5802546c
 80045f0:	58025480 	.word	0x58025480
 80045f4:	58025494 	.word	0x58025494
 80045f8:	cccccccd 	.word	0xcccccccd
 80045fc:	16009600 	.word	0x16009600
 8004600:	58025880 	.word	0x58025880
 8004604:	aaaaaaab 	.word	0xaaaaaaab
 8004608:	400204b8 	.word	0x400204b8
 800460c:	4002040f 	.word	0x4002040f
 8004610:	10008200 	.word	0x10008200
 8004614:	40020880 	.word	0x40020880

08004618 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	b2db      	uxtb	r3, r3
 8004626:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d04a      	beq.n	80046c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2b08      	cmp	r3, #8
 8004632:	d847      	bhi.n	80046c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a25      	ldr	r2, [pc, #148]	@ (80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d022      	beq.n	8004684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a24      	ldr	r2, [pc, #144]	@ (80046d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d01d      	beq.n	8004684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a22      	ldr	r2, [pc, #136]	@ (80046d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d018      	beq.n	8004684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a21      	ldr	r2, [pc, #132]	@ (80046dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d013      	beq.n	8004684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a1f      	ldr	r2, [pc, #124]	@ (80046e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d00e      	beq.n	8004684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a1e      	ldr	r2, [pc, #120]	@ (80046e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d009      	beq.n	8004684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a1c      	ldr	r2, [pc, #112]	@ (80046e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d004      	beq.n	8004684 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a1b      	ldr	r2, [pc, #108]	@ (80046ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d101      	bne.n	8004688 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004684:	2301      	movs	r3, #1
 8004686:	e000      	b.n	800468a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004688:	2300      	movs	r3, #0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00a      	beq.n	80046a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	4b17      	ldr	r3, [pc, #92]	@ (80046f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	461a      	mov	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a15      	ldr	r2, [pc, #84]	@ (80046f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80046a0:	671a      	str	r2, [r3, #112]	@ 0x70
 80046a2:	e009      	b.n	80046b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	4b14      	ldr	r3, [pc, #80]	@ (80046f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80046a8:	4413      	add	r3, r2
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	461a      	mov	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a11      	ldr	r2, [pc, #68]	@ (80046fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80046b6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	3b01      	subs	r3, #1
 80046bc:	2201      	movs	r2, #1
 80046be:	409a      	lsls	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80046c4:	bf00      	nop
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr
 80046d0:	58025408 	.word	0x58025408
 80046d4:	5802541c 	.word	0x5802541c
 80046d8:	58025430 	.word	0x58025430
 80046dc:	58025444 	.word	0x58025444
 80046e0:	58025458 	.word	0x58025458
 80046e4:	5802546c 	.word	0x5802546c
 80046e8:	58025480 	.word	0x58025480
 80046ec:	58025494 	.word	0x58025494
 80046f0:	1600963f 	.word	0x1600963f
 80046f4:	58025940 	.word	0x58025940
 80046f8:	1000823f 	.word	0x1000823f
 80046fc:	40020940 	.word	0x40020940

08004700 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004700:	b480      	push	{r7}
 8004702:	b089      	sub	sp, #36	@ 0x24
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800470a:	2300      	movs	r3, #0
 800470c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800470e:	4b86      	ldr	r3, [pc, #536]	@ (8004928 <HAL_GPIO_Init+0x228>)
 8004710:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004712:	e18c      	b.n	8004a2e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	2101      	movs	r1, #1
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	fa01 f303 	lsl.w	r3, r1, r3
 8004720:	4013      	ands	r3, r2
 8004722:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	2b00      	cmp	r3, #0
 8004728:	f000 817e 	beq.w	8004a28 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 0303 	and.w	r3, r3, #3
 8004734:	2b01      	cmp	r3, #1
 8004736:	d005      	beq.n	8004744 <HAL_GPIO_Init+0x44>
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f003 0303 	and.w	r3, r3, #3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d130      	bne.n	80047a6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	2203      	movs	r2, #3
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	43db      	mvns	r3, r3
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	4013      	ands	r3, r2
 800475a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	005b      	lsls	r3, r3, #1
 8004764:	fa02 f303 	lsl.w	r3, r2, r3
 8004768:	69ba      	ldr	r2, [r7, #24]
 800476a:	4313      	orrs	r3, r2
 800476c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	69ba      	ldr	r2, [r7, #24]
 8004772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800477a:	2201      	movs	r2, #1
 800477c:	69fb      	ldr	r3, [r7, #28]
 800477e:	fa02 f303 	lsl.w	r3, r2, r3
 8004782:	43db      	mvns	r3, r3
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	4013      	ands	r3, r2
 8004788:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	091b      	lsrs	r3, r3, #4
 8004790:	f003 0201 	and.w	r2, r3, #1
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	fa02 f303 	lsl.w	r3, r2, r3
 800479a:	69ba      	ldr	r2, [r7, #24]
 800479c:	4313      	orrs	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f003 0303 	and.w	r3, r3, #3
 80047ae:	2b03      	cmp	r3, #3
 80047b0:	d017      	beq.n	80047e2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	2203      	movs	r2, #3
 80047be:	fa02 f303 	lsl.w	r3, r2, r3
 80047c2:	43db      	mvns	r3, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4013      	ands	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689a      	ldr	r2, [r3, #8]
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	fa02 f303 	lsl.w	r3, r2, r3
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d123      	bne.n	8004836 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	08da      	lsrs	r2, r3, #3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	3208      	adds	r2, #8
 80047f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	f003 0307 	and.w	r3, r3, #7
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	220f      	movs	r2, #15
 8004806:	fa02 f303 	lsl.w	r3, r2, r3
 800480a:	43db      	mvns	r3, r3
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	4013      	ands	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	691a      	ldr	r2, [r3, #16]
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	fa02 f303 	lsl.w	r3, r2, r3
 8004822:	69ba      	ldr	r2, [r7, #24]
 8004824:	4313      	orrs	r3, r2
 8004826:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	08da      	lsrs	r2, r3, #3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	3208      	adds	r2, #8
 8004830:	69b9      	ldr	r1, [r7, #24]
 8004832:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800483c:	69fb      	ldr	r3, [r7, #28]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	2203      	movs	r2, #3
 8004842:	fa02 f303 	lsl.w	r3, r2, r3
 8004846:	43db      	mvns	r3, r3
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4013      	ands	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f003 0203 	and.w	r2, r3, #3
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	005b      	lsls	r3, r3, #1
 800485a:	fa02 f303 	lsl.w	r3, r2, r3
 800485e:	69ba      	ldr	r2, [r7, #24]
 8004860:	4313      	orrs	r3, r2
 8004862:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004872:	2b00      	cmp	r3, #0
 8004874:	f000 80d8 	beq.w	8004a28 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004878:	4b2c      	ldr	r3, [pc, #176]	@ (800492c <HAL_GPIO_Init+0x22c>)
 800487a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800487e:	4a2b      	ldr	r2, [pc, #172]	@ (800492c <HAL_GPIO_Init+0x22c>)
 8004880:	f043 0302 	orr.w	r3, r3, #2
 8004884:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004888:	4b28      	ldr	r3, [pc, #160]	@ (800492c <HAL_GPIO_Init+0x22c>)
 800488a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	60fb      	str	r3, [r7, #12]
 8004894:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004896:	4a26      	ldr	r2, [pc, #152]	@ (8004930 <HAL_GPIO_Init+0x230>)
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	089b      	lsrs	r3, r3, #2
 800489c:	3302      	adds	r3, #2
 800489e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	220f      	movs	r2, #15
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	43db      	mvns	r3, r3
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	4013      	ands	r3, r2
 80048b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004934 <HAL_GPIO_Init+0x234>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d04a      	beq.n	8004958 <HAL_GPIO_Init+0x258>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a1c      	ldr	r2, [pc, #112]	@ (8004938 <HAL_GPIO_Init+0x238>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d02b      	beq.n	8004922 <HAL_GPIO_Init+0x222>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a1b      	ldr	r2, [pc, #108]	@ (800493c <HAL_GPIO_Init+0x23c>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d025      	beq.n	800491e <HAL_GPIO_Init+0x21e>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004940 <HAL_GPIO_Init+0x240>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d01f      	beq.n	800491a <HAL_GPIO_Init+0x21a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a19      	ldr	r2, [pc, #100]	@ (8004944 <HAL_GPIO_Init+0x244>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d019      	beq.n	8004916 <HAL_GPIO_Init+0x216>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a18      	ldr	r2, [pc, #96]	@ (8004948 <HAL_GPIO_Init+0x248>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d013      	beq.n	8004912 <HAL_GPIO_Init+0x212>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a17      	ldr	r2, [pc, #92]	@ (800494c <HAL_GPIO_Init+0x24c>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d00d      	beq.n	800490e <HAL_GPIO_Init+0x20e>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a16      	ldr	r2, [pc, #88]	@ (8004950 <HAL_GPIO_Init+0x250>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d007      	beq.n	800490a <HAL_GPIO_Init+0x20a>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a15      	ldr	r2, [pc, #84]	@ (8004954 <HAL_GPIO_Init+0x254>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d101      	bne.n	8004906 <HAL_GPIO_Init+0x206>
 8004902:	2309      	movs	r3, #9
 8004904:	e029      	b.n	800495a <HAL_GPIO_Init+0x25a>
 8004906:	230a      	movs	r3, #10
 8004908:	e027      	b.n	800495a <HAL_GPIO_Init+0x25a>
 800490a:	2307      	movs	r3, #7
 800490c:	e025      	b.n	800495a <HAL_GPIO_Init+0x25a>
 800490e:	2306      	movs	r3, #6
 8004910:	e023      	b.n	800495a <HAL_GPIO_Init+0x25a>
 8004912:	2305      	movs	r3, #5
 8004914:	e021      	b.n	800495a <HAL_GPIO_Init+0x25a>
 8004916:	2304      	movs	r3, #4
 8004918:	e01f      	b.n	800495a <HAL_GPIO_Init+0x25a>
 800491a:	2303      	movs	r3, #3
 800491c:	e01d      	b.n	800495a <HAL_GPIO_Init+0x25a>
 800491e:	2302      	movs	r3, #2
 8004920:	e01b      	b.n	800495a <HAL_GPIO_Init+0x25a>
 8004922:	2301      	movs	r3, #1
 8004924:	e019      	b.n	800495a <HAL_GPIO_Init+0x25a>
 8004926:	bf00      	nop
 8004928:	58000080 	.word	0x58000080
 800492c:	58024400 	.word	0x58024400
 8004930:	58000400 	.word	0x58000400
 8004934:	58020000 	.word	0x58020000
 8004938:	58020400 	.word	0x58020400
 800493c:	58020800 	.word	0x58020800
 8004940:	58020c00 	.word	0x58020c00
 8004944:	58021000 	.word	0x58021000
 8004948:	58021400 	.word	0x58021400
 800494c:	58021800 	.word	0x58021800
 8004950:	58021c00 	.word	0x58021c00
 8004954:	58022400 	.word	0x58022400
 8004958:	2300      	movs	r3, #0
 800495a:	69fa      	ldr	r2, [r7, #28]
 800495c:	f002 0203 	and.w	r2, r2, #3
 8004960:	0092      	lsls	r2, r2, #2
 8004962:	4093      	lsls	r3, r2
 8004964:	69ba      	ldr	r2, [r7, #24]
 8004966:	4313      	orrs	r3, r2
 8004968:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800496a:	4938      	ldr	r1, [pc, #224]	@ (8004a4c <HAL_GPIO_Init+0x34c>)
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	089b      	lsrs	r3, r3, #2
 8004970:	3302      	adds	r3, #2
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	43db      	mvns	r3, r3
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	4013      	ands	r3, r2
 8004988:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004996:	69ba      	ldr	r2, [r7, #24]
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	4313      	orrs	r3, r2
 800499c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800499e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80049a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	43db      	mvns	r3, r3
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	4013      	ands	r3, r2
 80049b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80049c4:	69ba      	ldr	r2, [r7, #24]
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80049cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	43db      	mvns	r3, r3
 80049de:	69ba      	ldr	r2, [r7, #24]
 80049e0:	4013      	ands	r3, r2
 80049e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d003      	beq.n	80049f8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	69ba      	ldr	r2, [r7, #24]
 80049fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	43db      	mvns	r3, r3
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d003      	beq.n	8004a22 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	f47f ae6b 	bne.w	8004714 <HAL_GPIO_Init+0x14>
  }
}
 8004a3e:	bf00      	nop
 8004a40:	bf00      	nop
 8004a42:	3724      	adds	r7, #36	@ 0x24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	58000400 	.word	0x58000400

08004a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	460b      	mov	r3, r1
 8004a5a:	807b      	strh	r3, [r7, #2]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a60:	787b      	ldrb	r3, [r7, #1]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d003      	beq.n	8004a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a66:	887a      	ldrh	r2, [r7, #2]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004a6c:	e003      	b.n	8004a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004a6e:	887b      	ldrh	r3, [r7, #2]
 8004a70:	041a      	lsls	r2, r3, #16
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	619a      	str	r2, [r3, #24]
}
 8004a76:	bf00      	nop
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	4603      	mov	r3, r0
 8004a8a:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8004a8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004a90:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004a94:	88fb      	ldrh	r3, [r7, #6]
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d008      	beq.n	8004aae <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004aa0:	88fb      	ldrh	r3, [r7, #6]
 8004aa2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004aa6:	88fb      	ldrh	r3, [r7, #6]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f005 fd63 	bl	800a574 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8004aae:	bf00      	nop
 8004ab0:	3708      	adds	r7, #8
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <HAL_PWR_EnterSLEEPMode>:
  * @note   Ensure to clear pending events before calling this API through
  *         HAL_PWREx_ClearPendingEvent() when the SLEEP entry is WFE.
  * @retval None.
  */
void HAL_PWR_EnterSLEEPMode (uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	70fb      	strb	r3, [r7, #3]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8004ac4:	4b08      	ldr	r3, [pc, #32]	@ (8004ae8 <HAL_PWR_EnterSLEEPMode+0x30>)
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	4a07      	ldr	r2, [pc, #28]	@ (8004ae8 <HAL_PWR_EnterSLEEPMode+0x30>)
 8004aca:	f023 0304 	bic.w	r3, r3, #4
 8004ace:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry */
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004ad0:	78fb      	ldrb	r3, [r7, #3]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d101      	bne.n	8004ada <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 8004ad6:	bf30      	wfi
  else
  {
    /* Request Wait For Event */
    __WFE ();
  }
}
 8004ad8:	e000      	b.n	8004adc <HAL_PWR_EnterSLEEPMode+0x24>
    __WFE ();
 8004ada:	bf20      	wfe
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	e000ed00 	.word	0xe000ed00

08004aec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004af4:	4b19      	ldr	r3, [pc, #100]	@ (8004b5c <HAL_PWREx_ConfigSupply+0x70>)
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b04      	cmp	r3, #4
 8004afe:	d00a      	beq.n	8004b16 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004b00:	4b16      	ldr	r3, [pc, #88]	@ (8004b5c <HAL_PWREx_ConfigSupply+0x70>)
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d001      	beq.n	8004b12 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e01f      	b.n	8004b52 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004b12:	2300      	movs	r3, #0
 8004b14:	e01d      	b.n	8004b52 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004b16:	4b11      	ldr	r3, [pc, #68]	@ (8004b5c <HAL_PWREx_ConfigSupply+0x70>)
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	f023 0207 	bic.w	r2, r3, #7
 8004b1e:	490f      	ldr	r1, [pc, #60]	@ (8004b5c <HAL_PWREx_ConfigSupply+0x70>)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004b26:	f7fc fe97 	bl	8001858 <HAL_GetTick>
 8004b2a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004b2c:	e009      	b.n	8004b42 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004b2e:	f7fc fe93 	bl	8001858 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b3c:	d901      	bls.n	8004b42 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e007      	b.n	8004b52 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004b42:	4b06      	ldr	r3, [pc, #24]	@ (8004b5c <HAL_PWREx_ConfigSupply+0x70>)
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b4e:	d1ee      	bne.n	8004b2e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	58024800 	.word	0x58024800

08004b60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b08c      	sub	sp, #48	@ 0x30
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e3c8      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 8087 	beq.w	8004c8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b80:	4b88      	ldr	r3, [pc, #544]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b8a:	4b86      	ldr	r3, [pc, #536]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b92:	2b10      	cmp	r3, #16
 8004b94:	d007      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x46>
 8004b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b98:	2b18      	cmp	r3, #24
 8004b9a:	d110      	bne.n	8004bbe <HAL_RCC_OscConfig+0x5e>
 8004b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b9e:	f003 0303 	and.w	r3, r3, #3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d10b      	bne.n	8004bbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba6:	4b7f      	ldr	r3, [pc, #508]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d06c      	beq.n	8004c8c <HAL_RCC_OscConfig+0x12c>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d168      	bne.n	8004c8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e3a2      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bc6:	d106      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x76>
 8004bc8:	4b76      	ldr	r3, [pc, #472]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a75      	ldr	r2, [pc, #468]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004bce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bd2:	6013      	str	r3, [r2, #0]
 8004bd4:	e02e      	b.n	8004c34 <HAL_RCC_OscConfig+0xd4>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10c      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x98>
 8004bde:	4b71      	ldr	r3, [pc, #452]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a70      	ldr	r2, [pc, #448]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004be4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004be8:	6013      	str	r3, [r2, #0]
 8004bea:	4b6e      	ldr	r3, [pc, #440]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a6d      	ldr	r2, [pc, #436]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004bf0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	e01d      	b.n	8004c34 <HAL_RCC_OscConfig+0xd4>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c00:	d10c      	bne.n	8004c1c <HAL_RCC_OscConfig+0xbc>
 8004c02:	4b68      	ldr	r3, [pc, #416]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a67      	ldr	r2, [pc, #412]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c0c:	6013      	str	r3, [r2, #0]
 8004c0e:	4b65      	ldr	r3, [pc, #404]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a64      	ldr	r2, [pc, #400]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c18:	6013      	str	r3, [r2, #0]
 8004c1a:	e00b      	b.n	8004c34 <HAL_RCC_OscConfig+0xd4>
 8004c1c:	4b61      	ldr	r3, [pc, #388]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a60      	ldr	r2, [pc, #384]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	4b5e      	ldr	r3, [pc, #376]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a5d      	ldr	r2, [pc, #372]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d013      	beq.n	8004c64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3c:	f7fc fe0c 	bl	8001858 <HAL_GetTick>
 8004c40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c44:	f7fc fe08 	bl	8001858 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b64      	cmp	r3, #100	@ 0x64
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e356      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c56:	4b53      	ldr	r3, [pc, #332]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d0f0      	beq.n	8004c44 <HAL_RCC_OscConfig+0xe4>
 8004c62:	e014      	b.n	8004c8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c64:	f7fc fdf8 	bl	8001858 <HAL_GetTick>
 8004c68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c6c:	f7fc fdf4 	bl	8001858 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	@ 0x64
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e342      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c7e:	4b49      	ldr	r3, [pc, #292]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f0      	bne.n	8004c6c <HAL_RCC_OscConfig+0x10c>
 8004c8a:	e000      	b.n	8004c8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f000 808c 	beq.w	8004db4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c9c:	4b41      	ldr	r3, [pc, #260]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ca4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004ca6:	4b3f      	ldr	r3, [pc, #252]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004caa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004cac:	6a3b      	ldr	r3, [r7, #32]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d007      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x162>
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	2b18      	cmp	r3, #24
 8004cb6:	d137      	bne.n	8004d28 <HAL_RCC_OscConfig+0x1c8>
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	f003 0303 	and.w	r3, r3, #3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d132      	bne.n	8004d28 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cc2:	4b38      	ldr	r3, [pc, #224]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f003 0304 	and.w	r3, r3, #4
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d005      	beq.n	8004cda <HAL_RCC_OscConfig+0x17a>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d101      	bne.n	8004cda <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e314      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004cda:	4b32      	ldr	r3, [pc, #200]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f023 0219 	bic.w	r2, r3, #25
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	492f      	ldr	r1, [pc, #188]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cec:	f7fc fdb4 	bl	8001858 <HAL_GetTick>
 8004cf0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cf4:	f7fc fdb0 	bl	8001858 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e2fe      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d06:	4b27      	ldr	r3, [pc, #156]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0304 	and.w	r3, r3, #4
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d0f0      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d12:	4b24      	ldr	r3, [pc, #144]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	691b      	ldr	r3, [r3, #16]
 8004d1e:	061b      	lsls	r3, r3, #24
 8004d20:	4920      	ldr	r1, [pc, #128]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d26:	e045      	b.n	8004db4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d026      	beq.n	8004d7e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004d30:	4b1c      	ldr	r3, [pc, #112]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f023 0219 	bic.w	r2, r3, #25
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	4919      	ldr	r1, [pc, #100]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d42:	f7fc fd89 	bl	8001858 <HAL_GetTick>
 8004d46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d48:	e008      	b.n	8004d5c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d4a:	f7fc fd85 	bl	8001858 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e2d3      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d5c:	4b11      	ldr	r3, [pc, #68]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0304 	and.w	r3, r3, #4
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0f0      	beq.n	8004d4a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d68:	4b0e      	ldr	r3, [pc, #56]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	061b      	lsls	r3, r3, #24
 8004d76:	490b      	ldr	r1, [pc, #44]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	604b      	str	r3, [r1, #4]
 8004d7c:	e01a      	b.n	8004db4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d7e:	4b09      	ldr	r3, [pc, #36]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a08      	ldr	r2, [pc, #32]	@ (8004da4 <HAL_RCC_OscConfig+0x244>)
 8004d84:	f023 0301 	bic.w	r3, r3, #1
 8004d88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d8a:	f7fc fd65 	bl	8001858 <HAL_GetTick>
 8004d8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d90:	e00a      	b.n	8004da8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d92:	f7fc fd61 	bl	8001858 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d903      	bls.n	8004da8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e2af      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
 8004da4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004da8:	4b96      	ldr	r3, [pc, #600]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1ee      	bne.n	8004d92 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0310 	and.w	r3, r3, #16
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d06a      	beq.n	8004e96 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dc0:	4b90      	ldr	r3, [pc, #576]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004dc8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004dca:	4b8e      	ldr	r3, [pc, #568]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dce:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	2b08      	cmp	r3, #8
 8004dd4:	d007      	beq.n	8004de6 <HAL_RCC_OscConfig+0x286>
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	2b18      	cmp	r3, #24
 8004dda:	d11b      	bne.n	8004e14 <HAL_RCC_OscConfig+0x2b4>
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	f003 0303 	and.w	r3, r3, #3
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d116      	bne.n	8004e14 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004de6:	4b87      	ldr	r3, [pc, #540]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d005      	beq.n	8004dfe <HAL_RCC_OscConfig+0x29e>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	2b80      	cmp	r3, #128	@ 0x80
 8004df8:	d001      	beq.n	8004dfe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e282      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004dfe:	4b81      	ldr	r3, [pc, #516]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	061b      	lsls	r3, r3, #24
 8004e0c:	497d      	ldr	r1, [pc, #500]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004e12:	e040      	b.n	8004e96 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d023      	beq.n	8004e64 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004e1c:	4b79      	ldr	r3, [pc, #484]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a78      	ldr	r2, [pc, #480]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e28:	f7fc fd16 	bl	8001858 <HAL_GetTick>
 8004e2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e30:	f7fc fd12 	bl	8001858 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e260      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004e42:	4b70      	ldr	r3, [pc, #448]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004e4e:	4b6d      	ldr	r3, [pc, #436]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	061b      	lsls	r3, r3, #24
 8004e5c:	4969      	ldr	r1, [pc, #420]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60cb      	str	r3, [r1, #12]
 8004e62:	e018      	b.n	8004e96 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004e64:	4b67      	ldr	r3, [pc, #412]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a66      	ldr	r2, [pc, #408]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e70:	f7fc fcf2 	bl	8001858 <HAL_GetTick>
 8004e74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e76:	e008      	b.n	8004e8a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004e78:	f7fc fcee 	bl	8001858 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d901      	bls.n	8004e8a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	e23c      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e8a:	4b5e      	ldr	r3, [pc, #376]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1f0      	bne.n	8004e78 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0308 	and.w	r3, r3, #8
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d036      	beq.n	8004f10 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d019      	beq.n	8004ede <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eaa:	4b56      	ldr	r3, [pc, #344]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004eac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004eae:	4a55      	ldr	r2, [pc, #340]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004eb0:	f043 0301 	orr.w	r3, r3, #1
 8004eb4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb6:	f7fc fccf 	bl	8001858 <HAL_GetTick>
 8004eba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ebe:	f7fc fccb 	bl	8001858 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e219      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ed0:	4b4c      	ldr	r3, [pc, #304]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ed4:	f003 0302 	and.w	r3, r3, #2
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d0f0      	beq.n	8004ebe <HAL_RCC_OscConfig+0x35e>
 8004edc:	e018      	b.n	8004f10 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ede:	4b49      	ldr	r3, [pc, #292]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004ee0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee2:	4a48      	ldr	r2, [pc, #288]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004ee4:	f023 0301 	bic.w	r3, r3, #1
 8004ee8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eea:	f7fc fcb5 	bl	8001858 <HAL_GetTick>
 8004eee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ef0:	e008      	b.n	8004f04 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ef2:	f7fc fcb1 	bl	8001858 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d901      	bls.n	8004f04 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e1ff      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f04:	4b3f      	ldr	r3, [pc, #252]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004f06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1f0      	bne.n	8004ef2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0320 	and.w	r3, r3, #32
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d036      	beq.n	8004f8a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d019      	beq.n	8004f58 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f24:	4b37      	ldr	r3, [pc, #220]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a36      	ldr	r2, [pc, #216]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004f2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f2e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f30:	f7fc fc92 	bl	8001858 <HAL_GetTick>
 8004f34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f38:	f7fc fc8e 	bl	8001858 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e1dc      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f4a:	4b2e      	ldr	r3, [pc, #184]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0f0      	beq.n	8004f38 <HAL_RCC_OscConfig+0x3d8>
 8004f56:	e018      	b.n	8004f8a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f58:	4b2a      	ldr	r3, [pc, #168]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a29      	ldr	r2, [pc, #164]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004f5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f62:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f64:	f7fc fc78 	bl	8001858 <HAL_GetTick>
 8004f68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f6a:	e008      	b.n	8004f7e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f6c:	f7fc fc74 	bl	8001858 <HAL_GetTick>
 8004f70:	4602      	mov	r2, r0
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d901      	bls.n	8004f7e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e1c2      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f7e:	4b21      	ldr	r3, [pc, #132]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f0      	bne.n	8004f6c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0304 	and.w	r3, r3, #4
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f000 8086 	beq.w	80050a4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f98:	4b1b      	ldr	r3, [pc, #108]	@ (8005008 <HAL_RCC_OscConfig+0x4a8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8005008 <HAL_RCC_OscConfig+0x4a8>)
 8004f9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fa2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004fa4:	f7fc fc58 	bl	8001858 <HAL_GetTick>
 8004fa8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004faa:	e008      	b.n	8004fbe <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fac:	f7fc fc54 	bl	8001858 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b64      	cmp	r3, #100	@ 0x64
 8004fb8:	d901      	bls.n	8004fbe <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e1a2      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fbe:	4b12      	ldr	r3, [pc, #72]	@ (8005008 <HAL_RCC_OscConfig+0x4a8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d0f0      	beq.n	8004fac <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d106      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x480>
 8004fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd6:	4a0b      	ldr	r2, [pc, #44]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004fd8:	f043 0301 	orr.w	r3, r3, #1
 8004fdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004fde:	e032      	b.n	8005046 <HAL_RCC_OscConfig+0x4e6>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d111      	bne.n	800500c <HAL_RCC_OscConfig+0x4ac>
 8004fe8:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fec:	4a05      	ldr	r2, [pc, #20]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004fee:	f023 0301 	bic.w	r3, r3, #1
 8004ff2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ff4:	4b03      	ldr	r3, [pc, #12]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff8:	4a02      	ldr	r2, [pc, #8]	@ (8005004 <HAL_RCC_OscConfig+0x4a4>)
 8004ffa:	f023 0304 	bic.w	r3, r3, #4
 8004ffe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005000:	e021      	b.n	8005046 <HAL_RCC_OscConfig+0x4e6>
 8005002:	bf00      	nop
 8005004:	58024400 	.word	0x58024400
 8005008:	58024800 	.word	0x58024800
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	2b05      	cmp	r3, #5
 8005012:	d10c      	bne.n	800502e <HAL_RCC_OscConfig+0x4ce>
 8005014:	4b83      	ldr	r3, [pc, #524]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005018:	4a82      	ldr	r2, [pc, #520]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800501a:	f043 0304 	orr.w	r3, r3, #4
 800501e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005020:	4b80      	ldr	r3, [pc, #512]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005024:	4a7f      	ldr	r2, [pc, #508]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005026:	f043 0301 	orr.w	r3, r3, #1
 800502a:	6713      	str	r3, [r2, #112]	@ 0x70
 800502c:	e00b      	b.n	8005046 <HAL_RCC_OscConfig+0x4e6>
 800502e:	4b7d      	ldr	r3, [pc, #500]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005032:	4a7c      	ldr	r2, [pc, #496]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005034:	f023 0301 	bic.w	r3, r3, #1
 8005038:	6713      	str	r3, [r2, #112]	@ 0x70
 800503a:	4b7a      	ldr	r3, [pc, #488]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800503c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503e:	4a79      	ldr	r2, [pc, #484]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005040:	f023 0304 	bic.w	r3, r3, #4
 8005044:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d015      	beq.n	800507a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800504e:	f7fc fc03 	bl	8001858 <HAL_GetTick>
 8005052:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005054:	e00a      	b.n	800506c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005056:	f7fc fbff 	bl	8001858 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005064:	4293      	cmp	r3, r2
 8005066:	d901      	bls.n	800506c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e14b      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800506c:	4b6d      	ldr	r3, [pc, #436]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800506e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005070:	f003 0302 	and.w	r3, r3, #2
 8005074:	2b00      	cmp	r3, #0
 8005076:	d0ee      	beq.n	8005056 <HAL_RCC_OscConfig+0x4f6>
 8005078:	e014      	b.n	80050a4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800507a:	f7fc fbed 	bl	8001858 <HAL_GetTick>
 800507e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005080:	e00a      	b.n	8005098 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005082:	f7fc fbe9 	bl	8001858 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005090:	4293      	cmp	r3, r2
 8005092:	d901      	bls.n	8005098 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e135      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005098:	4b62      	ldr	r3, [pc, #392]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800509a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1ee      	bne.n	8005082 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 812a 	beq.w	8005302 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80050ae:	4b5d      	ldr	r3, [pc, #372]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80050b0:	691b      	ldr	r3, [r3, #16]
 80050b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050b6:	2b18      	cmp	r3, #24
 80050b8:	f000 80ba 	beq.w	8005230 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	2b02      	cmp	r3, #2
 80050c2:	f040 8095 	bne.w	80051f0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050c6:	4b57      	ldr	r3, [pc, #348]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a56      	ldr	r2, [pc, #344]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80050cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d2:	f7fc fbc1 	bl	8001858 <HAL_GetTick>
 80050d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050d8:	e008      	b.n	80050ec <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050da:	f7fc fbbd 	bl	8001858 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e10b      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050ec:	4b4d      	ldr	r3, [pc, #308]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d1f0      	bne.n	80050da <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050f8:	4b4a      	ldr	r3, [pc, #296]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80050fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050fc:	4b4a      	ldr	r3, [pc, #296]	@ (8005228 <HAL_RCC_OscConfig+0x6c8>)
 80050fe:	4013      	ands	r3, r2
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005108:	0112      	lsls	r2, r2, #4
 800510a:	430a      	orrs	r2, r1
 800510c:	4945      	ldr	r1, [pc, #276]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800510e:	4313      	orrs	r3, r2
 8005110:	628b      	str	r3, [r1, #40]	@ 0x28
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005116:	3b01      	subs	r3, #1
 8005118:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005120:	3b01      	subs	r3, #1
 8005122:	025b      	lsls	r3, r3, #9
 8005124:	b29b      	uxth	r3, r3
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512c:	3b01      	subs	r3, #1
 800512e:	041b      	lsls	r3, r3, #16
 8005130:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005134:	431a      	orrs	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800513a:	3b01      	subs	r3, #1
 800513c:	061b      	lsls	r3, r3, #24
 800513e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005142:	4938      	ldr	r1, [pc, #224]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005144:	4313      	orrs	r3, r2
 8005146:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005148:	4b36      	ldr	r3, [pc, #216]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800514a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514c:	4a35      	ldr	r2, [pc, #212]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800514e:	f023 0301 	bic.w	r3, r3, #1
 8005152:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005154:	4b33      	ldr	r3, [pc, #204]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005158:	4b34      	ldr	r3, [pc, #208]	@ (800522c <HAL_RCC_OscConfig+0x6cc>)
 800515a:	4013      	ands	r3, r2
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005160:	00d2      	lsls	r2, r2, #3
 8005162:	4930      	ldr	r1, [pc, #192]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005164:	4313      	orrs	r3, r2
 8005166:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005168:	4b2e      	ldr	r3, [pc, #184]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800516a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516c:	f023 020c 	bic.w	r2, r3, #12
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005174:	492b      	ldr	r1, [pc, #172]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005176:	4313      	orrs	r3, r2
 8005178:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800517a:	4b2a      	ldr	r3, [pc, #168]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800517c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517e:	f023 0202 	bic.w	r2, r3, #2
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005186:	4927      	ldr	r1, [pc, #156]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005188:	4313      	orrs	r3, r2
 800518a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800518c:	4b25      	ldr	r3, [pc, #148]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800518e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005190:	4a24      	ldr	r2, [pc, #144]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005192:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005196:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005198:	4b22      	ldr	r3, [pc, #136]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800519a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519c:	4a21      	ldr	r2, [pc, #132]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 800519e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80051a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80051b0:	4b1c      	ldr	r3, [pc, #112]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051b6:	f043 0301 	orr.w	r3, r3, #1
 80051ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051bc:	4b19      	ldr	r3, [pc, #100]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a18      	ldr	r2, [pc, #96]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c8:	f7fc fb46 	bl	8001858 <HAL_GetTick>
 80051cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051ce:	e008      	b.n	80051e2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d0:	f7fc fb42 	bl	8001858 <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e090      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051e2:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d0f0      	beq.n	80051d0 <HAL_RCC_OscConfig+0x670>
 80051ee:	e088      	b.n	8005302 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a0b      	ldr	r2, [pc, #44]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 80051f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fc:	f7fc fb2c 	bl	8001858 <HAL_GetTick>
 8005200:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005204:	f7fc fb28 	bl	8001858 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b02      	cmp	r3, #2
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e076      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005216:	4b03      	ldr	r3, [pc, #12]	@ (8005224 <HAL_RCC_OscConfig+0x6c4>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1f0      	bne.n	8005204 <HAL_RCC_OscConfig+0x6a4>
 8005222:	e06e      	b.n	8005302 <HAL_RCC_OscConfig+0x7a2>
 8005224:	58024400 	.word	0x58024400
 8005228:	fffffc0c 	.word	0xfffffc0c
 800522c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005230:	4b36      	ldr	r3, [pc, #216]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 8005232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005234:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005236:	4b35      	ldr	r3, [pc, #212]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 8005238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005240:	2b01      	cmp	r3, #1
 8005242:	d031      	beq.n	80052a8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f003 0203 	and.w	r2, r3, #3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800524e:	429a      	cmp	r2, r3
 8005250:	d12a      	bne.n	80052a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	091b      	lsrs	r3, r3, #4
 8005256:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800525e:	429a      	cmp	r2, r3
 8005260:	d122      	bne.n	80052a8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800526e:	429a      	cmp	r2, r3
 8005270:	d11a      	bne.n	80052a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	0a5b      	lsrs	r3, r3, #9
 8005276:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800527e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005280:	429a      	cmp	r2, r3
 8005282:	d111      	bne.n	80052a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	0c1b      	lsrs	r3, r3, #16
 8005288:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005290:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005292:	429a      	cmp	r2, r3
 8005294:	d108      	bne.n	80052a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	0e1b      	lsrs	r3, r3, #24
 800529a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d001      	beq.n	80052ac <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e02b      	b.n	8005304 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80052ac:	4b17      	ldr	r3, [pc, #92]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 80052ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052b0:	08db      	lsrs	r3, r3, #3
 80052b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d01f      	beq.n	8005302 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80052c2:	4b12      	ldr	r3, [pc, #72]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 80052c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c6:	4a11      	ldr	r2, [pc, #68]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 80052c8:	f023 0301 	bic.w	r3, r3, #1
 80052cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80052ce:	f7fc fac3 	bl	8001858 <HAL_GetTick>
 80052d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80052d4:	bf00      	nop
 80052d6:	f7fc fabf 	bl	8001858 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	4293      	cmp	r3, r2
 80052e0:	d0f9      	beq.n	80052d6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80052e2:	4b0a      	ldr	r3, [pc, #40]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 80052e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005310 <HAL_RCC_OscConfig+0x7b0>)
 80052e8:	4013      	ands	r3, r2
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80052ee:	00d2      	lsls	r2, r2, #3
 80052f0:	4906      	ldr	r1, [pc, #24]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80052f6:	4b05      	ldr	r3, [pc, #20]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 80052f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fa:	4a04      	ldr	r2, [pc, #16]	@ (800530c <HAL_RCC_OscConfig+0x7ac>)
 80052fc:	f043 0301 	orr.w	r3, r3, #1
 8005300:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3730      	adds	r7, #48	@ 0x30
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}
 800530c:	58024400 	.word	0x58024400
 8005310:	ffff0007 	.word	0xffff0007

08005314 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b086      	sub	sp, #24
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d101      	bne.n	8005328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e19c      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005328:	4b8a      	ldr	r3, [pc, #552]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 030f 	and.w	r3, r3, #15
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d910      	bls.n	8005358 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005336:	4b87      	ldr	r3, [pc, #540]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f023 020f 	bic.w	r2, r3, #15
 800533e:	4985      	ldr	r1, [pc, #532]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	4313      	orrs	r3, r2
 8005344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005346:	4b83      	ldr	r3, [pc, #524]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d001      	beq.n	8005358 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e184      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d010      	beq.n	8005386 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	691a      	ldr	r2, [r3, #16]
 8005368:	4b7b      	ldr	r3, [pc, #492]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005370:	429a      	cmp	r2, r3
 8005372:	d908      	bls.n	8005386 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005374:	4b78      	ldr	r3, [pc, #480]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	4975      	ldr	r1, [pc, #468]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005382:	4313      	orrs	r3, r2
 8005384:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d010      	beq.n	80053b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	695a      	ldr	r2, [r3, #20]
 8005396:	4b70      	ldr	r3, [pc, #448]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800539e:	429a      	cmp	r2, r3
 80053a0:	d908      	bls.n	80053b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80053a2:	4b6d      	ldr	r3, [pc, #436]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80053a4:	69db      	ldr	r3, [r3, #28]
 80053a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	496a      	ldr	r1, [pc, #424]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0310 	and.w	r3, r3, #16
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d010      	beq.n	80053e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	699a      	ldr	r2, [r3, #24]
 80053c4:	4b64      	ldr	r3, [pc, #400]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d908      	bls.n	80053e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80053d0:	4b61      	ldr	r3, [pc, #388]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80053d2:	69db      	ldr	r3, [r3, #28]
 80053d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	699b      	ldr	r3, [r3, #24]
 80053dc:	495e      	ldr	r1, [pc, #376]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0320 	and.w	r3, r3, #32
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d010      	beq.n	8005410 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	69da      	ldr	r2, [r3, #28]
 80053f2:	4b59      	ldr	r3, [pc, #356]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d908      	bls.n	8005410 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80053fe:	4b56      	ldr	r3, [pc, #344]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	4953      	ldr	r1, [pc, #332]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 800540c:	4313      	orrs	r3, r2
 800540e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d010      	beq.n	800543e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68da      	ldr	r2, [r3, #12]
 8005420:	4b4d      	ldr	r3, [pc, #308]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	f003 030f 	and.w	r3, r3, #15
 8005428:	429a      	cmp	r2, r3
 800542a:	d908      	bls.n	800543e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800542c:	4b4a      	ldr	r3, [pc, #296]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	f023 020f 	bic.w	r2, r3, #15
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	4947      	ldr	r1, [pc, #284]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 800543a:	4313      	orrs	r3, r2
 800543c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	d055      	beq.n	80054f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800544a:	4b43      	ldr	r3, [pc, #268]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	4940      	ldr	r1, [pc, #256]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005458:	4313      	orrs	r3, r2
 800545a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	2b02      	cmp	r3, #2
 8005462:	d107      	bne.n	8005474 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005464:	4b3c      	ldr	r3, [pc, #240]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d121      	bne.n	80054b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e0f6      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	2b03      	cmp	r3, #3
 800547a:	d107      	bne.n	800548c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800547c:	4b36      	ldr	r3, [pc, #216]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d115      	bne.n	80054b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e0ea      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d107      	bne.n	80054a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005494:	4b30      	ldr	r3, [pc, #192]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800549c:	2b00      	cmp	r3, #0
 800549e:	d109      	bne.n	80054b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0de      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054a4:	4b2c      	ldr	r3, [pc, #176]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0304 	and.w	r3, r3, #4
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e0d6      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80054b4:	4b28      	ldr	r3, [pc, #160]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	f023 0207 	bic.w	r2, r3, #7
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	4925      	ldr	r1, [pc, #148]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054c6:	f7fc f9c7 	bl	8001858 <HAL_GetTick>
 80054ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054cc:	e00a      	b.n	80054e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054ce:	f7fc f9c3 	bl	8001858 <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054dc:	4293      	cmp	r3, r2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e0be      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054e4:	4b1c      	ldr	r3, [pc, #112]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	00db      	lsls	r3, r3, #3
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d1eb      	bne.n	80054ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d010      	beq.n	8005524 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68da      	ldr	r2, [r3, #12]
 8005506:	4b14      	ldr	r3, [pc, #80]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005508:	699b      	ldr	r3, [r3, #24]
 800550a:	f003 030f 	and.w	r3, r3, #15
 800550e:	429a      	cmp	r2, r3
 8005510:	d208      	bcs.n	8005524 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005512:	4b11      	ldr	r3, [pc, #68]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	f023 020f 	bic.w	r2, r3, #15
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	490e      	ldr	r1, [pc, #56]	@ (8005558 <HAL_RCC_ClockConfig+0x244>)
 8005520:	4313      	orrs	r3, r2
 8005522:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005524:	4b0b      	ldr	r3, [pc, #44]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 030f 	and.w	r3, r3, #15
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	429a      	cmp	r2, r3
 8005530:	d214      	bcs.n	800555c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005532:	4b08      	ldr	r3, [pc, #32]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f023 020f 	bic.w	r2, r3, #15
 800553a:	4906      	ldr	r1, [pc, #24]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	4313      	orrs	r3, r2
 8005540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005542:	4b04      	ldr	r3, [pc, #16]	@ (8005554 <HAL_RCC_ClockConfig+0x240>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 030f 	and.w	r3, r3, #15
 800554a:	683a      	ldr	r2, [r7, #0]
 800554c:	429a      	cmp	r2, r3
 800554e:	d005      	beq.n	800555c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e086      	b.n	8005662 <HAL_RCC_ClockConfig+0x34e>
 8005554:	52002000 	.word	0x52002000
 8005558:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0304 	and.w	r3, r3, #4
 8005564:	2b00      	cmp	r3, #0
 8005566:	d010      	beq.n	800558a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	691a      	ldr	r2, [r3, #16]
 800556c:	4b3f      	ldr	r3, [pc, #252]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005574:	429a      	cmp	r2, r3
 8005576:	d208      	bcs.n	800558a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005578:	4b3c      	ldr	r3, [pc, #240]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	691b      	ldr	r3, [r3, #16]
 8005584:	4939      	ldr	r1, [pc, #228]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 8005586:	4313      	orrs	r3, r2
 8005588:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b00      	cmp	r3, #0
 8005594:	d010      	beq.n	80055b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	695a      	ldr	r2, [r3, #20]
 800559a:	4b34      	ldr	r3, [pc, #208]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 800559c:	69db      	ldr	r3, [r3, #28]
 800559e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d208      	bcs.n	80055b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80055a6:	4b31      	ldr	r3, [pc, #196]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 80055a8:	69db      	ldr	r3, [r3, #28]
 80055aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	492e      	ldr	r1, [pc, #184]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0310 	and.w	r3, r3, #16
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d010      	beq.n	80055e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	699a      	ldr	r2, [r3, #24]
 80055c8:	4b28      	ldr	r3, [pc, #160]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 80055ca:	69db      	ldr	r3, [r3, #28]
 80055cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d208      	bcs.n	80055e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80055d4:	4b25      	ldr	r3, [pc, #148]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 80055d6:	69db      	ldr	r3, [r3, #28]
 80055d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	4922      	ldr	r1, [pc, #136]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 80055e2:	4313      	orrs	r3, r2
 80055e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 0320 	and.w	r3, r3, #32
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d010      	beq.n	8005614 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	69da      	ldr	r2, [r3, #28]
 80055f6:	4b1d      	ldr	r3, [pc, #116]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055fe:	429a      	cmp	r2, r3
 8005600:	d208      	bcs.n	8005614 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005602:	4b1a      	ldr	r3, [pc, #104]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 8005604:	6a1b      	ldr	r3, [r3, #32]
 8005606:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	69db      	ldr	r3, [r3, #28]
 800560e:	4917      	ldr	r1, [pc, #92]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 8005610:	4313      	orrs	r3, r2
 8005612:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005614:	f000 f834 	bl	8005680 <HAL_RCC_GetSysClockFreq>
 8005618:	4602      	mov	r2, r0
 800561a:	4b14      	ldr	r3, [pc, #80]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 800561c:	699b      	ldr	r3, [r3, #24]
 800561e:	0a1b      	lsrs	r3, r3, #8
 8005620:	f003 030f 	and.w	r3, r3, #15
 8005624:	4912      	ldr	r1, [pc, #72]	@ (8005670 <HAL_RCC_ClockConfig+0x35c>)
 8005626:	5ccb      	ldrb	r3, [r1, r3]
 8005628:	f003 031f 	and.w	r3, r3, #31
 800562c:	fa22 f303 	lsr.w	r3, r2, r3
 8005630:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005632:	4b0e      	ldr	r3, [pc, #56]	@ (800566c <HAL_RCC_ClockConfig+0x358>)
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	f003 030f 	and.w	r3, r3, #15
 800563a:	4a0d      	ldr	r2, [pc, #52]	@ (8005670 <HAL_RCC_ClockConfig+0x35c>)
 800563c:	5cd3      	ldrb	r3, [r2, r3]
 800563e:	f003 031f 	and.w	r3, r3, #31
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	fa22 f303 	lsr.w	r3, r2, r3
 8005648:	4a0a      	ldr	r2, [pc, #40]	@ (8005674 <HAL_RCC_ClockConfig+0x360>)
 800564a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800564c:	4a0a      	ldr	r2, [pc, #40]	@ (8005678 <HAL_RCC_ClockConfig+0x364>)
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005652:	4b0a      	ldr	r3, [pc, #40]	@ (800567c <HAL_RCC_ClockConfig+0x368>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4618      	mov	r0, r3
 8005658:	f7fc f8b4 	bl	80017c4 <HAL_InitTick>
 800565c:	4603      	mov	r3, r0
 800565e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005660:	7bfb      	ldrb	r3, [r7, #15]
}
 8005662:	4618      	mov	r0, r3
 8005664:	3718      	adds	r7, #24
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	58024400 	.word	0x58024400
 8005670:	0800c0b8 	.word	0x0800c0b8
 8005674:	2400007c 	.word	0x2400007c
 8005678:	24000078 	.word	0x24000078
 800567c:	24000080 	.word	0x24000080

08005680 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005680:	b480      	push	{r7}
 8005682:	b089      	sub	sp, #36	@ 0x24
 8005684:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005686:	4bb3      	ldr	r3, [pc, #716]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800568e:	2b18      	cmp	r3, #24
 8005690:	f200 8155 	bhi.w	800593e <HAL_RCC_GetSysClockFreq+0x2be>
 8005694:	a201      	add	r2, pc, #4	@ (adr r2, 800569c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800569a:	bf00      	nop
 800569c:	08005701 	.word	0x08005701
 80056a0:	0800593f 	.word	0x0800593f
 80056a4:	0800593f 	.word	0x0800593f
 80056a8:	0800593f 	.word	0x0800593f
 80056ac:	0800593f 	.word	0x0800593f
 80056b0:	0800593f 	.word	0x0800593f
 80056b4:	0800593f 	.word	0x0800593f
 80056b8:	0800593f 	.word	0x0800593f
 80056bc:	08005727 	.word	0x08005727
 80056c0:	0800593f 	.word	0x0800593f
 80056c4:	0800593f 	.word	0x0800593f
 80056c8:	0800593f 	.word	0x0800593f
 80056cc:	0800593f 	.word	0x0800593f
 80056d0:	0800593f 	.word	0x0800593f
 80056d4:	0800593f 	.word	0x0800593f
 80056d8:	0800593f 	.word	0x0800593f
 80056dc:	0800572d 	.word	0x0800572d
 80056e0:	0800593f 	.word	0x0800593f
 80056e4:	0800593f 	.word	0x0800593f
 80056e8:	0800593f 	.word	0x0800593f
 80056ec:	0800593f 	.word	0x0800593f
 80056f0:	0800593f 	.word	0x0800593f
 80056f4:	0800593f 	.word	0x0800593f
 80056f8:	0800593f 	.word	0x0800593f
 80056fc:	08005733 	.word	0x08005733
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005700:	4b94      	ldr	r3, [pc, #592]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0320 	and.w	r3, r3, #32
 8005708:	2b00      	cmp	r3, #0
 800570a:	d009      	beq.n	8005720 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800570c:	4b91      	ldr	r3, [pc, #580]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	08db      	lsrs	r3, r3, #3
 8005712:	f003 0303 	and.w	r3, r3, #3
 8005716:	4a90      	ldr	r2, [pc, #576]	@ (8005958 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005718:	fa22 f303 	lsr.w	r3, r2, r3
 800571c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800571e:	e111      	b.n	8005944 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005720:	4b8d      	ldr	r3, [pc, #564]	@ (8005958 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005722:	61bb      	str	r3, [r7, #24]
      break;
 8005724:	e10e      	b.n	8005944 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005726:	4b8d      	ldr	r3, [pc, #564]	@ (800595c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005728:	61bb      	str	r3, [r7, #24]
      break;
 800572a:	e10b      	b.n	8005944 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800572c:	4b8c      	ldr	r3, [pc, #560]	@ (8005960 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800572e:	61bb      	str	r3, [r7, #24]
      break;
 8005730:	e108      	b.n	8005944 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005732:	4b88      	ldr	r3, [pc, #544]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005736:	f003 0303 	and.w	r3, r3, #3
 800573a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800573c:	4b85      	ldr	r3, [pc, #532]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800573e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005740:	091b      	lsrs	r3, r3, #4
 8005742:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005746:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005748:	4b82      	ldr	r3, [pc, #520]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800574a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005752:	4b80      	ldr	r3, [pc, #512]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005756:	08db      	lsrs	r3, r3, #3
 8005758:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	fb02 f303 	mul.w	r3, r2, r3
 8005762:	ee07 3a90 	vmov	s15, r3
 8005766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800576a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 80e1 	beq.w	8005938 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	2b02      	cmp	r3, #2
 800577a:	f000 8083 	beq.w	8005884 <HAL_RCC_GetSysClockFreq+0x204>
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	2b02      	cmp	r3, #2
 8005782:	f200 80a1 	bhi.w	80058c8 <HAL_RCC_GetSysClockFreq+0x248>
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d003      	beq.n	8005794 <HAL_RCC_GetSysClockFreq+0x114>
 800578c:	697b      	ldr	r3, [r7, #20]
 800578e:	2b01      	cmp	r3, #1
 8005790:	d056      	beq.n	8005840 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005792:	e099      	b.n	80058c8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005794:	4b6f      	ldr	r3, [pc, #444]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0320 	and.w	r3, r3, #32
 800579c:	2b00      	cmp	r3, #0
 800579e:	d02d      	beq.n	80057fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057a0:	4b6c      	ldr	r3, [pc, #432]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	08db      	lsrs	r3, r3, #3
 80057a6:	f003 0303 	and.w	r3, r3, #3
 80057aa:	4a6b      	ldr	r2, [pc, #428]	@ (8005958 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80057ac:	fa22 f303 	lsr.w	r3, r2, r3
 80057b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	ee07 3a90 	vmov	s15, r3
 80057b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	ee07 3a90 	vmov	s15, r3
 80057c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ca:	4b62      	ldr	r3, [pc, #392]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057d2:	ee07 3a90 	vmov	s15, r3
 80057d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057da:	ed97 6a02 	vldr	s12, [r7, #8]
 80057de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005964 <HAL_RCC_GetSysClockFreq+0x2e4>
 80057e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80057ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80057fa:	e087      	b.n	800590c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	ee07 3a90 	vmov	s15, r3
 8005802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005806:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005968 <HAL_RCC_GetSysClockFreq+0x2e8>
 800580a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800580e:	4b51      	ldr	r3, [pc, #324]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005816:	ee07 3a90 	vmov	s15, r3
 800581a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800581e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005822:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005964 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800582a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800582e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800583a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800583e:	e065      	b.n	800590c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	ee07 3a90 	vmov	s15, r3
 8005846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800584a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800596c <HAL_RCC_GetSysClockFreq+0x2ec>
 800584e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005852:	4b40      	ldr	r3, [pc, #256]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800585a:	ee07 3a90 	vmov	s15, r3
 800585e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005862:	ed97 6a02 	vldr	s12, [r7, #8]
 8005866:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005964 <HAL_RCC_GetSysClockFreq+0x2e4>
 800586a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800586e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800587a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800587e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005882:	e043      	b.n	800590c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	ee07 3a90 	vmov	s15, r3
 800588a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800588e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005970 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005892:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005896:	4b2f      	ldr	r3, [pc, #188]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800589e:	ee07 3a90 	vmov	s15, r3
 80058a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80058aa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005964 <HAL_RCC_GetSysClockFreq+0x2e4>
 80058ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80058c6:	e021      	b.n	800590c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	ee07 3a90 	vmov	s15, r3
 80058ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058d2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800596c <HAL_RCC_GetSysClockFreq+0x2ec>
 80058d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058da:	4b1e      	ldr	r3, [pc, #120]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058e2:	ee07 3a90 	vmov	s15, r3
 80058e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80058ee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005964 <HAL_RCC_GetSysClockFreq+0x2e4>
 80058f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005906:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800590a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800590c:	4b11      	ldr	r3, [pc, #68]	@ (8005954 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800590e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005910:	0a5b      	lsrs	r3, r3, #9
 8005912:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005916:	3301      	adds	r3, #1
 8005918:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	ee07 3a90 	vmov	s15, r3
 8005920:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005924:	edd7 6a07 	vldr	s13, [r7, #28]
 8005928:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800592c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005930:	ee17 3a90 	vmov	r3, s15
 8005934:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005936:	e005      	b.n	8005944 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	61bb      	str	r3, [r7, #24]
      break;
 800593c:	e002      	b.n	8005944 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800593e:	4b07      	ldr	r3, [pc, #28]	@ (800595c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005940:	61bb      	str	r3, [r7, #24]
      break;
 8005942:	bf00      	nop
  }

  return sysclockfreq;
 8005944:	69bb      	ldr	r3, [r7, #24]
}
 8005946:	4618      	mov	r0, r3
 8005948:	3724      	adds	r7, #36	@ 0x24
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	58024400 	.word	0x58024400
 8005958:	03d09000 	.word	0x03d09000
 800595c:	003d0900 	.word	0x003d0900
 8005960:	007a1200 	.word	0x007a1200
 8005964:	46000000 	.word	0x46000000
 8005968:	4c742400 	.word	0x4c742400
 800596c:	4a742400 	.word	0x4a742400
 8005970:	4af42400 	.word	0x4af42400

08005974 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800597a:	f7ff fe81 	bl	8005680 <HAL_RCC_GetSysClockFreq>
 800597e:	4602      	mov	r2, r0
 8005980:	4b10      	ldr	r3, [pc, #64]	@ (80059c4 <HAL_RCC_GetHCLKFreq+0x50>)
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	0a1b      	lsrs	r3, r3, #8
 8005986:	f003 030f 	and.w	r3, r3, #15
 800598a:	490f      	ldr	r1, [pc, #60]	@ (80059c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800598c:	5ccb      	ldrb	r3, [r1, r3]
 800598e:	f003 031f 	and.w	r3, r3, #31
 8005992:	fa22 f303 	lsr.w	r3, r2, r3
 8005996:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005998:	4b0a      	ldr	r3, [pc, #40]	@ (80059c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	f003 030f 	and.w	r3, r3, #15
 80059a0:	4a09      	ldr	r2, [pc, #36]	@ (80059c8 <HAL_RCC_GetHCLKFreq+0x54>)
 80059a2:	5cd3      	ldrb	r3, [r2, r3]
 80059a4:	f003 031f 	and.w	r3, r3, #31
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	fa22 f303 	lsr.w	r3, r2, r3
 80059ae:	4a07      	ldr	r2, [pc, #28]	@ (80059cc <HAL_RCC_GetHCLKFreq+0x58>)
 80059b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80059b2:	4a07      	ldr	r2, [pc, #28]	@ (80059d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80059b8:	4b04      	ldr	r3, [pc, #16]	@ (80059cc <HAL_RCC_GetHCLKFreq+0x58>)
 80059ba:	681b      	ldr	r3, [r3, #0]
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	58024400 	.word	0x58024400
 80059c8:	0800c0b8 	.word	0x0800c0b8
 80059cc:	2400007c 	.word	0x2400007c
 80059d0:	24000078 	.word	0x24000078

080059d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80059d8:	f7ff ffcc 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 80059dc:	4602      	mov	r2, r0
 80059de:	4b06      	ldr	r3, [pc, #24]	@ (80059f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	091b      	lsrs	r3, r3, #4
 80059e4:	f003 0307 	and.w	r3, r3, #7
 80059e8:	4904      	ldr	r1, [pc, #16]	@ (80059fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80059ea:	5ccb      	ldrb	r3, [r1, r3]
 80059ec:	f003 031f 	and.w	r3, r3, #31
 80059f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	58024400 	.word	0x58024400
 80059fc:	0800c0b8 	.word	0x0800c0b8

08005a00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005a04:	f7ff ffb6 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	4b06      	ldr	r3, [pc, #24]	@ (8005a24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a0c:	69db      	ldr	r3, [r3, #28]
 8005a0e:	0a1b      	lsrs	r3, r3, #8
 8005a10:	f003 0307 	and.w	r3, r3, #7
 8005a14:	4904      	ldr	r1, [pc, #16]	@ (8005a28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a16:	5ccb      	ldrb	r3, [r1, r3]
 8005a18:	f003 031f 	and.w	r3, r3, #31
 8005a1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	58024400 	.word	0x58024400
 8005a28:	0800c0b8 	.word	0x0800c0b8

08005a2c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a30:	b0c6      	sub	sp, #280	@ 0x118
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005a38:	2300      	movs	r3, #0
 8005a3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005a3e:	2300      	movs	r3, #0
 8005a40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005a50:	2500      	movs	r5, #0
 8005a52:	ea54 0305 	orrs.w	r3, r4, r5
 8005a56:	d049      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a62:	d02f      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005a64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a68:	d828      	bhi.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a6e:	d01a      	beq.n	8005aa6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005a70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a74:	d822      	bhi.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005a7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a7e:	d007      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005a80:	e01c      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a82:	4bab      	ldr	r3, [pc, #684]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a86:	4aaa      	ldr	r2, [pc, #680]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005a8e:	e01a      	b.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a94:	3308      	adds	r3, #8
 8005a96:	2102      	movs	r1, #2
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f001 fc25 	bl	80072e8 <RCCEx_PLL2_Config>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005aa4:	e00f      	b.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aaa:	3328      	adds	r3, #40	@ 0x28
 8005aac:	2102      	movs	r1, #2
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f001 fccc 	bl	800744c <RCCEx_PLL3_Config>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005aba:	e004      	b.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005ac2:	e000      	b.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ac6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10a      	bne.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005ace:	4b98      	ldr	r3, [pc, #608]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005ad0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ad2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ada:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005adc:	4a94      	ldr	r2, [pc, #592]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	6513      	str	r3, [r2, #80]	@ 0x50
 8005ae2:	e003      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ae8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005af4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005af8:	f04f 0900 	mov.w	r9, #0
 8005afc:	ea58 0309 	orrs.w	r3, r8, r9
 8005b00:	d047      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005b02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b08:	2b04      	cmp	r3, #4
 8005b0a:	d82a      	bhi.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b14 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b12:	bf00      	nop
 8005b14:	08005b29 	.word	0x08005b29
 8005b18:	08005b37 	.word	0x08005b37
 8005b1c:	08005b4d 	.word	0x08005b4d
 8005b20:	08005b6b 	.word	0x08005b6b
 8005b24:	08005b6b 	.word	0x08005b6b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b28:	4b81      	ldr	r3, [pc, #516]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2c:	4a80      	ldr	r2, [pc, #512]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b34:	e01a      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b3a:	3308      	adds	r3, #8
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f001 fbd2 	bl	80072e8 <RCCEx_PLL2_Config>
 8005b44:	4603      	mov	r3, r0
 8005b46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b4a:	e00f      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b50:	3328      	adds	r3, #40	@ 0x28
 8005b52:	2100      	movs	r1, #0
 8005b54:	4618      	mov	r0, r3
 8005b56:	f001 fc79 	bl	800744c <RCCEx_PLL3_Config>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b60:	e004      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005b68:	e000      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005b6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10a      	bne.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b74:	4b6e      	ldr	r3, [pc, #440]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b78:	f023 0107 	bic.w	r1, r3, #7
 8005b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b82:	4a6b      	ldr	r2, [pc, #428]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005b84:	430b      	orrs	r3, r1
 8005b86:	6513      	str	r3, [r2, #80]	@ 0x50
 8005b88:	e003      	b.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8005b9e:	f04f 0b00 	mov.w	fp, #0
 8005ba2:	ea5a 030b 	orrs.w	r3, sl, fp
 8005ba6:	d05b      	beq.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005ba8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005bb0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005bb4:	d03b      	beq.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8005bb6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005bba:	d834      	bhi.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005bbc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005bc0:	d037      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005bc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005bc6:	d82e      	bhi.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005bc8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005bcc:	d033      	beq.n	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005bce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005bd2:	d828      	bhi.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005bd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bd8:	d01a      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8005bda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bde:	d822      	bhi.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8005be4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005be8:	d007      	beq.n	8005bfa <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8005bea:	e01c      	b.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bec:	4b50      	ldr	r3, [pc, #320]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf0:	4a4f      	ldr	r2, [pc, #316]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005bf2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bf6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005bf8:	e01e      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bfe:	3308      	adds	r3, #8
 8005c00:	2100      	movs	r1, #0
 8005c02:	4618      	mov	r0, r3
 8005c04:	f001 fb70 	bl	80072e8 <RCCEx_PLL2_Config>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005c0e:	e013      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c14:	3328      	adds	r3, #40	@ 0x28
 8005c16:	2100      	movs	r1, #0
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f001 fc17 	bl	800744c <RCCEx_PLL3_Config>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005c24:	e008      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005c2c:	e004      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005c2e:	bf00      	nop
 8005c30:	e002      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005c32:	bf00      	nop
 8005c34:	e000      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8005c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10b      	bne.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005c40:	4b3b      	ldr	r3, [pc, #236]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c44:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005c48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c4c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c50:	4a37      	ldr	r2, [pc, #220]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005c52:	430b      	orrs	r3, r1
 8005c54:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c56:	e003      	b.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c68:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005c6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005c70:	2300      	movs	r3, #0
 8005c72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c76:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	d05d      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c84:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c88:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005c8c:	d03b      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8005c8e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005c92:	d834      	bhi.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005c94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c98:	d037      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8005c9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c9e:	d82e      	bhi.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005ca0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ca4:	d033      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8005ca6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005caa:	d828      	bhi.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005cac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cb0:	d01a      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8005cb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cb6:	d822      	bhi.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d003      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005cbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005cc0:	d007      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005cc2:	e01c      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc8:	4a19      	ldr	r2, [pc, #100]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005cca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005cd0:	e01e      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005cd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cd6:	3308      	adds	r3, #8
 8005cd8:	2100      	movs	r1, #0
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f001 fb04 	bl	80072e8 <RCCEx_PLL2_Config>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005ce6:	e013      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cec:	3328      	adds	r3, #40	@ 0x28
 8005cee:	2100      	movs	r1, #0
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f001 fbab 	bl	800744c <RCCEx_PLL3_Config>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005cfc:	e008      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005d04:	e004      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005d06:	bf00      	nop
 8005d08:	e002      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005d0a:	bf00      	nop
 8005d0c:	e000      	b.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8005d0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d10d      	bne.n	8005d34 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005d18:	4b05      	ldr	r3, [pc, #20]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d1c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d24:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005d28:	4a01      	ldr	r2, [pc, #4]	@ (8005d30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005d2a:	430b      	orrs	r3, r1
 8005d2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d2e:	e005      	b.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8005d30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005d3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d44:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005d48:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005d52:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005d56:	460b      	mov	r3, r1
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	d03a      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8005d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d62:	2b30      	cmp	r3, #48	@ 0x30
 8005d64:	d01f      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8005d66:	2b30      	cmp	r3, #48	@ 0x30
 8005d68:	d819      	bhi.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005d6a:	2b20      	cmp	r3, #32
 8005d6c:	d00c      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005d6e:	2b20      	cmp	r3, #32
 8005d70:	d815      	bhi.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d019      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005d76:	2b10      	cmp	r3, #16
 8005d78:	d111      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d7a:	4baa      	ldr	r3, [pc, #680]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7e:	4aa9      	ldr	r2, [pc, #676]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005d86:	e011      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d8c:	3308      	adds	r3, #8
 8005d8e:	2102      	movs	r1, #2
 8005d90:	4618      	mov	r0, r3
 8005d92:	f001 faa9 	bl	80072e8 <RCCEx_PLL2_Config>
 8005d96:	4603      	mov	r3, r0
 8005d98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005d9c:	e006      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005da4:	e002      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005da6:	bf00      	nop
 8005da8:	e000      	b.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8005daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10a      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005db4:	4b9b      	ldr	r3, [pc, #620]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005db8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dc2:	4a98      	ldr	r2, [pc, #608]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005dc4:	430b      	orrs	r3, r1
 8005dc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005dc8:	e003      	b.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005dd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dda:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005dde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005de2:	2300      	movs	r3, #0
 8005de4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005de8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005dec:	460b      	mov	r3, r1
 8005dee:	4313      	orrs	r3, r2
 8005df0:	d051      	beq.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005df6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005df8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dfc:	d035      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8005dfe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e02:	d82e      	bhi.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005e04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e08:	d031      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x442>
 8005e0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e0e:	d828      	bhi.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005e10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e14:	d01a      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005e16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e1a:	d822      	bhi.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d003      	beq.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8005e20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e24:	d007      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8005e26:	e01c      	b.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e28:	4b7e      	ldr	r3, [pc, #504]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2c:	4a7d      	ldr	r2, [pc, #500]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005e34:	e01c      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e3a:	3308      	adds	r3, #8
 8005e3c:	2100      	movs	r1, #0
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f001 fa52 	bl	80072e8 <RCCEx_PLL2_Config>
 8005e44:	4603      	mov	r3, r0
 8005e46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005e4a:	e011      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e50:	3328      	adds	r3, #40	@ 0x28
 8005e52:	2100      	movs	r1, #0
 8005e54:	4618      	mov	r0, r3
 8005e56:	f001 faf9 	bl	800744c <RCCEx_PLL3_Config>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005e60:	e006      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005e68:	e002      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005e6a:	bf00      	nop
 8005e6c:	e000      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8005e6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10a      	bne.n	8005e8e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005e78:	4b6a      	ldr	r3, [pc, #424]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e7c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005e80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e86:	4a67      	ldr	r2, [pc, #412]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005e88:	430b      	orrs	r3, r1
 8005e8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e8c:	e003      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e92:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005ea2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005eac:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	d053      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005eb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ebc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ec0:	d033      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8005ec2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ec6:	d82c      	bhi.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005ec8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ecc:	d02f      	beq.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x502>
 8005ece:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ed2:	d826      	bhi.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005ed4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005ed8:	d02b      	beq.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8005eda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005ede:	d820      	bhi.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005ee0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ee4:	d012      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8005ee6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005eea:	d81a      	bhi.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d022      	beq.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8005ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ef4:	d115      	bne.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ef6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005efa:	3308      	adds	r3, #8
 8005efc:	2101      	movs	r1, #1
 8005efe:	4618      	mov	r0, r3
 8005f00:	f001 f9f2 	bl	80072e8 <RCCEx_PLL2_Config>
 8005f04:	4603      	mov	r3, r0
 8005f06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005f0a:	e015      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f10:	3328      	adds	r3, #40	@ 0x28
 8005f12:	2101      	movs	r1, #1
 8005f14:	4618      	mov	r0, r3
 8005f16:	f001 fa99 	bl	800744c <RCCEx_PLL3_Config>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005f20:	e00a      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005f28:	e006      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005f2a:	bf00      	nop
 8005f2c:	e004      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005f2e:	bf00      	nop
 8005f30:	e002      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005f32:	bf00      	nop
 8005f34:	e000      	b.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10a      	bne.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005f40:	4b38      	ldr	r3, [pc, #224]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005f42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f44:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005f48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f4e:	4a35      	ldr	r2, [pc, #212]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005f50:	430b      	orrs	r3, r1
 8005f52:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f54:	e003      	b.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005f5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005f5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f66:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005f6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f6e:	2300      	movs	r3, #0
 8005f70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005f74:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f78:	460b      	mov	r3, r1
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	d058      	beq.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005f86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f8a:	d033      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8005f8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f90:	d82c      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f96:	d02f      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f9c:	d826      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005f9e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005fa2:	d02b      	beq.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005fa4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005fa8:	d820      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005faa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fae:	d012      	beq.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8005fb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fb4:	d81a      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d022      	beq.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005fba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fbe:	d115      	bne.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005fc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fc4:	3308      	adds	r3, #8
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f001 f98d 	bl	80072e8 <RCCEx_PLL2_Config>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005fd4:	e015      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005fd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fda:	3328      	adds	r3, #40	@ 0x28
 8005fdc:	2101      	movs	r1, #1
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f001 fa34 	bl	800744c <RCCEx_PLL3_Config>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005fea:	e00a      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005ff2:	e006      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005ff4:	bf00      	nop
 8005ff6:	e004      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005ff8:	bf00      	nop
 8005ffa:	e002      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005ffc:	bf00      	nop
 8005ffe:	e000      	b.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006000:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006002:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10e      	bne.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800600a:	4b06      	ldr	r3, [pc, #24]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800600c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800600e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006016:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800601a:	4a02      	ldr	r2, [pc, #8]	@ (8006024 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800601c:	430b      	orrs	r3, r1
 800601e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006020:	e006      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006022:	bf00      	nop
 8006024:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006028:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800602c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006038:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800603c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006040:	2300      	movs	r3, #0
 8006042:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006046:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800604a:	460b      	mov	r3, r1
 800604c:	4313      	orrs	r3, r2
 800604e:	d037      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006054:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006056:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800605a:	d00e      	beq.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800605c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006060:	d816      	bhi.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006062:	2b00      	cmp	r3, #0
 8006064:	d018      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006066:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800606a:	d111      	bne.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800606c:	4bc4      	ldr	r3, [pc, #784]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800606e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006070:	4ac3      	ldr	r2, [pc, #780]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006076:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006078:	e00f      	b.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800607a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800607e:	3308      	adds	r3, #8
 8006080:	2101      	movs	r1, #1
 8006082:	4618      	mov	r0, r3
 8006084:	f001 f930 	bl	80072e8 <RCCEx_PLL2_Config>
 8006088:	4603      	mov	r3, r0
 800608a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800608e:	e004      	b.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006096:	e000      	b.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006098:	bf00      	nop
    }

    if (ret == HAL_OK)
 800609a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d10a      	bne.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060a2:	4bb7      	ldr	r3, [pc, #732]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80060a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060a6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80060aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060b0:	4ab3      	ldr	r2, [pc, #716]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80060b2:	430b      	orrs	r3, r1
 80060b4:	6513      	str	r3, [r2, #80]	@ 0x50
 80060b6:	e003      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80060bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80060c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80060cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80060d0:	2300      	movs	r3, #0
 80060d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80060d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80060da:	460b      	mov	r3, r1
 80060dc:	4313      	orrs	r3, r2
 80060de:	d039      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80060e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060e6:	2b03      	cmp	r3, #3
 80060e8:	d81c      	bhi.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80060ea:	a201      	add	r2, pc, #4	@ (adr r2, 80060f0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80060ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f0:	0800612d 	.word	0x0800612d
 80060f4:	08006101 	.word	0x08006101
 80060f8:	0800610f 	.word	0x0800610f
 80060fc:	0800612d 	.word	0x0800612d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006100:	4b9f      	ldr	r3, [pc, #636]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006104:	4a9e      	ldr	r2, [pc, #632]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006106:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800610a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800610c:	e00f      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800610e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006112:	3308      	adds	r3, #8
 8006114:	2102      	movs	r1, #2
 8006116:	4618      	mov	r0, r3
 8006118:	f001 f8e6 	bl	80072e8 <RCCEx_PLL2_Config>
 800611c:	4603      	mov	r3, r0
 800611e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006122:	e004      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800612a:	e000      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800612c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800612e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10a      	bne.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006136:	4b92      	ldr	r3, [pc, #584]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800613a:	f023 0103 	bic.w	r1, r3, #3
 800613e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006142:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006144:	4a8e      	ldr	r2, [pc, #568]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006146:	430b      	orrs	r3, r1
 8006148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800614a:	e003      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800614c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006150:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006160:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006164:	2300      	movs	r3, #0
 8006166:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800616a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800616e:	460b      	mov	r3, r1
 8006170:	4313      	orrs	r3, r2
 8006172:	f000 8099 	beq.w	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006176:	4b83      	ldr	r3, [pc, #524]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a82      	ldr	r2, [pc, #520]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800617c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006180:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006182:	f7fb fb69 	bl	8001858 <HAL_GetTick>
 8006186:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800618a:	e00b      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800618c:	f7fb fb64 	bl	8001858 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	2b64      	cmp	r3, #100	@ 0x64
 800619a:	d903      	bls.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800619c:	2303      	movs	r3, #3
 800619e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80061a2:	e005      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80061a4:	4b77      	ldr	r3, [pc, #476]	@ (8006384 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d0ed      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80061b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d173      	bne.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80061b8:	4b71      	ldr	r3, [pc, #452]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80061bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80061c4:	4053      	eors	r3, r2
 80061c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d015      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80061ce:	4b6c      	ldr	r3, [pc, #432]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061d6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80061da:	4b69      	ldr	r3, [pc, #420]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061de:	4a68      	ldr	r2, [pc, #416]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061e4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80061e6:	4b66      	ldr	r3, [pc, #408]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061ea:	4a65      	ldr	r2, [pc, #404]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061f0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80061f2:	4a63      	ldr	r2, [pc, #396]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061f8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80061fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006202:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006206:	d118      	bne.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006208:	f7fb fb26 	bl	8001858 <HAL_GetTick>
 800620c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006210:	e00d      	b.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006212:	f7fb fb21 	bl	8001858 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800621c:	1ad2      	subs	r2, r2, r3
 800621e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006222:	429a      	cmp	r2, r3
 8006224:	d903      	bls.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006226:	2303      	movs	r3, #3
 8006228:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800622c:	e005      	b.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800622e:	4b54      	ldr	r3, [pc, #336]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006232:	f003 0302 	and.w	r3, r3, #2
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0eb      	beq.n	8006212 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800623a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800623e:	2b00      	cmp	r3, #0
 8006240:	d129      	bne.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006242:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006246:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800624a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800624e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006252:	d10e      	bne.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006254:	4b4a      	ldr	r3, [pc, #296]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800625c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006260:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006264:	091a      	lsrs	r2, r3, #4
 8006266:	4b48      	ldr	r3, [pc, #288]	@ (8006388 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006268:	4013      	ands	r3, r2
 800626a:	4a45      	ldr	r2, [pc, #276]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800626c:	430b      	orrs	r3, r1
 800626e:	6113      	str	r3, [r2, #16]
 8006270:	e005      	b.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006272:	4b43      	ldr	r3, [pc, #268]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	4a42      	ldr	r2, [pc, #264]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006278:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800627c:	6113      	str	r3, [r2, #16]
 800627e:	4b40      	ldr	r3, [pc, #256]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006280:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006286:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800628a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800628e:	4a3c      	ldr	r2, [pc, #240]	@ (8006380 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006290:	430b      	orrs	r3, r1
 8006292:	6713      	str	r3, [r2, #112]	@ 0x70
 8006294:	e008      	b.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006296:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800629a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800629e:	e003      	b.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80062a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80062a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b0:	f002 0301 	and.w	r3, r2, #1
 80062b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062b8:	2300      	movs	r3, #0
 80062ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80062be:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80062c2:	460b      	mov	r3, r1
 80062c4:	4313      	orrs	r3, r2
 80062c6:	f000 808f 	beq.w	80063e8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80062ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062d0:	2b28      	cmp	r3, #40	@ 0x28
 80062d2:	d871      	bhi.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80062d4:	a201      	add	r2, pc, #4	@ (adr r2, 80062dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80062d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062da:	bf00      	nop
 80062dc:	080063c1 	.word	0x080063c1
 80062e0:	080063b9 	.word	0x080063b9
 80062e4:	080063b9 	.word	0x080063b9
 80062e8:	080063b9 	.word	0x080063b9
 80062ec:	080063b9 	.word	0x080063b9
 80062f0:	080063b9 	.word	0x080063b9
 80062f4:	080063b9 	.word	0x080063b9
 80062f8:	080063b9 	.word	0x080063b9
 80062fc:	0800638d 	.word	0x0800638d
 8006300:	080063b9 	.word	0x080063b9
 8006304:	080063b9 	.word	0x080063b9
 8006308:	080063b9 	.word	0x080063b9
 800630c:	080063b9 	.word	0x080063b9
 8006310:	080063b9 	.word	0x080063b9
 8006314:	080063b9 	.word	0x080063b9
 8006318:	080063b9 	.word	0x080063b9
 800631c:	080063a3 	.word	0x080063a3
 8006320:	080063b9 	.word	0x080063b9
 8006324:	080063b9 	.word	0x080063b9
 8006328:	080063b9 	.word	0x080063b9
 800632c:	080063b9 	.word	0x080063b9
 8006330:	080063b9 	.word	0x080063b9
 8006334:	080063b9 	.word	0x080063b9
 8006338:	080063b9 	.word	0x080063b9
 800633c:	080063c1 	.word	0x080063c1
 8006340:	080063b9 	.word	0x080063b9
 8006344:	080063b9 	.word	0x080063b9
 8006348:	080063b9 	.word	0x080063b9
 800634c:	080063b9 	.word	0x080063b9
 8006350:	080063b9 	.word	0x080063b9
 8006354:	080063b9 	.word	0x080063b9
 8006358:	080063b9 	.word	0x080063b9
 800635c:	080063c1 	.word	0x080063c1
 8006360:	080063b9 	.word	0x080063b9
 8006364:	080063b9 	.word	0x080063b9
 8006368:	080063b9 	.word	0x080063b9
 800636c:	080063b9 	.word	0x080063b9
 8006370:	080063b9 	.word	0x080063b9
 8006374:	080063b9 	.word	0x080063b9
 8006378:	080063b9 	.word	0x080063b9
 800637c:	080063c1 	.word	0x080063c1
 8006380:	58024400 	.word	0x58024400
 8006384:	58024800 	.word	0x58024800
 8006388:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800638c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006390:	3308      	adds	r3, #8
 8006392:	2101      	movs	r1, #1
 8006394:	4618      	mov	r0, r3
 8006396:	f000 ffa7 	bl	80072e8 <RCCEx_PLL2_Config>
 800639a:	4603      	mov	r3, r0
 800639c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80063a0:	e00f      	b.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063a6:	3328      	adds	r3, #40	@ 0x28
 80063a8:	2101      	movs	r1, #1
 80063aa:	4618      	mov	r0, r3
 80063ac:	f001 f84e 	bl	800744c <RCCEx_PLL3_Config>
 80063b0:	4603      	mov	r3, r0
 80063b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80063b6:	e004      	b.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80063be:	e000      	b.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80063c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d10a      	bne.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80063ca:	4bbf      	ldr	r3, [pc, #764]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80063cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80063d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063d8:	4abb      	ldr	r2, [pc, #748]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80063da:	430b      	orrs	r3, r1
 80063dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80063de:	e003      	b.n	80063e8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80063e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f0:	f002 0302 	and.w	r3, r2, #2
 80063f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80063f8:	2300      	movs	r3, #0
 80063fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80063fe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006402:	460b      	mov	r3, r1
 8006404:	4313      	orrs	r3, r2
 8006406:	d041      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800640c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800640e:	2b05      	cmp	r3, #5
 8006410:	d824      	bhi.n	800645c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006412:	a201      	add	r2, pc, #4	@ (adr r2, 8006418 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006418:	08006465 	.word	0x08006465
 800641c:	08006431 	.word	0x08006431
 8006420:	08006447 	.word	0x08006447
 8006424:	08006465 	.word	0x08006465
 8006428:	08006465 	.word	0x08006465
 800642c:	08006465 	.word	0x08006465
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006430:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006434:	3308      	adds	r3, #8
 8006436:	2101      	movs	r1, #1
 8006438:	4618      	mov	r0, r3
 800643a:	f000 ff55 	bl	80072e8 <RCCEx_PLL2_Config>
 800643e:	4603      	mov	r3, r0
 8006440:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006444:	e00f      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800644a:	3328      	adds	r3, #40	@ 0x28
 800644c:	2101      	movs	r1, #1
 800644e:	4618      	mov	r0, r3
 8006450:	f000 fffc 	bl	800744c <RCCEx_PLL3_Config>
 8006454:	4603      	mov	r3, r0
 8006456:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800645a:	e004      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006462:	e000      	b.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006464:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006466:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800646a:	2b00      	cmp	r3, #0
 800646c:	d10a      	bne.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800646e:	4b96      	ldr	r3, [pc, #600]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006472:	f023 0107 	bic.w	r1, r3, #7
 8006476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800647a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800647c:	4a92      	ldr	r2, [pc, #584]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800647e:	430b      	orrs	r3, r1
 8006480:	6553      	str	r3, [r2, #84]	@ 0x54
 8006482:	e003      	b.n	800648c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006484:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006488:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800648c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006494:	f002 0304 	and.w	r3, r2, #4
 8006498:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800649c:	2300      	movs	r3, #0
 800649e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80064a2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80064a6:	460b      	mov	r3, r1
 80064a8:	4313      	orrs	r3, r2
 80064aa:	d044      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80064ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064b4:	2b05      	cmp	r3, #5
 80064b6:	d825      	bhi.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80064b8:	a201      	add	r2, pc, #4	@ (adr r2, 80064c0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80064ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064be:	bf00      	nop
 80064c0:	0800650d 	.word	0x0800650d
 80064c4:	080064d9 	.word	0x080064d9
 80064c8:	080064ef 	.word	0x080064ef
 80064cc:	0800650d 	.word	0x0800650d
 80064d0:	0800650d 	.word	0x0800650d
 80064d4:	0800650d 	.word	0x0800650d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80064d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064dc:	3308      	adds	r3, #8
 80064de:	2101      	movs	r1, #1
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 ff01 	bl	80072e8 <RCCEx_PLL2_Config>
 80064e6:	4603      	mov	r3, r0
 80064e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80064ec:	e00f      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80064ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f2:	3328      	adds	r3, #40	@ 0x28
 80064f4:	2101      	movs	r1, #1
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 ffa8 	bl	800744c <RCCEx_PLL3_Config>
 80064fc:	4603      	mov	r3, r0
 80064fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006502:	e004      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800650a:	e000      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800650c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800650e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10b      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006516:	4b6c      	ldr	r3, [pc, #432]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800651a:	f023 0107 	bic.w	r1, r3, #7
 800651e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006526:	4a68      	ldr	r2, [pc, #416]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006528:	430b      	orrs	r3, r1
 800652a:	6593      	str	r3, [r2, #88]	@ 0x58
 800652c:	e003      	b.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800652e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006532:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006536:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800653a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800653e:	f002 0320 	and.w	r3, r2, #32
 8006542:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006546:	2300      	movs	r3, #0
 8006548:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800654c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006550:	460b      	mov	r3, r1
 8006552:	4313      	orrs	r3, r2
 8006554:	d055      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006556:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800655a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800655e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006562:	d033      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006564:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006568:	d82c      	bhi.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800656a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800656e:	d02f      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006570:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006574:	d826      	bhi.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006576:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800657a:	d02b      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800657c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006580:	d820      	bhi.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006582:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006586:	d012      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006588:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800658c:	d81a      	bhi.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800658e:	2b00      	cmp	r3, #0
 8006590:	d022      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006592:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006596:	d115      	bne.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800659c:	3308      	adds	r3, #8
 800659e:	2100      	movs	r1, #0
 80065a0:	4618      	mov	r0, r3
 80065a2:	f000 fea1 	bl	80072e8 <RCCEx_PLL2_Config>
 80065a6:	4603      	mov	r3, r0
 80065a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80065ac:	e015      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80065ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b2:	3328      	adds	r3, #40	@ 0x28
 80065b4:	2102      	movs	r1, #2
 80065b6:	4618      	mov	r0, r3
 80065b8:	f000 ff48 	bl	800744c <RCCEx_PLL3_Config>
 80065bc:	4603      	mov	r3, r0
 80065be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80065c2:	e00a      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80065ca:	e006      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80065cc:	bf00      	nop
 80065ce:	e004      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80065d0:	bf00      	nop
 80065d2:	e002      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80065d4:	bf00      	nop
 80065d6:	e000      	b.n	80065da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80065d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d10b      	bne.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80065e2:	4b39      	ldr	r3, [pc, #228]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80065e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80065ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065f2:	4a35      	ldr	r2, [pc, #212]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80065f4:	430b      	orrs	r3, r1
 80065f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80065f8:	e003      	b.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800660e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006612:	2300      	movs	r3, #0
 8006614:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006618:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800661c:	460b      	mov	r3, r1
 800661e:	4313      	orrs	r3, r2
 8006620:	d058      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006626:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800662a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800662e:	d033      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8006630:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006634:	d82c      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006636:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800663a:	d02f      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800663c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006640:	d826      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006642:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006646:	d02b      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006648:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800664c:	d820      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800664e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006652:	d012      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8006654:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006658:	d81a      	bhi.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800665a:	2b00      	cmp	r3, #0
 800665c:	d022      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800665e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006662:	d115      	bne.n	8006690 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006668:	3308      	adds	r3, #8
 800666a:	2100      	movs	r1, #0
 800666c:	4618      	mov	r0, r3
 800666e:	f000 fe3b 	bl	80072e8 <RCCEx_PLL2_Config>
 8006672:	4603      	mov	r3, r0
 8006674:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006678:	e015      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800667a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800667e:	3328      	adds	r3, #40	@ 0x28
 8006680:	2102      	movs	r1, #2
 8006682:	4618      	mov	r0, r3
 8006684:	f000 fee2 	bl	800744c <RCCEx_PLL3_Config>
 8006688:	4603      	mov	r3, r0
 800668a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800668e:	e00a      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006696:	e006      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006698:	bf00      	nop
 800669a:	e004      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800669c:	bf00      	nop
 800669e:	e002      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80066a0:	bf00      	nop
 80066a2:	e000      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80066a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10e      	bne.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066ae:	4b06      	ldr	r3, [pc, #24]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80066b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066b2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80066b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066be:	4a02      	ldr	r2, [pc, #8]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80066c0:	430b      	orrs	r3, r1
 80066c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80066c4:	e006      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80066c6:	bf00      	nop
 80066c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80066d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066dc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80066e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066e4:	2300      	movs	r3, #0
 80066e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066ea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80066ee:	460b      	mov	r3, r1
 80066f0:	4313      	orrs	r3, r2
 80066f2:	d055      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80066f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80066fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006700:	d033      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8006702:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006706:	d82c      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006708:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800670c:	d02f      	beq.n	800676e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800670e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006712:	d826      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006714:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006718:	d02b      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800671a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800671e:	d820      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006720:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006724:	d012      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006726:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800672a:	d81a      	bhi.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800672c:	2b00      	cmp	r3, #0
 800672e:	d022      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006730:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006734:	d115      	bne.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800673a:	3308      	adds	r3, #8
 800673c:	2100      	movs	r1, #0
 800673e:	4618      	mov	r0, r3
 8006740:	f000 fdd2 	bl	80072e8 <RCCEx_PLL2_Config>
 8006744:	4603      	mov	r3, r0
 8006746:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800674a:	e015      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800674c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006750:	3328      	adds	r3, #40	@ 0x28
 8006752:	2102      	movs	r1, #2
 8006754:	4618      	mov	r0, r3
 8006756:	f000 fe79 	bl	800744c <RCCEx_PLL3_Config>
 800675a:	4603      	mov	r3, r0
 800675c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006760:	e00a      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006768:	e006      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800676a:	bf00      	nop
 800676c:	e004      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800676e:	bf00      	nop
 8006770:	e002      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006772:	bf00      	nop
 8006774:	e000      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006776:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006778:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10b      	bne.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006780:	4ba0      	ldr	r3, [pc, #640]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006784:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800678c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006790:	4a9c      	ldr	r2, [pc, #624]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006792:	430b      	orrs	r3, r1
 8006794:	6593      	str	r3, [r2, #88]	@ 0x58
 8006796:	e003      	b.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800679c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80067a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a8:	f002 0308 	and.w	r3, r2, #8
 80067ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067b0:	2300      	movs	r3, #0
 80067b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80067b6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80067ba:	460b      	mov	r3, r1
 80067bc:	4313      	orrs	r3, r2
 80067be:	d01e      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80067c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067cc:	d10c      	bne.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80067ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067d2:	3328      	adds	r3, #40	@ 0x28
 80067d4:	2102      	movs	r1, #2
 80067d6:	4618      	mov	r0, r3
 80067d8:	f000 fe38 	bl	800744c <RCCEx_PLL3_Config>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d002      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80067e8:	4b86      	ldr	r3, [pc, #536]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80067ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067f8:	4a82      	ldr	r2, [pc, #520]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80067fa:	430b      	orrs	r3, r1
 80067fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80067fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006806:	f002 0310 	and.w	r3, r2, #16
 800680a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800680e:	2300      	movs	r3, #0
 8006810:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006814:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006818:	460b      	mov	r3, r1
 800681a:	4313      	orrs	r3, r2
 800681c:	d01e      	beq.n	800685c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800681e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006822:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800682a:	d10c      	bne.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800682c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006830:	3328      	adds	r3, #40	@ 0x28
 8006832:	2102      	movs	r1, #2
 8006834:	4618      	mov	r0, r3
 8006836:	f000 fe09 	bl	800744c <RCCEx_PLL3_Config>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d002      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006846:	4b6f      	ldr	r3, [pc, #444]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800684a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800684e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006852:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006856:	4a6b      	ldr	r2, [pc, #428]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006858:	430b      	orrs	r3, r1
 800685a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800685c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006868:	67bb      	str	r3, [r7, #120]	@ 0x78
 800686a:	2300      	movs	r3, #0
 800686c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800686e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006872:	460b      	mov	r3, r1
 8006874:	4313      	orrs	r3, r2
 8006876:	d03e      	beq.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006878:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800687c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006880:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006884:	d022      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006886:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800688a:	d81b      	bhi.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800688c:	2b00      	cmp	r3, #0
 800688e:	d003      	beq.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8006890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006894:	d00b      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8006896:	e015      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800689c:	3308      	adds	r3, #8
 800689e:	2100      	movs	r1, #0
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 fd21 	bl	80072e8 <RCCEx_PLL2_Config>
 80068a6:	4603      	mov	r3, r0
 80068a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80068ac:	e00f      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80068ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068b2:	3328      	adds	r3, #40	@ 0x28
 80068b4:	2102      	movs	r1, #2
 80068b6:	4618      	mov	r0, r3
 80068b8:	f000 fdc8 	bl	800744c <RCCEx_PLL3_Config>
 80068bc:	4603      	mov	r3, r0
 80068be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80068c2:	e004      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80068ca:	e000      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80068cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d10b      	bne.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80068d6:	4b4b      	ldr	r3, [pc, #300]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80068d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068da:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80068de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80068e6:	4a47      	ldr	r2, [pc, #284]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80068e8:	430b      	orrs	r3, r1
 80068ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80068ec:	e003      	b.n	80068f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80068f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80068f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006902:	673b      	str	r3, [r7, #112]	@ 0x70
 8006904:	2300      	movs	r3, #0
 8006906:	677b      	str	r3, [r7, #116]	@ 0x74
 8006908:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800690c:	460b      	mov	r3, r1
 800690e:	4313      	orrs	r3, r2
 8006910:	d03b      	beq.n	800698a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006912:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006916:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800691a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800691e:	d01f      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006920:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006924:	d818      	bhi.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8006926:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800692a:	d003      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800692c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006930:	d007      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8006932:	e011      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006934:	4b33      	ldr	r3, [pc, #204]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006938:	4a32      	ldr	r2, [pc, #200]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800693a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800693e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006940:	e00f      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006946:	3328      	adds	r3, #40	@ 0x28
 8006948:	2101      	movs	r1, #1
 800694a:	4618      	mov	r0, r3
 800694c:	f000 fd7e 	bl	800744c <RCCEx_PLL3_Config>
 8006950:	4603      	mov	r3, r0
 8006952:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8006956:	e004      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800695e:	e000      	b.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8006960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006962:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006966:	2b00      	cmp	r3, #0
 8006968:	d10b      	bne.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800696a:	4b26      	ldr	r3, [pc, #152]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800696c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800696e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006976:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800697a:	4a22      	ldr	r2, [pc, #136]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800697c:	430b      	orrs	r3, r1
 800697e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006980:	e003      	b.n	800698a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006982:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006986:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800698a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800698e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006992:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006996:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006998:	2300      	movs	r3, #0
 800699a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800699c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80069a0:	460b      	mov	r3, r1
 80069a2:	4313      	orrs	r3, r2
 80069a4:	d034      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80069a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d003      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80069b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069b4:	d007      	beq.n	80069c6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80069b6:	e011      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069b8:	4b12      	ldr	r3, [pc, #72]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80069ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069bc:	4a11      	ldr	r2, [pc, #68]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80069be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80069c4:	e00e      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80069c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069ca:	3308      	adds	r3, #8
 80069cc:	2102      	movs	r1, #2
 80069ce:	4618      	mov	r0, r3
 80069d0:	f000 fc8a 	bl	80072e8 <RCCEx_PLL2_Config>
 80069d4:	4603      	mov	r3, r0
 80069d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80069da:	e003      	b.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80069e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10d      	bne.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80069ec:	4b05      	ldr	r3, [pc, #20]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80069ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069f0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80069f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fa:	4a02      	ldr	r2, [pc, #8]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80069fc:	430b      	orrs	r3, r1
 80069fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006a00:	e006      	b.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8006a02:	bf00      	nop
 8006a04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a18:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006a1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a1e:	2300      	movs	r3, #0
 8006a20:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a22:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006a26:	460b      	mov	r3, r1
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	d00c      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a30:	3328      	adds	r3, #40	@ 0x28
 8006a32:	2102      	movs	r1, #2
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 fd09 	bl	800744c <RCCEx_PLL3_Config>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d002      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8006a40:	2301      	movs	r3, #1
 8006a42:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006a46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006a52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a54:	2300      	movs	r3, #0
 8006a56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a58:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	d036      	beq.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a6c:	d018      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8006a6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a72:	d811      	bhi.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8006a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a78:	d014      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8006a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a7e:	d80b      	bhi.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d011      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8006a84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a88:	d106      	bne.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a8a:	4bb7      	ldr	r3, [pc, #732]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a8e:	4ab6      	ldr	r2, [pc, #728]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006a96:	e008      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a9e:	e004      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006aa0:	bf00      	nop
 8006aa2:	e002      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006aa4:	bf00      	nop
 8006aa6:	e000      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8006aa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006aaa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d10a      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ab2:	4bad      	ldr	r3, [pc, #692]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006abe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ac0:	4aa9      	ldr	r2, [pc, #676]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006ac2:	430b      	orrs	r3, r1
 8006ac4:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ac6:	e003      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ac8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006acc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006adc:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ade:	2300      	movs	r3, #0
 8006ae0:	657b      	str	r3, [r7, #84]	@ 0x54
 8006ae2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	d009      	beq.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006aec:	4b9e      	ldr	r3, [pc, #632]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006af0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006afa:	4a9b      	ldr	r2, [pc, #620]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006afc:	430b      	orrs	r3, r1
 8006afe:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b08:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b0e:	2300      	movs	r3, #0
 8006b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b12:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006b16:	460b      	mov	r3, r1
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	d009      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006b1c:	4b92      	ldr	r3, [pc, #584]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b20:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006b2a:	4a8f      	ldr	r2, [pc, #572]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b2c:	430b      	orrs	r3, r1
 8006b2e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b38:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006b3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b3e:	2300      	movs	r3, #0
 8006b40:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b42:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006b46:	460b      	mov	r3, r1
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	d00e      	beq.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006b4c:	4b86      	ldr	r3, [pc, #536]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	4a85      	ldr	r2, [pc, #532]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b52:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006b56:	6113      	str	r3, [r2, #16]
 8006b58:	4b83      	ldr	r3, [pc, #524]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b5a:	6919      	ldr	r1, [r3, #16]
 8006b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006b64:	4a80      	ldr	r2, [pc, #512]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b66:	430b      	orrs	r3, r1
 8006b68:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006b6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b72:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006b76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b78:	2300      	movs	r3, #0
 8006b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b7c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006b80:	460b      	mov	r3, r1
 8006b82:	4313      	orrs	r3, r2
 8006b84:	d009      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006b86:	4b78      	ldr	r3, [pc, #480]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b8a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b94:	4a74      	ldr	r2, [pc, #464]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006b96:	430b      	orrs	r3, r1
 8006b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006b9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006ba6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ba8:	2300      	movs	r3, #0
 8006baa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bac:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	d00a      	beq.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006bb6:	4b6c      	ldr	r3, [pc, #432]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bba:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006bbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bc6:	4a68      	ldr	r2, [pc, #416]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8006bc8:	430b      	orrs	r3, r1
 8006bca:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006bcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd4:	2100      	movs	r1, #0
 8006bd6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006bd8:	f003 0301 	and.w	r3, r3, #1
 8006bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bde:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006be2:	460b      	mov	r3, r1
 8006be4:	4313      	orrs	r3, r2
 8006be6:	d011      	beq.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bec:	3308      	adds	r3, #8
 8006bee:	2100      	movs	r1, #0
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f000 fb79 	bl	80072e8 <RCCEx_PLL2_Config>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006bfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d003      	beq.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006c0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c14:	2100      	movs	r1, #0
 8006c16:	6239      	str	r1, [r7, #32]
 8006c18:	f003 0302 	and.w	r3, r3, #2
 8006c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c1e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006c22:	460b      	mov	r3, r1
 8006c24:	4313      	orrs	r3, r2
 8006c26:	d011      	beq.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c2c:	3308      	adds	r3, #8
 8006c2e:	2101      	movs	r1, #1
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 fb59 	bl	80072e8 <RCCEx_PLL2_Config>
 8006c36:	4603      	mov	r3, r0
 8006c38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006c3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d003      	beq.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c54:	2100      	movs	r1, #0
 8006c56:	61b9      	str	r1, [r7, #24]
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	61fb      	str	r3, [r7, #28]
 8006c5e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006c62:	460b      	mov	r3, r1
 8006c64:	4313      	orrs	r3, r2
 8006c66:	d011      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c6c:	3308      	adds	r3, #8
 8006c6e:	2102      	movs	r1, #2
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 fb39 	bl	80072e8 <RCCEx_PLL2_Config>
 8006c76:	4603      	mov	r3, r0
 8006c78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006c7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d003      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c94:	2100      	movs	r1, #0
 8006c96:	6139      	str	r1, [r7, #16]
 8006c98:	f003 0308 	and.w	r3, r3, #8
 8006c9c:	617b      	str	r3, [r7, #20]
 8006c9e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	d011      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cac:	3328      	adds	r3, #40	@ 0x28
 8006cae:	2100      	movs	r1, #0
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f000 fbcb 	bl	800744c <RCCEx_PLL3_Config>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8006cbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d003      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006ccc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd4:	2100      	movs	r1, #0
 8006cd6:	60b9      	str	r1, [r7, #8]
 8006cd8:	f003 0310 	and.w	r3, r3, #16
 8006cdc:	60fb      	str	r3, [r7, #12]
 8006cde:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	d011      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cec:	3328      	adds	r3, #40	@ 0x28
 8006cee:	2101      	movs	r1, #1
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f000 fbab 	bl	800744c <RCCEx_PLL3_Config>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006cfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d003      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d14:	2100      	movs	r1, #0
 8006d16:	6039      	str	r1, [r7, #0]
 8006d18:	f003 0320 	and.w	r3, r3, #32
 8006d1c:	607b      	str	r3, [r7, #4]
 8006d1e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006d22:	460b      	mov	r3, r1
 8006d24:	4313      	orrs	r3, r2
 8006d26:	d011      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d2c:	3328      	adds	r3, #40	@ 0x28
 8006d2e:	2102      	movs	r1, #2
 8006d30:	4618      	mov	r0, r3
 8006d32:	f000 fb8b 	bl	800744c <RCCEx_PLL3_Config>
 8006d36:	4603      	mov	r3, r0
 8006d38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8006d3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d003      	beq.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8006d4c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8006d54:	2300      	movs	r3, #0
 8006d56:	e000      	b.n	8006d5a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8006d60:	46bd      	mov	sp, r7
 8006d62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d66:	bf00      	nop
 8006d68:	58024400 	.word	0x58024400

08006d6c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006d70:	f7fe fe00 	bl	8005974 <HAL_RCC_GetHCLKFreq>
 8006d74:	4602      	mov	r2, r0
 8006d76:	4b06      	ldr	r3, [pc, #24]	@ (8006d90 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	091b      	lsrs	r3, r3, #4
 8006d7c:	f003 0307 	and.w	r3, r3, #7
 8006d80:	4904      	ldr	r1, [pc, #16]	@ (8006d94 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006d82:	5ccb      	ldrb	r3, [r1, r3]
 8006d84:	f003 031f 	and.w	r3, r3, #31
 8006d88:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	58024400 	.word	0x58024400
 8006d94:	0800c0b8 	.word	0x0800c0b8

08006d98 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b089      	sub	sp, #36	@ 0x24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006da0:	4ba1      	ldr	r3, [pc, #644]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da4:	f003 0303 	and.w	r3, r3, #3
 8006da8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006daa:	4b9f      	ldr	r3, [pc, #636]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dae:	0b1b      	lsrs	r3, r3, #12
 8006db0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006db4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006db6:	4b9c      	ldr	r3, [pc, #624]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dba:	091b      	lsrs	r3, r3, #4
 8006dbc:	f003 0301 	and.w	r3, r3, #1
 8006dc0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006dc2:	4b99      	ldr	r3, [pc, #612]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc6:	08db      	lsrs	r3, r3, #3
 8006dc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	fb02 f303 	mul.w	r3, r2, r3
 8006dd2:	ee07 3a90 	vmov	s15, r3
 8006dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dda:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 8111 	beq.w	8007008 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	f000 8083 	beq.w	8006ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	f200 80a1 	bhi.w	8006f38 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d003      	beq.n	8006e04 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006dfc:	69bb      	ldr	r3, [r7, #24]
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d056      	beq.n	8006eb0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006e02:	e099      	b.n	8006f38 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e04:	4b88      	ldr	r3, [pc, #544]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0320 	and.w	r3, r3, #32
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d02d      	beq.n	8006e6c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e10:	4b85      	ldr	r3, [pc, #532]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	08db      	lsrs	r3, r3, #3
 8006e16:	f003 0303 	and.w	r3, r3, #3
 8006e1a:	4a84      	ldr	r2, [pc, #528]	@ (800702c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006e1c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e20:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	ee07 3a90 	vmov	s15, r3
 8006e28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	ee07 3a90 	vmov	s15, r3
 8006e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e3a:	4b7b      	ldr	r3, [pc, #492]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e42:	ee07 3a90 	vmov	s15, r3
 8006e46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e4e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e66:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006e6a:	e087      	b.n	8006f7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	ee07 3a90 	vmov	s15, r3
 8006e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e76:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007034 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006e7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e86:	ee07 3a90 	vmov	s15, r3
 8006e8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e92:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006e96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006eaa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006eae:	e065      	b.n	8006f7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	ee07 3a90 	vmov	s15, r3
 8006eb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007038 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006ebe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ec2:	4b59      	ldr	r3, [pc, #356]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eca:	ee07 3a90 	vmov	s15, r3
 8006ece:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ed2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ed6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006eda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ede:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ee2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ee6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006eee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ef2:	e043      	b.n	8006f7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	ee07 3a90 	vmov	s15, r3
 8006efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006efe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800703c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006f02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f06:	4b48      	ldr	r3, [pc, #288]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f0e:	ee07 3a90 	vmov	s15, r3
 8006f12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f16:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f1a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f36:	e021      	b.n	8006f7c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	ee07 3a90 	vmov	s15, r3
 8006f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f42:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007038 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f4a:	4b37      	ldr	r3, [pc, #220]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f52:	ee07 3a90 	vmov	s15, r3
 8006f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f5e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007030 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f76:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f7a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f80:	0a5b      	lsrs	r3, r3, #9
 8006f82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f86:	ee07 3a90 	vmov	s15, r3
 8006f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f96:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fa2:	ee17 2a90 	vmov	r2, s15
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006faa:	4b1f      	ldr	r3, [pc, #124]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fae:	0c1b      	lsrs	r3, r3, #16
 8006fb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fb4:	ee07 3a90 	vmov	s15, r3
 8006fb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fc0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fc4:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fd0:	ee17 2a90 	vmov	r2, s15
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006fd8:	4b13      	ldr	r3, [pc, #76]	@ (8007028 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fdc:	0e1b      	lsrs	r3, r3, #24
 8006fde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fe2:	ee07 3a90 	vmov	s15, r3
 8006fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ff2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ff6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ffa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ffe:	ee17 2a90 	vmov	r2, s15
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007006:	e008      	b.n	800701a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2200      	movs	r2, #0
 8007018:	609a      	str	r2, [r3, #8]
}
 800701a:	bf00      	nop
 800701c:	3724      	adds	r7, #36	@ 0x24
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	58024400 	.word	0x58024400
 800702c:	03d09000 	.word	0x03d09000
 8007030:	46000000 	.word	0x46000000
 8007034:	4c742400 	.word	0x4c742400
 8007038:	4a742400 	.word	0x4a742400
 800703c:	4af42400 	.word	0x4af42400

08007040 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007040:	b480      	push	{r7}
 8007042:	b089      	sub	sp, #36	@ 0x24
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007048:	4ba1      	ldr	r3, [pc, #644]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800704a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800704c:	f003 0303 	and.w	r3, r3, #3
 8007050:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007052:	4b9f      	ldr	r3, [pc, #636]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007054:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007056:	0d1b      	lsrs	r3, r3, #20
 8007058:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800705c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800705e:	4b9c      	ldr	r3, [pc, #624]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007062:	0a1b      	lsrs	r3, r3, #8
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800706a:	4b99      	ldr	r3, [pc, #612]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800706c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800706e:	08db      	lsrs	r3, r3, #3
 8007070:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007074:	693a      	ldr	r2, [r7, #16]
 8007076:	fb02 f303 	mul.w	r3, r2, r3
 800707a:	ee07 3a90 	vmov	s15, r3
 800707e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007082:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 8111 	beq.w	80072b0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	2b02      	cmp	r3, #2
 8007092:	f000 8083 	beq.w	800719c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	2b02      	cmp	r3, #2
 800709a:	f200 80a1 	bhi.w	80071e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d003      	beq.n	80070ac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d056      	beq.n	8007158 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80070aa:	e099      	b.n	80071e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070ac:	4b88      	ldr	r3, [pc, #544]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f003 0320 	and.w	r3, r3, #32
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d02d      	beq.n	8007114 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070b8:	4b85      	ldr	r3, [pc, #532]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	08db      	lsrs	r3, r3, #3
 80070be:	f003 0303 	and.w	r3, r3, #3
 80070c2:	4a84      	ldr	r2, [pc, #528]	@ (80072d4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80070c4:	fa22 f303 	lsr.w	r3, r2, r3
 80070c8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	ee07 3a90 	vmov	s15, r3
 80070d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	ee07 3a90 	vmov	s15, r3
 80070da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070e2:	4b7b      	ldr	r3, [pc, #492]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ea:	ee07 3a90 	vmov	s15, r3
 80070ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80070f6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80070fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007106:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800710a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800710e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007112:	e087      	b.n	8007224 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	ee07 3a90 	vmov	s15, r3
 800711a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800711e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80072dc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007122:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007126:	4b6a      	ldr	r3, [pc, #424]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800712e:	ee07 3a90 	vmov	s15, r3
 8007132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007136:	ed97 6a03 	vldr	s12, [r7, #12]
 800713a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800713e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007142:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007146:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800714a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800714e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007152:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007156:	e065      	b.n	8007224 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	ee07 3a90 	vmov	s15, r3
 800715e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007162:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80072e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007166:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800716a:	4b59      	ldr	r3, [pc, #356]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800716c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007172:	ee07 3a90 	vmov	s15, r3
 8007176:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800717a:	ed97 6a03 	vldr	s12, [r7, #12]
 800717e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007182:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007186:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800718a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800718e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007192:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007196:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800719a:	e043      	b.n	8007224 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	ee07 3a90 	vmov	s15, r3
 80071a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071a6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80072e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80071aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071ae:	4b48      	ldr	r3, [pc, #288]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071b6:	ee07 3a90 	vmov	s15, r3
 80071ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071be:	ed97 6a03 	vldr	s12, [r7, #12]
 80071c2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80071c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80071de:	e021      	b.n	8007224 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	ee07 3a90 	vmov	s15, r3
 80071e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80072e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80071ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071f2:	4b37      	ldr	r3, [pc, #220]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071fa:	ee07 3a90 	vmov	s15, r3
 80071fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007202:	ed97 6a03 	vldr	s12, [r7, #12]
 8007206:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80072d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800720a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800720e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007212:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800721a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800721e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007222:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007224:	4b2a      	ldr	r3, [pc, #168]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007228:	0a5b      	lsrs	r3, r3, #9
 800722a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800722e:	ee07 3a90 	vmov	s15, r3
 8007232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007236:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800723a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800723e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007242:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007246:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800724a:	ee17 2a90 	vmov	r2, s15
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007252:	4b1f      	ldr	r3, [pc, #124]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007256:	0c1b      	lsrs	r3, r3, #16
 8007258:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800725c:	ee07 3a90 	vmov	s15, r3
 8007260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007264:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007268:	ee37 7a87 	vadd.f32	s14, s15, s14
 800726c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007270:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007274:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007278:	ee17 2a90 	vmov	r2, s15
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007280:	4b13      	ldr	r3, [pc, #76]	@ (80072d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007284:	0e1b      	lsrs	r3, r3, #24
 8007286:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800728a:	ee07 3a90 	vmov	s15, r3
 800728e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007292:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007296:	ee37 7a87 	vadd.f32	s14, s15, s14
 800729a:	edd7 6a07 	vldr	s13, [r7, #28]
 800729e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072a6:	ee17 2a90 	vmov	r2, s15
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80072ae:	e008      	b.n	80072c2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2200      	movs	r2, #0
 80072ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	609a      	str	r2, [r3, #8]
}
 80072c2:	bf00      	nop
 80072c4:	3724      	adds	r7, #36	@ 0x24
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	58024400 	.word	0x58024400
 80072d4:	03d09000 	.word	0x03d09000
 80072d8:	46000000 	.word	0x46000000
 80072dc:	4c742400 	.word	0x4c742400
 80072e0:	4a742400 	.word	0x4a742400
 80072e4:	4af42400 	.word	0x4af42400

080072e8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072f2:	2300      	movs	r3, #0
 80072f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80072f6:	4b53      	ldr	r3, [pc, #332]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80072f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fa:	f003 0303 	and.w	r3, r3, #3
 80072fe:	2b03      	cmp	r3, #3
 8007300:	d101      	bne.n	8007306 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	e099      	b.n	800743a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007306:	4b4f      	ldr	r3, [pc, #316]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a4e      	ldr	r2, [pc, #312]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 800730c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007310:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007312:	f7fa faa1 	bl	8001858 <HAL_GetTick>
 8007316:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007318:	e008      	b.n	800732c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800731a:	f7fa fa9d 	bl	8001858 <HAL_GetTick>
 800731e:	4602      	mov	r2, r0
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	1ad3      	subs	r3, r2, r3
 8007324:	2b02      	cmp	r3, #2
 8007326:	d901      	bls.n	800732c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e086      	b.n	800743a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800732c:	4b45      	ldr	r3, [pc, #276]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1f0      	bne.n	800731a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007338:	4b42      	ldr	r3, [pc, #264]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 800733a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	031b      	lsls	r3, r3, #12
 8007346:	493f      	ldr	r1, [pc, #252]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 8007348:	4313      	orrs	r3, r2
 800734a:	628b      	str	r3, [r1, #40]	@ 0x28
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	3b01      	subs	r3, #1
 8007352:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	3b01      	subs	r3, #1
 800735c:	025b      	lsls	r3, r3, #9
 800735e:	b29b      	uxth	r3, r3
 8007360:	431a      	orrs	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	3b01      	subs	r3, #1
 8007368:	041b      	lsls	r3, r3, #16
 800736a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800736e:	431a      	orrs	r2, r3
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	691b      	ldr	r3, [r3, #16]
 8007374:	3b01      	subs	r3, #1
 8007376:	061b      	lsls	r3, r3, #24
 8007378:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800737c:	4931      	ldr	r1, [pc, #196]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 800737e:	4313      	orrs	r3, r2
 8007380:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007382:	4b30      	ldr	r3, [pc, #192]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 8007384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007386:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	695b      	ldr	r3, [r3, #20]
 800738e:	492d      	ldr	r1, [pc, #180]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 8007390:	4313      	orrs	r3, r2
 8007392:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007394:	4b2b      	ldr	r3, [pc, #172]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 8007396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007398:	f023 0220 	bic.w	r2, r3, #32
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	4928      	ldr	r1, [pc, #160]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073a2:	4313      	orrs	r3, r2
 80073a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80073a6:	4b27      	ldr	r3, [pc, #156]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073aa:	4a26      	ldr	r2, [pc, #152]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073ac:	f023 0310 	bic.w	r3, r3, #16
 80073b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80073b2:	4b24      	ldr	r3, [pc, #144]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073b6:	4b24      	ldr	r3, [pc, #144]	@ (8007448 <RCCEx_PLL2_Config+0x160>)
 80073b8:	4013      	ands	r3, r2
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	69d2      	ldr	r2, [r2, #28]
 80073be:	00d2      	lsls	r2, r2, #3
 80073c0:	4920      	ldr	r1, [pc, #128]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073c2:	4313      	orrs	r3, r2
 80073c4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80073c6:	4b1f      	ldr	r3, [pc, #124]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ca:	4a1e      	ldr	r2, [pc, #120]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073cc:	f043 0310 	orr.w	r3, r3, #16
 80073d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d106      	bne.n	80073e6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80073d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073dc:	4a19      	ldr	r2, [pc, #100]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80073e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073e4:	e00f      	b.n	8007406 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	d106      	bne.n	80073fa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80073ec:	4b15      	ldr	r3, [pc, #84]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f0:	4a14      	ldr	r2, [pc, #80]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80073f8:	e005      	b.n	8007406 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80073fa:	4b12      	ldr	r3, [pc, #72]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 80073fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073fe:	4a11      	ldr	r2, [pc, #68]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 8007400:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007404:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007406:	4b0f      	ldr	r3, [pc, #60]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a0e      	ldr	r2, [pc, #56]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 800740c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007410:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007412:	f7fa fa21 	bl	8001858 <HAL_GetTick>
 8007416:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007418:	e008      	b.n	800742c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800741a:	f7fa fa1d 	bl	8001858 <HAL_GetTick>
 800741e:	4602      	mov	r2, r0
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	1ad3      	subs	r3, r2, r3
 8007424:	2b02      	cmp	r3, #2
 8007426:	d901      	bls.n	800742c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007428:	2303      	movs	r3, #3
 800742a:	e006      	b.n	800743a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800742c:	4b05      	ldr	r3, [pc, #20]	@ (8007444 <RCCEx_PLL2_Config+0x15c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007434:	2b00      	cmp	r3, #0
 8007436:	d0f0      	beq.n	800741a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007438:	7bfb      	ldrb	r3, [r7, #15]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	58024400 	.word	0x58024400
 8007448:	ffff0007 	.word	0xffff0007

0800744c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
 8007454:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007456:	2300      	movs	r3, #0
 8007458:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800745a:	4b53      	ldr	r3, [pc, #332]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 800745c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800745e:	f003 0303 	and.w	r3, r3, #3
 8007462:	2b03      	cmp	r3, #3
 8007464:	d101      	bne.n	800746a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e099      	b.n	800759e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800746a:	4b4f      	ldr	r3, [pc, #316]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a4e      	ldr	r2, [pc, #312]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007470:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007474:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007476:	f7fa f9ef 	bl	8001858 <HAL_GetTick>
 800747a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800747c:	e008      	b.n	8007490 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800747e:	f7fa f9eb 	bl	8001858 <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	2b02      	cmp	r3, #2
 800748a:	d901      	bls.n	8007490 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e086      	b.n	800759e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007490:	4b45      	ldr	r3, [pc, #276]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1f0      	bne.n	800747e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800749c:	4b42      	ldr	r3, [pc, #264]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 800749e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	051b      	lsls	r3, r3, #20
 80074aa:	493f      	ldr	r1, [pc, #252]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 80074ac:	4313      	orrs	r3, r2
 80074ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	3b01      	subs	r3, #1
 80074b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	3b01      	subs	r3, #1
 80074c0:	025b      	lsls	r3, r3, #9
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	431a      	orrs	r2, r3
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	3b01      	subs	r3, #1
 80074cc:	041b      	lsls	r3, r3, #16
 80074ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80074d2:	431a      	orrs	r2, r3
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	3b01      	subs	r3, #1
 80074da:	061b      	lsls	r3, r3, #24
 80074dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80074e0:	4931      	ldr	r1, [pc, #196]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80074e6:	4b30      	ldr	r3, [pc, #192]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 80074e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	492d      	ldr	r1, [pc, #180]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 80074f4:	4313      	orrs	r3, r2
 80074f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80074f8:	4b2b      	ldr	r3, [pc, #172]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	4928      	ldr	r1, [pc, #160]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007506:	4313      	orrs	r3, r2
 8007508:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800750a:	4b27      	ldr	r3, [pc, #156]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 800750c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800750e:	4a26      	ldr	r2, [pc, #152]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007514:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007516:	4b24      	ldr	r3, [pc, #144]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007518:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800751a:	4b24      	ldr	r3, [pc, #144]	@ (80075ac <RCCEx_PLL3_Config+0x160>)
 800751c:	4013      	ands	r3, r2
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	69d2      	ldr	r2, [r2, #28]
 8007522:	00d2      	lsls	r2, r2, #3
 8007524:	4920      	ldr	r1, [pc, #128]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007526:	4313      	orrs	r3, r2
 8007528:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800752a:	4b1f      	ldr	r3, [pc, #124]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 800752c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800752e:	4a1e      	ldr	r2, [pc, #120]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007534:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d106      	bne.n	800754a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800753c:	4b1a      	ldr	r3, [pc, #104]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 800753e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007540:	4a19      	ldr	r2, [pc, #100]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007542:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007546:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007548:	e00f      	b.n	800756a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d106      	bne.n	800755e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007550:	4b15      	ldr	r3, [pc, #84]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007554:	4a14      	ldr	r2, [pc, #80]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007556:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800755a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800755c:	e005      	b.n	800756a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800755e:	4b12      	ldr	r3, [pc, #72]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007562:	4a11      	ldr	r2, [pc, #68]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007564:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007568:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800756a:	4b0f      	ldr	r3, [pc, #60]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a0e      	ldr	r2, [pc, #56]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007570:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007574:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007576:	f7fa f96f 	bl	8001858 <HAL_GetTick>
 800757a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800757c:	e008      	b.n	8007590 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800757e:	f7fa f96b 	bl	8001858 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d901      	bls.n	8007590 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e006      	b.n	800759e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007590:	4b05      	ldr	r3, [pc, #20]	@ (80075a8 <RCCEx_PLL3_Config+0x15c>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0f0      	beq.n	800757e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800759c:	7bfb      	ldrb	r3, [r7, #15]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	58024400 	.word	0x58024400
 80075ac:	ffff0007 	.word	0xffff0007

080075b0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d071      	beq.n	80076a6 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d106      	bne.n	80075dc <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80075d6:	6878      	ldr	r0, [r7, #4]
 80075d8:	f7f9 fdb6 	bl	8001148 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2202      	movs	r2, #2
 80075e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	f003 0310 	and.w	r3, r3, #16
 80075ee:	2b10      	cmp	r3, #16
 80075f0:	d050      	beq.n	8007694 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	22ca      	movs	r2, #202	@ 0xca
 80075f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2253      	movs	r2, #83	@ 0x53
 8007600:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 fbce 	bl	8007da4 <RTC_EnterInitMode>
 8007608:	4603      	mov	r3, r0
 800760a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800760c:	7bfb      	ldrb	r3, [r7, #15]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d124      	bne.n	800765c <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	6899      	ldr	r1, [r3, #8]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681a      	ldr	r2, [r3, #0]
 800761c:	4b24      	ldr	r3, [pc, #144]	@ (80076b0 <HAL_RTC_Init+0x100>)
 800761e:	400b      	ands	r3, r1
 8007620:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	6899      	ldr	r1, [r3, #8]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685a      	ldr	r2, [r3, #4]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	691b      	ldr	r3, [r3, #16]
 8007630:	431a      	orrs	r2, r3
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	431a      	orrs	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	430a      	orrs	r2, r1
 800763e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	0419      	lsls	r1, r3, #16
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	68da      	ldr	r2, [r3, #12]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	430a      	orrs	r2, r1
 8007650:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fbda 	bl	8007e0c <RTC_ExitInitMode>
 8007658:	4603      	mov	r3, r0
 800765a:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800765c:	7bfb      	ldrb	r3, [r7, #15]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d113      	bne.n	800768a <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f022 0203 	bic.w	r2, r2, #3
 8007670:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	69da      	ldr	r2, [r3, #28]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	695b      	ldr	r3, [r3, #20]
 8007680:	431a      	orrs	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	430a      	orrs	r2, r1
 8007688:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	22ff      	movs	r2, #255	@ 0xff
 8007690:	625a      	str	r2, [r3, #36]	@ 0x24
 8007692:	e001      	b.n	8007698 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007694:	2300      	movs	r3, #0
 8007696:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007698:	7bfb      	ldrb	r3, [r7, #15]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d103      	bne.n	80076a6 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2201      	movs	r2, #1
 80076a2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 80076a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3710      	adds	r7, #16
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}
 80076b0:	ff8fffbf 	.word	0xff8fffbf

080076b4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80076b4:	b590      	push	{r4, r7, lr}
 80076b6:	b087      	sub	sp, #28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d101      	bne.n	80076ce <HAL_RTC_SetTime+0x1a>
 80076ca:	2302      	movs	r3, #2
 80076cc:	e089      	b.n	80077e2 <HAL_RTC_SetTime+0x12e>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2202      	movs	r2, #2
 80076da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	22ca      	movs	r2, #202	@ 0xca
 80076e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2253      	movs	r2, #83	@ 0x53
 80076ec:	625a      	str	r2, [r3, #36]	@ 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f000 fb58 	bl	8007da4 <RTC_EnterInitMode>
 80076f4:	4603      	mov	r3, r0
 80076f6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80076f8:	7cfb      	ldrb	r3, [r7, #19]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d161      	bne.n	80077c2 <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d126      	bne.n	8007752 <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770e:	2b00      	cmp	r3, #0
 8007710:	d102      	bne.n	8007718 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	2200      	movs	r2, #0
 8007716:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	781b      	ldrb	r3, [r3, #0]
 800771c:	4618      	mov	r0, r3
 800771e:	f000 fbb3 	bl	8007e88 <RTC_ByteToBcd2>
 8007722:	4603      	mov	r3, r0
 8007724:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	785b      	ldrb	r3, [r3, #1]
 800772a:	4618      	mov	r0, r3
 800772c:	f000 fbac 	bl	8007e88 <RTC_ByteToBcd2>
 8007730:	4603      	mov	r3, r0
 8007732:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007734:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	789b      	ldrb	r3, [r3, #2]
 800773a:	4618      	mov	r0, r3
 800773c:	f000 fba4 	bl	8007e88 <RTC_ByteToBcd2>
 8007740:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007742:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	78db      	ldrb	r3, [r3, #3]
 800774a:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800774c:	4313      	orrs	r3, r2
 800774e:	617b      	str	r3, [r7, #20]
 8007750:	e018      	b.n	8007784 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800775c:	2b00      	cmp	r3, #0
 800775e:	d102      	bne.n	8007766 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	2200      	movs	r2, #0
 8007764:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	785b      	ldrb	r3, [r3, #1]
 8007770:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007772:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8007774:	68ba      	ldr	r2, [r7, #8]
 8007776:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007778:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	78db      	ldrb	r3, [r3, #3]
 800777e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007780:	4313      	orrs	r3, r2
 8007782:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	6979      	ldr	r1, [r7, #20]
 800778a:	4b18      	ldr	r3, [pc, #96]	@ (80077ec <HAL_RTC_SetTime+0x138>)
 800778c:	400b      	ands	r3, r1
 800778e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	689a      	ldr	r2, [r3, #8]
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800779e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	6899      	ldr	r1, [r3, #8]
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	68da      	ldr	r2, [r3, #12]
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	691b      	ldr	r3, [r3, #16]
 80077ae:	431a      	orrs	r2, r3
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	430a      	orrs	r2, r1
 80077b6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80077b8:	68f8      	ldr	r0, [r7, #12]
 80077ba:	f000 fb27 	bl	8007e0c <RTC_ExitInitMode>
 80077be:	4603      	mov	r3, r0
 80077c0:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	22ff      	movs	r2, #255	@ 0xff
 80077c8:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80077ca:	7cfb      	ldrb	r3, [r7, #19]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d103      	bne.n	80077d8 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80077e0:	7cfb      	ldrb	r3, [r7, #19]
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	371c      	adds	r7, #28
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd90      	pop	{r4, r7, pc}
 80077ea:	bf00      	nop
 80077ec:	007f7f7f 	.word	0x007f7f7f

080077f0 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	4b22      	ldr	r3, [pc, #136]	@ (80078a4 <HAL_RTC_GetTime+0xb4>)
 800781c:	4013      	ands	r3, r2
 800781e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	0c1b      	lsrs	r3, r3, #16
 8007824:	b2db      	uxtb	r3, r3
 8007826:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800782a:	b2da      	uxtb	r2, r3
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	0a1b      	lsrs	r3, r3, #8
 8007834:	b2db      	uxtb	r3, r3
 8007836:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800783a:	b2da      	uxtb	r2, r3
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	b2db      	uxtb	r3, r3
 8007844:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007848:	b2da      	uxtb	r2, r3
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	0d9b      	lsrs	r3, r3, #22
 8007852:	b2db      	uxtb	r3, r3
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	b2da      	uxtb	r2, r3
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d11a      	bne.n	800789a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	4618      	mov	r0, r3
 800786a:	f000 fb2d 	bl	8007ec8 <RTC_Bcd2ToByte>
 800786e:	4603      	mov	r3, r0
 8007870:	461a      	mov	r2, r3
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	785b      	ldrb	r3, [r3, #1]
 800787a:	4618      	mov	r0, r3
 800787c:	f000 fb24 	bl	8007ec8 <RTC_Bcd2ToByte>
 8007880:	4603      	mov	r3, r0
 8007882:	461a      	mov	r2, r3
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	789b      	ldrb	r3, [r3, #2]
 800788c:	4618      	mov	r0, r3
 800788e:	f000 fb1b 	bl	8007ec8 <RTC_Bcd2ToByte>
 8007892:	4603      	mov	r3, r0
 8007894:	461a      	mov	r2, r3
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3718      	adds	r7, #24
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}
 80078a4:	007f7f7f 	.word	0x007f7f7f

080078a8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80078a8:	b590      	push	{r4, r7, lr}
 80078aa:	b087      	sub	sp, #28
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	60b9      	str	r1, [r7, #8]
 80078b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d101      	bne.n	80078c2 <HAL_RTC_SetDate+0x1a>
 80078be:	2302      	movs	r3, #2
 80078c0:	e073      	b.n	80079aa <HAL_RTC_SetDate+0x102>
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2201      	movs	r2, #1
 80078c6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2202      	movs	r2, #2
 80078ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10e      	bne.n	80078f6 <HAL_RTC_SetDate+0x4e>
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	785b      	ldrb	r3, [r3, #1]
 80078dc:	f003 0310 	and.w	r3, r3, #16
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d008      	beq.n	80078f6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	785b      	ldrb	r3, [r3, #1]
 80078e8:	f023 0310 	bic.w	r3, r3, #16
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	330a      	adds	r3, #10
 80078f0:	b2da      	uxtb	r2, r3
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d11c      	bne.n	8007936 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	78db      	ldrb	r3, [r3, #3]
 8007900:	4618      	mov	r0, r3
 8007902:	f000 fac1 	bl	8007e88 <RTC_ByteToBcd2>
 8007906:	4603      	mov	r3, r0
 8007908:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	785b      	ldrb	r3, [r3, #1]
 800790e:	4618      	mov	r0, r3
 8007910:	f000 faba 	bl	8007e88 <RTC_ByteToBcd2>
 8007914:	4603      	mov	r3, r0
 8007916:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007918:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	789b      	ldrb	r3, [r3, #2]
 800791e:	4618      	mov	r0, r3
 8007920:	f000 fab2 	bl	8007e88 <RTC_ByteToBcd2>
 8007924:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007926:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007930:	4313      	orrs	r3, r2
 8007932:	617b      	str	r3, [r7, #20]
 8007934:	e00e      	b.n	8007954 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	78db      	ldrb	r3, [r3, #3]
 800793a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	785b      	ldrb	r3, [r3, #1]
 8007940:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007942:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007948:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007950:	4313      	orrs	r3, r2
 8007952:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	22ca      	movs	r2, #202	@ 0xca
 800795a:	625a      	str	r2, [r3, #36]	@ 0x24
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	2253      	movs	r2, #83	@ 0x53
 8007962:	625a      	str	r2, [r3, #36]	@ 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 fa1d 	bl	8007da4 <RTC_EnterInitMode>
 800796a:	4603      	mov	r3, r0
 800796c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800796e:	7cfb      	ldrb	r3, [r7, #19]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d10a      	bne.n	800798a <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	6979      	ldr	r1, [r7, #20]
 800797a:	4b0e      	ldr	r3, [pc, #56]	@ (80079b4 <HAL_RTC_SetDate+0x10c>)
 800797c:	400b      	ands	r3, r1
 800797e:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 fa43 	bl	8007e0c <RTC_ExitInitMode>
 8007986:	4603      	mov	r3, r0
 8007988:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	22ff      	movs	r2, #255	@ 0xff
 8007990:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007992:	7cfb      	ldrb	r3, [r7, #19]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d103      	bne.n	80079a0 <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80079a8:	7cfb      	ldrb	r3, [r7, #19]


}
 80079aa:	4618      	mov	r0, r3
 80079ac:	371c      	adds	r7, #28
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd90      	pop	{r4, r7, pc}
 80079b2:	bf00      	nop
 80079b4:	00ffff3f 	.word	0x00ffff3f

080079b8 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	4b21      	ldr	r3, [pc, #132]	@ (8007a50 <HAL_RTC_GetDate+0x98>)
 80079cc:	4013      	ands	r3, r2
 80079ce:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	0c1b      	lsrs	r3, r3, #16
 80079d4:	b2da      	uxtb	r2, r3
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	0a1b      	lsrs	r3, r3, #8
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	f003 031f 	and.w	r3, r3, #31
 80079e4:	b2da      	uxtb	r2, r3
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079f2:	b2da      	uxtb	r2, r3
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	0b5b      	lsrs	r3, r3, #13
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	f003 0307 	and.w	r3, r3, #7
 8007a02:	b2da      	uxtb	r2, r3
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d11a      	bne.n	8007a44 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	78db      	ldrb	r3, [r3, #3]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f000 fa58 	bl	8007ec8 <RTC_Bcd2ToByte>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	785b      	ldrb	r3, [r3, #1]
 8007a24:	4618      	mov	r0, r3
 8007a26:	f000 fa4f 	bl	8007ec8 <RTC_Bcd2ToByte>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	789b      	ldrb	r3, [r3, #2]
 8007a36:	4618      	mov	r0, r3
 8007a38:	f000 fa46 	bl	8007ec8 <RTC_Bcd2ToByte>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	461a      	mov	r2, r3
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	00ffff3f 	.word	0x00ffff3f

08007a54 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007a54:	b590      	push	{r4, r7, lr}
 8007a56:	b089      	sub	sp, #36	@ 0x24
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	60f8      	str	r0, [r7, #12]
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d101      	bne.n	8007a6e <HAL_RTC_SetAlarm_IT+0x1a>
 8007a6a:	2302      	movs	r3, #2
 8007a6c:	e129      	b.n	8007cc2 <HAL_RTC_SetAlarm_IT+0x26e>
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2201      	movs	r2, #1
 8007a72:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	2202      	movs	r2, #2
 8007a7a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if(Format == RTC_FORMAT_BIN)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d137      	bne.n	8007af4 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d102      	bne.n	8007a98 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	2200      	movs	r2, #0
 8007a96:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f000 f9f3 	bl	8007e88 <RTC_ByteToBcd2>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	785b      	ldrb	r3, [r3, #1]
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f000 f9ec 	bl	8007e88 <RTC_ByteToBcd2>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007ab4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos)  | \
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	789b      	ldrb	r3, [r3, #2]
 8007aba:	4618      	mov	r0, r3
 8007abc:	f000 f9e4 	bl	8007e88 <RTC_ByteToBcd2>
 8007ac0:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007ac2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmTime.TimeFormat              << RTC_ALRMAR_PM_Pos)  | \
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	78db      	ldrb	r3, [r3, #3]
 8007aca:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos)  | \
 8007acc:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f000 f9d6 	bl	8007e88 <RTC_ByteToBcd2>
 8007adc:	4603      	mov	r3, r0
 8007ade:	061b      	lsls	r3, r3, #24
              ((uint32_t)sAlarm->AlarmTime.TimeFormat              << RTC_ALRMAR_PM_Pos)  | \
 8007ae0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007ae8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007aee:	4313      	orrs	r3, r2
 8007af0:	61fb      	str	r3, [r7, #28]
 8007af2:	e023      	b.n	8007b3c <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d102      	bne.n	8007b08 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	2200      	movs	r2, #0
 8007b06:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)sAlarm->AlarmTime.Hours       << RTC_ALRMAR_HU_Pos)  | \
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	041a      	lsls	r2, r3, #16
              ((uint32_t)sAlarm->AlarmTime.Minutes     << RTC_ALRMAR_MNU_Pos) | \
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	785b      	ldrb	r3, [r3, #1]
 8007b12:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)sAlarm->AlarmTime.Hours       << RTC_ALRMAR_HU_Pos)  | \
 8007b14:	4313      	orrs	r3, r2
              ((uint32_t)sAlarm->AlarmTime.Seconds     << RTC_ALRMAR_SU_Pos)  | \
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)sAlarm->AlarmTime.Minutes     << RTC_ALRMAR_MNU_Pos) | \
 8007b1a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmTime.TimeFormat  << RTC_ALRMAR_PM_Pos)  | \
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	78db      	ldrb	r3, [r3, #3]
 8007b20:	059b      	lsls	r3, r3, #22
              ((uint32_t)sAlarm->AlarmTime.Seconds     << RTC_ALRMAR_SU_Pos)  | \
 8007b22:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDay      << RTC_ALRMAR_DU_Pos)  | \
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b2a:	061b      	lsls	r3, r3, #24
              ((uint32_t)sAlarm->AlarmTime.TimeFormat  << RTC_ALRMAR_PM_Pos)  | \
 8007b2c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                         | \
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)sAlarm->AlarmDateWeekDay      << RTC_ALRMAR_DU_Pos)  | \
 8007b32:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)sAlarm->AlarmTime.Hours       << RTC_ALRMAR_HU_Pos)  | \
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	699b      	ldr	r3, [r3, #24]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	22ca      	movs	r2, #202	@ 0xca
 8007b4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2253      	movs	r2, #83	@ 0x53
 8007b56:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b60:	d14a      	bne.n	8007bf8 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	689a      	ldr	r2, [r3, #8]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b70:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	b2da      	uxtb	r2, r3
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007b82:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007b84:	f7f9 fe68 	bl	8001858 <HAL_GetTick>
 8007b88:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
#if defined(TAMP)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_FLAG_ALRAWF) == 0U)
#else
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007b8a:	e015      	b.n	8007bb8 <HAL_RTC_SetAlarm_IT+0x164>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b8c:	f7f9 fe64 	bl	8001858 <HAL_GetTick>
 8007b90:	4602      	mov	r2, r0
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	1ad3      	subs	r3, r2, r3
 8007b96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b9a:	d90d      	bls.n	8007bb8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	22ff      	movs	r2, #255	@ 0xff
 8007ba2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2203      	movs	r2, #3
 8007ba8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007bb4:	2303      	movs	r3, #3
 8007bb6:	e084      	b.n	8007cc2 <HAL_RTC_SetAlarm_IT+0x26e>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	f003 0301 	and.w	r3, r3, #1
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d0e2      	beq.n	8007b8c <HAL_RTC_SetAlarm_IT+0x138>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	69fa      	ldr	r2, [r7, #28]
 8007bcc:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	69ba      	ldr	r2, [r7, #24]
 8007bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	689a      	ldr	r2, [r3, #8]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007be4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	689a      	ldr	r2, [r3, #8]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007bf4:	609a      	str	r2, [r3, #8]
 8007bf6:	e049      	b.n	8007c8c <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	689a      	ldr	r2, [r3, #8]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007c06:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	b2da      	uxtb	r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007c18:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007c1a:	f7f9 fe1d 	bl	8001858 <HAL_GetTick>
 8007c1e:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
#if defined(TAMP)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_FLAG_ALRBWF) == 0U)
#else
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007c20:	e015      	b.n	8007c4e <HAL_RTC_SetAlarm_IT+0x1fa>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007c22:	f7f9 fe19 	bl	8001858 <HAL_GetTick>
 8007c26:	4602      	mov	r2, r0
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	1ad3      	subs	r3, r2, r3
 8007c2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c30:	d90d      	bls.n	8007c4e <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	22ff      	movs	r2, #255	@ 0xff
 8007c38:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2203      	movs	r2, #3
 8007c3e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	e039      	b.n	8007cc2 <HAL_RTC_SetAlarm_IT+0x26e>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	68db      	ldr	r3, [r3, #12]
 8007c54:	f003 0302 	and.w	r3, r3, #2
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d0e2      	beq.n	8007c22 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	69fa      	ldr	r2, [r7, #28]
 8007c62:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	69ba      	ldr	r2, [r7, #24]
 8007c6a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689a      	ldr	r2, [r3, #8]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c7a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689a      	ldr	r2, [r3, #8]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c8a:	609a      	str	r2, [r3, #8]
  else
  {
    __HAL_RTC_ALARM_EXTID2_ENABLE_IT();
  }
#else  /* SINGLE_CORE */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8007ccc <HAL_RTC_SetAlarm_IT+0x278>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a0e      	ldr	r2, [pc, #56]	@ (8007ccc <HAL_RTC_SetAlarm_IT+0x278>)
 8007c92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c96:	6013      	str	r3, [r2, #0]
#endif

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007c98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ca6:	6013      	str	r3, [r2, #0]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	22ff      	movs	r2, #255	@ 0xff
 8007cae:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3724      	adds	r7, #36	@ 0x24
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd90      	pop	{r4, r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	58000080 	.word	0x58000080

08007cd0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b082      	sub	sp, #8
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  else
  {
    __HAL_RTC_ALARM_EXTID2_CLEAR_FLAG();
  }
#else  /* SINGLE_CORE */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8007d58 <HAL_RTC_AlarmIRQHandler+0x88>)
 8007cda:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007cde:	609a      	str	r2, [r3, #8]
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
  }
#else
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d012      	beq.n	8007d14 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00b      	beq.n	8007d14 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007d0c:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else  /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f002 fc7a 	bl	800a608 <HAL_RTC_AlarmAEventCallback>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d012      	beq.n	8007d48 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68db      	ldr	r3, [r3, #12]
 8007d28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00b      	beq.n	8007d48 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	b2da      	uxtb	r2, r3
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007d40:	60da      	str	r2, [r3, #12]

      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else  /* (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 f908 	bl	8007f58 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* TAMP */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8007d50:	bf00      	nop
 8007d52:	3708      	adds	r7, #8
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	58000080 	.word	0x58000080

08007d5c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a0d      	ldr	r2, [pc, #52]	@ (8007da0 <HAL_RTC_WaitForSynchro+0x44>)
 8007d6a:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8007d6c:	f7f9 fd74 	bl	8001858 <HAL_GetTick>
 8007d70:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007d72:	e009      	b.n	8007d88 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007d74:	f7f9 fd70 	bl	8001858 <HAL_GetTick>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	1ad3      	subs	r3, r2, r3
 8007d7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007d82:	d901      	bls.n	8007d88 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8007d84:	2303      	movs	r3, #3
 8007d86:	e007      	b.n	8007d98 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	f003 0320 	and.w	r3, r3, #32
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d0ee      	beq.n	8007d74 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8007d96:	2300      	movs	r3, #0
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3710      	adds	r7, #16
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	0003ff5f 	.word	0x0003ff5f

08007da4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007dac:	2300      	movs	r3, #0
 8007dae:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d120      	bne.n	8007e00 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007dc8:	f7f9 fd46 	bl	8001858 <HAL_GetTick>
 8007dcc:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007dce:	e00d      	b.n	8007dec <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007dd0:	f7f9 fd42 	bl	8001858 <HAL_GetTick>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	1ad3      	subs	r3, r2, r3
 8007dda:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007dde:	d905      	bls.n	8007dec <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2203      	movs	r2, #3
 8007de8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d102      	bne.n	8007e00 <RTC_EnterInitMode+0x5c>
 8007dfa:	7bfb      	ldrb	r3, [r7, #15]
 8007dfc:	2b03      	cmp	r3, #3
 8007dfe:	d1e7      	bne.n	8007dd0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
	...

08007e0c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e14:	2300      	movs	r3, #0
 8007e16:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007e18:	4b1a      	ldr	r3, [pc, #104]	@ (8007e84 <RTC_ExitInitMode+0x78>)
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	4a19      	ldr	r2, [pc, #100]	@ (8007e84 <RTC_ExitInitMode+0x78>)
 8007e1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e22:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007e24:	4b17      	ldr	r3, [pc, #92]	@ (8007e84 <RTC_ExitInitMode+0x78>)
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	f003 0320 	and.w	r3, r3, #32
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d10c      	bne.n	8007e4a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f7ff ff93 	bl	8007d5c <HAL_RTC_WaitForSynchro>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d01e      	beq.n	8007e7a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2203      	movs	r2, #3
 8007e40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	73fb      	strb	r3, [r7, #15]
 8007e48:	e017      	b.n	8007e7a <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8007e84 <RTC_ExitInitMode+0x78>)
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8007e84 <RTC_ExitInitMode+0x78>)
 8007e50:	f023 0320 	bic.w	r3, r3, #32
 8007e54:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f7ff ff80 	bl	8007d5c <HAL_RTC_WaitForSynchro>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d005      	beq.n	8007e6e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2203      	movs	r2, #3
 8007e66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007e6e:	4b05      	ldr	r3, [pc, #20]	@ (8007e84 <RTC_ExitInitMode+0x78>)
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	4a04      	ldr	r2, [pc, #16]	@ (8007e84 <RTC_ExitInitMode+0x78>)
 8007e74:	f043 0320 	orr.w	r3, r3, #32
 8007e78:	6093      	str	r3, [r2, #8]
  }

  return status;
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	58004000 	.word	0x58004000

08007e88 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	4603      	mov	r3, r0
 8007e90:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8007e96:	79fb      	ldrb	r3, [r7, #7]
 8007e98:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8007e9a:	e005      	b.n	8007ea8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8007ea2:	7afb      	ldrb	r3, [r7, #11]
 8007ea4:	3b0a      	subs	r3, #10
 8007ea6:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8007ea8:	7afb      	ldrb	r3, [r7, #11]
 8007eaa:	2b09      	cmp	r3, #9
 8007eac:	d8f6      	bhi.n	8007e9c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	011b      	lsls	r3, r3, #4
 8007eb4:	b2da      	uxtb	r2, r3
 8007eb6:	7afb      	ldrb	r3, [r7, #11]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	b2db      	uxtb	r3, r3
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3714      	adds	r7, #20
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	4603      	mov	r3, r0
 8007ed0:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8007ed2:	79fb      	ldrb	r3, [r7, #7]
 8007ed4:	091b      	lsrs	r3, r3, #4
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	461a      	mov	r2, r3
 8007eda:	0092      	lsls	r2, r2, #2
 8007edc:	4413      	add	r3, r2
 8007ede:	005b      	lsls	r3, r3, #1
 8007ee0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8007ee2:	79fb      	ldrb	r3, [r7, #7]
 8007ee4:	f003 030f 	and.w	r3, r3, #15
 8007ee8:	b2da      	uxtb	r2, r3
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
 8007eec:	4413      	add	r3, r2
 8007eee:	b2db      	uxtb	r3, r3
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3714      	adds	r7, #20
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr

08007efc <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef * hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) & (((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	3350      	adds	r3, #80	@ 0x50
 8007f0e:	617b      	str	r3, [r7, #20]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	4413      	add	r3, r2
 8007f18:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	601a      	str	r2, [r3, #0]
}
 8007f20:	bf00      	nop
 8007f22:	371c      	adds	r7, #28
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 31 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef * hrtc, uint32_t BackupRegister)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]

  /* Point on address of first backup register */
#if defined(TAMP)
  tmp = (uint32_t) & (((TAMP_TypeDef *)((uint32_t)hrtc->Instance + TAMP_OFFSET))->BKP0R);
#else
  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	3350      	adds	r3, #80	@ 0x50
 8007f3c:	60fb      	str	r3, [r7, #12]
#endif /* TAMP */

  tmp += (BackupRegister * 4U);
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	4413      	add	r3, r2
 8007f46:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	3714      	adds	r7, #20
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef * hrtc)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b082      	sub	sp, #8
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d101      	bne.n	8007f7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e042      	b.n	8008004 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d106      	bne.n	8007f96 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f7f9 fb0d 	bl	80015b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2224      	movs	r2, #36	@ 0x24
 8007f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f022 0201 	bic.w	r2, r2, #1
 8007fac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d002      	beq.n	8007fbc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f001 fbdc 	bl	8009774 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 fd6d 	bl	8008a9c <UART_SetConfig>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d101      	bne.n	8007fcc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e01b      	b.n	8008004 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	685a      	ldr	r2, [r3, #4]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007fda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	689a      	ldr	r2, [r3, #8]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007fea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f042 0201 	orr.w	r2, r2, #1
 8007ffa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ffc:	6878      	ldr	r0, [r7, #4]
 8007ffe:	f001 fc5b 	bl	80098b8 <UART_CheckIdleState>
 8008002:	4603      	mov	r3, r0
}
 8008004:	4618      	mov	r0, r3
 8008006:	3708      	adds	r7, #8
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b08a      	sub	sp, #40	@ 0x28
 8008010:	af02      	add	r7, sp, #8
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	603b      	str	r3, [r7, #0]
 8008018:	4613      	mov	r3, r2
 800801a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008022:	2b20      	cmp	r3, #32
 8008024:	d17b      	bne.n	800811e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d002      	beq.n	8008032 <HAL_UART_Transmit+0x26>
 800802c:	88fb      	ldrh	r3, [r7, #6]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d101      	bne.n	8008036 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008032:	2301      	movs	r3, #1
 8008034:	e074      	b.n	8008120 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2221      	movs	r2, #33	@ 0x21
 8008042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008046:	f7f9 fc07 	bl	8001858 <HAL_GetTick>
 800804a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	88fa      	ldrh	r2, [r7, #6]
 8008050:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	88fa      	ldrh	r2, [r7, #6]
 8008058:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008064:	d108      	bne.n	8008078 <HAL_UART_Transmit+0x6c>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d104      	bne.n	8008078 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800806e:	2300      	movs	r3, #0
 8008070:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	61bb      	str	r3, [r7, #24]
 8008076:	e003      	b.n	8008080 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800807c:	2300      	movs	r3, #0
 800807e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008080:	e030      	b.n	80080e4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	2200      	movs	r2, #0
 800808a:	2180      	movs	r1, #128	@ 0x80
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f001 fcbd 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d005      	beq.n	80080a4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2220      	movs	r2, #32
 800809c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80080a0:	2303      	movs	r3, #3
 80080a2:	e03d      	b.n	8008120 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d10b      	bne.n	80080c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	881b      	ldrh	r3, [r3, #0]
 80080ae:	461a      	mov	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	3302      	adds	r3, #2
 80080be:	61bb      	str	r3, [r7, #24]
 80080c0:	e007      	b.n	80080d2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	781a      	ldrb	r2, [r3, #0]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	3301      	adds	r3, #1
 80080d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080d8:	b29b      	uxth	r3, r3
 80080da:	3b01      	subs	r3, #1
 80080dc:	b29a      	uxth	r2, r3
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1c8      	bne.n	8008082 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	9300      	str	r3, [sp, #0]
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	2200      	movs	r2, #0
 80080f8:	2140      	movs	r1, #64	@ 0x40
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	f001 fc86 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d005      	beq.n	8008112 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2220      	movs	r2, #32
 800810a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800810e:	2303      	movs	r3, #3
 8008110:	e006      	b.n	8008120 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2220      	movs	r2, #32
 8008116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800811a:	2300      	movs	r3, #0
 800811c:	e000      	b.n	8008120 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800811e:	2302      	movs	r3, #2
  }
}
 8008120:	4618      	mov	r0, r3
 8008122:	3720      	adds	r7, #32
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008128:	b480      	push	{r7}
 800812a:	b091      	sub	sp, #68	@ 0x44
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	4613      	mov	r3, r2
 8008134:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800813c:	2b20      	cmp	r3, #32
 800813e:	d178      	bne.n	8008232 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d002      	beq.n	800814c <HAL_UART_Transmit_IT+0x24>
 8008146:	88fb      	ldrh	r3, [r7, #6]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d101      	bne.n	8008150 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e071      	b.n	8008234 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	68ba      	ldr	r2, [r7, #8]
 8008154:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	88fa      	ldrh	r2, [r7, #6]
 800815a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	88fa      	ldrh	r2, [r7, #6]
 8008162:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2200      	movs	r2, #0
 8008170:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2221      	movs	r2, #33	@ 0x21
 8008178:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008180:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008184:	d12a      	bne.n	80081dc <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800818e:	d107      	bne.n	80081a0 <HAL_UART_Transmit_IT+0x78>
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d103      	bne.n	80081a0 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4a29      	ldr	r2, [pc, #164]	@ (8008240 <HAL_UART_Transmit_IT+0x118>)
 800819c:	679a      	str	r2, [r3, #120]	@ 0x78
 800819e:	e002      	b.n	80081a6 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	4a28      	ldr	r2, [pc, #160]	@ (8008244 <HAL_UART_Transmit_IT+0x11c>)
 80081a4:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	3308      	adds	r3, #8
 80081ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b0:	e853 3f00 	ldrex	r3, [r3]
 80081b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80081b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80081bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	3308      	adds	r3, #8
 80081c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80081c6:	637a      	str	r2, [r7, #52]	@ 0x34
 80081c8:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80081cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081ce:	e841 2300 	strex	r3, r2, [r1]
 80081d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80081d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1e5      	bne.n	80081a6 <HAL_UART_Transmit_IT+0x7e>
 80081da:	e028      	b.n	800822e <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081e4:	d107      	bne.n	80081f6 <HAL_UART_Transmit_IT+0xce>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d103      	bne.n	80081f6 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	4a15      	ldr	r2, [pc, #84]	@ (8008248 <HAL_UART_Transmit_IT+0x120>)
 80081f2:	679a      	str	r2, [r3, #120]	@ 0x78
 80081f4:	e002      	b.n	80081fc <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	4a14      	ldr	r2, [pc, #80]	@ (800824c <HAL_UART_Transmit_IT+0x124>)
 80081fa:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	e853 3f00 	ldrex	r3, [r3]
 8008208:	613b      	str	r3, [r7, #16]
   return(result);
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	461a      	mov	r2, r3
 8008218:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800821a:	623b      	str	r3, [r7, #32]
 800821c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821e:	69f9      	ldr	r1, [r7, #28]
 8008220:	6a3a      	ldr	r2, [r7, #32]
 8008222:	e841 2300 	strex	r3, r2, [r1]
 8008226:	61bb      	str	r3, [r7, #24]
   return(result);
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d1e6      	bne.n	80081fc <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800822e:	2300      	movs	r3, #0
 8008230:	e000      	b.n	8008234 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8008232:	2302      	movs	r3, #2
  }
}
 8008234:	4618      	mov	r0, r3
 8008236:	3744      	adds	r7, #68	@ 0x44
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr
 8008240:	0800a1f1 	.word	0x0800a1f1
 8008244:	0800a111 	.word	0x0800a111
 8008248:	0800a04f 	.word	0x0800a04f
 800824c:	08009f97 	.word	0x08009f97

08008250 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b08a      	sub	sp, #40	@ 0x28
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	4613      	mov	r3, r2
 800825c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008264:	2b20      	cmp	r3, #32
 8008266:	d137      	bne.n	80082d8 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d002      	beq.n	8008274 <HAL_UART_Receive_DMA+0x24>
 800826e:	88fb      	ldrh	r3, [r7, #6]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d101      	bne.n	8008278 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e030      	b.n	80082da <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2200      	movs	r2, #0
 800827c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a18      	ldr	r2, [pc, #96]	@ (80082e4 <HAL_UART_Receive_DMA+0x94>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d01f      	beq.n	80082c8 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008292:	2b00      	cmp	r3, #0
 8008294:	d018      	beq.n	80082c8 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	e853 3f00 	ldrex	r3, [r3]
 80082a2:	613b      	str	r3, [r7, #16]
   return(result);
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80082aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	461a      	mov	r2, r3
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	623b      	str	r3, [r7, #32]
 80082b6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b8:	69f9      	ldr	r1, [r7, #28]
 80082ba:	6a3a      	ldr	r2, [r7, #32]
 80082bc:	e841 2300 	strex	r3, r2, [r1]
 80082c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1e6      	bne.n	8008296 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80082c8:	88fb      	ldrh	r3, [r7, #6]
 80082ca:	461a      	mov	r2, r3
 80082cc:	68b9      	ldr	r1, [r7, #8]
 80082ce:	68f8      	ldr	r0, [r7, #12]
 80082d0:	f001 fc0a 	bl	8009ae8 <UART_Start_Receive_DMA>
 80082d4:	4603      	mov	r3, r0
 80082d6:	e000      	b.n	80082da <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80082d8:	2302      	movs	r3, #2
  }
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3728      	adds	r7, #40	@ 0x28
 80082de:	46bd      	mov	sp, r7
 80082e0:	bd80      	pop	{r7, pc}
 80082e2:	bf00      	nop
 80082e4:	58000c00 	.word	0x58000c00

080082e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b0ba      	sub	sp, #232	@ 0xe8
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	69db      	ldr	r3, [r3, #28]
 80082f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800830e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008312:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008316:	4013      	ands	r3, r2
 8008318:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800831c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008320:	2b00      	cmp	r3, #0
 8008322:	d11b      	bne.n	800835c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008324:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008328:	f003 0320 	and.w	r3, r3, #32
 800832c:	2b00      	cmp	r3, #0
 800832e:	d015      	beq.n	800835c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008334:	f003 0320 	and.w	r3, r3, #32
 8008338:	2b00      	cmp	r3, #0
 800833a:	d105      	bne.n	8008348 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800833c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d009      	beq.n	800835c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8377 	beq.w	8008a40 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	4798      	blx	r3
      }
      return;
 800835a:	e371      	b.n	8008a40 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800835c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008360:	2b00      	cmp	r3, #0
 8008362:	f000 8123 	beq.w	80085ac <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008366:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800836a:	4b8d      	ldr	r3, [pc, #564]	@ (80085a0 <HAL_UART_IRQHandler+0x2b8>)
 800836c:	4013      	ands	r3, r2
 800836e:	2b00      	cmp	r3, #0
 8008370:	d106      	bne.n	8008380 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008372:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008376:	4b8b      	ldr	r3, [pc, #556]	@ (80085a4 <HAL_UART_IRQHandler+0x2bc>)
 8008378:	4013      	ands	r3, r2
 800837a:	2b00      	cmp	r3, #0
 800837c:	f000 8116 	beq.w	80085ac <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008384:	f003 0301 	and.w	r3, r3, #1
 8008388:	2b00      	cmp	r3, #0
 800838a:	d011      	beq.n	80083b0 <HAL_UART_IRQHandler+0xc8>
 800838c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008394:	2b00      	cmp	r3, #0
 8008396:	d00b      	beq.n	80083b0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2201      	movs	r2, #1
 800839e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083a6:	f043 0201 	orr.w	r2, r3, #1
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083b4:	f003 0302 	and.w	r3, r3, #2
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d011      	beq.n	80083e0 <HAL_UART_IRQHandler+0xf8>
 80083bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083c0:	f003 0301 	and.w	r3, r3, #1
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00b      	beq.n	80083e0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2202      	movs	r2, #2
 80083ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083d6:	f043 0204 	orr.w	r2, r3, #4
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083e4:	f003 0304 	and.w	r3, r3, #4
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d011      	beq.n	8008410 <HAL_UART_IRQHandler+0x128>
 80083ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083f0:	f003 0301 	and.w	r3, r3, #1
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d00b      	beq.n	8008410 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2204      	movs	r2, #4
 80083fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008406:	f043 0202 	orr.w	r2, r3, #2
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008414:	f003 0308 	and.w	r3, r3, #8
 8008418:	2b00      	cmp	r3, #0
 800841a:	d017      	beq.n	800844c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800841c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008420:	f003 0320 	and.w	r3, r3, #32
 8008424:	2b00      	cmp	r3, #0
 8008426:	d105      	bne.n	8008434 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008428:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800842c:	4b5c      	ldr	r3, [pc, #368]	@ (80085a0 <HAL_UART_IRQHandler+0x2b8>)
 800842e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00b      	beq.n	800844c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	2208      	movs	r2, #8
 800843a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008442:	f043 0208 	orr.w	r2, r3, #8
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800844c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008450:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008454:	2b00      	cmp	r3, #0
 8008456:	d012      	beq.n	800847e <HAL_UART_IRQHandler+0x196>
 8008458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800845c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00c      	beq.n	800847e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800846c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008474:	f043 0220 	orr.w	r2, r3, #32
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 82dd 	beq.w	8008a44 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800848a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800848e:	f003 0320 	and.w	r3, r3, #32
 8008492:	2b00      	cmp	r3, #0
 8008494:	d013      	beq.n	80084be <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800849a:	f003 0320 	and.w	r3, r3, #32
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d105      	bne.n	80084ae <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80084a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d007      	beq.n	80084be <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d003      	beq.n	80084be <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084d2:	2b40      	cmp	r3, #64	@ 0x40
 80084d4:	d005      	beq.n	80084e2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80084d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d054      	beq.n	800858c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f001 fbe8 	bl	8009cb8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084f2:	2b40      	cmp	r3, #64	@ 0x40
 80084f4:	d146      	bne.n	8008584 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3308      	adds	r3, #8
 80084fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008500:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008504:	e853 3f00 	ldrex	r3, [r3]
 8008508:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800850c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008510:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008514:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	3308      	adds	r3, #8
 800851e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008522:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800852e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008532:	e841 2300 	strex	r3, r2, [r1]
 8008536:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800853a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1d9      	bne.n	80084f6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008548:	2b00      	cmp	r3, #0
 800854a:	d017      	beq.n	800857c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008552:	4a15      	ldr	r2, [pc, #84]	@ (80085a8 <HAL_UART_IRQHandler+0x2c0>)
 8008554:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800855c:	4618      	mov	r0, r3
 800855e:	f7fa fb77 	bl	8002c50 <HAL_DMA_Abort_IT>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d019      	beq.n	800859c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800856e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008576:	4610      	mov	r0, r2
 8008578:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800857a:	e00f      	b.n	800859c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 fa77 	bl	8008a70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008582:	e00b      	b.n	800859c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 fa73 	bl	8008a70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800858a:	e007      	b.n	800859c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 fa6f 	bl	8008a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800859a:	e253      	b.n	8008a44 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800859c:	bf00      	nop
    return;
 800859e:	e251      	b.n	8008a44 <HAL_UART_IRQHandler+0x75c>
 80085a0:	10000001 	.word	0x10000001
 80085a4:	04000120 	.word	0x04000120
 80085a8:	08009f6b 	.word	0x08009f6b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	f040 81e7 	bne.w	8008984 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80085b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085ba:	f003 0310 	and.w	r3, r3, #16
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 81e0 	beq.w	8008984 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80085c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085c8:	f003 0310 	and.w	r3, r3, #16
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	f000 81d9 	beq.w	8008984 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2210      	movs	r2, #16
 80085d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085e4:	2b40      	cmp	r3, #64	@ 0x40
 80085e6:	f040 8151 	bne.w	800888c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a96      	ldr	r2, [pc, #600]	@ (800884c <HAL_UART_IRQHandler+0x564>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d068      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a93      	ldr	r2, [pc, #588]	@ (8008850 <HAL_UART_IRQHandler+0x568>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d061      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a91      	ldr	r2, [pc, #580]	@ (8008854 <HAL_UART_IRQHandler+0x56c>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d05a      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a8e      	ldr	r2, [pc, #568]	@ (8008858 <HAL_UART_IRQHandler+0x570>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d053      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a8c      	ldr	r2, [pc, #560]	@ (800885c <HAL_UART_IRQHandler+0x574>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d04c      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a89      	ldr	r2, [pc, #548]	@ (8008860 <HAL_UART_IRQHandler+0x578>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d045      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a87      	ldr	r2, [pc, #540]	@ (8008864 <HAL_UART_IRQHandler+0x57c>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d03e      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a84      	ldr	r2, [pc, #528]	@ (8008868 <HAL_UART_IRQHandler+0x580>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d037      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a82      	ldr	r2, [pc, #520]	@ (800886c <HAL_UART_IRQHandler+0x584>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d030      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a7f      	ldr	r2, [pc, #508]	@ (8008870 <HAL_UART_IRQHandler+0x588>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d029      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a7d      	ldr	r2, [pc, #500]	@ (8008874 <HAL_UART_IRQHandler+0x58c>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d022      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	4a7a      	ldr	r2, [pc, #488]	@ (8008878 <HAL_UART_IRQHandler+0x590>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d01b      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a78      	ldr	r2, [pc, #480]	@ (800887c <HAL_UART_IRQHandler+0x594>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d014      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a75      	ldr	r2, [pc, #468]	@ (8008880 <HAL_UART_IRQHandler+0x598>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d00d      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a73      	ldr	r2, [pc, #460]	@ (8008884 <HAL_UART_IRQHandler+0x59c>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d006      	beq.n	80086ca <HAL_UART_IRQHandler+0x3e2>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a70      	ldr	r2, [pc, #448]	@ (8008888 <HAL_UART_IRQHandler+0x5a0>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d106      	bne.n	80086d8 <HAL_UART_IRQHandler+0x3f0>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	e005      	b.n	80086e4 <HAL_UART_IRQHandler+0x3fc>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80086e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	f000 81ab 	beq.w	8008a48 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086fc:	429a      	cmp	r2, r3
 80086fe:	f080 81a3 	bcs.w	8008a48 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008708:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008712:	69db      	ldr	r3, [r3, #28]
 8008714:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008718:	f000 8087 	beq.w	800882a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008724:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008728:	e853 3f00 	ldrex	r3, [r3]
 800872c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008730:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008738:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	461a      	mov	r2, r3
 8008742:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008746:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800874a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008752:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008756:	e841 2300 	strex	r3, r2, [r1]
 800875a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800875e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008762:	2b00      	cmp	r3, #0
 8008764:	d1da      	bne.n	800871c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3308      	adds	r3, #8
 800876c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008770:	e853 3f00 	ldrex	r3, [r3]
 8008774:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008778:	f023 0301 	bic.w	r3, r3, #1
 800877c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	3308      	adds	r3, #8
 8008786:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800878a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800878e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008790:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008792:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008796:	e841 2300 	strex	r3, r2, [r1]
 800879a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800879c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1e1      	bne.n	8008766 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	3308      	adds	r3, #8
 80087a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087ac:	e853 3f00 	ldrex	r3, [r3]
 80087b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80087b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	3308      	adds	r3, #8
 80087c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80087c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80087c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80087cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80087ce:	e841 2300 	strex	r3, r2, [r1]
 80087d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80087d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d1e3      	bne.n	80087a2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2220      	movs	r2, #32
 80087de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2200      	movs	r2, #0
 80087e6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087f0:	e853 3f00 	ldrex	r3, [r3]
 80087f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80087f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087f8:	f023 0310 	bic.w	r3, r3, #16
 80087fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	461a      	mov	r2, r3
 8008806:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800880a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800880c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e4      	bne.n	80087e8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008824:	4618      	mov	r0, r3
 8008826:	f7f9 fef5 	bl	8002614 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2202      	movs	r2, #2
 800882e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800883c:	b29b      	uxth	r3, r3
 800883e:	1ad3      	subs	r3, r2, r3
 8008840:	b29b      	uxth	r3, r3
 8008842:	4619      	mov	r1, r3
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 f91d 	bl	8008a84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800884a:	e0fd      	b.n	8008a48 <HAL_UART_IRQHandler+0x760>
 800884c:	40020010 	.word	0x40020010
 8008850:	40020028 	.word	0x40020028
 8008854:	40020040 	.word	0x40020040
 8008858:	40020058 	.word	0x40020058
 800885c:	40020070 	.word	0x40020070
 8008860:	40020088 	.word	0x40020088
 8008864:	400200a0 	.word	0x400200a0
 8008868:	400200b8 	.word	0x400200b8
 800886c:	40020410 	.word	0x40020410
 8008870:	40020428 	.word	0x40020428
 8008874:	40020440 	.word	0x40020440
 8008878:	40020458 	.word	0x40020458
 800887c:	40020470 	.word	0x40020470
 8008880:	40020488 	.word	0x40020488
 8008884:	400204a0 	.word	0x400204a0
 8008888:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008898:	b29b      	uxth	r3, r3
 800889a:	1ad3      	subs	r3, r2, r3
 800889c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 80cf 	beq.w	8008a4c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 80088ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f000 80ca 	beq.w	8008a4c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c0:	e853 3f00 	ldrex	r3, [r3]
 80088c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	461a      	mov	r2, r3
 80088d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80088da:	647b      	str	r3, [r7, #68]	@ 0x44
 80088dc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088e2:	e841 2300 	strex	r3, r2, [r1]
 80088e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1e4      	bne.n	80088b8 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	3308      	adds	r3, #8
 80088f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f8:	e853 3f00 	ldrex	r3, [r3]
 80088fc:	623b      	str	r3, [r7, #32]
   return(result);
 80088fe:	6a3a      	ldr	r2, [r7, #32]
 8008900:	4b55      	ldr	r3, [pc, #340]	@ (8008a58 <HAL_UART_IRQHandler+0x770>)
 8008902:	4013      	ands	r3, r2
 8008904:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	3308      	adds	r3, #8
 800890e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008912:	633a      	str	r2, [r7, #48]	@ 0x30
 8008914:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008916:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1e3      	bne.n	80088ee <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2220      	movs	r2, #32
 800892a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	e853 3f00 	ldrex	r3, [r3]
 8008946:	60fb      	str	r3, [r7, #12]
   return(result);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f023 0310 	bic.w	r3, r3, #16
 800894e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	461a      	mov	r2, r3
 8008958:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800895c:	61fb      	str	r3, [r7, #28]
 800895e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008960:	69b9      	ldr	r1, [r7, #24]
 8008962:	69fa      	ldr	r2, [r7, #28]
 8008964:	e841 2300 	strex	r3, r2, [r1]
 8008968:	617b      	str	r3, [r7, #20]
   return(result);
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1e4      	bne.n	800893a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2202      	movs	r2, #2
 8008974:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008976:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800897a:	4619      	mov	r1, r3
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 f881 	bl	8008a84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008982:	e063      	b.n	8008a4c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008988:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00e      	beq.n	80089ae <HAL_UART_IRQHandler+0x6c6>
 8008990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008994:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008998:	2b00      	cmp	r3, #0
 800899a:	d008      	beq.n	80089ae <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80089a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f001 fcc2 	bl	800a330 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089ac:	e051      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80089ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d014      	beq.n	80089e4 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80089ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d105      	bne.n	80089d2 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80089c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d008      	beq.n	80089e4 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d03a      	beq.n	8008a50 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	4798      	blx	r3
    }
    return;
 80089e2:	e035      	b.n	8008a50 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80089e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d009      	beq.n	8008a04 <HAL_UART_IRQHandler+0x71c>
 80089f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d003      	beq.n	8008a04 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f001 fc6c 	bl	800a2da <UART_EndTransmit_IT>
    return;
 8008a02:	e026      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d009      	beq.n	8008a24 <HAL_UART_IRQHandler+0x73c>
 8008a10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a14:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d003      	beq.n	8008a24 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f001 fc9b 	bl	800a358 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a22:	e016      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008a24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d010      	beq.n	8008a52 <HAL_UART_IRQHandler+0x76a>
 8008a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	da0c      	bge.n	8008a52 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f001 fc83 	bl	800a344 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a3e:	e008      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
      return;
 8008a40:	bf00      	nop
 8008a42:	e006      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
    return;
 8008a44:	bf00      	nop
 8008a46:	e004      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
      return;
 8008a48:	bf00      	nop
 8008a4a:	e002      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
      return;
 8008a4c:	bf00      	nop
 8008a4e:	e000      	b.n	8008a52 <HAL_UART_IRQHandler+0x76a>
    return;
 8008a50:	bf00      	nop
  }
}
 8008a52:	37e8      	adds	r7, #232	@ 0xe8
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	effffffe 	.word	0xeffffffe

08008a5c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008a64:	bf00      	nop
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr

08008a70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a78:	bf00      	nop
 8008a7a:	370c      	adds	r7, #12
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr

08008a9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008aa0:	b092      	sub	sp, #72	@ 0x48
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	689a      	ldr	r2, [r3, #8]
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	431a      	orrs	r2, r3
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	431a      	orrs	r2, r3
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	69db      	ldr	r3, [r3, #28]
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	4bbe      	ldr	r3, [pc, #760]	@ (8008dc4 <UART_SetConfig+0x328>)
 8008acc:	4013      	ands	r3, r2
 8008ace:	697a      	ldr	r2, [r7, #20]
 8008ad0:	6812      	ldr	r2, [r2, #0]
 8008ad2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ad4:	430b      	orrs	r3, r1
 8008ad6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	68da      	ldr	r2, [r3, #12]
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	430a      	orrs	r2, r1
 8008aec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4ab3      	ldr	r2, [pc, #716]	@ (8008dc8 <UART_SetConfig+0x32c>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d004      	beq.n	8008b08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	6a1b      	ldr	r3, [r3, #32]
 8008b02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b04:	4313      	orrs	r3, r2
 8008b06:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	689a      	ldr	r2, [r3, #8]
 8008b0e:	4baf      	ldr	r3, [pc, #700]	@ (8008dcc <UART_SetConfig+0x330>)
 8008b10:	4013      	ands	r3, r2
 8008b12:	697a      	ldr	r2, [r7, #20]
 8008b14:	6812      	ldr	r2, [r2, #0]
 8008b16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008b18:	430b      	orrs	r3, r1
 8008b1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b22:	f023 010f 	bic.w	r1, r3, #15
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	430a      	orrs	r2, r1
 8008b30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4aa6      	ldr	r2, [pc, #664]	@ (8008dd0 <UART_SetConfig+0x334>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d177      	bne.n	8008c2c <UART_SetConfig+0x190>
 8008b3c:	4ba5      	ldr	r3, [pc, #660]	@ (8008dd4 <UART_SetConfig+0x338>)
 8008b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b44:	2b28      	cmp	r3, #40	@ 0x28
 8008b46:	d86d      	bhi.n	8008c24 <UART_SetConfig+0x188>
 8008b48:	a201      	add	r2, pc, #4	@ (adr r2, 8008b50 <UART_SetConfig+0xb4>)
 8008b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b4e:	bf00      	nop
 8008b50:	08008bf5 	.word	0x08008bf5
 8008b54:	08008c25 	.word	0x08008c25
 8008b58:	08008c25 	.word	0x08008c25
 8008b5c:	08008c25 	.word	0x08008c25
 8008b60:	08008c25 	.word	0x08008c25
 8008b64:	08008c25 	.word	0x08008c25
 8008b68:	08008c25 	.word	0x08008c25
 8008b6c:	08008c25 	.word	0x08008c25
 8008b70:	08008bfd 	.word	0x08008bfd
 8008b74:	08008c25 	.word	0x08008c25
 8008b78:	08008c25 	.word	0x08008c25
 8008b7c:	08008c25 	.word	0x08008c25
 8008b80:	08008c25 	.word	0x08008c25
 8008b84:	08008c25 	.word	0x08008c25
 8008b88:	08008c25 	.word	0x08008c25
 8008b8c:	08008c25 	.word	0x08008c25
 8008b90:	08008c05 	.word	0x08008c05
 8008b94:	08008c25 	.word	0x08008c25
 8008b98:	08008c25 	.word	0x08008c25
 8008b9c:	08008c25 	.word	0x08008c25
 8008ba0:	08008c25 	.word	0x08008c25
 8008ba4:	08008c25 	.word	0x08008c25
 8008ba8:	08008c25 	.word	0x08008c25
 8008bac:	08008c25 	.word	0x08008c25
 8008bb0:	08008c0d 	.word	0x08008c0d
 8008bb4:	08008c25 	.word	0x08008c25
 8008bb8:	08008c25 	.word	0x08008c25
 8008bbc:	08008c25 	.word	0x08008c25
 8008bc0:	08008c25 	.word	0x08008c25
 8008bc4:	08008c25 	.word	0x08008c25
 8008bc8:	08008c25 	.word	0x08008c25
 8008bcc:	08008c25 	.word	0x08008c25
 8008bd0:	08008c15 	.word	0x08008c15
 8008bd4:	08008c25 	.word	0x08008c25
 8008bd8:	08008c25 	.word	0x08008c25
 8008bdc:	08008c25 	.word	0x08008c25
 8008be0:	08008c25 	.word	0x08008c25
 8008be4:	08008c25 	.word	0x08008c25
 8008be8:	08008c25 	.word	0x08008c25
 8008bec:	08008c25 	.word	0x08008c25
 8008bf0:	08008c1d 	.word	0x08008c1d
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bfa:	e326      	b.n	800924a <UART_SetConfig+0x7ae>
 8008bfc:	2304      	movs	r3, #4
 8008bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c02:	e322      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c04:	2308      	movs	r3, #8
 8008c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c0a:	e31e      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c0c:	2310      	movs	r3, #16
 8008c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c12:	e31a      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c14:	2320      	movs	r3, #32
 8008c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c1a:	e316      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c1c:	2340      	movs	r3, #64	@ 0x40
 8008c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c22:	e312      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c24:	2380      	movs	r3, #128	@ 0x80
 8008c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c2a:	e30e      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a69      	ldr	r2, [pc, #420]	@ (8008dd8 <UART_SetConfig+0x33c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d130      	bne.n	8008c98 <UART_SetConfig+0x1fc>
 8008c36:	4b67      	ldr	r3, [pc, #412]	@ (8008dd4 <UART_SetConfig+0x338>)
 8008c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3a:	f003 0307 	and.w	r3, r3, #7
 8008c3e:	2b05      	cmp	r3, #5
 8008c40:	d826      	bhi.n	8008c90 <UART_SetConfig+0x1f4>
 8008c42:	a201      	add	r2, pc, #4	@ (adr r2, 8008c48 <UART_SetConfig+0x1ac>)
 8008c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c48:	08008c61 	.word	0x08008c61
 8008c4c:	08008c69 	.word	0x08008c69
 8008c50:	08008c71 	.word	0x08008c71
 8008c54:	08008c79 	.word	0x08008c79
 8008c58:	08008c81 	.word	0x08008c81
 8008c5c:	08008c89 	.word	0x08008c89
 8008c60:	2300      	movs	r3, #0
 8008c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c66:	e2f0      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c68:	2304      	movs	r3, #4
 8008c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c6e:	e2ec      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c70:	2308      	movs	r3, #8
 8008c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c76:	e2e8      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c78:	2310      	movs	r3, #16
 8008c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c7e:	e2e4      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c80:	2320      	movs	r3, #32
 8008c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c86:	e2e0      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c88:	2340      	movs	r3, #64	@ 0x40
 8008c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c8e:	e2dc      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c90:	2380      	movs	r3, #128	@ 0x80
 8008c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c96:	e2d8      	b.n	800924a <UART_SetConfig+0x7ae>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a4f      	ldr	r2, [pc, #316]	@ (8008ddc <UART_SetConfig+0x340>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d130      	bne.n	8008d04 <UART_SetConfig+0x268>
 8008ca2:	4b4c      	ldr	r3, [pc, #304]	@ (8008dd4 <UART_SetConfig+0x338>)
 8008ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ca6:	f003 0307 	and.w	r3, r3, #7
 8008caa:	2b05      	cmp	r3, #5
 8008cac:	d826      	bhi.n	8008cfc <UART_SetConfig+0x260>
 8008cae:	a201      	add	r2, pc, #4	@ (adr r2, 8008cb4 <UART_SetConfig+0x218>)
 8008cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cb4:	08008ccd 	.word	0x08008ccd
 8008cb8:	08008cd5 	.word	0x08008cd5
 8008cbc:	08008cdd 	.word	0x08008cdd
 8008cc0:	08008ce5 	.word	0x08008ce5
 8008cc4:	08008ced 	.word	0x08008ced
 8008cc8:	08008cf5 	.word	0x08008cf5
 8008ccc:	2300      	movs	r3, #0
 8008cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cd2:	e2ba      	b.n	800924a <UART_SetConfig+0x7ae>
 8008cd4:	2304      	movs	r3, #4
 8008cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cda:	e2b6      	b.n	800924a <UART_SetConfig+0x7ae>
 8008cdc:	2308      	movs	r3, #8
 8008cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ce2:	e2b2      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ce4:	2310      	movs	r3, #16
 8008ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cea:	e2ae      	b.n	800924a <UART_SetConfig+0x7ae>
 8008cec:	2320      	movs	r3, #32
 8008cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cf2:	e2aa      	b.n	800924a <UART_SetConfig+0x7ae>
 8008cf4:	2340      	movs	r3, #64	@ 0x40
 8008cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cfa:	e2a6      	b.n	800924a <UART_SetConfig+0x7ae>
 8008cfc:	2380      	movs	r3, #128	@ 0x80
 8008cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d02:	e2a2      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a35      	ldr	r2, [pc, #212]	@ (8008de0 <UART_SetConfig+0x344>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d130      	bne.n	8008d70 <UART_SetConfig+0x2d4>
 8008d0e:	4b31      	ldr	r3, [pc, #196]	@ (8008dd4 <UART_SetConfig+0x338>)
 8008d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d12:	f003 0307 	and.w	r3, r3, #7
 8008d16:	2b05      	cmp	r3, #5
 8008d18:	d826      	bhi.n	8008d68 <UART_SetConfig+0x2cc>
 8008d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d20 <UART_SetConfig+0x284>)
 8008d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d20:	08008d39 	.word	0x08008d39
 8008d24:	08008d41 	.word	0x08008d41
 8008d28:	08008d49 	.word	0x08008d49
 8008d2c:	08008d51 	.word	0x08008d51
 8008d30:	08008d59 	.word	0x08008d59
 8008d34:	08008d61 	.word	0x08008d61
 8008d38:	2300      	movs	r3, #0
 8008d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d3e:	e284      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d40:	2304      	movs	r3, #4
 8008d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d46:	e280      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d48:	2308      	movs	r3, #8
 8008d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d4e:	e27c      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d50:	2310      	movs	r3, #16
 8008d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d56:	e278      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d58:	2320      	movs	r3, #32
 8008d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d5e:	e274      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d60:	2340      	movs	r3, #64	@ 0x40
 8008d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d66:	e270      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d68:	2380      	movs	r3, #128	@ 0x80
 8008d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d6e:	e26c      	b.n	800924a <UART_SetConfig+0x7ae>
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a1b      	ldr	r2, [pc, #108]	@ (8008de4 <UART_SetConfig+0x348>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d142      	bne.n	8008e00 <UART_SetConfig+0x364>
 8008d7a:	4b16      	ldr	r3, [pc, #88]	@ (8008dd4 <UART_SetConfig+0x338>)
 8008d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d7e:	f003 0307 	and.w	r3, r3, #7
 8008d82:	2b05      	cmp	r3, #5
 8008d84:	d838      	bhi.n	8008df8 <UART_SetConfig+0x35c>
 8008d86:	a201      	add	r2, pc, #4	@ (adr r2, 8008d8c <UART_SetConfig+0x2f0>)
 8008d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d8c:	08008da5 	.word	0x08008da5
 8008d90:	08008dad 	.word	0x08008dad
 8008d94:	08008db5 	.word	0x08008db5
 8008d98:	08008dbd 	.word	0x08008dbd
 8008d9c:	08008de9 	.word	0x08008de9
 8008da0:	08008df1 	.word	0x08008df1
 8008da4:	2300      	movs	r3, #0
 8008da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008daa:	e24e      	b.n	800924a <UART_SetConfig+0x7ae>
 8008dac:	2304      	movs	r3, #4
 8008dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008db2:	e24a      	b.n	800924a <UART_SetConfig+0x7ae>
 8008db4:	2308      	movs	r3, #8
 8008db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dba:	e246      	b.n	800924a <UART_SetConfig+0x7ae>
 8008dbc:	2310      	movs	r3, #16
 8008dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dc2:	e242      	b.n	800924a <UART_SetConfig+0x7ae>
 8008dc4:	cfff69f3 	.word	0xcfff69f3
 8008dc8:	58000c00 	.word	0x58000c00
 8008dcc:	11fff4ff 	.word	0x11fff4ff
 8008dd0:	40011000 	.word	0x40011000
 8008dd4:	58024400 	.word	0x58024400
 8008dd8:	40004400 	.word	0x40004400
 8008ddc:	40004800 	.word	0x40004800
 8008de0:	40004c00 	.word	0x40004c00
 8008de4:	40005000 	.word	0x40005000
 8008de8:	2320      	movs	r3, #32
 8008dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dee:	e22c      	b.n	800924a <UART_SetConfig+0x7ae>
 8008df0:	2340      	movs	r3, #64	@ 0x40
 8008df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008df6:	e228      	b.n	800924a <UART_SetConfig+0x7ae>
 8008df8:	2380      	movs	r3, #128	@ 0x80
 8008dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008dfe:	e224      	b.n	800924a <UART_SetConfig+0x7ae>
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4ab1      	ldr	r2, [pc, #708]	@ (80090cc <UART_SetConfig+0x630>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d176      	bne.n	8008ef8 <UART_SetConfig+0x45c>
 8008e0a:	4bb1      	ldr	r3, [pc, #708]	@ (80090d0 <UART_SetConfig+0x634>)
 8008e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008e12:	2b28      	cmp	r3, #40	@ 0x28
 8008e14:	d86c      	bhi.n	8008ef0 <UART_SetConfig+0x454>
 8008e16:	a201      	add	r2, pc, #4	@ (adr r2, 8008e1c <UART_SetConfig+0x380>)
 8008e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e1c:	08008ec1 	.word	0x08008ec1
 8008e20:	08008ef1 	.word	0x08008ef1
 8008e24:	08008ef1 	.word	0x08008ef1
 8008e28:	08008ef1 	.word	0x08008ef1
 8008e2c:	08008ef1 	.word	0x08008ef1
 8008e30:	08008ef1 	.word	0x08008ef1
 8008e34:	08008ef1 	.word	0x08008ef1
 8008e38:	08008ef1 	.word	0x08008ef1
 8008e3c:	08008ec9 	.word	0x08008ec9
 8008e40:	08008ef1 	.word	0x08008ef1
 8008e44:	08008ef1 	.word	0x08008ef1
 8008e48:	08008ef1 	.word	0x08008ef1
 8008e4c:	08008ef1 	.word	0x08008ef1
 8008e50:	08008ef1 	.word	0x08008ef1
 8008e54:	08008ef1 	.word	0x08008ef1
 8008e58:	08008ef1 	.word	0x08008ef1
 8008e5c:	08008ed1 	.word	0x08008ed1
 8008e60:	08008ef1 	.word	0x08008ef1
 8008e64:	08008ef1 	.word	0x08008ef1
 8008e68:	08008ef1 	.word	0x08008ef1
 8008e6c:	08008ef1 	.word	0x08008ef1
 8008e70:	08008ef1 	.word	0x08008ef1
 8008e74:	08008ef1 	.word	0x08008ef1
 8008e78:	08008ef1 	.word	0x08008ef1
 8008e7c:	08008ed9 	.word	0x08008ed9
 8008e80:	08008ef1 	.word	0x08008ef1
 8008e84:	08008ef1 	.word	0x08008ef1
 8008e88:	08008ef1 	.word	0x08008ef1
 8008e8c:	08008ef1 	.word	0x08008ef1
 8008e90:	08008ef1 	.word	0x08008ef1
 8008e94:	08008ef1 	.word	0x08008ef1
 8008e98:	08008ef1 	.word	0x08008ef1
 8008e9c:	08008ee1 	.word	0x08008ee1
 8008ea0:	08008ef1 	.word	0x08008ef1
 8008ea4:	08008ef1 	.word	0x08008ef1
 8008ea8:	08008ef1 	.word	0x08008ef1
 8008eac:	08008ef1 	.word	0x08008ef1
 8008eb0:	08008ef1 	.word	0x08008ef1
 8008eb4:	08008ef1 	.word	0x08008ef1
 8008eb8:	08008ef1 	.word	0x08008ef1
 8008ebc:	08008ee9 	.word	0x08008ee9
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ec6:	e1c0      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ec8:	2304      	movs	r3, #4
 8008eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ece:	e1bc      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ed0:	2308      	movs	r3, #8
 8008ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ed6:	e1b8      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ed8:	2310      	movs	r3, #16
 8008eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ede:	e1b4      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ee0:	2320      	movs	r3, #32
 8008ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ee6:	e1b0      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ee8:	2340      	movs	r3, #64	@ 0x40
 8008eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eee:	e1ac      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ef0:	2380      	movs	r3, #128	@ 0x80
 8008ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ef6:	e1a8      	b.n	800924a <UART_SetConfig+0x7ae>
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a75      	ldr	r2, [pc, #468]	@ (80090d4 <UART_SetConfig+0x638>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d130      	bne.n	8008f64 <UART_SetConfig+0x4c8>
 8008f02:	4b73      	ldr	r3, [pc, #460]	@ (80090d0 <UART_SetConfig+0x634>)
 8008f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f06:	f003 0307 	and.w	r3, r3, #7
 8008f0a:	2b05      	cmp	r3, #5
 8008f0c:	d826      	bhi.n	8008f5c <UART_SetConfig+0x4c0>
 8008f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f14 <UART_SetConfig+0x478>)
 8008f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f14:	08008f2d 	.word	0x08008f2d
 8008f18:	08008f35 	.word	0x08008f35
 8008f1c:	08008f3d 	.word	0x08008f3d
 8008f20:	08008f45 	.word	0x08008f45
 8008f24:	08008f4d 	.word	0x08008f4d
 8008f28:	08008f55 	.word	0x08008f55
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f32:	e18a      	b.n	800924a <UART_SetConfig+0x7ae>
 8008f34:	2304      	movs	r3, #4
 8008f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f3a:	e186      	b.n	800924a <UART_SetConfig+0x7ae>
 8008f3c:	2308      	movs	r3, #8
 8008f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f42:	e182      	b.n	800924a <UART_SetConfig+0x7ae>
 8008f44:	2310      	movs	r3, #16
 8008f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f4a:	e17e      	b.n	800924a <UART_SetConfig+0x7ae>
 8008f4c:	2320      	movs	r3, #32
 8008f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f52:	e17a      	b.n	800924a <UART_SetConfig+0x7ae>
 8008f54:	2340      	movs	r3, #64	@ 0x40
 8008f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5a:	e176      	b.n	800924a <UART_SetConfig+0x7ae>
 8008f5c:	2380      	movs	r3, #128	@ 0x80
 8008f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f62:	e172      	b.n	800924a <UART_SetConfig+0x7ae>
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a5b      	ldr	r2, [pc, #364]	@ (80090d8 <UART_SetConfig+0x63c>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d130      	bne.n	8008fd0 <UART_SetConfig+0x534>
 8008f6e:	4b58      	ldr	r3, [pc, #352]	@ (80090d0 <UART_SetConfig+0x634>)
 8008f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f72:	f003 0307 	and.w	r3, r3, #7
 8008f76:	2b05      	cmp	r3, #5
 8008f78:	d826      	bhi.n	8008fc8 <UART_SetConfig+0x52c>
 8008f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f80 <UART_SetConfig+0x4e4>)
 8008f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f80:	08008f99 	.word	0x08008f99
 8008f84:	08008fa1 	.word	0x08008fa1
 8008f88:	08008fa9 	.word	0x08008fa9
 8008f8c:	08008fb1 	.word	0x08008fb1
 8008f90:	08008fb9 	.word	0x08008fb9
 8008f94:	08008fc1 	.word	0x08008fc1
 8008f98:	2300      	movs	r3, #0
 8008f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f9e:	e154      	b.n	800924a <UART_SetConfig+0x7ae>
 8008fa0:	2304      	movs	r3, #4
 8008fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fa6:	e150      	b.n	800924a <UART_SetConfig+0x7ae>
 8008fa8:	2308      	movs	r3, #8
 8008faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fae:	e14c      	b.n	800924a <UART_SetConfig+0x7ae>
 8008fb0:	2310      	movs	r3, #16
 8008fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fb6:	e148      	b.n	800924a <UART_SetConfig+0x7ae>
 8008fb8:	2320      	movs	r3, #32
 8008fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fbe:	e144      	b.n	800924a <UART_SetConfig+0x7ae>
 8008fc0:	2340      	movs	r3, #64	@ 0x40
 8008fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fc6:	e140      	b.n	800924a <UART_SetConfig+0x7ae>
 8008fc8:	2380      	movs	r3, #128	@ 0x80
 8008fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008fce:	e13c      	b.n	800924a <UART_SetConfig+0x7ae>
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a41      	ldr	r2, [pc, #260]	@ (80090dc <UART_SetConfig+0x640>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	f040 8082 	bne.w	80090e0 <UART_SetConfig+0x644>
 8008fdc:	4b3c      	ldr	r3, [pc, #240]	@ (80090d0 <UART_SetConfig+0x634>)
 8008fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008fe0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008fe4:	2b28      	cmp	r3, #40	@ 0x28
 8008fe6:	d86d      	bhi.n	80090c4 <UART_SetConfig+0x628>
 8008fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff0 <UART_SetConfig+0x554>)
 8008fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fee:	bf00      	nop
 8008ff0:	08009095 	.word	0x08009095
 8008ff4:	080090c5 	.word	0x080090c5
 8008ff8:	080090c5 	.word	0x080090c5
 8008ffc:	080090c5 	.word	0x080090c5
 8009000:	080090c5 	.word	0x080090c5
 8009004:	080090c5 	.word	0x080090c5
 8009008:	080090c5 	.word	0x080090c5
 800900c:	080090c5 	.word	0x080090c5
 8009010:	0800909d 	.word	0x0800909d
 8009014:	080090c5 	.word	0x080090c5
 8009018:	080090c5 	.word	0x080090c5
 800901c:	080090c5 	.word	0x080090c5
 8009020:	080090c5 	.word	0x080090c5
 8009024:	080090c5 	.word	0x080090c5
 8009028:	080090c5 	.word	0x080090c5
 800902c:	080090c5 	.word	0x080090c5
 8009030:	080090a5 	.word	0x080090a5
 8009034:	080090c5 	.word	0x080090c5
 8009038:	080090c5 	.word	0x080090c5
 800903c:	080090c5 	.word	0x080090c5
 8009040:	080090c5 	.word	0x080090c5
 8009044:	080090c5 	.word	0x080090c5
 8009048:	080090c5 	.word	0x080090c5
 800904c:	080090c5 	.word	0x080090c5
 8009050:	080090ad 	.word	0x080090ad
 8009054:	080090c5 	.word	0x080090c5
 8009058:	080090c5 	.word	0x080090c5
 800905c:	080090c5 	.word	0x080090c5
 8009060:	080090c5 	.word	0x080090c5
 8009064:	080090c5 	.word	0x080090c5
 8009068:	080090c5 	.word	0x080090c5
 800906c:	080090c5 	.word	0x080090c5
 8009070:	080090b5 	.word	0x080090b5
 8009074:	080090c5 	.word	0x080090c5
 8009078:	080090c5 	.word	0x080090c5
 800907c:	080090c5 	.word	0x080090c5
 8009080:	080090c5 	.word	0x080090c5
 8009084:	080090c5 	.word	0x080090c5
 8009088:	080090c5 	.word	0x080090c5
 800908c:	080090c5 	.word	0x080090c5
 8009090:	080090bd 	.word	0x080090bd
 8009094:	2301      	movs	r3, #1
 8009096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800909a:	e0d6      	b.n	800924a <UART_SetConfig+0x7ae>
 800909c:	2304      	movs	r3, #4
 800909e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090a2:	e0d2      	b.n	800924a <UART_SetConfig+0x7ae>
 80090a4:	2308      	movs	r3, #8
 80090a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090aa:	e0ce      	b.n	800924a <UART_SetConfig+0x7ae>
 80090ac:	2310      	movs	r3, #16
 80090ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090b2:	e0ca      	b.n	800924a <UART_SetConfig+0x7ae>
 80090b4:	2320      	movs	r3, #32
 80090b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ba:	e0c6      	b.n	800924a <UART_SetConfig+0x7ae>
 80090bc:	2340      	movs	r3, #64	@ 0x40
 80090be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090c2:	e0c2      	b.n	800924a <UART_SetConfig+0x7ae>
 80090c4:	2380      	movs	r3, #128	@ 0x80
 80090c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ca:	e0be      	b.n	800924a <UART_SetConfig+0x7ae>
 80090cc:	40011400 	.word	0x40011400
 80090d0:	58024400 	.word	0x58024400
 80090d4:	40007800 	.word	0x40007800
 80090d8:	40007c00 	.word	0x40007c00
 80090dc:	40011800 	.word	0x40011800
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4aad      	ldr	r2, [pc, #692]	@ (800939c <UART_SetConfig+0x900>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d176      	bne.n	80091d8 <UART_SetConfig+0x73c>
 80090ea:	4bad      	ldr	r3, [pc, #692]	@ (80093a0 <UART_SetConfig+0x904>)
 80090ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80090f2:	2b28      	cmp	r3, #40	@ 0x28
 80090f4:	d86c      	bhi.n	80091d0 <UART_SetConfig+0x734>
 80090f6:	a201      	add	r2, pc, #4	@ (adr r2, 80090fc <UART_SetConfig+0x660>)
 80090f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090fc:	080091a1 	.word	0x080091a1
 8009100:	080091d1 	.word	0x080091d1
 8009104:	080091d1 	.word	0x080091d1
 8009108:	080091d1 	.word	0x080091d1
 800910c:	080091d1 	.word	0x080091d1
 8009110:	080091d1 	.word	0x080091d1
 8009114:	080091d1 	.word	0x080091d1
 8009118:	080091d1 	.word	0x080091d1
 800911c:	080091a9 	.word	0x080091a9
 8009120:	080091d1 	.word	0x080091d1
 8009124:	080091d1 	.word	0x080091d1
 8009128:	080091d1 	.word	0x080091d1
 800912c:	080091d1 	.word	0x080091d1
 8009130:	080091d1 	.word	0x080091d1
 8009134:	080091d1 	.word	0x080091d1
 8009138:	080091d1 	.word	0x080091d1
 800913c:	080091b1 	.word	0x080091b1
 8009140:	080091d1 	.word	0x080091d1
 8009144:	080091d1 	.word	0x080091d1
 8009148:	080091d1 	.word	0x080091d1
 800914c:	080091d1 	.word	0x080091d1
 8009150:	080091d1 	.word	0x080091d1
 8009154:	080091d1 	.word	0x080091d1
 8009158:	080091d1 	.word	0x080091d1
 800915c:	080091b9 	.word	0x080091b9
 8009160:	080091d1 	.word	0x080091d1
 8009164:	080091d1 	.word	0x080091d1
 8009168:	080091d1 	.word	0x080091d1
 800916c:	080091d1 	.word	0x080091d1
 8009170:	080091d1 	.word	0x080091d1
 8009174:	080091d1 	.word	0x080091d1
 8009178:	080091d1 	.word	0x080091d1
 800917c:	080091c1 	.word	0x080091c1
 8009180:	080091d1 	.word	0x080091d1
 8009184:	080091d1 	.word	0x080091d1
 8009188:	080091d1 	.word	0x080091d1
 800918c:	080091d1 	.word	0x080091d1
 8009190:	080091d1 	.word	0x080091d1
 8009194:	080091d1 	.word	0x080091d1
 8009198:	080091d1 	.word	0x080091d1
 800919c:	080091c9 	.word	0x080091c9
 80091a0:	2301      	movs	r3, #1
 80091a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a6:	e050      	b.n	800924a <UART_SetConfig+0x7ae>
 80091a8:	2304      	movs	r3, #4
 80091aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ae:	e04c      	b.n	800924a <UART_SetConfig+0x7ae>
 80091b0:	2308      	movs	r3, #8
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e048      	b.n	800924a <UART_SetConfig+0x7ae>
 80091b8:	2310      	movs	r3, #16
 80091ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091be:	e044      	b.n	800924a <UART_SetConfig+0x7ae>
 80091c0:	2320      	movs	r3, #32
 80091c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c6:	e040      	b.n	800924a <UART_SetConfig+0x7ae>
 80091c8:	2340      	movs	r3, #64	@ 0x40
 80091ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ce:	e03c      	b.n	800924a <UART_SetConfig+0x7ae>
 80091d0:	2380      	movs	r3, #128	@ 0x80
 80091d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091d6:	e038      	b.n	800924a <UART_SetConfig+0x7ae>
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a71      	ldr	r2, [pc, #452]	@ (80093a4 <UART_SetConfig+0x908>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d130      	bne.n	8009244 <UART_SetConfig+0x7a8>
 80091e2:	4b6f      	ldr	r3, [pc, #444]	@ (80093a0 <UART_SetConfig+0x904>)
 80091e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091e6:	f003 0307 	and.w	r3, r3, #7
 80091ea:	2b05      	cmp	r3, #5
 80091ec:	d826      	bhi.n	800923c <UART_SetConfig+0x7a0>
 80091ee:	a201      	add	r2, pc, #4	@ (adr r2, 80091f4 <UART_SetConfig+0x758>)
 80091f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f4:	0800920d 	.word	0x0800920d
 80091f8:	08009215 	.word	0x08009215
 80091fc:	0800921d 	.word	0x0800921d
 8009200:	08009225 	.word	0x08009225
 8009204:	0800922d 	.word	0x0800922d
 8009208:	08009235 	.word	0x08009235
 800920c:	2302      	movs	r3, #2
 800920e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009212:	e01a      	b.n	800924a <UART_SetConfig+0x7ae>
 8009214:	2304      	movs	r3, #4
 8009216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800921a:	e016      	b.n	800924a <UART_SetConfig+0x7ae>
 800921c:	2308      	movs	r3, #8
 800921e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009222:	e012      	b.n	800924a <UART_SetConfig+0x7ae>
 8009224:	2310      	movs	r3, #16
 8009226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800922a:	e00e      	b.n	800924a <UART_SetConfig+0x7ae>
 800922c:	2320      	movs	r3, #32
 800922e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009232:	e00a      	b.n	800924a <UART_SetConfig+0x7ae>
 8009234:	2340      	movs	r3, #64	@ 0x40
 8009236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800923a:	e006      	b.n	800924a <UART_SetConfig+0x7ae>
 800923c:	2380      	movs	r3, #128	@ 0x80
 800923e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009242:	e002      	b.n	800924a <UART_SetConfig+0x7ae>
 8009244:	2380      	movs	r3, #128	@ 0x80
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a55      	ldr	r2, [pc, #340]	@ (80093a4 <UART_SetConfig+0x908>)
 8009250:	4293      	cmp	r3, r2
 8009252:	f040 80f8 	bne.w	8009446 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009256:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800925a:	2b20      	cmp	r3, #32
 800925c:	dc46      	bgt.n	80092ec <UART_SetConfig+0x850>
 800925e:	2b02      	cmp	r3, #2
 8009260:	db75      	blt.n	800934e <UART_SetConfig+0x8b2>
 8009262:	3b02      	subs	r3, #2
 8009264:	2b1e      	cmp	r3, #30
 8009266:	d872      	bhi.n	800934e <UART_SetConfig+0x8b2>
 8009268:	a201      	add	r2, pc, #4	@ (adr r2, 8009270 <UART_SetConfig+0x7d4>)
 800926a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800926e:	bf00      	nop
 8009270:	080092f3 	.word	0x080092f3
 8009274:	0800934f 	.word	0x0800934f
 8009278:	080092fb 	.word	0x080092fb
 800927c:	0800934f 	.word	0x0800934f
 8009280:	0800934f 	.word	0x0800934f
 8009284:	0800934f 	.word	0x0800934f
 8009288:	0800930b 	.word	0x0800930b
 800928c:	0800934f 	.word	0x0800934f
 8009290:	0800934f 	.word	0x0800934f
 8009294:	0800934f 	.word	0x0800934f
 8009298:	0800934f 	.word	0x0800934f
 800929c:	0800934f 	.word	0x0800934f
 80092a0:	0800934f 	.word	0x0800934f
 80092a4:	0800934f 	.word	0x0800934f
 80092a8:	0800931b 	.word	0x0800931b
 80092ac:	0800934f 	.word	0x0800934f
 80092b0:	0800934f 	.word	0x0800934f
 80092b4:	0800934f 	.word	0x0800934f
 80092b8:	0800934f 	.word	0x0800934f
 80092bc:	0800934f 	.word	0x0800934f
 80092c0:	0800934f 	.word	0x0800934f
 80092c4:	0800934f 	.word	0x0800934f
 80092c8:	0800934f 	.word	0x0800934f
 80092cc:	0800934f 	.word	0x0800934f
 80092d0:	0800934f 	.word	0x0800934f
 80092d4:	0800934f 	.word	0x0800934f
 80092d8:	0800934f 	.word	0x0800934f
 80092dc:	0800934f 	.word	0x0800934f
 80092e0:	0800934f 	.word	0x0800934f
 80092e4:	0800934f 	.word	0x0800934f
 80092e8:	08009341 	.word	0x08009341
 80092ec:	2b40      	cmp	r3, #64	@ 0x40
 80092ee:	d02a      	beq.n	8009346 <UART_SetConfig+0x8aa>
 80092f0:	e02d      	b.n	800934e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80092f2:	f7fd fd3b 	bl	8006d6c <HAL_RCCEx_GetD3PCLK1Freq>
 80092f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80092f8:	e02f      	b.n	800935a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092fe:	4618      	mov	r0, r3
 8009300:	f7fd fd4a 	bl	8006d98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009308:	e027      	b.n	800935a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800930a:	f107 0318 	add.w	r3, r7, #24
 800930e:	4618      	mov	r0, r3
 8009310:	f7fd fe96 	bl	8007040 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009314:	69fb      	ldr	r3, [r7, #28]
 8009316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009318:	e01f      	b.n	800935a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800931a:	4b21      	ldr	r3, [pc, #132]	@ (80093a0 <UART_SetConfig+0x904>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f003 0320 	and.w	r3, r3, #32
 8009322:	2b00      	cmp	r3, #0
 8009324:	d009      	beq.n	800933a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009326:	4b1e      	ldr	r3, [pc, #120]	@ (80093a0 <UART_SetConfig+0x904>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	08db      	lsrs	r3, r3, #3
 800932c:	f003 0303 	and.w	r3, r3, #3
 8009330:	4a1d      	ldr	r2, [pc, #116]	@ (80093a8 <UART_SetConfig+0x90c>)
 8009332:	fa22 f303 	lsr.w	r3, r2, r3
 8009336:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009338:	e00f      	b.n	800935a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800933a:	4b1b      	ldr	r3, [pc, #108]	@ (80093a8 <UART_SetConfig+0x90c>)
 800933c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800933e:	e00c      	b.n	800935a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009340:	4b1a      	ldr	r3, [pc, #104]	@ (80093ac <UART_SetConfig+0x910>)
 8009342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009344:	e009      	b.n	800935a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800934a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800934c:	e005      	b.n	800935a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800934e:	2300      	movs	r3, #0
 8009350:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009358:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800935a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800935c:	2b00      	cmp	r3, #0
 800935e:	f000 81ee 	beq.w	800973e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009366:	4a12      	ldr	r2, [pc, #72]	@ (80093b0 <UART_SetConfig+0x914>)
 8009368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800936c:	461a      	mov	r2, r3
 800936e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009370:	fbb3 f3f2 	udiv	r3, r3, r2
 8009374:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	685a      	ldr	r2, [r3, #4]
 800937a:	4613      	mov	r3, r2
 800937c:	005b      	lsls	r3, r3, #1
 800937e:	4413      	add	r3, r2
 8009380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009382:	429a      	cmp	r2, r3
 8009384:	d305      	bcc.n	8009392 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800938c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800938e:	429a      	cmp	r2, r3
 8009390:	d910      	bls.n	80093b4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8009392:	2301      	movs	r3, #1
 8009394:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009398:	e1d1      	b.n	800973e <UART_SetConfig+0xca2>
 800939a:	bf00      	nop
 800939c:	40011c00 	.word	0x40011c00
 80093a0:	58024400 	.word	0x58024400
 80093a4:	58000c00 	.word	0x58000c00
 80093a8:	03d09000 	.word	0x03d09000
 80093ac:	003d0900 	.word	0x003d0900
 80093b0:	0800c0d0 	.word	0x0800c0d0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093b6:	2200      	movs	r2, #0
 80093b8:	60bb      	str	r3, [r7, #8]
 80093ba:	60fa      	str	r2, [r7, #12]
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c0:	4ac0      	ldr	r2, [pc, #768]	@ (80096c4 <UART_SetConfig+0xc28>)
 80093c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	2200      	movs	r2, #0
 80093ca:	603b      	str	r3, [r7, #0]
 80093cc:	607a      	str	r2, [r7, #4]
 80093ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80093d6:	f7f6 fffb 	bl	80003d0 <__aeabi_uldivmod>
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	4610      	mov	r0, r2
 80093e0:	4619      	mov	r1, r3
 80093e2:	f04f 0200 	mov.w	r2, #0
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	020b      	lsls	r3, r1, #8
 80093ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80093f0:	0202      	lsls	r2, r0, #8
 80093f2:	6979      	ldr	r1, [r7, #20]
 80093f4:	6849      	ldr	r1, [r1, #4]
 80093f6:	0849      	lsrs	r1, r1, #1
 80093f8:	2000      	movs	r0, #0
 80093fa:	460c      	mov	r4, r1
 80093fc:	4605      	mov	r5, r0
 80093fe:	eb12 0804 	adds.w	r8, r2, r4
 8009402:	eb43 0905 	adc.w	r9, r3, r5
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	469a      	mov	sl, r3
 800940e:	4693      	mov	fp, r2
 8009410:	4652      	mov	r2, sl
 8009412:	465b      	mov	r3, fp
 8009414:	4640      	mov	r0, r8
 8009416:	4649      	mov	r1, r9
 8009418:	f7f6 ffda 	bl	80003d0 <__aeabi_uldivmod>
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	4613      	mov	r3, r2
 8009422:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009426:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800942a:	d308      	bcc.n	800943e <UART_SetConfig+0x9a2>
 800942c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009432:	d204      	bcs.n	800943e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800943a:	60da      	str	r2, [r3, #12]
 800943c:	e17f      	b.n	800973e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800943e:	2301      	movs	r3, #1
 8009440:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009444:	e17b      	b.n	800973e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009446:	697b      	ldr	r3, [r7, #20]
 8009448:	69db      	ldr	r3, [r3, #28]
 800944a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800944e:	f040 80bd 	bne.w	80095cc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009452:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009456:	2b20      	cmp	r3, #32
 8009458:	dc48      	bgt.n	80094ec <UART_SetConfig+0xa50>
 800945a:	2b00      	cmp	r3, #0
 800945c:	db7b      	blt.n	8009556 <UART_SetConfig+0xaba>
 800945e:	2b20      	cmp	r3, #32
 8009460:	d879      	bhi.n	8009556 <UART_SetConfig+0xaba>
 8009462:	a201      	add	r2, pc, #4	@ (adr r2, 8009468 <UART_SetConfig+0x9cc>)
 8009464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009468:	080094f3 	.word	0x080094f3
 800946c:	080094fb 	.word	0x080094fb
 8009470:	08009557 	.word	0x08009557
 8009474:	08009557 	.word	0x08009557
 8009478:	08009503 	.word	0x08009503
 800947c:	08009557 	.word	0x08009557
 8009480:	08009557 	.word	0x08009557
 8009484:	08009557 	.word	0x08009557
 8009488:	08009513 	.word	0x08009513
 800948c:	08009557 	.word	0x08009557
 8009490:	08009557 	.word	0x08009557
 8009494:	08009557 	.word	0x08009557
 8009498:	08009557 	.word	0x08009557
 800949c:	08009557 	.word	0x08009557
 80094a0:	08009557 	.word	0x08009557
 80094a4:	08009557 	.word	0x08009557
 80094a8:	08009523 	.word	0x08009523
 80094ac:	08009557 	.word	0x08009557
 80094b0:	08009557 	.word	0x08009557
 80094b4:	08009557 	.word	0x08009557
 80094b8:	08009557 	.word	0x08009557
 80094bc:	08009557 	.word	0x08009557
 80094c0:	08009557 	.word	0x08009557
 80094c4:	08009557 	.word	0x08009557
 80094c8:	08009557 	.word	0x08009557
 80094cc:	08009557 	.word	0x08009557
 80094d0:	08009557 	.word	0x08009557
 80094d4:	08009557 	.word	0x08009557
 80094d8:	08009557 	.word	0x08009557
 80094dc:	08009557 	.word	0x08009557
 80094e0:	08009557 	.word	0x08009557
 80094e4:	08009557 	.word	0x08009557
 80094e8:	08009549 	.word	0x08009549
 80094ec:	2b40      	cmp	r3, #64	@ 0x40
 80094ee:	d02e      	beq.n	800954e <UART_SetConfig+0xab2>
 80094f0:	e031      	b.n	8009556 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094f2:	f7fc fa6f 	bl	80059d4 <HAL_RCC_GetPCLK1Freq>
 80094f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80094f8:	e033      	b.n	8009562 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094fa:	f7fc fa81 	bl	8005a00 <HAL_RCC_GetPCLK2Freq>
 80094fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009500:	e02f      	b.n	8009562 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009506:	4618      	mov	r0, r3
 8009508:	f7fd fc46 	bl	8006d98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800950c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800950e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009510:	e027      	b.n	8009562 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009512:	f107 0318 	add.w	r3, r7, #24
 8009516:	4618      	mov	r0, r3
 8009518:	f7fd fd92 	bl	8007040 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009520:	e01f      	b.n	8009562 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009522:	4b69      	ldr	r3, [pc, #420]	@ (80096c8 <UART_SetConfig+0xc2c>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f003 0320 	and.w	r3, r3, #32
 800952a:	2b00      	cmp	r3, #0
 800952c:	d009      	beq.n	8009542 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800952e:	4b66      	ldr	r3, [pc, #408]	@ (80096c8 <UART_SetConfig+0xc2c>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	08db      	lsrs	r3, r3, #3
 8009534:	f003 0303 	and.w	r3, r3, #3
 8009538:	4a64      	ldr	r2, [pc, #400]	@ (80096cc <UART_SetConfig+0xc30>)
 800953a:	fa22 f303 	lsr.w	r3, r2, r3
 800953e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009540:	e00f      	b.n	8009562 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009542:	4b62      	ldr	r3, [pc, #392]	@ (80096cc <UART_SetConfig+0xc30>)
 8009544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009546:	e00c      	b.n	8009562 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009548:	4b61      	ldr	r3, [pc, #388]	@ (80096d0 <UART_SetConfig+0xc34>)
 800954a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800954c:	e009      	b.n	8009562 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800954e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009554:	e005      	b.n	8009562 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8009556:	2300      	movs	r3, #0
 8009558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009560:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009564:	2b00      	cmp	r3, #0
 8009566:	f000 80ea 	beq.w	800973e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956e:	4a55      	ldr	r2, [pc, #340]	@ (80096c4 <UART_SetConfig+0xc28>)
 8009570:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009574:	461a      	mov	r2, r3
 8009576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009578:	fbb3 f3f2 	udiv	r3, r3, r2
 800957c:	005a      	lsls	r2, r3, #1
 800957e:	697b      	ldr	r3, [r7, #20]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	085b      	lsrs	r3, r3, #1
 8009584:	441a      	add	r2, r3
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	fbb2 f3f3 	udiv	r3, r2, r3
 800958e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009592:	2b0f      	cmp	r3, #15
 8009594:	d916      	bls.n	80095c4 <UART_SetConfig+0xb28>
 8009596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800959c:	d212      	bcs.n	80095c4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800959e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	f023 030f 	bic.w	r3, r3, #15
 80095a6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095aa:	085b      	lsrs	r3, r3, #1
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	b29a      	uxth	r2, r3
 80095b4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80095b6:	4313      	orrs	r3, r2
 80095b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80095c0:	60da      	str	r2, [r3, #12]
 80095c2:	e0bc      	b.n	800973e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80095ca:	e0b8      	b.n	800973e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095cc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80095d0:	2b20      	cmp	r3, #32
 80095d2:	dc4b      	bgt.n	800966c <UART_SetConfig+0xbd0>
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f2c0 8087 	blt.w	80096e8 <UART_SetConfig+0xc4c>
 80095da:	2b20      	cmp	r3, #32
 80095dc:	f200 8084 	bhi.w	80096e8 <UART_SetConfig+0xc4c>
 80095e0:	a201      	add	r2, pc, #4	@ (adr r2, 80095e8 <UART_SetConfig+0xb4c>)
 80095e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e6:	bf00      	nop
 80095e8:	08009673 	.word	0x08009673
 80095ec:	0800967b 	.word	0x0800967b
 80095f0:	080096e9 	.word	0x080096e9
 80095f4:	080096e9 	.word	0x080096e9
 80095f8:	08009683 	.word	0x08009683
 80095fc:	080096e9 	.word	0x080096e9
 8009600:	080096e9 	.word	0x080096e9
 8009604:	080096e9 	.word	0x080096e9
 8009608:	08009693 	.word	0x08009693
 800960c:	080096e9 	.word	0x080096e9
 8009610:	080096e9 	.word	0x080096e9
 8009614:	080096e9 	.word	0x080096e9
 8009618:	080096e9 	.word	0x080096e9
 800961c:	080096e9 	.word	0x080096e9
 8009620:	080096e9 	.word	0x080096e9
 8009624:	080096e9 	.word	0x080096e9
 8009628:	080096a3 	.word	0x080096a3
 800962c:	080096e9 	.word	0x080096e9
 8009630:	080096e9 	.word	0x080096e9
 8009634:	080096e9 	.word	0x080096e9
 8009638:	080096e9 	.word	0x080096e9
 800963c:	080096e9 	.word	0x080096e9
 8009640:	080096e9 	.word	0x080096e9
 8009644:	080096e9 	.word	0x080096e9
 8009648:	080096e9 	.word	0x080096e9
 800964c:	080096e9 	.word	0x080096e9
 8009650:	080096e9 	.word	0x080096e9
 8009654:	080096e9 	.word	0x080096e9
 8009658:	080096e9 	.word	0x080096e9
 800965c:	080096e9 	.word	0x080096e9
 8009660:	080096e9 	.word	0x080096e9
 8009664:	080096e9 	.word	0x080096e9
 8009668:	080096db 	.word	0x080096db
 800966c:	2b40      	cmp	r3, #64	@ 0x40
 800966e:	d037      	beq.n	80096e0 <UART_SetConfig+0xc44>
 8009670:	e03a      	b.n	80096e8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009672:	f7fc f9af 	bl	80059d4 <HAL_RCC_GetPCLK1Freq>
 8009676:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009678:	e03c      	b.n	80096f4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800967a:	f7fc f9c1 	bl	8005a00 <HAL_RCC_GetPCLK2Freq>
 800967e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009680:	e038      	b.n	80096f4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009686:	4618      	mov	r0, r3
 8009688:	f7fd fb86 	bl	8006d98 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800968c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800968e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009690:	e030      	b.n	80096f4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009692:	f107 0318 	add.w	r3, r7, #24
 8009696:	4618      	mov	r0, r3
 8009698:	f7fd fcd2 	bl	8007040 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096a0:	e028      	b.n	80096f4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096a2:	4b09      	ldr	r3, [pc, #36]	@ (80096c8 <UART_SetConfig+0xc2c>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f003 0320 	and.w	r3, r3, #32
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d012      	beq.n	80096d4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80096ae:	4b06      	ldr	r3, [pc, #24]	@ (80096c8 <UART_SetConfig+0xc2c>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	08db      	lsrs	r3, r3, #3
 80096b4:	f003 0303 	and.w	r3, r3, #3
 80096b8:	4a04      	ldr	r2, [pc, #16]	@ (80096cc <UART_SetConfig+0xc30>)
 80096ba:	fa22 f303 	lsr.w	r3, r2, r3
 80096be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80096c0:	e018      	b.n	80096f4 <UART_SetConfig+0xc58>
 80096c2:	bf00      	nop
 80096c4:	0800c0d0 	.word	0x0800c0d0
 80096c8:	58024400 	.word	0x58024400
 80096cc:	03d09000 	.word	0x03d09000
 80096d0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80096d4:	4b24      	ldr	r3, [pc, #144]	@ (8009768 <UART_SetConfig+0xccc>)
 80096d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096d8:	e00c      	b.n	80096f4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80096da:	4b24      	ldr	r3, [pc, #144]	@ (800976c <UART_SetConfig+0xcd0>)
 80096dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096de:	e009      	b.n	80096f4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096e6:	e005      	b.n	80096f4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80096e8:	2300      	movs	r3, #0
 80096ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80096ec:	2301      	movs	r3, #1
 80096ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80096f2:	bf00      	nop
    }

    if (pclk != 0U)
 80096f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d021      	beq.n	800973e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096fe:	4a1c      	ldr	r2, [pc, #112]	@ (8009770 <UART_SetConfig+0xcd4>)
 8009700:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009704:	461a      	mov	r2, r3
 8009706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009708:	fbb3 f2f2 	udiv	r2, r3, r2
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	085b      	lsrs	r3, r3, #1
 8009712:	441a      	add	r2, r3
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	685b      	ldr	r3, [r3, #4]
 8009718:	fbb2 f3f3 	udiv	r3, r2, r3
 800971c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800971e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009720:	2b0f      	cmp	r3, #15
 8009722:	d909      	bls.n	8009738 <UART_SetConfig+0xc9c>
 8009724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800972a:	d205      	bcs.n	8009738 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800972c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800972e:	b29a      	uxth	r2, r3
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	60da      	str	r2, [r3, #12]
 8009736:	e002      	b.n	800973e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009738:	2301      	movs	r3, #1
 800973a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	2201      	movs	r2, #1
 8009742:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	2201      	movs	r2, #1
 800974a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	2200      	movs	r2, #0
 8009752:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	2200      	movs	r2, #0
 8009758:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800975a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800975e:	4618      	mov	r0, r3
 8009760:	3748      	adds	r7, #72	@ 0x48
 8009762:	46bd      	mov	sp, r7
 8009764:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009768:	03d09000 	.word	0x03d09000
 800976c:	003d0900 	.word	0x003d0900
 8009770:	0800c0d0 	.word	0x0800c0d0

08009774 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009780:	f003 0308 	and.w	r3, r3, #8
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00a      	beq.n	800979e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	685b      	ldr	r3, [r3, #4]
 800978e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	430a      	orrs	r2, r1
 800979c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a2:	f003 0301 	and.w	r3, r3, #1
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00a      	beq.n	80097c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	430a      	orrs	r2, r1
 80097be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c4:	f003 0302 	and.w	r3, r3, #2
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d00a      	beq.n	80097e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	685b      	ldr	r3, [r3, #4]
 80097d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	430a      	orrs	r2, r1
 80097e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e6:	f003 0304 	and.w	r3, r3, #4
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00a      	beq.n	8009804 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	430a      	orrs	r2, r1
 8009802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009808:	f003 0310 	and.w	r3, r3, #16
 800980c:	2b00      	cmp	r3, #0
 800980e:	d00a      	beq.n	8009826 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	430a      	orrs	r2, r1
 8009824:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800982a:	f003 0320 	and.w	r3, r3, #32
 800982e:	2b00      	cmp	r3, #0
 8009830:	d00a      	beq.n	8009848 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	430a      	orrs	r2, r1
 8009846:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800984c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009850:	2b00      	cmp	r3, #0
 8009852:	d01a      	beq.n	800988a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	430a      	orrs	r2, r1
 8009868:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800986e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009872:	d10a      	bne.n	800988a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	430a      	orrs	r2, r1
 8009888:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800988e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	685b      	ldr	r3, [r3, #4]
 800989c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	430a      	orrs	r2, r1
 80098aa:	605a      	str	r2, [r3, #4]
  }
}
 80098ac:	bf00      	nop
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b098      	sub	sp, #96	@ 0x60
 80098bc:	af02      	add	r7, sp, #8
 80098be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80098c8:	f7f7 ffc6 	bl	8001858 <HAL_GetTick>
 80098cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f003 0308 	and.w	r3, r3, #8
 80098d8:	2b08      	cmp	r3, #8
 80098da:	d12f      	bne.n	800993c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098e4:	2200      	movs	r2, #0
 80098e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 f88e 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d022      	beq.n	800993c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fe:	e853 3f00 	ldrex	r3, [r3]
 8009902:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009906:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800990a:	653b      	str	r3, [r7, #80]	@ 0x50
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	461a      	mov	r2, r3
 8009912:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009914:	647b      	str	r3, [r7, #68]	@ 0x44
 8009916:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009918:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800991a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800991c:	e841 2300 	strex	r3, r2, [r1]
 8009920:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009924:	2b00      	cmp	r3, #0
 8009926:	d1e6      	bne.n	80098f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2220      	movs	r2, #32
 800992c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	e063      	b.n	8009a04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f003 0304 	and.w	r3, r3, #4
 8009946:	2b04      	cmp	r3, #4
 8009948:	d149      	bne.n	80099de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800994a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009952:	2200      	movs	r2, #0
 8009954:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 f857 	bl	8009a0c <UART_WaitOnFlagUntilTimeout>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d03c      	beq.n	80099de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996c:	e853 3f00 	ldrex	r3, [r3]
 8009970:	623b      	str	r3, [r7, #32]
   return(result);
 8009972:	6a3b      	ldr	r3, [r7, #32]
 8009974:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009978:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	461a      	mov	r2, r3
 8009980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009982:	633b      	str	r3, [r7, #48]	@ 0x30
 8009984:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009986:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009988:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800998a:	e841 2300 	strex	r3, r2, [r1]
 800998e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009992:	2b00      	cmp	r3, #0
 8009994:	d1e6      	bne.n	8009964 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	3308      	adds	r3, #8
 800999c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	e853 3f00 	ldrex	r3, [r3]
 80099a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f023 0301 	bic.w	r3, r3, #1
 80099ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	3308      	adds	r3, #8
 80099b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099b6:	61fa      	str	r2, [r7, #28]
 80099b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ba:	69b9      	ldr	r1, [r7, #24]
 80099bc:	69fa      	ldr	r2, [r7, #28]
 80099be:	e841 2300 	strex	r3, r2, [r1]
 80099c2:	617b      	str	r3, [r7, #20]
   return(result);
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d1e5      	bne.n	8009996 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2220      	movs	r2, #32
 80099ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099da:	2303      	movs	r3, #3
 80099dc:	e012      	b.n	8009a04 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2220      	movs	r2, #32
 80099e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2220      	movs	r2, #32
 80099ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	3758      	adds	r7, #88	@ 0x58
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b084      	sub	sp, #16
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	60b9      	str	r1, [r7, #8]
 8009a16:	603b      	str	r3, [r7, #0]
 8009a18:	4613      	mov	r3, r2
 8009a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a1c:	e04f      	b.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a24:	d04b      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a26:	f7f7 ff17 	bl	8001858 <HAL_GetTick>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	69ba      	ldr	r2, [r7, #24]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d302      	bcc.n	8009a3c <UART_WaitOnFlagUntilTimeout+0x30>
 8009a36:	69bb      	ldr	r3, [r7, #24]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d101      	bne.n	8009a40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	e04e      	b.n	8009ade <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f003 0304 	and.w	r3, r3, #4
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d037      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	2b80      	cmp	r3, #128	@ 0x80
 8009a52:	d034      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	2b40      	cmp	r3, #64	@ 0x40
 8009a58:	d031      	beq.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	69db      	ldr	r3, [r3, #28]
 8009a60:	f003 0308 	and.w	r3, r3, #8
 8009a64:	2b08      	cmp	r3, #8
 8009a66:	d110      	bne.n	8009a8a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2208      	movs	r2, #8
 8009a6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a70:	68f8      	ldr	r0, [r7, #12]
 8009a72:	f000 f921 	bl	8009cb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2208      	movs	r2, #8
 8009a7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	2200      	movs	r2, #0
 8009a82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009a86:	2301      	movs	r3, #1
 8009a88:	e029      	b.n	8009ade <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	69db      	ldr	r3, [r3, #28]
 8009a90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a98:	d111      	bne.n	8009abe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009aa2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f000 f907 	bl	8009cb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2220      	movs	r2, #32
 8009aae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009aba:	2303      	movs	r3, #3
 8009abc:	e00f      	b.n	8009ade <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	69da      	ldr	r2, [r3, #28]
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	4013      	ands	r3, r2
 8009ac8:	68ba      	ldr	r2, [r7, #8]
 8009aca:	429a      	cmp	r2, r3
 8009acc:	bf0c      	ite	eq
 8009ace:	2301      	moveq	r3, #1
 8009ad0:	2300      	movne	r3, #0
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	461a      	mov	r2, r3
 8009ad6:	79fb      	ldrb	r3, [r7, #7]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d0a0      	beq.n	8009a1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3710      	adds	r7, #16
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
	...

08009ae8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b096      	sub	sp, #88	@ 0x58
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	60b9      	str	r1, [r7, #8]
 8009af2:	4613      	mov	r3, r2
 8009af4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	68ba      	ldr	r2, [r7, #8]
 8009afa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	88fa      	ldrh	r2, [r7, #6]
 8009b00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2200      	movs	r2, #0
 8009b08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2222      	movs	r2, #34	@ 0x22
 8009b10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d02d      	beq.n	8009b7a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b24:	4a40      	ldr	r2, [pc, #256]	@ (8009c28 <UART_Start_Receive_DMA+0x140>)
 8009b26:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b2e:	4a3f      	ldr	r2, [pc, #252]	@ (8009c2c <UART_Start_Receive_DMA+0x144>)
 8009b30:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b38:	4a3d      	ldr	r2, [pc, #244]	@ (8009c30 <UART_Start_Receive_DMA+0x148>)
 8009b3a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b42:	2200      	movs	r2, #0
 8009b44:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	3324      	adds	r3, #36	@ 0x24
 8009b52:	4619      	mov	r1, r3
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b58:	461a      	mov	r2, r3
 8009b5a:	88fb      	ldrh	r3, [r7, #6]
 8009b5c:	f7f8 faf0 	bl	8002140 <HAL_DMA_Start_IT>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d009      	beq.n	8009b7a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	2210      	movs	r2, #16
 8009b6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2220      	movs	r2, #32
 8009b72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009b76:	2301      	movs	r3, #1
 8009b78:	e051      	b.n	8009c1e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d018      	beq.n	8009bb4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b8a:	e853 3f00 	ldrex	r3, [r3]
 8009b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b96:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ba2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009ba6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ba8:	e841 2300 	strex	r3, r2, [r1]
 8009bac:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d1e6      	bne.n	8009b82 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	3308      	adds	r3, #8
 8009bba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bbe:	e853 3f00 	ldrex	r3, [r3]
 8009bc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc6:	f043 0301 	orr.w	r3, r3, #1
 8009bca:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	3308      	adds	r3, #8
 8009bd2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009bd4:	637a      	str	r2, [r7, #52]	@ 0x34
 8009bd6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bd8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009bda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009bdc:	e841 2300 	strex	r3, r2, [r1]
 8009be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d1e5      	bne.n	8009bb4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	3308      	adds	r3, #8
 8009bee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	e853 3f00 	ldrex	r3, [r3]
 8009bf6:	613b      	str	r3, [r7, #16]
   return(result);
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	3308      	adds	r3, #8
 8009c06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009c08:	623a      	str	r2, [r7, #32]
 8009c0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0c:	69f9      	ldr	r1, [r7, #28]
 8009c0e:	6a3a      	ldr	r2, [r7, #32]
 8009c10:	e841 2300 	strex	r3, r2, [r1]
 8009c14:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c16:	69bb      	ldr	r3, [r7, #24]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d1e5      	bne.n	8009be8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3758      	adds	r7, #88	@ 0x58
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	08009d85 	.word	0x08009d85
 8009c2c:	08009ead 	.word	0x08009ead
 8009c30:	08009eeb 	.word	0x08009eeb

08009c34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b08f      	sub	sp, #60	@ 0x3c
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c42:	6a3b      	ldr	r3, [r7, #32]
 8009c44:	e853 3f00 	ldrex	r3, [r3]
 8009c48:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c4a:	69fb      	ldr	r3, [r7, #28]
 8009c4c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009c50:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	461a      	mov	r2, r3
 8009c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c5c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c62:	e841 2300 	strex	r3, r2, [r1]
 8009c66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1e6      	bne.n	8009c3c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	3308      	adds	r3, #8
 8009c74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	e853 3f00 	ldrex	r3, [r3]
 8009c7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	3308      	adds	r3, #8
 8009c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c8e:	61ba      	str	r2, [r7, #24]
 8009c90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c92:	6979      	ldr	r1, [r7, #20]
 8009c94:	69ba      	ldr	r2, [r7, #24]
 8009c96:	e841 2300 	strex	r3, r2, [r1]
 8009c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1e5      	bne.n	8009c6e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2220      	movs	r2, #32
 8009ca6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009caa:	bf00      	nop
 8009cac:	373c      	adds	r7, #60	@ 0x3c
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr
	...

08009cb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b095      	sub	sp, #84	@ 0x54
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cc8:	e853 3f00 	ldrex	r3, [r3]
 8009ccc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	461a      	mov	r2, r3
 8009cdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cde:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ce0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ce4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ce6:	e841 2300 	strex	r3, r2, [r1]
 8009cea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1e6      	bne.n	8009cc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	3308      	adds	r3, #8
 8009cf8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cfa:	6a3b      	ldr	r3, [r7, #32]
 8009cfc:	e853 3f00 	ldrex	r3, [r3]
 8009d00:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d02:	69fa      	ldr	r2, [r7, #28]
 8009d04:	4b1e      	ldr	r3, [pc, #120]	@ (8009d80 <UART_EndRxTransfer+0xc8>)
 8009d06:	4013      	ands	r3, r2
 8009d08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	3308      	adds	r3, #8
 8009d10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d1a:	e841 2300 	strex	r3, r2, [r1]
 8009d1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d1e5      	bne.n	8009cf2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d118      	bne.n	8009d60 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	e853 3f00 	ldrex	r3, [r3]
 8009d3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	f023 0310 	bic.w	r3, r3, #16
 8009d42:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	461a      	mov	r2, r3
 8009d4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d4c:	61bb      	str	r3, [r7, #24]
 8009d4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d50:	6979      	ldr	r1, [r7, #20]
 8009d52:	69ba      	ldr	r2, [r7, #24]
 8009d54:	e841 2300 	strex	r3, r2, [r1]
 8009d58:	613b      	str	r3, [r7, #16]
   return(result);
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d1e6      	bne.n	8009d2e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2220      	movs	r2, #32
 8009d64:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d74:	bf00      	nop
 8009d76:	3754      	adds	r7, #84	@ 0x54
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7e:	4770      	bx	lr
 8009d80:	effffffe 	.word	0xeffffffe

08009d84 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b09c      	sub	sp, #112	@ 0x70
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d90:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	69db      	ldr	r3, [r3, #28]
 8009d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d9a:	d071      	beq.n	8009e80 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009d9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d9e:	2200      	movs	r2, #0
 8009da0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009da4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009daa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dac:	e853 3f00 	ldrex	r3, [r3]
 8009db0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009db4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009db8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009dba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009dc2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009dc4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009dc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009dca:	e841 2300 	strex	r3, r2, [r1]
 8009dce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009dd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1e6      	bne.n	8009da4 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	3308      	adds	r3, #8
 8009ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de0:	e853 3f00 	ldrex	r3, [r3]
 8009de4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009de6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009de8:	f023 0301 	bic.w	r3, r3, #1
 8009dec:	667b      	str	r3, [r7, #100]	@ 0x64
 8009dee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3308      	adds	r3, #8
 8009df4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009df6:	647a      	str	r2, [r7, #68]	@ 0x44
 8009df8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009dfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009dfe:	e841 2300 	strex	r3, r2, [r1]
 8009e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d1e5      	bne.n	8009dd6 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	3308      	adds	r3, #8
 8009e10:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e14:	e853 3f00 	ldrex	r3, [r3]
 8009e18:	623b      	str	r3, [r7, #32]
   return(result);
 8009e1a:	6a3b      	ldr	r3, [r7, #32]
 8009e1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e20:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	3308      	adds	r3, #8
 8009e28:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009e2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e32:	e841 2300 	strex	r3, r2, [r1]
 8009e36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d1e5      	bne.n	8009e0a <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e40:	2220      	movs	r2, #32
 8009e42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d118      	bne.n	8009e80 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e54:	693b      	ldr	r3, [r7, #16]
 8009e56:	e853 3f00 	ldrex	r3, [r3]
 8009e5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f023 0310 	bic.w	r3, r3, #16
 8009e62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	461a      	mov	r2, r3
 8009e6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e6c:	61fb      	str	r3, [r7, #28]
 8009e6e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e70:	69b9      	ldr	r1, [r7, #24]
 8009e72:	69fa      	ldr	r2, [r7, #28]
 8009e74:	e841 2300 	strex	r3, r2, [r1]
 8009e78:	617b      	str	r3, [r7, #20]
   return(result);
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1e6      	bne.n	8009e4e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e82:	2200      	movs	r2, #0
 8009e84:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d107      	bne.n	8009e9e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e94:	4619      	mov	r1, r3
 8009e96:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e98:	f7fe fdf4 	bl	8008a84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e9c:	e002      	b.n	8009ea4 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009e9e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009ea0:	f000 fc90 	bl	800a7c4 <HAL_UART_RxCpltCallback>
}
 8009ea4:	bf00      	nop
 8009ea6:	3770      	adds	r7, #112	@ 0x70
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b084      	sub	sp, #16
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eb8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	2201      	movs	r2, #1
 8009ebe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d109      	bne.n	8009edc <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ece:	085b      	lsrs	r3, r3, #1
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	68f8      	ldr	r0, [r7, #12]
 8009ed6:	f7fe fdd5 	bl	8008a84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009eda:	e002      	b.n	8009ee2 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009edc:	68f8      	ldr	r0, [r7, #12]
 8009ede:	f7fe fdbd 	bl	8008a5c <HAL_UART_RxHalfCpltCallback>
}
 8009ee2:	bf00      	nop
 8009ee4:	3710      	adds	r7, #16
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}

08009eea <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009eea:	b580      	push	{r7, lr}
 8009eec:	b086      	sub	sp, #24
 8009eee:	af00      	add	r7, sp, #0
 8009ef0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ef6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009efe:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f06:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f12:	2b80      	cmp	r3, #128	@ 0x80
 8009f14:	d109      	bne.n	8009f2a <UART_DMAError+0x40>
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	2b21      	cmp	r3, #33	@ 0x21
 8009f1a:	d106      	bne.n	8009f2a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	2200      	movs	r2, #0
 8009f20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009f24:	6978      	ldr	r0, [r7, #20]
 8009f26:	f7ff fe85 	bl	8009c34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	689b      	ldr	r3, [r3, #8]
 8009f30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f34:	2b40      	cmp	r3, #64	@ 0x40
 8009f36:	d109      	bne.n	8009f4c <UART_DMAError+0x62>
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2b22      	cmp	r3, #34	@ 0x22
 8009f3c:	d106      	bne.n	8009f4c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009f3e:	697b      	ldr	r3, [r7, #20]
 8009f40:	2200      	movs	r2, #0
 8009f42:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009f46:	6978      	ldr	r0, [r7, #20]
 8009f48:	f7ff feb6 	bl	8009cb8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f52:	f043 0210 	orr.w	r2, r3, #16
 8009f56:	697b      	ldr	r3, [r7, #20]
 8009f58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f5c:	6978      	ldr	r0, [r7, #20]
 8009f5e:	f7fe fd87 	bl	8008a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f62:	bf00      	nop
 8009f64:	3718      	adds	r7, #24
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}

08009f6a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f6a:	b580      	push	{r7, lr}
 8009f6c:	b084      	sub	sp, #16
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	f7fe fd71 	bl	8008a70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f8e:	bf00      	nop
 8009f90:	3710      	adds	r7, #16
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009f96:	b480      	push	{r7}
 8009f98:	b08f      	sub	sp, #60	@ 0x3c
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fa4:	2b21      	cmp	r3, #33	@ 0x21
 8009fa6:	d14c      	bne.n	800a042 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d132      	bne.n	800a01a <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fba:	6a3b      	ldr	r3, [r7, #32]
 8009fbc:	e853 3f00 	ldrex	r3, [r3]
 8009fc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8009fc2:	69fb      	ldr	r3, [r7, #28]
 8009fc4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	461a      	mov	r2, r3
 8009fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009fd4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009fd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fda:	e841 2300 	strex	r3, r2, [r1]
 8009fde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d1e6      	bne.n	8009fb4 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	e853 3f00 	ldrex	r3, [r3]
 8009ff2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ffa:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	461a      	mov	r2, r3
 800a002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a004:	61bb      	str	r3, [r7, #24]
 800a006:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a008:	6979      	ldr	r1, [r7, #20]
 800a00a:	69ba      	ldr	r2, [r7, #24]
 800a00c:	e841 2300 	strex	r3, r2, [r1]
 800a010:	613b      	str	r3, [r7, #16]
   return(result);
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d1e6      	bne.n	8009fe6 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a018:	e013      	b.n	800a042 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a01e:	781a      	ldrb	r2, [r3, #0]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a02a:	1c5a      	adds	r2, r3, #1
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a036:	b29b      	uxth	r3, r3
 800a038:	3b01      	subs	r3, #1
 800a03a:	b29a      	uxth	r2, r3
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a042:	bf00      	nop
 800a044:	373c      	adds	r7, #60	@ 0x3c
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a04e:	b480      	push	{r7}
 800a050:	b091      	sub	sp, #68	@ 0x44
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a05c:	2b21      	cmp	r3, #33	@ 0x21
 800a05e:	d151      	bne.n	800a104 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a066:	b29b      	uxth	r3, r3
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d132      	bne.n	800a0d2 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a074:	e853 3f00 	ldrex	r3, [r3]
 800a078:	623b      	str	r3, [r7, #32]
   return(result);
 800a07a:	6a3b      	ldr	r3, [r7, #32]
 800a07c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a080:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	461a      	mov	r2, r3
 800a088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a08a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a08c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a08e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a090:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a092:	e841 2300 	strex	r3, r2, [r1]
 800a096:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d1e6      	bne.n	800a06c <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	e853 3f00 	ldrex	r3, [r3]
 800a0aa:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	461a      	mov	r2, r3
 800a0ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0bc:	61fb      	str	r3, [r7, #28]
 800a0be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c0:	69b9      	ldr	r1, [r7, #24]
 800a0c2:	69fa      	ldr	r2, [r7, #28]
 800a0c4:	e841 2300 	strex	r3, r2, [r1]
 800a0c8:	617b      	str	r3, [r7, #20]
   return(result);
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d1e6      	bne.n	800a09e <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a0d0:	e018      	b.n	800a104 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a0d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0da:	881b      	ldrh	r3, [r3, #0]
 800a0dc:	461a      	mov	r2, r3
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a0e6:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0ec:	1c9a      	adds	r2, r3, #2
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a0f8:	b29b      	uxth	r3, r3
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	b29a      	uxth	r2, r3
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a104:	bf00      	nop
 800a106:	3744      	adds	r7, #68	@ 0x44
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a110:	b480      	push	{r7}
 800a112:	b091      	sub	sp, #68	@ 0x44
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a11e:	2b21      	cmp	r3, #33	@ 0x21
 800a120:	d160      	bne.n	800a1e4 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a128:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a12a:	e057      	b.n	800a1dc <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a132:	b29b      	uxth	r3, r3
 800a134:	2b00      	cmp	r3, #0
 800a136:	d133      	bne.n	800a1a0 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	3308      	adds	r3, #8
 800a13e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a142:	e853 3f00 	ldrex	r3, [r3]
 800a146:	623b      	str	r3, [r7, #32]
   return(result);
 800a148:	6a3b      	ldr	r3, [r7, #32]
 800a14a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a14e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	3308      	adds	r3, #8
 800a156:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a158:	633a      	str	r2, [r7, #48]	@ 0x30
 800a15a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a15c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a15e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a160:	e841 2300 	strex	r3, r2, [r1]
 800a164:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d1e5      	bne.n	800a138 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	e853 3f00 	ldrex	r3, [r3]
 800a178:	60fb      	str	r3, [r7, #12]
   return(result);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a180:	637b      	str	r3, [r7, #52]	@ 0x34
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	461a      	mov	r2, r3
 800a188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a18a:	61fb      	str	r3, [r7, #28]
 800a18c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18e:	69b9      	ldr	r1, [r7, #24]
 800a190:	69fa      	ldr	r2, [r7, #28]
 800a192:	e841 2300 	strex	r3, r2, [r1]
 800a196:	617b      	str	r3, [r7, #20]
   return(result);
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1e6      	bne.n	800a16c <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a19e:	e021      	b.n	800a1e4 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	69db      	ldr	r3, [r3, #28]
 800a1a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d013      	beq.n	800a1d6 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1b2:	781a      	ldrb	r2, [r3, #0]
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1be:	1c5a      	adds	r2, r3, #1
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a1ca:	b29b      	uxth	r3, r3
 800a1cc:	3b01      	subs	r3, #1
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a1d6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a1dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d1a4      	bne.n	800a12c <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a1e2:	e7ff      	b.n	800a1e4 <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a1e4:	bf00      	nop
 800a1e6:	3744      	adds	r7, #68	@ 0x44
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr

0800a1f0 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b091      	sub	sp, #68	@ 0x44
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1fe:	2b21      	cmp	r3, #33	@ 0x21
 800a200:	d165      	bne.n	800a2ce <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a208:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a20a:	e05c      	b.n	800a2c6 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a212:	b29b      	uxth	r3, r3
 800a214:	2b00      	cmp	r3, #0
 800a216:	d133      	bne.n	800a280 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	3308      	adds	r3, #8
 800a21e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a220:	6a3b      	ldr	r3, [r7, #32]
 800a222:	e853 3f00 	ldrex	r3, [r3]
 800a226:	61fb      	str	r3, [r7, #28]
   return(result);
 800a228:	69fb      	ldr	r3, [r7, #28]
 800a22a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a22e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	3308      	adds	r3, #8
 800a236:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a238:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a23a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a23e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a240:	e841 2300 	strex	r3, r2, [r1]
 800a244:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1e5      	bne.n	800a218 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	e853 3f00 	ldrex	r3, [r3]
 800a258:	60bb      	str	r3, [r7, #8]
   return(result);
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a260:	633b      	str	r3, [r7, #48]	@ 0x30
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	461a      	mov	r2, r3
 800a268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a26a:	61bb      	str	r3, [r7, #24]
 800a26c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26e:	6979      	ldr	r1, [r7, #20]
 800a270:	69ba      	ldr	r2, [r7, #24]
 800a272:	e841 2300 	strex	r3, r2, [r1]
 800a276:	613b      	str	r3, [r7, #16]
   return(result);
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d1e6      	bne.n	800a24c <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a27e:	e026      	b.n	800a2ce <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	69db      	ldr	r3, [r3, #28]
 800a286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d018      	beq.n	800a2c0 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a292:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a296:	881b      	ldrh	r3, [r3, #0]
 800a298:	461a      	mov	r2, r3
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2a2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2a8:	1c9a      	adds	r2, r3, #2
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a2b4:	b29b      	uxth	r3, r3
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	b29a      	uxth	r2, r3
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a2c0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a2c2:	3b01      	subs	r3, #1
 800a2c4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a2c6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d19f      	bne.n	800a20c <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a2cc:	e7ff      	b.n	800a2ce <UART_TxISR_16BIT_FIFOEN+0xde>
 800a2ce:	bf00      	nop
 800a2d0:	3744      	adds	r7, #68	@ 0x44
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr

0800a2da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a2da:	b580      	push	{r7, lr}
 800a2dc:	b088      	sub	sp, #32
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	e853 3f00 	ldrex	r3, [r3]
 800a2ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2f6:	61fb      	str	r3, [r7, #28]
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	69fb      	ldr	r3, [r7, #28]
 800a300:	61bb      	str	r3, [r7, #24]
 800a302:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a304:	6979      	ldr	r1, [r7, #20]
 800a306:	69ba      	ldr	r2, [r7, #24]
 800a308:	e841 2300 	strex	r3, r2, [r1]
 800a30c:	613b      	str	r3, [r7, #16]
   return(result);
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d1e6      	bne.n	800a2e2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2220      	movs	r2, #32
 800a318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 fa5e 	bl	800a7e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a328:	bf00      	nop
 800a32a:	3720      	adds	r7, #32
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a338:	bf00      	nop
 800a33a:	370c      	adds	r7, #12
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a344:	b480      	push	{r7}
 800a346:	b083      	sub	sp, #12
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a34c:	bf00      	nop
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a358:	b480      	push	{r7}
 800a35a:	b083      	sub	sp, #12
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a360:	bf00      	nop
 800a362:	370c      	adds	r7, #12
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b085      	sub	sp, #20
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d101      	bne.n	800a382 <HAL_UARTEx_DisableFifoMode+0x16>
 800a37e:	2302      	movs	r3, #2
 800a380:	e027      	b.n	800a3d2 <HAL_UARTEx_DisableFifoMode+0x66>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2201      	movs	r2, #1
 800a386:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2224      	movs	r2, #36	@ 0x24
 800a38e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f022 0201 	bic.w	r2, r2, #1
 800a3a8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a3b0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	68fa      	ldr	r2, [r7, #12]
 800a3be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	2220      	movs	r2, #32
 800a3c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3d0:	2300      	movs	r3, #0
}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3714      	adds	r7, #20
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3dc:	4770      	bx	lr

0800a3de <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a3de:	b580      	push	{r7, lr}
 800a3e0:	b084      	sub	sp, #16
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
 800a3e6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a3ee:	2b01      	cmp	r3, #1
 800a3f0:	d101      	bne.n	800a3f6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a3f2:	2302      	movs	r3, #2
 800a3f4:	e02d      	b.n	800a452 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2224      	movs	r2, #36	@ 0x24
 800a402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f022 0201 	bic.w	r2, r2, #1
 800a41c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	689b      	ldr	r3, [r3, #8]
 800a424:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	683a      	ldr	r2, [r7, #0]
 800a42e:	430a      	orrs	r2, r1
 800a430:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f000 f850 	bl	800a4d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	68fa      	ldr	r2, [r7, #12]
 800a43e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2220      	movs	r2, #32
 800a444:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2200      	movs	r2, #0
 800a44c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a450:	2300      	movs	r3, #0
}
 800a452:	4618      	mov	r0, r3
 800a454:	3710      	adds	r7, #16
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b084      	sub	sp, #16
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
 800a462:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	d101      	bne.n	800a472 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a46e:	2302      	movs	r3, #2
 800a470:	e02d      	b.n	800a4ce <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2201      	movs	r2, #1
 800a476:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2224      	movs	r2, #36	@ 0x24
 800a47e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681a      	ldr	r2, [r3, #0]
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f022 0201 	bic.w	r2, r2, #1
 800a498:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	689b      	ldr	r3, [r3, #8]
 800a4a0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	683a      	ldr	r2, [r7, #0]
 800a4aa:	430a      	orrs	r2, r1
 800a4ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 f812 	bl	800a4d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	68fa      	ldr	r2, [r7, #12]
 800a4ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2220      	movs	r2, #32
 800a4c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4cc:	2300      	movs	r3, #0
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
	...

0800a4d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b085      	sub	sp, #20
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d108      	bne.n	800a4fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2201      	movs	r2, #1
 800a4ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a4f8:	e031      	b.n	800a55e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a4fa:	2310      	movs	r3, #16
 800a4fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a4fe:	2310      	movs	r3, #16
 800a500:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	689b      	ldr	r3, [r3, #8]
 800a508:	0e5b      	lsrs	r3, r3, #25
 800a50a:	b2db      	uxtb	r3, r3
 800a50c:	f003 0307 	and.w	r3, r3, #7
 800a510:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	0f5b      	lsrs	r3, r3, #29
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	f003 0307 	and.w	r3, r3, #7
 800a520:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a522:	7bbb      	ldrb	r3, [r7, #14]
 800a524:	7b3a      	ldrb	r2, [r7, #12]
 800a526:	4911      	ldr	r1, [pc, #68]	@ (800a56c <UARTEx_SetNbDataToProcess+0x94>)
 800a528:	5c8a      	ldrb	r2, [r1, r2]
 800a52a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a52e:	7b3a      	ldrb	r2, [r7, #12]
 800a530:	490f      	ldr	r1, [pc, #60]	@ (800a570 <UARTEx_SetNbDataToProcess+0x98>)
 800a532:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a534:	fb93 f3f2 	sdiv	r3, r3, r2
 800a538:	b29a      	uxth	r2, r3
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a540:	7bfb      	ldrb	r3, [r7, #15]
 800a542:	7b7a      	ldrb	r2, [r7, #13]
 800a544:	4909      	ldr	r1, [pc, #36]	@ (800a56c <UARTEx_SetNbDataToProcess+0x94>)
 800a546:	5c8a      	ldrb	r2, [r1, r2]
 800a548:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a54c:	7b7a      	ldrb	r2, [r7, #13]
 800a54e:	4908      	ldr	r1, [pc, #32]	@ (800a570 <UARTEx_SetNbDataToProcess+0x98>)
 800a550:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a552:	fb93 f3f2 	sdiv	r3, r3, r2
 800a556:	b29a      	uxth	r2, r3
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a55e:	bf00      	nop
 800a560:	3714      	adds	r7, #20
 800a562:	46bd      	mov	sp, r7
 800a564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a568:	4770      	bx	lr
 800a56a:	bf00      	nop
 800a56c:	0800c0e8 	.word	0x0800c0e8
 800a570:	0800c0f0 	.word	0x0800c0f0

0800a574 <HAL_GPIO_EXTI_Callback>:
#include "stm32h7xx_hal_cortex.h"

char rresponse[100] = {0};

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	4603      	mov	r3, r0
 800a57c:	80fb      	strh	r3, [r7, #6]
	HAL_ResumeTick();
 800a57e:	f000 f833 	bl	800a5e8 <HAL_ResumeTick>

//	HAL_UART_MspInit(&huart3);

    uint16_t length = snprintf(rresponse, 512, "Device woken up\r\n");
 800a582:	4a09      	ldr	r2, [pc, #36]	@ (800a5a8 <HAL_GPIO_EXTI_Callback+0x34>)
 800a584:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a588:	4808      	ldr	r0, [pc, #32]	@ (800a5ac <HAL_GPIO_EXTI_Callback+0x38>)
 800a58a:	f000 fc79 	bl	800ae80 <sniprintf>
 800a58e:	4603      	mov	r3, r0
 800a590:	81fb      	strh	r3, [r7, #14]

	HAL_UART_Transmit(&huart3, rresponse, length, 100);
 800a592:	89fa      	ldrh	r2, [r7, #14]
 800a594:	2364      	movs	r3, #100	@ 0x64
 800a596:	4905      	ldr	r1, [pc, #20]	@ (800a5ac <HAL_GPIO_EXTI_Callback+0x38>)
 800a598:	4805      	ldr	r0, [pc, #20]	@ (800a5b0 <HAL_GPIO_EXTI_Callback+0x3c>)
 800a59a:	f7fd fd37 	bl	800800c <HAL_UART_Transmit>

//	HAL_NVIC_SystemReset();
}
 800a59e:	bf00      	nop
 800a5a0:	3710      	adds	r7, #16
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}
 800a5a6:	bf00      	nop
 800a5a8:	0800c090 	.word	0x0800c090
 800a5ac:	24000668 	.word	0x24000668
 800a5b0:	24000558 	.word	0x24000558

0800a5b4 <startLowPowerMode>:
#include "lowPowerMode.h"
#include "uart.h"


void startLowPowerMode(void)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	af00      	add	r7, sp, #0
    HAL_SuspendTick();
 800a5b8:	f000 f806 	bl	800a5c8 <HAL_SuspendTick>

    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON,PWR_SLEEPENTRY_WFI);
 800a5bc:	2101      	movs	r1, #1
 800a5be:	2000      	movs	r0, #0
 800a5c0:	f7fa fa7a 	bl	8004ab8 <HAL_PWR_EnterSLEEPMode>
}
 800a5c4:	bf00      	nop
 800a5c6:	bd80      	pop	{r7, pc}

0800a5c8 <HAL_SuspendTick>:


void HAL_SuspendTick(void)
{
 800a5c8:	b480      	push	{r7}
 800a5ca:	af00      	add	r7, sp, #0
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 800a5cc:	4b05      	ldr	r3, [pc, #20]	@ (800a5e4 <HAL_SuspendTick+0x1c>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a04      	ldr	r2, [pc, #16]	@ (800a5e4 <HAL_SuspendTick+0x1c>)
 800a5d2:	f023 0302 	bic.w	r3, r3, #2
 800a5d6:	6013      	str	r3, [r2, #0]
}
 800a5d8:	bf00      	nop
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	e000e010 	.word	0xe000e010

0800a5e8 <HAL_ResumeTick>:

void HAL_ResumeTick(void)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	af00      	add	r7, sp, #0
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 800a5ec:	4b05      	ldr	r3, [pc, #20]	@ (800a604 <HAL_ResumeTick+0x1c>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a04      	ldr	r2, [pc, #16]	@ (800a604 <HAL_ResumeTick+0x1c>)
 800a5f2:	f043 0302 	orr.w	r3, r3, #2
 800a5f6:	6013      	str	r3, [r2, #0]
}
 800a5f8:	bf00      	nop
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a600:	4770      	bx	lr
 800a602:	bf00      	nop
 800a604:	e000e010 	.word	0xe000e010

0800a608 <HAL_RTC_AlarmAEventCallback>:
		.mins	= 0,
		.secs	= 21
};

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b082      	sub	sp, #8
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin (GPIOB, GPIO_PIN_0, 1);
 800a610:	2201      	movs	r2, #1
 800a612:	2101      	movs	r1, #1
 800a614:	4803      	ldr	r0, [pc, #12]	@ (800a624 <HAL_RTC_AlarmAEventCallback+0x1c>)
 800a616:	f7fa fa1b 	bl	8004a50 <HAL_GPIO_WritePin>
}
 800a61a:	bf00      	nop
 800a61c:	3708      	adds	r7, #8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	58020400 	.word	0x58020400

0800a628 <RTCInit>:

void RTCInit(void)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	af00      	add	r7, sp, #0
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x2346)
 800a62c:	2101      	movs	r1, #1
 800a62e:	4809      	ldr	r0, [pc, #36]	@ (800a654 <RTCInit+0x2c>)
 800a630:	f7fd fc7c 	bl	8007f2c <HAL_RTCEx_BKUPRead>
 800a634:	4603      	mov	r3, r0
 800a636:	f242 3246 	movw	r2, #9030	@ 0x2346
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d008      	beq.n	800a650 <RTCInit+0x28>
	{
		setRTCData(&defaultDateTime);
 800a63e:	4806      	ldr	r0, [pc, #24]	@ (800a658 <RTCInit+0x30>)
 800a640:	f000 f810 	bl	800a664 <setRTCData>
		HAL_UART_Transmit(&huart3, "RTC Reconfig'd\r\n", 13, 100);
 800a644:	2364      	movs	r3, #100	@ 0x64
 800a646:	220d      	movs	r2, #13
 800a648:	4904      	ldr	r1, [pc, #16]	@ (800a65c <RTCInit+0x34>)
 800a64a:	4805      	ldr	r0, [pc, #20]	@ (800a660 <RTCInit+0x38>)
 800a64c:	f7fd fcde 	bl	800800c <HAL_UART_Transmit>
	}
}
 800a650:	bf00      	nop
 800a652:	bd80      	pop	{r7, pc}
 800a654:	24000530 	.word	0x24000530
 800a658:	24000088 	.word	0x24000088
 800a65c:	0800c0a4 	.word	0x0800c0a4
 800a660:	24000558 	.word	0x24000558

0800a664 <setRTCData>:

void setRTCData(sDateTimeConfig_t * rtcDatTime)
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b088      	sub	sp, #32
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef sTime = {0};
 800a66c:	f107 030c 	add.w	r3, r7, #12
 800a670:	2200      	movs	r2, #0
 800a672:	601a      	str	r2, [r3, #0]
 800a674:	605a      	str	r2, [r3, #4]
 800a676:	609a      	str	r2, [r3, #8]
 800a678:	60da      	str	r2, [r3, #12]
 800a67a:	611a      	str	r2, [r3, #16]

	sTime.Hours = rtcDatTime->hours;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = rtcDatTime->mins;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	785b      	ldrb	r3, [r3, #1]
 800a686:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = rtcDatTime->secs;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	789b      	ldrb	r3, [r3, #2]
 800a68c:	73bb      	strb	r3, [r7, #14]

	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a68e:	2300      	movs	r3, #0
 800a690:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a692:	2300      	movs	r3, #0
 800a694:	61fb      	str	r3, [r7, #28]

	RTC_DateTypeDef sDate = {0};
 800a696:	2300      	movs	r3, #0
 800a698:	60bb      	str	r3, [r7, #8]

	sDate.WeekDay = rtcDatTime->day;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	78db      	ldrb	r3, [r3, #3]
 800a69e:	723b      	strb	r3, [r7, #8]
	sDate.Month = rtcDatTime->month;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	795b      	ldrb	r3, [r3, #5]
 800a6a4:	727b      	strb	r3, [r7, #9]
	sDate.Date = rtcDatTime->date;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	791b      	ldrb	r3, [r3, #4]
 800a6aa:	72bb      	strb	r3, [r7, #10]
	sDate.Year = rtcDatTime->year;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	799b      	ldrb	r3, [r3, #6]
 800a6b0:	72fb      	strb	r3, [r7, #11]

	if ((HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) == HAL_OK) && (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) == HAL_OK))
 800a6b2:	f107 030c 	add.w	r3, r7, #12
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	480d      	ldr	r0, [pc, #52]	@ (800a6f0 <setRTCData+0x8c>)
 800a6bc:	f7fc fffa 	bl	80076b4 <HAL_RTC_SetTime>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d10f      	bne.n	800a6e6 <setRTCData+0x82>
 800a6c6:	f107 0308 	add.w	r3, r7, #8
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	4619      	mov	r1, r3
 800a6ce:	4808      	ldr	r0, [pc, #32]	@ (800a6f0 <setRTCData+0x8c>)
 800a6d0:	f7fd f8ea 	bl	80078a8 <HAL_RTC_SetDate>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d105      	bne.n	800a6e6 <setRTCData+0x82>
	{
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);
 800a6da:	f242 3245 	movw	r2, #9029	@ 0x2345
 800a6de:	2101      	movs	r1, #1
 800a6e0:	4803      	ldr	r0, [pc, #12]	@ (800a6f0 <setRTCData+0x8c>)
 800a6e2:	f7fd fc0b 	bl	8007efc <HAL_RTCEx_BKUPWrite>
	}
}
 800a6e6:	bf00      	nop
 800a6e8:	3720      	adds	r7, #32
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}
 800a6ee:	bf00      	nop
 800a6f0:	24000530 	.word	0x24000530

0800a6f4 <getRTCData>:

void getRTCData(sDateTimeConfig_t * rtcDatTime)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b088      	sub	sp, #32
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
	  RTC_DateTypeDef gDate;
	  RTC_TimeTypeDef gTime;


	  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800a6fc:	f107 0308 	add.w	r3, r7, #8
 800a700:	2200      	movs	r2, #0
 800a702:	4619      	mov	r1, r3
 800a704:	4811      	ldr	r0, [pc, #68]	@ (800a74c <getRTCData+0x58>)
 800a706:	f7fd f873 	bl	80077f0 <HAL_RTC_GetTime>

	  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800a70a:	f107 031c 	add.w	r3, r7, #28
 800a70e:	2200      	movs	r2, #0
 800a710:	4619      	mov	r1, r3
 800a712:	480e      	ldr	r0, [pc, #56]	@ (800a74c <getRTCData+0x58>)
 800a714:	f7fd f950 	bl	80079b8 <HAL_RTC_GetDate>

	  rtcDatTime->date 	= gDate.Date;
 800a718:	7fba      	ldrb	r2, [r7, #30]
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	711a      	strb	r2, [r3, #4]
	  rtcDatTime->day 	= gDate.WeekDay;
 800a71e:	7f3a      	ldrb	r2, [r7, #28]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	70da      	strb	r2, [r3, #3]
	  rtcDatTime->month = gDate.Month;
 800a724:	7f7a      	ldrb	r2, [r7, #29]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	715a      	strb	r2, [r3, #5]
	  rtcDatTime->year 	= gDate.Year;
 800a72a:	7ffa      	ldrb	r2, [r7, #31]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	719a      	strb	r2, [r3, #6]

	  rtcDatTime->hours = gTime.Hours;
 800a730:	7a3a      	ldrb	r2, [r7, #8]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	701a      	strb	r2, [r3, #0]
	  rtcDatTime->mins 	= gTime.Minutes;
 800a736:	7a7a      	ldrb	r2, [r7, #9]
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	705a      	strb	r2, [r3, #1]
	  rtcDatTime->secs 	= gTime.Seconds;
 800a73c:	7aba      	ldrb	r2, [r7, #10]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	709a      	strb	r2, [r3, #2]
}
 800a742:	bf00      	nop
 800a744:	3720      	adds	r7, #32
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	24000530 	.word	0x24000530

0800a750 <setRTCAlarm>:

void setRTCAlarm(sDateTimeConfig_t * rtcDatTime)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b08c      	sub	sp, #48	@ 0x30
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
	RTC_AlarmTypeDef sAlarm = {0};
 800a758:	f107 0308 	add.w	r3, r7, #8
 800a75c:	2228      	movs	r2, #40	@ 0x28
 800a75e:	2100      	movs	r1, #0
 800a760:	4618      	mov	r0, r3
 800a762:	f000 fc04 	bl	800af6e <memset>
	sAlarm.AlarmTime.Hours = rtcDatTime->hours;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	723b      	strb	r3, [r7, #8]
	sAlarm.AlarmTime.Minutes = rtcDatTime->mins;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	785b      	ldrb	r3, [r3, #1]
 800a770:	727b      	strb	r3, [r7, #9]
	sAlarm.AlarmTime.Seconds = rtcDatTime->secs;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	789b      	ldrb	r3, [r3, #2]
 800a776:	72bb      	strb	r3, [r7, #10]
	sAlarm.AlarmTime.SubSeconds = 0;
 800a778:	2300      	movs	r3, #0
 800a77a:	60fb      	str	r3, [r7, #12]
	sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a77c:	2300      	movs	r3, #0
 800a77e:	617b      	str	r3, [r7, #20]
	sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a780:	2300      	movs	r3, #0
 800a782:	61bb      	str	r3, [r7, #24]
	sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800a784:	2300      	movs	r3, #0
 800a786:	61fb      	str	r3, [r7, #28]
	sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800a788:	2300      	movs	r3, #0
 800a78a:	623b      	str	r3, [r7, #32]
	sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
 800a78c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a790:	627b      	str	r3, [r7, #36]	@ 0x24
	sAlarm.AlarmDateWeekDay = rtcDatTime->day;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	78db      	ldrb	r3, [r3, #3]
 800a796:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	sAlarm.Alarm = RTC_ALARM_A;
 800a79a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a79e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800a7a0:	f107 0308 	add.w	r3, r7, #8
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	4619      	mov	r1, r3
 800a7a8:	4805      	ldr	r0, [pc, #20]	@ (800a7c0 <setRTCAlarm+0x70>)
 800a7aa:	f7fd f953 	bl	8007a54 <HAL_RTC_SetAlarm_IT>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d001      	beq.n	800a7b8 <setRTCAlarm+0x68>
	{
		Error_Handler();
 800a7b4:	f7f6 fc32 	bl	800101c <Error_Handler>
	}
}
 800a7b8:	bf00      	nop
 800a7ba:	3730      	adds	r7, #48	@ 0x30
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}
 800a7c0:	24000530 	.word	0x24000530

0800a7c4 <HAL_UART_RxCpltCallback>:
void * rxCalbackFptr = NULL;

typedef void (*rxCallback)(void) ;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
	rxCallback fptr = (rxCallback)rxCalbackFptr;
 800a7cc:	4b04      	ldr	r3, [pc, #16]	@ (800a7e0 <HAL_UART_RxCpltCallback+0x1c>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	60fb      	str	r3, [r7, #12]

	fptr();
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	4798      	blx	r3
}
 800a7d6:	bf00      	nop
 800a7d8:	3710      	adds	r7, #16
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
 800a7de:	bf00      	nop
 800a7e0:	240006cc 	.word	0x240006cc

0800a7e4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]

}
 800a7ec:	bf00      	nop
 800a7ee:	370c      	adds	r7, #12
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f6:	4770      	bx	lr

0800a7f8 <uartInit>:

void uartInit(void * rxCallbackPtr)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
	rxCalbackFptr = rxCallbackPtr;
 800a800:	4a04      	ldr	r2, [pc, #16]	@ (800a814 <uartInit+0x1c>)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6013      	str	r3, [r2, #0]
}
 800a806:	bf00      	nop
 800a808:	370c      	adds	r7, #12
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr
 800a812:	bf00      	nop
 800a814:	240006cc 	.word	0x240006cc

0800a818 <receptionItrOn>:

void receptionItrOn(uint8_t * data)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b082      	sub	sp, #8
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&huart3, data, sizeof(uint8_t));
 800a820:	2201      	movs	r2, #1
 800a822:	6879      	ldr	r1, [r7, #4]
 800a824:	4803      	ldr	r0, [pc, #12]	@ (800a834 <receptionItrOn+0x1c>)
 800a826:	f7fd fd13 	bl	8008250 <HAL_UART_Receive_DMA>
}
 800a82a:	bf00      	nop
 800a82c:	3708      	adds	r7, #8
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	24000558 	.word	0x24000558

0800a838 <debugRxCallback>:
uint8_t commandReceivedFlag = 0;

uint16_t commandReceivedHead = 0;

void debugRxCallback(void)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	af00      	add	r7, sp, #0
	if(data == 0x0D)
 800a83c:	4b07      	ldr	r3, [pc, #28]	@ (800a85c <debugRxCallback+0x24>)
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	2b0d      	cmp	r3, #13
 800a842:	d102      	bne.n	800a84a <debugRxCallback+0x12>
	{
		commandReceivedFlag = 1;
 800a844:	4b06      	ldr	r3, [pc, #24]	@ (800a860 <debugRxCallback+0x28>)
 800a846:	2201      	movs	r2, #1
 800a848:	701a      	strb	r2, [r3, #0]
	}
	circularBufferEnqueue(rxBuffer, (void * )&data);
 800a84a:	4b06      	ldr	r3, [pc, #24]	@ (800a864 <debugRxCallback+0x2c>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	4903      	ldr	r1, [pc, #12]	@ (800a85c <debugRxCallback+0x24>)
 800a850:	4618      	mov	r0, r3
 800a852:	f000 f888 	bl	800a966 <circularBufferEnqueue>
//	receptionItrOn(&data);

}
 800a856:	bf00      	nop
 800a858:	bd80      	pop	{r7, pc}
 800a85a:	bf00      	nop
 800a85c:	240006d0 	.word	0x240006d0
 800a860:	240006d8 	.word	0x240006d8
 800a864:	240006d4 	.word	0x240006d4

0800a868 <debugUartInit>:
{

}

void debugUartInit(void)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
	void * rxCallbackFptr = &debugRxCallback;
 800a86e:	4b0a      	ldr	r3, [pc, #40]	@ (800a898 <debugUartInit+0x30>)
 800a870:	607b      	str	r3, [r7, #4]

	circularBufferInit(rxBuffer, (uint16_t)512, (uint16_t)sizeof(uint8_t));
 800a872:	4b0a      	ldr	r3, [pc, #40]	@ (800a89c <debugUartInit+0x34>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	2201      	movs	r2, #1
 800a878:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a87c:	4618      	mov	r0, r3
 800a87e:	f000 f839 	bl	800a8f4 <circularBufferInit>

	uartInit(rxCallbackFptr);
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f7ff ffb8 	bl	800a7f8 <uartInit>

	receptionItrOn(&data);
 800a888:	4805      	ldr	r0, [pc, #20]	@ (800a8a0 <debugUartInit+0x38>)
 800a88a:	f7ff ffc5 	bl	800a818 <receptionItrOn>
}
 800a88e:	bf00      	nop
 800a890:	3708      	adds	r7, #8
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
 800a896:	bf00      	nop
 800a898:	0800a839 	.word	0x0800a839
 800a89c:	240006d4 	.word	0x240006d4
 800a8a0:	240006d0 	.word	0x240006d0

0800a8a4 <getCmdReceivedFlag>:
	}

}

uint8_t getCmdReceivedFlag(void)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	af00      	add	r7, sp, #0
	return commandReceivedFlag;
 800a8a8:	4b03      	ldr	r3, [pc, #12]	@ (800a8b8 <getCmdReceivedFlag+0x14>)
 800a8aa:	781b      	ldrb	r3, [r3, #0]
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr
 800a8b6:	bf00      	nop
 800a8b8:	240006d8 	.word	0x240006d8

0800a8bc <setCmdReceivedFlag>:

void setCmdReceivedFlag(uint8_t value)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b083      	sub	sp, #12
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	71fb      	strb	r3, [r7, #7]
	commandReceivedFlag = value;
 800a8c6:	4a04      	ldr	r2, [pc, #16]	@ (800a8d8 <setCmdReceivedFlag+0x1c>)
 800a8c8:	79fb      	ldrb	r3, [r7, #7]
 800a8ca:	7013      	strb	r3, [r2, #0]
}
 800a8cc:	bf00      	nop
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr
 800a8d8:	240006d8 	.word	0x240006d8

0800a8dc <getRxBuffer>:

sCircularBuffer_t * getRxBuffer(void)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	af00      	add	r7, sp, #0
	return rxBuffer;
 800a8e0:	4b03      	ldr	r3, [pc, #12]	@ (800a8f0 <getRxBuffer+0x14>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr
 800a8ee:	bf00      	nop
 800a8f0:	240006d4 	.word	0x240006d4

0800a8f4 <circularBufferInit>:
#include <stdlib.h>
#include <string.h>


eCbuffStatus_t circularBufferInit(sCircularBuffer_t * cBuff, uint16_t maxCapacity, uint16_t dataSize)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	460b      	mov	r3, r1
 800a8fe:	807b      	strh	r3, [r7, #2]
 800a900:	4613      	mov	r3, r2
 800a902:	803b      	strh	r3, [r7, #0]
    eCbuffStatus_t status = E_CBUFF_CREATE_FAILED;
 800a904:	2301      	movs	r3, #1
 800a906:	73fb      	strb	r3, [r7, #15]

    cBuff->head = 0;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2200      	movs	r2, #0
 800a90c:	801a      	strh	r2, [r3, #0]
    cBuff->tail = 0;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	805a      	strh	r2, [r3, #2]
    cBuff->dataSize = dataSize;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	883a      	ldrh	r2, [r7, #0]
 800a918:	80da      	strh	r2, [r3, #6]
    cBuff->maxCapacity = maxCapacity;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	887a      	ldrh	r2, [r7, #2]
 800a91e:	809a      	strh	r2, [r3, #4]
    cBuff->array = malloc(maxCapacity * dataSize);
 800a920:	887b      	ldrh	r3, [r7, #2]
 800a922:	883a      	ldrh	r2, [r7, #0]
 800a924:	fb02 f303 	mul.w	r3, r2, r3
 800a928:	4618      	mov	r0, r3
 800a92a:	f000 f8ad 	bl	800aa88 <malloc>
 800a92e:	4603      	mov	r3, r0
 800a930:	461a      	mov	r2, r3
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	60da      	str	r2, [r3, #12]
    cBuff->length = 0;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	811a      	strh	r2, [r3, #8]

    if(cBuff->array != NULL)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d00b      	beq.n	800a95c <circularBufferInit+0x68>
    {
        memset(cBuff->array, 0, maxCapacity * dataSize);  // Corrected memset size
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	68d8      	ldr	r0, [r3, #12]
 800a948:	887b      	ldrh	r3, [r7, #2]
 800a94a:	883a      	ldrh	r2, [r7, #0]
 800a94c:	fb02 f303 	mul.w	r3, r2, r3
 800a950:	461a      	mov	r2, r3
 800a952:	2100      	movs	r1, #0
 800a954:	f000 fb0b 	bl	800af6e <memset>
        status = E_CBUFF_CREATE_SUCCESS;
 800a958:	2300      	movs	r3, #0
 800a95a:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800a95c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95e:	4618      	mov	r0, r3
 800a960:	3710      	adds	r7, #16
 800a962:	46bd      	mov	sp, r7
 800a964:	bd80      	pop	{r7, pc}

0800a966 <circularBufferEnqueue>:

eCbuffStatus_t circularBufferEnqueue(sCircularBuffer_t * cBuff, void * value)
{
 800a966:	b580      	push	{r7, lr}
 800a968:	b084      	sub	sp, #16
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	6078      	str	r0, [r7, #4]
 800a96e:	6039      	str	r1, [r7, #0]
    eCbuffStatus_t status = E_CBUFF_ENQUEUE_FAILED;
 800a970:	2303      	movs	r3, #3
 800a972:	73fb      	strb	r3, [r7, #15]

    uint16_t next = cBuff->head + 1;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	881b      	ldrh	r3, [r3, #0]
 800a978:	3301      	adds	r3, #1
 800a97a:	81bb      	strh	r3, [r7, #12]

    if (next >= cBuff->maxCapacity)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	889b      	ldrh	r3, [r3, #4]
 800a980:	89ba      	ldrh	r2, [r7, #12]
 800a982:	429a      	cmp	r2, r3
 800a984:	d301      	bcc.n	800a98a <circularBufferEnqueue+0x24>
    {
        next = 0;
 800a986:	2300      	movs	r3, #0
 800a988:	81bb      	strh	r3, [r7, #12]
    }

    // If next is equal to tail, buffer is full, so do not enqueue
    if (next != cBuff->tail)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	885b      	ldrh	r3, [r3, #2]
 800a98e:	89ba      	ldrh	r2, [r7, #12]
 800a990:	429a      	cmp	r2, r3
 800a992:	d02b      	beq.n	800a9ec <circularBufferEnqueue+0x86>
    {
        void *currentAddress = memcpy((char*)cBuff->array + (cBuff->head * cBuff->dataSize), value, cBuff->dataSize);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	68db      	ldr	r3, [r3, #12]
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	8812      	ldrh	r2, [r2, #0]
 800a99c:	4611      	mov	r1, r2
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	88d2      	ldrh	r2, [r2, #6]
 800a9a2:	fb01 f202 	mul.w	r2, r1, r2
 800a9a6:	1898      	adds	r0, r3, r2
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	88db      	ldrh	r3, [r3, #6]
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	6839      	ldr	r1, [r7, #0]
 800a9b0:	f000 fbc5 	bl	800b13e <memcpy>
 800a9b4:	60b8      	str	r0, [r7, #8]

        if (currentAddress != NULL)
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d017      	beq.n	800a9ec <circularBufferEnqueue+0x86>
        {
            cBuff->head = next;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	89ba      	ldrh	r2, [r7, #12]
 800a9c0:	801a      	strh	r2, [r3, #0]
            status = E_CBUFF_ENQUEUE_OK;
 800a9c2:	2302      	movs	r3, #2
 800a9c4:	73fb      	strb	r3, [r7, #15]

            cBuff->length = (cBuff->head + cBuff->maxCapacity - cBuff->tail) % cBuff->maxCapacity;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	881b      	ldrh	r3, [r3, #0]
 800a9ca:	461a      	mov	r2, r3
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	889b      	ldrh	r3, [r3, #4]
 800a9d0:	4413      	add	r3, r2
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	8852      	ldrh	r2, [r2, #2]
 800a9d6:	1a9b      	subs	r3, r3, r2
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	8892      	ldrh	r2, [r2, #4]
 800a9dc:	fb93 f1f2 	sdiv	r1, r3, r2
 800a9e0:	fb01 f202 	mul.w	r2, r1, r2
 800a9e4:	1a9b      	subs	r3, r3, r2
 800a9e6:	b29a      	uxth	r2, r3
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	811a      	strh	r2, [r3, #8]
        }
    }

    return status;
 800a9ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3710      	adds	r7, #16
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}

0800a9f6 <circularBufferDequeue>:

eCbuffStatus_t circularBufferDequeue(sCircularBuffer_t * cBuff, void * value)
{
 800a9f6:	b580      	push	{r7, lr}
 800a9f8:	b084      	sub	sp, #16
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	6078      	str	r0, [r7, #4]
 800a9fe:	6039      	str	r1, [r7, #0]
    eCbuffStatus_t status = E_CBUFF_DEQUEUE_FAILED;
 800aa00:	2305      	movs	r3, #5
 800aa02:	73fb      	strb	r3, [r7, #15]

    // if head and tail are equal then it means no data has been dequeued and the buffer is full
    if (cBuff->tail != cBuff->head)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	885a      	ldrh	r2, [r3, #2]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	881b      	ldrh	r3, [r3, #0]
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d032      	beq.n	800aa76 <circularBufferDequeue+0x80>
    {
        uint16_t next = cBuff->tail + 1;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	885b      	ldrh	r3, [r3, #2]
 800aa14:	3301      	adds	r3, #1
 800aa16:	81bb      	strh	r3, [r7, #12]

        if (next >= cBuff->maxCapacity)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	889b      	ldrh	r3, [r3, #4]
 800aa1c:	89ba      	ldrh	r2, [r7, #12]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d301      	bcc.n	800aa26 <circularBufferDequeue+0x30>
        {
            next = 0;
 800aa22:	2300      	movs	r3, #0
 800aa24:	81bb      	strh	r3, [r7, #12]
        }

        memcpy(value, (char*)cBuff->array + (cBuff->tail * cBuff->dataSize), cBuff->dataSize);  // Copy dequeued element
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	68db      	ldr	r3, [r3, #12]
 800aa2a:	687a      	ldr	r2, [r7, #4]
 800aa2c:	8852      	ldrh	r2, [r2, #2]
 800aa2e:	4611      	mov	r1, r2
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	88d2      	ldrh	r2, [r2, #6]
 800aa34:	fb01 f202 	mul.w	r2, r1, r2
 800aa38:	1899      	adds	r1, r3, r2
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	88db      	ldrh	r3, [r3, #6]
 800aa3e:	461a      	mov	r2, r3
 800aa40:	6838      	ldr	r0, [r7, #0]
 800aa42:	f000 fb7c 	bl	800b13e <memcpy>

        cBuff->tail = next;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	89ba      	ldrh	r2, [r7, #12]
 800aa4a:	805a      	strh	r2, [r3, #2]

        cBuff->length = (cBuff->head + cBuff->maxCapacity - cBuff->tail) % cBuff->maxCapacity;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	881b      	ldrh	r3, [r3, #0]
 800aa50:	461a      	mov	r2, r3
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	889b      	ldrh	r3, [r3, #4]
 800aa56:	4413      	add	r3, r2
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	8852      	ldrh	r2, [r2, #2]
 800aa5c:	1a9b      	subs	r3, r3, r2
 800aa5e:	687a      	ldr	r2, [r7, #4]
 800aa60:	8892      	ldrh	r2, [r2, #4]
 800aa62:	fb93 f1f2 	sdiv	r1, r3, r2
 800aa66:	fb01 f202 	mul.w	r2, r1, r2
 800aa6a:	1a9b      	subs	r3, r3, r2
 800aa6c:	b29a      	uxth	r2, r3
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	811a      	strh	r2, [r3, #8]

        status = E_CBUFF_DEQUEUE_OK;
 800aa72:	2304      	movs	r3, #4
 800aa74:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800aa76:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3710      	adds	r7, #16
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <atoi>:
 800aa80:	220a      	movs	r2, #10
 800aa82:	2100      	movs	r1, #0
 800aa84:	f000 b930 	b.w	800ace8 <strtol>

0800aa88 <malloc>:
 800aa88:	4b02      	ldr	r3, [pc, #8]	@ (800aa94 <malloc+0xc>)
 800aa8a:	4601      	mov	r1, r0
 800aa8c:	6818      	ldr	r0, [r3, #0]
 800aa8e:	f000 b825 	b.w	800aadc <_malloc_r>
 800aa92:	bf00      	nop
 800aa94:	2400009c 	.word	0x2400009c

0800aa98 <sbrk_aligned>:
 800aa98:	b570      	push	{r4, r5, r6, lr}
 800aa9a:	4e0f      	ldr	r6, [pc, #60]	@ (800aad8 <sbrk_aligned+0x40>)
 800aa9c:	460c      	mov	r4, r1
 800aa9e:	6831      	ldr	r1, [r6, #0]
 800aaa0:	4605      	mov	r5, r0
 800aaa2:	b911      	cbnz	r1, 800aaaa <sbrk_aligned+0x12>
 800aaa4:	f000 fafc 	bl	800b0a0 <_sbrk_r>
 800aaa8:	6030      	str	r0, [r6, #0]
 800aaaa:	4621      	mov	r1, r4
 800aaac:	4628      	mov	r0, r5
 800aaae:	f000 faf7 	bl	800b0a0 <_sbrk_r>
 800aab2:	1c43      	adds	r3, r0, #1
 800aab4:	d103      	bne.n	800aabe <sbrk_aligned+0x26>
 800aab6:	f04f 34ff 	mov.w	r4, #4294967295
 800aaba:	4620      	mov	r0, r4
 800aabc:	bd70      	pop	{r4, r5, r6, pc}
 800aabe:	1cc4      	adds	r4, r0, #3
 800aac0:	f024 0403 	bic.w	r4, r4, #3
 800aac4:	42a0      	cmp	r0, r4
 800aac6:	d0f8      	beq.n	800aaba <sbrk_aligned+0x22>
 800aac8:	1a21      	subs	r1, r4, r0
 800aaca:	4628      	mov	r0, r5
 800aacc:	f000 fae8 	bl	800b0a0 <_sbrk_r>
 800aad0:	3001      	adds	r0, #1
 800aad2:	d1f2      	bne.n	800aaba <sbrk_aligned+0x22>
 800aad4:	e7ef      	b.n	800aab6 <sbrk_aligned+0x1e>
 800aad6:	bf00      	nop
 800aad8:	240006dc 	.word	0x240006dc

0800aadc <_malloc_r>:
 800aadc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aae0:	1ccd      	adds	r5, r1, #3
 800aae2:	f025 0503 	bic.w	r5, r5, #3
 800aae6:	3508      	adds	r5, #8
 800aae8:	2d0c      	cmp	r5, #12
 800aaea:	bf38      	it	cc
 800aaec:	250c      	movcc	r5, #12
 800aaee:	2d00      	cmp	r5, #0
 800aaf0:	4606      	mov	r6, r0
 800aaf2:	db01      	blt.n	800aaf8 <_malloc_r+0x1c>
 800aaf4:	42a9      	cmp	r1, r5
 800aaf6:	d904      	bls.n	800ab02 <_malloc_r+0x26>
 800aaf8:	230c      	movs	r3, #12
 800aafa:	6033      	str	r3, [r6, #0]
 800aafc:	2000      	movs	r0, #0
 800aafe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800abd8 <_malloc_r+0xfc>
 800ab06:	f000 f869 	bl	800abdc <__malloc_lock>
 800ab0a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab0e:	461c      	mov	r4, r3
 800ab10:	bb44      	cbnz	r4, 800ab64 <_malloc_r+0x88>
 800ab12:	4629      	mov	r1, r5
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7ff ffbf 	bl	800aa98 <sbrk_aligned>
 800ab1a:	1c43      	adds	r3, r0, #1
 800ab1c:	4604      	mov	r4, r0
 800ab1e:	d158      	bne.n	800abd2 <_malloc_r+0xf6>
 800ab20:	f8d8 4000 	ldr.w	r4, [r8]
 800ab24:	4627      	mov	r7, r4
 800ab26:	2f00      	cmp	r7, #0
 800ab28:	d143      	bne.n	800abb2 <_malloc_r+0xd6>
 800ab2a:	2c00      	cmp	r4, #0
 800ab2c:	d04b      	beq.n	800abc6 <_malloc_r+0xea>
 800ab2e:	6823      	ldr	r3, [r4, #0]
 800ab30:	4639      	mov	r1, r7
 800ab32:	4630      	mov	r0, r6
 800ab34:	eb04 0903 	add.w	r9, r4, r3
 800ab38:	f000 fab2 	bl	800b0a0 <_sbrk_r>
 800ab3c:	4581      	cmp	r9, r0
 800ab3e:	d142      	bne.n	800abc6 <_malloc_r+0xea>
 800ab40:	6821      	ldr	r1, [r4, #0]
 800ab42:	1a6d      	subs	r5, r5, r1
 800ab44:	4629      	mov	r1, r5
 800ab46:	4630      	mov	r0, r6
 800ab48:	f7ff ffa6 	bl	800aa98 <sbrk_aligned>
 800ab4c:	3001      	adds	r0, #1
 800ab4e:	d03a      	beq.n	800abc6 <_malloc_r+0xea>
 800ab50:	6823      	ldr	r3, [r4, #0]
 800ab52:	442b      	add	r3, r5
 800ab54:	6023      	str	r3, [r4, #0]
 800ab56:	f8d8 3000 	ldr.w	r3, [r8]
 800ab5a:	685a      	ldr	r2, [r3, #4]
 800ab5c:	bb62      	cbnz	r2, 800abb8 <_malloc_r+0xdc>
 800ab5e:	f8c8 7000 	str.w	r7, [r8]
 800ab62:	e00f      	b.n	800ab84 <_malloc_r+0xa8>
 800ab64:	6822      	ldr	r2, [r4, #0]
 800ab66:	1b52      	subs	r2, r2, r5
 800ab68:	d420      	bmi.n	800abac <_malloc_r+0xd0>
 800ab6a:	2a0b      	cmp	r2, #11
 800ab6c:	d917      	bls.n	800ab9e <_malloc_r+0xc2>
 800ab6e:	1961      	adds	r1, r4, r5
 800ab70:	42a3      	cmp	r3, r4
 800ab72:	6025      	str	r5, [r4, #0]
 800ab74:	bf18      	it	ne
 800ab76:	6059      	strne	r1, [r3, #4]
 800ab78:	6863      	ldr	r3, [r4, #4]
 800ab7a:	bf08      	it	eq
 800ab7c:	f8c8 1000 	streq.w	r1, [r8]
 800ab80:	5162      	str	r2, [r4, r5]
 800ab82:	604b      	str	r3, [r1, #4]
 800ab84:	4630      	mov	r0, r6
 800ab86:	f000 f82f 	bl	800abe8 <__malloc_unlock>
 800ab8a:	f104 000b 	add.w	r0, r4, #11
 800ab8e:	1d23      	adds	r3, r4, #4
 800ab90:	f020 0007 	bic.w	r0, r0, #7
 800ab94:	1ac2      	subs	r2, r0, r3
 800ab96:	bf1c      	itt	ne
 800ab98:	1a1b      	subne	r3, r3, r0
 800ab9a:	50a3      	strne	r3, [r4, r2]
 800ab9c:	e7af      	b.n	800aafe <_malloc_r+0x22>
 800ab9e:	6862      	ldr	r2, [r4, #4]
 800aba0:	42a3      	cmp	r3, r4
 800aba2:	bf0c      	ite	eq
 800aba4:	f8c8 2000 	streq.w	r2, [r8]
 800aba8:	605a      	strne	r2, [r3, #4]
 800abaa:	e7eb      	b.n	800ab84 <_malloc_r+0xa8>
 800abac:	4623      	mov	r3, r4
 800abae:	6864      	ldr	r4, [r4, #4]
 800abb0:	e7ae      	b.n	800ab10 <_malloc_r+0x34>
 800abb2:	463c      	mov	r4, r7
 800abb4:	687f      	ldr	r7, [r7, #4]
 800abb6:	e7b6      	b.n	800ab26 <_malloc_r+0x4a>
 800abb8:	461a      	mov	r2, r3
 800abba:	685b      	ldr	r3, [r3, #4]
 800abbc:	42a3      	cmp	r3, r4
 800abbe:	d1fb      	bne.n	800abb8 <_malloc_r+0xdc>
 800abc0:	2300      	movs	r3, #0
 800abc2:	6053      	str	r3, [r2, #4]
 800abc4:	e7de      	b.n	800ab84 <_malloc_r+0xa8>
 800abc6:	230c      	movs	r3, #12
 800abc8:	6033      	str	r3, [r6, #0]
 800abca:	4630      	mov	r0, r6
 800abcc:	f000 f80c 	bl	800abe8 <__malloc_unlock>
 800abd0:	e794      	b.n	800aafc <_malloc_r+0x20>
 800abd2:	6005      	str	r5, [r0, #0]
 800abd4:	e7d6      	b.n	800ab84 <_malloc_r+0xa8>
 800abd6:	bf00      	nop
 800abd8:	240006e0 	.word	0x240006e0

0800abdc <__malloc_lock>:
 800abdc:	4801      	ldr	r0, [pc, #4]	@ (800abe4 <__malloc_lock+0x8>)
 800abde:	f000 baac 	b.w	800b13a <__retarget_lock_acquire_recursive>
 800abe2:	bf00      	nop
 800abe4:	24000824 	.word	0x24000824

0800abe8 <__malloc_unlock>:
 800abe8:	4801      	ldr	r0, [pc, #4]	@ (800abf0 <__malloc_unlock+0x8>)
 800abea:	f000 baa7 	b.w	800b13c <__retarget_lock_release_recursive>
 800abee:	bf00      	nop
 800abf0:	24000824 	.word	0x24000824

0800abf4 <_strtol_l.constprop.0>:
 800abf4:	2b24      	cmp	r3, #36	@ 0x24
 800abf6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abfa:	4686      	mov	lr, r0
 800abfc:	4690      	mov	r8, r2
 800abfe:	d801      	bhi.n	800ac04 <_strtol_l.constprop.0+0x10>
 800ac00:	2b01      	cmp	r3, #1
 800ac02:	d106      	bne.n	800ac12 <_strtol_l.constprop.0+0x1e>
 800ac04:	f000 fa6e 	bl	800b0e4 <__errno>
 800ac08:	2316      	movs	r3, #22
 800ac0a:	6003      	str	r3, [r0, #0]
 800ac0c:	2000      	movs	r0, #0
 800ac0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac12:	4834      	ldr	r0, [pc, #208]	@ (800ace4 <_strtol_l.constprop.0+0xf0>)
 800ac14:	460d      	mov	r5, r1
 800ac16:	462a      	mov	r2, r5
 800ac18:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac1c:	5d06      	ldrb	r6, [r0, r4]
 800ac1e:	f016 0608 	ands.w	r6, r6, #8
 800ac22:	d1f8      	bne.n	800ac16 <_strtol_l.constprop.0+0x22>
 800ac24:	2c2d      	cmp	r4, #45	@ 0x2d
 800ac26:	d12d      	bne.n	800ac84 <_strtol_l.constprop.0+0x90>
 800ac28:	782c      	ldrb	r4, [r5, #0]
 800ac2a:	2601      	movs	r6, #1
 800ac2c:	1c95      	adds	r5, r2, #2
 800ac2e:	f033 0210 	bics.w	r2, r3, #16
 800ac32:	d109      	bne.n	800ac48 <_strtol_l.constprop.0+0x54>
 800ac34:	2c30      	cmp	r4, #48	@ 0x30
 800ac36:	d12a      	bne.n	800ac8e <_strtol_l.constprop.0+0x9a>
 800ac38:	782a      	ldrb	r2, [r5, #0]
 800ac3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac3e:	2a58      	cmp	r2, #88	@ 0x58
 800ac40:	d125      	bne.n	800ac8e <_strtol_l.constprop.0+0x9a>
 800ac42:	786c      	ldrb	r4, [r5, #1]
 800ac44:	2310      	movs	r3, #16
 800ac46:	3502      	adds	r5, #2
 800ac48:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ac4c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ac50:	2200      	movs	r2, #0
 800ac52:	fbbc f9f3 	udiv	r9, ip, r3
 800ac56:	4610      	mov	r0, r2
 800ac58:	fb03 ca19 	mls	sl, r3, r9, ip
 800ac5c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ac60:	2f09      	cmp	r7, #9
 800ac62:	d81b      	bhi.n	800ac9c <_strtol_l.constprop.0+0xa8>
 800ac64:	463c      	mov	r4, r7
 800ac66:	42a3      	cmp	r3, r4
 800ac68:	dd27      	ble.n	800acba <_strtol_l.constprop.0+0xc6>
 800ac6a:	1c57      	adds	r7, r2, #1
 800ac6c:	d007      	beq.n	800ac7e <_strtol_l.constprop.0+0x8a>
 800ac6e:	4581      	cmp	r9, r0
 800ac70:	d320      	bcc.n	800acb4 <_strtol_l.constprop.0+0xc0>
 800ac72:	d101      	bne.n	800ac78 <_strtol_l.constprop.0+0x84>
 800ac74:	45a2      	cmp	sl, r4
 800ac76:	db1d      	blt.n	800acb4 <_strtol_l.constprop.0+0xc0>
 800ac78:	fb00 4003 	mla	r0, r0, r3, r4
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac82:	e7eb      	b.n	800ac5c <_strtol_l.constprop.0+0x68>
 800ac84:	2c2b      	cmp	r4, #43	@ 0x2b
 800ac86:	bf04      	itt	eq
 800ac88:	782c      	ldrbeq	r4, [r5, #0]
 800ac8a:	1c95      	addeq	r5, r2, #2
 800ac8c:	e7cf      	b.n	800ac2e <_strtol_l.constprop.0+0x3a>
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1da      	bne.n	800ac48 <_strtol_l.constprop.0+0x54>
 800ac92:	2c30      	cmp	r4, #48	@ 0x30
 800ac94:	bf0c      	ite	eq
 800ac96:	2308      	moveq	r3, #8
 800ac98:	230a      	movne	r3, #10
 800ac9a:	e7d5      	b.n	800ac48 <_strtol_l.constprop.0+0x54>
 800ac9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aca0:	2f19      	cmp	r7, #25
 800aca2:	d801      	bhi.n	800aca8 <_strtol_l.constprop.0+0xb4>
 800aca4:	3c37      	subs	r4, #55	@ 0x37
 800aca6:	e7de      	b.n	800ac66 <_strtol_l.constprop.0+0x72>
 800aca8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800acac:	2f19      	cmp	r7, #25
 800acae:	d804      	bhi.n	800acba <_strtol_l.constprop.0+0xc6>
 800acb0:	3c57      	subs	r4, #87	@ 0x57
 800acb2:	e7d8      	b.n	800ac66 <_strtol_l.constprop.0+0x72>
 800acb4:	f04f 32ff 	mov.w	r2, #4294967295
 800acb8:	e7e1      	b.n	800ac7e <_strtol_l.constprop.0+0x8a>
 800acba:	1c53      	adds	r3, r2, #1
 800acbc:	d108      	bne.n	800acd0 <_strtol_l.constprop.0+0xdc>
 800acbe:	2322      	movs	r3, #34	@ 0x22
 800acc0:	f8ce 3000 	str.w	r3, [lr]
 800acc4:	4660      	mov	r0, ip
 800acc6:	f1b8 0f00 	cmp.w	r8, #0
 800acca:	d0a0      	beq.n	800ac0e <_strtol_l.constprop.0+0x1a>
 800accc:	1e69      	subs	r1, r5, #1
 800acce:	e006      	b.n	800acde <_strtol_l.constprop.0+0xea>
 800acd0:	b106      	cbz	r6, 800acd4 <_strtol_l.constprop.0+0xe0>
 800acd2:	4240      	negs	r0, r0
 800acd4:	f1b8 0f00 	cmp.w	r8, #0
 800acd8:	d099      	beq.n	800ac0e <_strtol_l.constprop.0+0x1a>
 800acda:	2a00      	cmp	r2, #0
 800acdc:	d1f6      	bne.n	800accc <_strtol_l.constprop.0+0xd8>
 800acde:	f8c8 1000 	str.w	r1, [r8]
 800ace2:	e794      	b.n	800ac0e <_strtol_l.constprop.0+0x1a>
 800ace4:	0800c0f9 	.word	0x0800c0f9

0800ace8 <strtol>:
 800ace8:	4613      	mov	r3, r2
 800acea:	460a      	mov	r2, r1
 800acec:	4601      	mov	r1, r0
 800acee:	4802      	ldr	r0, [pc, #8]	@ (800acf8 <strtol+0x10>)
 800acf0:	6800      	ldr	r0, [r0, #0]
 800acf2:	f7ff bf7f 	b.w	800abf4 <_strtol_l.constprop.0>
 800acf6:	bf00      	nop
 800acf8:	2400009c 	.word	0x2400009c

0800acfc <std>:
 800acfc:	2300      	movs	r3, #0
 800acfe:	b510      	push	{r4, lr}
 800ad00:	4604      	mov	r4, r0
 800ad02:	e9c0 3300 	strd	r3, r3, [r0]
 800ad06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad0a:	6083      	str	r3, [r0, #8]
 800ad0c:	8181      	strh	r1, [r0, #12]
 800ad0e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad10:	81c2      	strh	r2, [r0, #14]
 800ad12:	6183      	str	r3, [r0, #24]
 800ad14:	4619      	mov	r1, r3
 800ad16:	2208      	movs	r2, #8
 800ad18:	305c      	adds	r0, #92	@ 0x5c
 800ad1a:	f000 f928 	bl	800af6e <memset>
 800ad1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad54 <std+0x58>)
 800ad20:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad22:	4b0d      	ldr	r3, [pc, #52]	@ (800ad58 <std+0x5c>)
 800ad24:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad26:	4b0d      	ldr	r3, [pc, #52]	@ (800ad5c <std+0x60>)
 800ad28:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ad60 <std+0x64>)
 800ad2c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad2e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad64 <std+0x68>)
 800ad30:	6224      	str	r4, [r4, #32]
 800ad32:	429c      	cmp	r4, r3
 800ad34:	d006      	beq.n	800ad44 <std+0x48>
 800ad36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad3a:	4294      	cmp	r4, r2
 800ad3c:	d002      	beq.n	800ad44 <std+0x48>
 800ad3e:	33d0      	adds	r3, #208	@ 0xd0
 800ad40:	429c      	cmp	r4, r3
 800ad42:	d105      	bne.n	800ad50 <std+0x54>
 800ad44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad4c:	f000 b9f4 	b.w	800b138 <__retarget_lock_init_recursive>
 800ad50:	bd10      	pop	{r4, pc}
 800ad52:	bf00      	nop
 800ad54:	0800aee9 	.word	0x0800aee9
 800ad58:	0800af0b 	.word	0x0800af0b
 800ad5c:	0800af43 	.word	0x0800af43
 800ad60:	0800af67 	.word	0x0800af67
 800ad64:	240006e4 	.word	0x240006e4

0800ad68 <stdio_exit_handler>:
 800ad68:	4a02      	ldr	r2, [pc, #8]	@ (800ad74 <stdio_exit_handler+0xc>)
 800ad6a:	4903      	ldr	r1, [pc, #12]	@ (800ad78 <stdio_exit_handler+0x10>)
 800ad6c:	4803      	ldr	r0, [pc, #12]	@ (800ad7c <stdio_exit_handler+0x14>)
 800ad6e:	f000 b869 	b.w	800ae44 <_fwalk_sglue>
 800ad72:	bf00      	nop
 800ad74:	24000090 	.word	0x24000090
 800ad78:	0800b901 	.word	0x0800b901
 800ad7c:	240000a0 	.word	0x240000a0

0800ad80 <cleanup_stdio>:
 800ad80:	6841      	ldr	r1, [r0, #4]
 800ad82:	4b0c      	ldr	r3, [pc, #48]	@ (800adb4 <cleanup_stdio+0x34>)
 800ad84:	4299      	cmp	r1, r3
 800ad86:	b510      	push	{r4, lr}
 800ad88:	4604      	mov	r4, r0
 800ad8a:	d001      	beq.n	800ad90 <cleanup_stdio+0x10>
 800ad8c:	f000 fdb8 	bl	800b900 <_fflush_r>
 800ad90:	68a1      	ldr	r1, [r4, #8]
 800ad92:	4b09      	ldr	r3, [pc, #36]	@ (800adb8 <cleanup_stdio+0x38>)
 800ad94:	4299      	cmp	r1, r3
 800ad96:	d002      	beq.n	800ad9e <cleanup_stdio+0x1e>
 800ad98:	4620      	mov	r0, r4
 800ad9a:	f000 fdb1 	bl	800b900 <_fflush_r>
 800ad9e:	68e1      	ldr	r1, [r4, #12]
 800ada0:	4b06      	ldr	r3, [pc, #24]	@ (800adbc <cleanup_stdio+0x3c>)
 800ada2:	4299      	cmp	r1, r3
 800ada4:	d004      	beq.n	800adb0 <cleanup_stdio+0x30>
 800ada6:	4620      	mov	r0, r4
 800ada8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adac:	f000 bda8 	b.w	800b900 <_fflush_r>
 800adb0:	bd10      	pop	{r4, pc}
 800adb2:	bf00      	nop
 800adb4:	240006e4 	.word	0x240006e4
 800adb8:	2400074c 	.word	0x2400074c
 800adbc:	240007b4 	.word	0x240007b4

0800adc0 <global_stdio_init.part.0>:
 800adc0:	b510      	push	{r4, lr}
 800adc2:	4b0b      	ldr	r3, [pc, #44]	@ (800adf0 <global_stdio_init.part.0+0x30>)
 800adc4:	4c0b      	ldr	r4, [pc, #44]	@ (800adf4 <global_stdio_init.part.0+0x34>)
 800adc6:	4a0c      	ldr	r2, [pc, #48]	@ (800adf8 <global_stdio_init.part.0+0x38>)
 800adc8:	601a      	str	r2, [r3, #0]
 800adca:	4620      	mov	r0, r4
 800adcc:	2200      	movs	r2, #0
 800adce:	2104      	movs	r1, #4
 800add0:	f7ff ff94 	bl	800acfc <std>
 800add4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800add8:	2201      	movs	r2, #1
 800adda:	2109      	movs	r1, #9
 800addc:	f7ff ff8e 	bl	800acfc <std>
 800ade0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ade4:	2202      	movs	r2, #2
 800ade6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adea:	2112      	movs	r1, #18
 800adec:	f7ff bf86 	b.w	800acfc <std>
 800adf0:	2400081c 	.word	0x2400081c
 800adf4:	240006e4 	.word	0x240006e4
 800adf8:	0800ad69 	.word	0x0800ad69

0800adfc <__sfp_lock_acquire>:
 800adfc:	4801      	ldr	r0, [pc, #4]	@ (800ae04 <__sfp_lock_acquire+0x8>)
 800adfe:	f000 b99c 	b.w	800b13a <__retarget_lock_acquire_recursive>
 800ae02:	bf00      	nop
 800ae04:	24000825 	.word	0x24000825

0800ae08 <__sfp_lock_release>:
 800ae08:	4801      	ldr	r0, [pc, #4]	@ (800ae10 <__sfp_lock_release+0x8>)
 800ae0a:	f000 b997 	b.w	800b13c <__retarget_lock_release_recursive>
 800ae0e:	bf00      	nop
 800ae10:	24000825 	.word	0x24000825

0800ae14 <__sinit>:
 800ae14:	b510      	push	{r4, lr}
 800ae16:	4604      	mov	r4, r0
 800ae18:	f7ff fff0 	bl	800adfc <__sfp_lock_acquire>
 800ae1c:	6a23      	ldr	r3, [r4, #32]
 800ae1e:	b11b      	cbz	r3, 800ae28 <__sinit+0x14>
 800ae20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae24:	f7ff bff0 	b.w	800ae08 <__sfp_lock_release>
 800ae28:	4b04      	ldr	r3, [pc, #16]	@ (800ae3c <__sinit+0x28>)
 800ae2a:	6223      	str	r3, [r4, #32]
 800ae2c:	4b04      	ldr	r3, [pc, #16]	@ (800ae40 <__sinit+0x2c>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d1f5      	bne.n	800ae20 <__sinit+0xc>
 800ae34:	f7ff ffc4 	bl	800adc0 <global_stdio_init.part.0>
 800ae38:	e7f2      	b.n	800ae20 <__sinit+0xc>
 800ae3a:	bf00      	nop
 800ae3c:	0800ad81 	.word	0x0800ad81
 800ae40:	2400081c 	.word	0x2400081c

0800ae44 <_fwalk_sglue>:
 800ae44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae48:	4607      	mov	r7, r0
 800ae4a:	4688      	mov	r8, r1
 800ae4c:	4614      	mov	r4, r2
 800ae4e:	2600      	movs	r6, #0
 800ae50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae54:	f1b9 0901 	subs.w	r9, r9, #1
 800ae58:	d505      	bpl.n	800ae66 <_fwalk_sglue+0x22>
 800ae5a:	6824      	ldr	r4, [r4, #0]
 800ae5c:	2c00      	cmp	r4, #0
 800ae5e:	d1f7      	bne.n	800ae50 <_fwalk_sglue+0xc>
 800ae60:	4630      	mov	r0, r6
 800ae62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae66:	89ab      	ldrh	r3, [r5, #12]
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d907      	bls.n	800ae7c <_fwalk_sglue+0x38>
 800ae6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae70:	3301      	adds	r3, #1
 800ae72:	d003      	beq.n	800ae7c <_fwalk_sglue+0x38>
 800ae74:	4629      	mov	r1, r5
 800ae76:	4638      	mov	r0, r7
 800ae78:	47c0      	blx	r8
 800ae7a:	4306      	orrs	r6, r0
 800ae7c:	3568      	adds	r5, #104	@ 0x68
 800ae7e:	e7e9      	b.n	800ae54 <_fwalk_sglue+0x10>

0800ae80 <sniprintf>:
 800ae80:	b40c      	push	{r2, r3}
 800ae82:	b530      	push	{r4, r5, lr}
 800ae84:	4b17      	ldr	r3, [pc, #92]	@ (800aee4 <sniprintf+0x64>)
 800ae86:	1e0c      	subs	r4, r1, #0
 800ae88:	681d      	ldr	r5, [r3, #0]
 800ae8a:	b09d      	sub	sp, #116	@ 0x74
 800ae8c:	da08      	bge.n	800aea0 <sniprintf+0x20>
 800ae8e:	238b      	movs	r3, #139	@ 0x8b
 800ae90:	602b      	str	r3, [r5, #0]
 800ae92:	f04f 30ff 	mov.w	r0, #4294967295
 800ae96:	b01d      	add	sp, #116	@ 0x74
 800ae98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae9c:	b002      	add	sp, #8
 800ae9e:	4770      	bx	lr
 800aea0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800aea4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aea8:	bf14      	ite	ne
 800aeaa:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aeae:	4623      	moveq	r3, r4
 800aeb0:	9304      	str	r3, [sp, #16]
 800aeb2:	9307      	str	r3, [sp, #28]
 800aeb4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aeb8:	9002      	str	r0, [sp, #8]
 800aeba:	9006      	str	r0, [sp, #24]
 800aebc:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aec0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aec2:	ab21      	add	r3, sp, #132	@ 0x84
 800aec4:	a902      	add	r1, sp, #8
 800aec6:	4628      	mov	r0, r5
 800aec8:	9301      	str	r3, [sp, #4]
 800aeca:	f000 fa0b 	bl	800b2e4 <_svfiprintf_r>
 800aece:	1c43      	adds	r3, r0, #1
 800aed0:	bfbc      	itt	lt
 800aed2:	238b      	movlt	r3, #139	@ 0x8b
 800aed4:	602b      	strlt	r3, [r5, #0]
 800aed6:	2c00      	cmp	r4, #0
 800aed8:	d0dd      	beq.n	800ae96 <sniprintf+0x16>
 800aeda:	9b02      	ldr	r3, [sp, #8]
 800aedc:	2200      	movs	r2, #0
 800aede:	701a      	strb	r2, [r3, #0]
 800aee0:	e7d9      	b.n	800ae96 <sniprintf+0x16>
 800aee2:	bf00      	nop
 800aee4:	2400009c 	.word	0x2400009c

0800aee8 <__sread>:
 800aee8:	b510      	push	{r4, lr}
 800aeea:	460c      	mov	r4, r1
 800aeec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aef0:	f000 f8c4 	bl	800b07c <_read_r>
 800aef4:	2800      	cmp	r0, #0
 800aef6:	bfab      	itete	ge
 800aef8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aefa:	89a3      	ldrhlt	r3, [r4, #12]
 800aefc:	181b      	addge	r3, r3, r0
 800aefe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af02:	bfac      	ite	ge
 800af04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af06:	81a3      	strhlt	r3, [r4, #12]
 800af08:	bd10      	pop	{r4, pc}

0800af0a <__swrite>:
 800af0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af0e:	461f      	mov	r7, r3
 800af10:	898b      	ldrh	r3, [r1, #12]
 800af12:	05db      	lsls	r3, r3, #23
 800af14:	4605      	mov	r5, r0
 800af16:	460c      	mov	r4, r1
 800af18:	4616      	mov	r6, r2
 800af1a:	d505      	bpl.n	800af28 <__swrite+0x1e>
 800af1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af20:	2302      	movs	r3, #2
 800af22:	2200      	movs	r2, #0
 800af24:	f000 f898 	bl	800b058 <_lseek_r>
 800af28:	89a3      	ldrh	r3, [r4, #12]
 800af2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af32:	81a3      	strh	r3, [r4, #12]
 800af34:	4632      	mov	r2, r6
 800af36:	463b      	mov	r3, r7
 800af38:	4628      	mov	r0, r5
 800af3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af3e:	f000 b8bf 	b.w	800b0c0 <_write_r>

0800af42 <__sseek>:
 800af42:	b510      	push	{r4, lr}
 800af44:	460c      	mov	r4, r1
 800af46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af4a:	f000 f885 	bl	800b058 <_lseek_r>
 800af4e:	1c43      	adds	r3, r0, #1
 800af50:	89a3      	ldrh	r3, [r4, #12]
 800af52:	bf15      	itete	ne
 800af54:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af5e:	81a3      	strheq	r3, [r4, #12]
 800af60:	bf18      	it	ne
 800af62:	81a3      	strhne	r3, [r4, #12]
 800af64:	bd10      	pop	{r4, pc}

0800af66 <__sclose>:
 800af66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6a:	f000 b865 	b.w	800b038 <_close_r>

0800af6e <memset>:
 800af6e:	4402      	add	r2, r0
 800af70:	4603      	mov	r3, r0
 800af72:	4293      	cmp	r3, r2
 800af74:	d100      	bne.n	800af78 <memset+0xa>
 800af76:	4770      	bx	lr
 800af78:	f803 1b01 	strb.w	r1, [r3], #1
 800af7c:	e7f9      	b.n	800af72 <memset+0x4>
	...

0800af80 <strtok>:
 800af80:	4b16      	ldr	r3, [pc, #88]	@ (800afdc <strtok+0x5c>)
 800af82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af86:	681f      	ldr	r7, [r3, #0]
 800af88:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800af8a:	4605      	mov	r5, r0
 800af8c:	460e      	mov	r6, r1
 800af8e:	b9ec      	cbnz	r4, 800afcc <strtok+0x4c>
 800af90:	2050      	movs	r0, #80	@ 0x50
 800af92:	f7ff fd79 	bl	800aa88 <malloc>
 800af96:	4602      	mov	r2, r0
 800af98:	6478      	str	r0, [r7, #68]	@ 0x44
 800af9a:	b920      	cbnz	r0, 800afa6 <strtok+0x26>
 800af9c:	4b10      	ldr	r3, [pc, #64]	@ (800afe0 <strtok+0x60>)
 800af9e:	4811      	ldr	r0, [pc, #68]	@ (800afe4 <strtok+0x64>)
 800afa0:	215b      	movs	r1, #91	@ 0x5b
 800afa2:	f000 f8db 	bl	800b15c <__assert_func>
 800afa6:	e9c0 4400 	strd	r4, r4, [r0]
 800afaa:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800afae:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800afb2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800afb6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800afba:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800afbe:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800afc2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800afc6:	6184      	str	r4, [r0, #24]
 800afc8:	7704      	strb	r4, [r0, #28]
 800afca:	6244      	str	r4, [r0, #36]	@ 0x24
 800afcc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afce:	4631      	mov	r1, r6
 800afd0:	4628      	mov	r0, r5
 800afd2:	2301      	movs	r3, #1
 800afd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afd8:	f000 b806 	b.w	800afe8 <__strtok_r>
 800afdc:	2400009c 	.word	0x2400009c
 800afe0:	0800c1f9 	.word	0x0800c1f9
 800afe4:	0800c210 	.word	0x0800c210

0800afe8 <__strtok_r>:
 800afe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afea:	4604      	mov	r4, r0
 800afec:	b908      	cbnz	r0, 800aff2 <__strtok_r+0xa>
 800afee:	6814      	ldr	r4, [r2, #0]
 800aff0:	b144      	cbz	r4, 800b004 <__strtok_r+0x1c>
 800aff2:	4620      	mov	r0, r4
 800aff4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800aff8:	460f      	mov	r7, r1
 800affa:	f817 6b01 	ldrb.w	r6, [r7], #1
 800affe:	b91e      	cbnz	r6, 800b008 <__strtok_r+0x20>
 800b000:	b965      	cbnz	r5, 800b01c <__strtok_r+0x34>
 800b002:	6015      	str	r5, [r2, #0]
 800b004:	2000      	movs	r0, #0
 800b006:	e005      	b.n	800b014 <__strtok_r+0x2c>
 800b008:	42b5      	cmp	r5, r6
 800b00a:	d1f6      	bne.n	800affa <__strtok_r+0x12>
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d1f0      	bne.n	800aff2 <__strtok_r+0xa>
 800b010:	6014      	str	r4, [r2, #0]
 800b012:	7003      	strb	r3, [r0, #0]
 800b014:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b016:	461c      	mov	r4, r3
 800b018:	e00c      	b.n	800b034 <__strtok_r+0x4c>
 800b01a:	b915      	cbnz	r5, 800b022 <__strtok_r+0x3a>
 800b01c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b020:	460e      	mov	r6, r1
 800b022:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b026:	42ab      	cmp	r3, r5
 800b028:	d1f7      	bne.n	800b01a <__strtok_r+0x32>
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d0f3      	beq.n	800b016 <__strtok_r+0x2e>
 800b02e:	2300      	movs	r3, #0
 800b030:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b034:	6014      	str	r4, [r2, #0]
 800b036:	e7ed      	b.n	800b014 <__strtok_r+0x2c>

0800b038 <_close_r>:
 800b038:	b538      	push	{r3, r4, r5, lr}
 800b03a:	4d06      	ldr	r5, [pc, #24]	@ (800b054 <_close_r+0x1c>)
 800b03c:	2300      	movs	r3, #0
 800b03e:	4604      	mov	r4, r0
 800b040:	4608      	mov	r0, r1
 800b042:	602b      	str	r3, [r5, #0]
 800b044:	f7f6 f986 	bl	8001354 <_close>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	d102      	bne.n	800b052 <_close_r+0x1a>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	b103      	cbz	r3, 800b052 <_close_r+0x1a>
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	bd38      	pop	{r3, r4, r5, pc}
 800b054:	24000820 	.word	0x24000820

0800b058 <_lseek_r>:
 800b058:	b538      	push	{r3, r4, r5, lr}
 800b05a:	4d07      	ldr	r5, [pc, #28]	@ (800b078 <_lseek_r+0x20>)
 800b05c:	4604      	mov	r4, r0
 800b05e:	4608      	mov	r0, r1
 800b060:	4611      	mov	r1, r2
 800b062:	2200      	movs	r2, #0
 800b064:	602a      	str	r2, [r5, #0]
 800b066:	461a      	mov	r2, r3
 800b068:	f7f6 f99b 	bl	80013a2 <_lseek>
 800b06c:	1c43      	adds	r3, r0, #1
 800b06e:	d102      	bne.n	800b076 <_lseek_r+0x1e>
 800b070:	682b      	ldr	r3, [r5, #0]
 800b072:	b103      	cbz	r3, 800b076 <_lseek_r+0x1e>
 800b074:	6023      	str	r3, [r4, #0]
 800b076:	bd38      	pop	{r3, r4, r5, pc}
 800b078:	24000820 	.word	0x24000820

0800b07c <_read_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	4d07      	ldr	r5, [pc, #28]	@ (800b09c <_read_r+0x20>)
 800b080:	4604      	mov	r4, r0
 800b082:	4608      	mov	r0, r1
 800b084:	4611      	mov	r1, r2
 800b086:	2200      	movs	r2, #0
 800b088:	602a      	str	r2, [r5, #0]
 800b08a:	461a      	mov	r2, r3
 800b08c:	f7f6 f929 	bl	80012e2 <_read>
 800b090:	1c43      	adds	r3, r0, #1
 800b092:	d102      	bne.n	800b09a <_read_r+0x1e>
 800b094:	682b      	ldr	r3, [r5, #0]
 800b096:	b103      	cbz	r3, 800b09a <_read_r+0x1e>
 800b098:	6023      	str	r3, [r4, #0]
 800b09a:	bd38      	pop	{r3, r4, r5, pc}
 800b09c:	24000820 	.word	0x24000820

0800b0a0 <_sbrk_r>:
 800b0a0:	b538      	push	{r3, r4, r5, lr}
 800b0a2:	4d06      	ldr	r5, [pc, #24]	@ (800b0bc <_sbrk_r+0x1c>)
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	4604      	mov	r4, r0
 800b0a8:	4608      	mov	r0, r1
 800b0aa:	602b      	str	r3, [r5, #0]
 800b0ac:	f7f6 f986 	bl	80013bc <_sbrk>
 800b0b0:	1c43      	adds	r3, r0, #1
 800b0b2:	d102      	bne.n	800b0ba <_sbrk_r+0x1a>
 800b0b4:	682b      	ldr	r3, [r5, #0]
 800b0b6:	b103      	cbz	r3, 800b0ba <_sbrk_r+0x1a>
 800b0b8:	6023      	str	r3, [r4, #0]
 800b0ba:	bd38      	pop	{r3, r4, r5, pc}
 800b0bc:	24000820 	.word	0x24000820

0800b0c0 <_write_r>:
 800b0c0:	b538      	push	{r3, r4, r5, lr}
 800b0c2:	4d07      	ldr	r5, [pc, #28]	@ (800b0e0 <_write_r+0x20>)
 800b0c4:	4604      	mov	r4, r0
 800b0c6:	4608      	mov	r0, r1
 800b0c8:	4611      	mov	r1, r2
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	602a      	str	r2, [r5, #0]
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	f7f6 f924 	bl	800131c <_write>
 800b0d4:	1c43      	adds	r3, r0, #1
 800b0d6:	d102      	bne.n	800b0de <_write_r+0x1e>
 800b0d8:	682b      	ldr	r3, [r5, #0]
 800b0da:	b103      	cbz	r3, 800b0de <_write_r+0x1e>
 800b0dc:	6023      	str	r3, [r4, #0]
 800b0de:	bd38      	pop	{r3, r4, r5, pc}
 800b0e0:	24000820 	.word	0x24000820

0800b0e4 <__errno>:
 800b0e4:	4b01      	ldr	r3, [pc, #4]	@ (800b0ec <__errno+0x8>)
 800b0e6:	6818      	ldr	r0, [r3, #0]
 800b0e8:	4770      	bx	lr
 800b0ea:	bf00      	nop
 800b0ec:	2400009c 	.word	0x2400009c

0800b0f0 <__libc_init_array>:
 800b0f0:	b570      	push	{r4, r5, r6, lr}
 800b0f2:	4d0d      	ldr	r5, [pc, #52]	@ (800b128 <__libc_init_array+0x38>)
 800b0f4:	4c0d      	ldr	r4, [pc, #52]	@ (800b12c <__libc_init_array+0x3c>)
 800b0f6:	1b64      	subs	r4, r4, r5
 800b0f8:	10a4      	asrs	r4, r4, #2
 800b0fa:	2600      	movs	r6, #0
 800b0fc:	42a6      	cmp	r6, r4
 800b0fe:	d109      	bne.n	800b114 <__libc_init_array+0x24>
 800b100:	4d0b      	ldr	r5, [pc, #44]	@ (800b130 <__libc_init_array+0x40>)
 800b102:	4c0c      	ldr	r4, [pc, #48]	@ (800b134 <__libc_init_array+0x44>)
 800b104:	f000 ff2a 	bl	800bf5c <_init>
 800b108:	1b64      	subs	r4, r4, r5
 800b10a:	10a4      	asrs	r4, r4, #2
 800b10c:	2600      	movs	r6, #0
 800b10e:	42a6      	cmp	r6, r4
 800b110:	d105      	bne.n	800b11e <__libc_init_array+0x2e>
 800b112:	bd70      	pop	{r4, r5, r6, pc}
 800b114:	f855 3b04 	ldr.w	r3, [r5], #4
 800b118:	4798      	blx	r3
 800b11a:	3601      	adds	r6, #1
 800b11c:	e7ee      	b.n	800b0fc <__libc_init_array+0xc>
 800b11e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b122:	4798      	blx	r3
 800b124:	3601      	adds	r6, #1
 800b126:	e7f2      	b.n	800b10e <__libc_init_array+0x1e>
 800b128:	0800c2e4 	.word	0x0800c2e4
 800b12c:	0800c2e4 	.word	0x0800c2e4
 800b130:	0800c2e4 	.word	0x0800c2e4
 800b134:	0800c2e8 	.word	0x0800c2e8

0800b138 <__retarget_lock_init_recursive>:
 800b138:	4770      	bx	lr

0800b13a <__retarget_lock_acquire_recursive>:
 800b13a:	4770      	bx	lr

0800b13c <__retarget_lock_release_recursive>:
 800b13c:	4770      	bx	lr

0800b13e <memcpy>:
 800b13e:	440a      	add	r2, r1
 800b140:	4291      	cmp	r1, r2
 800b142:	f100 33ff 	add.w	r3, r0, #4294967295
 800b146:	d100      	bne.n	800b14a <memcpy+0xc>
 800b148:	4770      	bx	lr
 800b14a:	b510      	push	{r4, lr}
 800b14c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b150:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b154:	4291      	cmp	r1, r2
 800b156:	d1f9      	bne.n	800b14c <memcpy+0xe>
 800b158:	bd10      	pop	{r4, pc}
	...

0800b15c <__assert_func>:
 800b15c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b15e:	4614      	mov	r4, r2
 800b160:	461a      	mov	r2, r3
 800b162:	4b09      	ldr	r3, [pc, #36]	@ (800b188 <__assert_func+0x2c>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	4605      	mov	r5, r0
 800b168:	68d8      	ldr	r0, [r3, #12]
 800b16a:	b954      	cbnz	r4, 800b182 <__assert_func+0x26>
 800b16c:	4b07      	ldr	r3, [pc, #28]	@ (800b18c <__assert_func+0x30>)
 800b16e:	461c      	mov	r4, r3
 800b170:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b174:	9100      	str	r1, [sp, #0]
 800b176:	462b      	mov	r3, r5
 800b178:	4905      	ldr	r1, [pc, #20]	@ (800b190 <__assert_func+0x34>)
 800b17a:	f000 fbe9 	bl	800b950 <fiprintf>
 800b17e:	f000 fc13 	bl	800b9a8 <abort>
 800b182:	4b04      	ldr	r3, [pc, #16]	@ (800b194 <__assert_func+0x38>)
 800b184:	e7f4      	b.n	800b170 <__assert_func+0x14>
 800b186:	bf00      	nop
 800b188:	2400009c 	.word	0x2400009c
 800b18c:	0800c2a5 	.word	0x0800c2a5
 800b190:	0800c277 	.word	0x0800c277
 800b194:	0800c26a 	.word	0x0800c26a

0800b198 <_free_r>:
 800b198:	b538      	push	{r3, r4, r5, lr}
 800b19a:	4605      	mov	r5, r0
 800b19c:	2900      	cmp	r1, #0
 800b19e:	d041      	beq.n	800b224 <_free_r+0x8c>
 800b1a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1a4:	1f0c      	subs	r4, r1, #4
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	bfb8      	it	lt
 800b1aa:	18e4      	addlt	r4, r4, r3
 800b1ac:	f7ff fd16 	bl	800abdc <__malloc_lock>
 800b1b0:	4a1d      	ldr	r2, [pc, #116]	@ (800b228 <_free_r+0x90>)
 800b1b2:	6813      	ldr	r3, [r2, #0]
 800b1b4:	b933      	cbnz	r3, 800b1c4 <_free_r+0x2c>
 800b1b6:	6063      	str	r3, [r4, #4]
 800b1b8:	6014      	str	r4, [r2, #0]
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1c0:	f7ff bd12 	b.w	800abe8 <__malloc_unlock>
 800b1c4:	42a3      	cmp	r3, r4
 800b1c6:	d908      	bls.n	800b1da <_free_r+0x42>
 800b1c8:	6820      	ldr	r0, [r4, #0]
 800b1ca:	1821      	adds	r1, r4, r0
 800b1cc:	428b      	cmp	r3, r1
 800b1ce:	bf01      	itttt	eq
 800b1d0:	6819      	ldreq	r1, [r3, #0]
 800b1d2:	685b      	ldreq	r3, [r3, #4]
 800b1d4:	1809      	addeq	r1, r1, r0
 800b1d6:	6021      	streq	r1, [r4, #0]
 800b1d8:	e7ed      	b.n	800b1b6 <_free_r+0x1e>
 800b1da:	461a      	mov	r2, r3
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	b10b      	cbz	r3, 800b1e4 <_free_r+0x4c>
 800b1e0:	42a3      	cmp	r3, r4
 800b1e2:	d9fa      	bls.n	800b1da <_free_r+0x42>
 800b1e4:	6811      	ldr	r1, [r2, #0]
 800b1e6:	1850      	adds	r0, r2, r1
 800b1e8:	42a0      	cmp	r0, r4
 800b1ea:	d10b      	bne.n	800b204 <_free_r+0x6c>
 800b1ec:	6820      	ldr	r0, [r4, #0]
 800b1ee:	4401      	add	r1, r0
 800b1f0:	1850      	adds	r0, r2, r1
 800b1f2:	4283      	cmp	r3, r0
 800b1f4:	6011      	str	r1, [r2, #0]
 800b1f6:	d1e0      	bne.n	800b1ba <_free_r+0x22>
 800b1f8:	6818      	ldr	r0, [r3, #0]
 800b1fa:	685b      	ldr	r3, [r3, #4]
 800b1fc:	6053      	str	r3, [r2, #4]
 800b1fe:	4408      	add	r0, r1
 800b200:	6010      	str	r0, [r2, #0]
 800b202:	e7da      	b.n	800b1ba <_free_r+0x22>
 800b204:	d902      	bls.n	800b20c <_free_r+0x74>
 800b206:	230c      	movs	r3, #12
 800b208:	602b      	str	r3, [r5, #0]
 800b20a:	e7d6      	b.n	800b1ba <_free_r+0x22>
 800b20c:	6820      	ldr	r0, [r4, #0]
 800b20e:	1821      	adds	r1, r4, r0
 800b210:	428b      	cmp	r3, r1
 800b212:	bf04      	itt	eq
 800b214:	6819      	ldreq	r1, [r3, #0]
 800b216:	685b      	ldreq	r3, [r3, #4]
 800b218:	6063      	str	r3, [r4, #4]
 800b21a:	bf04      	itt	eq
 800b21c:	1809      	addeq	r1, r1, r0
 800b21e:	6021      	streq	r1, [r4, #0]
 800b220:	6054      	str	r4, [r2, #4]
 800b222:	e7ca      	b.n	800b1ba <_free_r+0x22>
 800b224:	bd38      	pop	{r3, r4, r5, pc}
 800b226:	bf00      	nop
 800b228:	240006e0 	.word	0x240006e0

0800b22c <__ssputs_r>:
 800b22c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b230:	688e      	ldr	r6, [r1, #8]
 800b232:	461f      	mov	r7, r3
 800b234:	42be      	cmp	r6, r7
 800b236:	680b      	ldr	r3, [r1, #0]
 800b238:	4682      	mov	sl, r0
 800b23a:	460c      	mov	r4, r1
 800b23c:	4690      	mov	r8, r2
 800b23e:	d82d      	bhi.n	800b29c <__ssputs_r+0x70>
 800b240:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b244:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b248:	d026      	beq.n	800b298 <__ssputs_r+0x6c>
 800b24a:	6965      	ldr	r5, [r4, #20]
 800b24c:	6909      	ldr	r1, [r1, #16]
 800b24e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b252:	eba3 0901 	sub.w	r9, r3, r1
 800b256:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b25a:	1c7b      	adds	r3, r7, #1
 800b25c:	444b      	add	r3, r9
 800b25e:	106d      	asrs	r5, r5, #1
 800b260:	429d      	cmp	r5, r3
 800b262:	bf38      	it	cc
 800b264:	461d      	movcc	r5, r3
 800b266:	0553      	lsls	r3, r2, #21
 800b268:	d527      	bpl.n	800b2ba <__ssputs_r+0x8e>
 800b26a:	4629      	mov	r1, r5
 800b26c:	f7ff fc36 	bl	800aadc <_malloc_r>
 800b270:	4606      	mov	r6, r0
 800b272:	b360      	cbz	r0, 800b2ce <__ssputs_r+0xa2>
 800b274:	6921      	ldr	r1, [r4, #16]
 800b276:	464a      	mov	r2, r9
 800b278:	f7ff ff61 	bl	800b13e <memcpy>
 800b27c:	89a3      	ldrh	r3, [r4, #12]
 800b27e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b286:	81a3      	strh	r3, [r4, #12]
 800b288:	6126      	str	r6, [r4, #16]
 800b28a:	6165      	str	r5, [r4, #20]
 800b28c:	444e      	add	r6, r9
 800b28e:	eba5 0509 	sub.w	r5, r5, r9
 800b292:	6026      	str	r6, [r4, #0]
 800b294:	60a5      	str	r5, [r4, #8]
 800b296:	463e      	mov	r6, r7
 800b298:	42be      	cmp	r6, r7
 800b29a:	d900      	bls.n	800b29e <__ssputs_r+0x72>
 800b29c:	463e      	mov	r6, r7
 800b29e:	6820      	ldr	r0, [r4, #0]
 800b2a0:	4632      	mov	r2, r6
 800b2a2:	4641      	mov	r1, r8
 800b2a4:	f000 fb66 	bl	800b974 <memmove>
 800b2a8:	68a3      	ldr	r3, [r4, #8]
 800b2aa:	1b9b      	subs	r3, r3, r6
 800b2ac:	60a3      	str	r3, [r4, #8]
 800b2ae:	6823      	ldr	r3, [r4, #0]
 800b2b0:	4433      	add	r3, r6
 800b2b2:	6023      	str	r3, [r4, #0]
 800b2b4:	2000      	movs	r0, #0
 800b2b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2ba:	462a      	mov	r2, r5
 800b2bc:	f000 fb7b 	bl	800b9b6 <_realloc_r>
 800b2c0:	4606      	mov	r6, r0
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	d1e0      	bne.n	800b288 <__ssputs_r+0x5c>
 800b2c6:	6921      	ldr	r1, [r4, #16]
 800b2c8:	4650      	mov	r0, sl
 800b2ca:	f7ff ff65 	bl	800b198 <_free_r>
 800b2ce:	230c      	movs	r3, #12
 800b2d0:	f8ca 3000 	str.w	r3, [sl]
 800b2d4:	89a3      	ldrh	r3, [r4, #12]
 800b2d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2da:	81a3      	strh	r3, [r4, #12]
 800b2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e0:	e7e9      	b.n	800b2b6 <__ssputs_r+0x8a>
	...

0800b2e4 <_svfiprintf_r>:
 800b2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e8:	4698      	mov	r8, r3
 800b2ea:	898b      	ldrh	r3, [r1, #12]
 800b2ec:	061b      	lsls	r3, r3, #24
 800b2ee:	b09d      	sub	sp, #116	@ 0x74
 800b2f0:	4607      	mov	r7, r0
 800b2f2:	460d      	mov	r5, r1
 800b2f4:	4614      	mov	r4, r2
 800b2f6:	d510      	bpl.n	800b31a <_svfiprintf_r+0x36>
 800b2f8:	690b      	ldr	r3, [r1, #16]
 800b2fa:	b973      	cbnz	r3, 800b31a <_svfiprintf_r+0x36>
 800b2fc:	2140      	movs	r1, #64	@ 0x40
 800b2fe:	f7ff fbed 	bl	800aadc <_malloc_r>
 800b302:	6028      	str	r0, [r5, #0]
 800b304:	6128      	str	r0, [r5, #16]
 800b306:	b930      	cbnz	r0, 800b316 <_svfiprintf_r+0x32>
 800b308:	230c      	movs	r3, #12
 800b30a:	603b      	str	r3, [r7, #0]
 800b30c:	f04f 30ff 	mov.w	r0, #4294967295
 800b310:	b01d      	add	sp, #116	@ 0x74
 800b312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b316:	2340      	movs	r3, #64	@ 0x40
 800b318:	616b      	str	r3, [r5, #20]
 800b31a:	2300      	movs	r3, #0
 800b31c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b31e:	2320      	movs	r3, #32
 800b320:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b324:	f8cd 800c 	str.w	r8, [sp, #12]
 800b328:	2330      	movs	r3, #48	@ 0x30
 800b32a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b4c8 <_svfiprintf_r+0x1e4>
 800b32e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b332:	f04f 0901 	mov.w	r9, #1
 800b336:	4623      	mov	r3, r4
 800b338:	469a      	mov	sl, r3
 800b33a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b33e:	b10a      	cbz	r2, 800b344 <_svfiprintf_r+0x60>
 800b340:	2a25      	cmp	r2, #37	@ 0x25
 800b342:	d1f9      	bne.n	800b338 <_svfiprintf_r+0x54>
 800b344:	ebba 0b04 	subs.w	fp, sl, r4
 800b348:	d00b      	beq.n	800b362 <_svfiprintf_r+0x7e>
 800b34a:	465b      	mov	r3, fp
 800b34c:	4622      	mov	r2, r4
 800b34e:	4629      	mov	r1, r5
 800b350:	4638      	mov	r0, r7
 800b352:	f7ff ff6b 	bl	800b22c <__ssputs_r>
 800b356:	3001      	adds	r0, #1
 800b358:	f000 80a7 	beq.w	800b4aa <_svfiprintf_r+0x1c6>
 800b35c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b35e:	445a      	add	r2, fp
 800b360:	9209      	str	r2, [sp, #36]	@ 0x24
 800b362:	f89a 3000 	ldrb.w	r3, [sl]
 800b366:	2b00      	cmp	r3, #0
 800b368:	f000 809f 	beq.w	800b4aa <_svfiprintf_r+0x1c6>
 800b36c:	2300      	movs	r3, #0
 800b36e:	f04f 32ff 	mov.w	r2, #4294967295
 800b372:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b376:	f10a 0a01 	add.w	sl, sl, #1
 800b37a:	9304      	str	r3, [sp, #16]
 800b37c:	9307      	str	r3, [sp, #28]
 800b37e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b382:	931a      	str	r3, [sp, #104]	@ 0x68
 800b384:	4654      	mov	r4, sl
 800b386:	2205      	movs	r2, #5
 800b388:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b38c:	484e      	ldr	r0, [pc, #312]	@ (800b4c8 <_svfiprintf_r+0x1e4>)
 800b38e:	f7f4 ffcf 	bl	8000330 <memchr>
 800b392:	9a04      	ldr	r2, [sp, #16]
 800b394:	b9d8      	cbnz	r0, 800b3ce <_svfiprintf_r+0xea>
 800b396:	06d0      	lsls	r0, r2, #27
 800b398:	bf44      	itt	mi
 800b39a:	2320      	movmi	r3, #32
 800b39c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3a0:	0711      	lsls	r1, r2, #28
 800b3a2:	bf44      	itt	mi
 800b3a4:	232b      	movmi	r3, #43	@ 0x2b
 800b3a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3aa:	f89a 3000 	ldrb.w	r3, [sl]
 800b3ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3b0:	d015      	beq.n	800b3de <_svfiprintf_r+0xfa>
 800b3b2:	9a07      	ldr	r2, [sp, #28]
 800b3b4:	4654      	mov	r4, sl
 800b3b6:	2000      	movs	r0, #0
 800b3b8:	f04f 0c0a 	mov.w	ip, #10
 800b3bc:	4621      	mov	r1, r4
 800b3be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3c2:	3b30      	subs	r3, #48	@ 0x30
 800b3c4:	2b09      	cmp	r3, #9
 800b3c6:	d94b      	bls.n	800b460 <_svfiprintf_r+0x17c>
 800b3c8:	b1b0      	cbz	r0, 800b3f8 <_svfiprintf_r+0x114>
 800b3ca:	9207      	str	r2, [sp, #28]
 800b3cc:	e014      	b.n	800b3f8 <_svfiprintf_r+0x114>
 800b3ce:	eba0 0308 	sub.w	r3, r0, r8
 800b3d2:	fa09 f303 	lsl.w	r3, r9, r3
 800b3d6:	4313      	orrs	r3, r2
 800b3d8:	9304      	str	r3, [sp, #16]
 800b3da:	46a2      	mov	sl, r4
 800b3dc:	e7d2      	b.n	800b384 <_svfiprintf_r+0xa0>
 800b3de:	9b03      	ldr	r3, [sp, #12]
 800b3e0:	1d19      	adds	r1, r3, #4
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	9103      	str	r1, [sp, #12]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	bfbb      	ittet	lt
 800b3ea:	425b      	neglt	r3, r3
 800b3ec:	f042 0202 	orrlt.w	r2, r2, #2
 800b3f0:	9307      	strge	r3, [sp, #28]
 800b3f2:	9307      	strlt	r3, [sp, #28]
 800b3f4:	bfb8      	it	lt
 800b3f6:	9204      	strlt	r2, [sp, #16]
 800b3f8:	7823      	ldrb	r3, [r4, #0]
 800b3fa:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3fc:	d10a      	bne.n	800b414 <_svfiprintf_r+0x130>
 800b3fe:	7863      	ldrb	r3, [r4, #1]
 800b400:	2b2a      	cmp	r3, #42	@ 0x2a
 800b402:	d132      	bne.n	800b46a <_svfiprintf_r+0x186>
 800b404:	9b03      	ldr	r3, [sp, #12]
 800b406:	1d1a      	adds	r2, r3, #4
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	9203      	str	r2, [sp, #12]
 800b40c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b410:	3402      	adds	r4, #2
 800b412:	9305      	str	r3, [sp, #20]
 800b414:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b4d8 <_svfiprintf_r+0x1f4>
 800b418:	7821      	ldrb	r1, [r4, #0]
 800b41a:	2203      	movs	r2, #3
 800b41c:	4650      	mov	r0, sl
 800b41e:	f7f4 ff87 	bl	8000330 <memchr>
 800b422:	b138      	cbz	r0, 800b434 <_svfiprintf_r+0x150>
 800b424:	9b04      	ldr	r3, [sp, #16]
 800b426:	eba0 000a 	sub.w	r0, r0, sl
 800b42a:	2240      	movs	r2, #64	@ 0x40
 800b42c:	4082      	lsls	r2, r0
 800b42e:	4313      	orrs	r3, r2
 800b430:	3401      	adds	r4, #1
 800b432:	9304      	str	r3, [sp, #16]
 800b434:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b438:	4824      	ldr	r0, [pc, #144]	@ (800b4cc <_svfiprintf_r+0x1e8>)
 800b43a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b43e:	2206      	movs	r2, #6
 800b440:	f7f4 ff76 	bl	8000330 <memchr>
 800b444:	2800      	cmp	r0, #0
 800b446:	d036      	beq.n	800b4b6 <_svfiprintf_r+0x1d2>
 800b448:	4b21      	ldr	r3, [pc, #132]	@ (800b4d0 <_svfiprintf_r+0x1ec>)
 800b44a:	bb1b      	cbnz	r3, 800b494 <_svfiprintf_r+0x1b0>
 800b44c:	9b03      	ldr	r3, [sp, #12]
 800b44e:	3307      	adds	r3, #7
 800b450:	f023 0307 	bic.w	r3, r3, #7
 800b454:	3308      	adds	r3, #8
 800b456:	9303      	str	r3, [sp, #12]
 800b458:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b45a:	4433      	add	r3, r6
 800b45c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b45e:	e76a      	b.n	800b336 <_svfiprintf_r+0x52>
 800b460:	fb0c 3202 	mla	r2, ip, r2, r3
 800b464:	460c      	mov	r4, r1
 800b466:	2001      	movs	r0, #1
 800b468:	e7a8      	b.n	800b3bc <_svfiprintf_r+0xd8>
 800b46a:	2300      	movs	r3, #0
 800b46c:	3401      	adds	r4, #1
 800b46e:	9305      	str	r3, [sp, #20]
 800b470:	4619      	mov	r1, r3
 800b472:	f04f 0c0a 	mov.w	ip, #10
 800b476:	4620      	mov	r0, r4
 800b478:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b47c:	3a30      	subs	r2, #48	@ 0x30
 800b47e:	2a09      	cmp	r2, #9
 800b480:	d903      	bls.n	800b48a <_svfiprintf_r+0x1a6>
 800b482:	2b00      	cmp	r3, #0
 800b484:	d0c6      	beq.n	800b414 <_svfiprintf_r+0x130>
 800b486:	9105      	str	r1, [sp, #20]
 800b488:	e7c4      	b.n	800b414 <_svfiprintf_r+0x130>
 800b48a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b48e:	4604      	mov	r4, r0
 800b490:	2301      	movs	r3, #1
 800b492:	e7f0      	b.n	800b476 <_svfiprintf_r+0x192>
 800b494:	ab03      	add	r3, sp, #12
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	462a      	mov	r2, r5
 800b49a:	4b0e      	ldr	r3, [pc, #56]	@ (800b4d4 <_svfiprintf_r+0x1f0>)
 800b49c:	a904      	add	r1, sp, #16
 800b49e:	4638      	mov	r0, r7
 800b4a0:	f3af 8000 	nop.w
 800b4a4:	1c42      	adds	r2, r0, #1
 800b4a6:	4606      	mov	r6, r0
 800b4a8:	d1d6      	bne.n	800b458 <_svfiprintf_r+0x174>
 800b4aa:	89ab      	ldrh	r3, [r5, #12]
 800b4ac:	065b      	lsls	r3, r3, #25
 800b4ae:	f53f af2d 	bmi.w	800b30c <_svfiprintf_r+0x28>
 800b4b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b4b4:	e72c      	b.n	800b310 <_svfiprintf_r+0x2c>
 800b4b6:	ab03      	add	r3, sp, #12
 800b4b8:	9300      	str	r3, [sp, #0]
 800b4ba:	462a      	mov	r2, r5
 800b4bc:	4b05      	ldr	r3, [pc, #20]	@ (800b4d4 <_svfiprintf_r+0x1f0>)
 800b4be:	a904      	add	r1, sp, #16
 800b4c0:	4638      	mov	r0, r7
 800b4c2:	f000 f879 	bl	800b5b8 <_printf_i>
 800b4c6:	e7ed      	b.n	800b4a4 <_svfiprintf_r+0x1c0>
 800b4c8:	0800c2a6 	.word	0x0800c2a6
 800b4cc:	0800c2b0 	.word	0x0800c2b0
 800b4d0:	00000000 	.word	0x00000000
 800b4d4:	0800b22d 	.word	0x0800b22d
 800b4d8:	0800c2ac 	.word	0x0800c2ac

0800b4dc <_printf_common>:
 800b4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4e0:	4616      	mov	r6, r2
 800b4e2:	4698      	mov	r8, r3
 800b4e4:	688a      	ldr	r2, [r1, #8]
 800b4e6:	690b      	ldr	r3, [r1, #16]
 800b4e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b4ec:	4293      	cmp	r3, r2
 800b4ee:	bfb8      	it	lt
 800b4f0:	4613      	movlt	r3, r2
 800b4f2:	6033      	str	r3, [r6, #0]
 800b4f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b4f8:	4607      	mov	r7, r0
 800b4fa:	460c      	mov	r4, r1
 800b4fc:	b10a      	cbz	r2, 800b502 <_printf_common+0x26>
 800b4fe:	3301      	adds	r3, #1
 800b500:	6033      	str	r3, [r6, #0]
 800b502:	6823      	ldr	r3, [r4, #0]
 800b504:	0699      	lsls	r1, r3, #26
 800b506:	bf42      	ittt	mi
 800b508:	6833      	ldrmi	r3, [r6, #0]
 800b50a:	3302      	addmi	r3, #2
 800b50c:	6033      	strmi	r3, [r6, #0]
 800b50e:	6825      	ldr	r5, [r4, #0]
 800b510:	f015 0506 	ands.w	r5, r5, #6
 800b514:	d106      	bne.n	800b524 <_printf_common+0x48>
 800b516:	f104 0a19 	add.w	sl, r4, #25
 800b51a:	68e3      	ldr	r3, [r4, #12]
 800b51c:	6832      	ldr	r2, [r6, #0]
 800b51e:	1a9b      	subs	r3, r3, r2
 800b520:	42ab      	cmp	r3, r5
 800b522:	dc26      	bgt.n	800b572 <_printf_common+0x96>
 800b524:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b528:	6822      	ldr	r2, [r4, #0]
 800b52a:	3b00      	subs	r3, #0
 800b52c:	bf18      	it	ne
 800b52e:	2301      	movne	r3, #1
 800b530:	0692      	lsls	r2, r2, #26
 800b532:	d42b      	bmi.n	800b58c <_printf_common+0xb0>
 800b534:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b538:	4641      	mov	r1, r8
 800b53a:	4638      	mov	r0, r7
 800b53c:	47c8      	blx	r9
 800b53e:	3001      	adds	r0, #1
 800b540:	d01e      	beq.n	800b580 <_printf_common+0xa4>
 800b542:	6823      	ldr	r3, [r4, #0]
 800b544:	6922      	ldr	r2, [r4, #16]
 800b546:	f003 0306 	and.w	r3, r3, #6
 800b54a:	2b04      	cmp	r3, #4
 800b54c:	bf02      	ittt	eq
 800b54e:	68e5      	ldreq	r5, [r4, #12]
 800b550:	6833      	ldreq	r3, [r6, #0]
 800b552:	1aed      	subeq	r5, r5, r3
 800b554:	68a3      	ldr	r3, [r4, #8]
 800b556:	bf0c      	ite	eq
 800b558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b55c:	2500      	movne	r5, #0
 800b55e:	4293      	cmp	r3, r2
 800b560:	bfc4      	itt	gt
 800b562:	1a9b      	subgt	r3, r3, r2
 800b564:	18ed      	addgt	r5, r5, r3
 800b566:	2600      	movs	r6, #0
 800b568:	341a      	adds	r4, #26
 800b56a:	42b5      	cmp	r5, r6
 800b56c:	d11a      	bne.n	800b5a4 <_printf_common+0xc8>
 800b56e:	2000      	movs	r0, #0
 800b570:	e008      	b.n	800b584 <_printf_common+0xa8>
 800b572:	2301      	movs	r3, #1
 800b574:	4652      	mov	r2, sl
 800b576:	4641      	mov	r1, r8
 800b578:	4638      	mov	r0, r7
 800b57a:	47c8      	blx	r9
 800b57c:	3001      	adds	r0, #1
 800b57e:	d103      	bne.n	800b588 <_printf_common+0xac>
 800b580:	f04f 30ff 	mov.w	r0, #4294967295
 800b584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b588:	3501      	adds	r5, #1
 800b58a:	e7c6      	b.n	800b51a <_printf_common+0x3e>
 800b58c:	18e1      	adds	r1, r4, r3
 800b58e:	1c5a      	adds	r2, r3, #1
 800b590:	2030      	movs	r0, #48	@ 0x30
 800b592:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b596:	4422      	add	r2, r4
 800b598:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b59c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5a0:	3302      	adds	r3, #2
 800b5a2:	e7c7      	b.n	800b534 <_printf_common+0x58>
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	4622      	mov	r2, r4
 800b5a8:	4641      	mov	r1, r8
 800b5aa:	4638      	mov	r0, r7
 800b5ac:	47c8      	blx	r9
 800b5ae:	3001      	adds	r0, #1
 800b5b0:	d0e6      	beq.n	800b580 <_printf_common+0xa4>
 800b5b2:	3601      	adds	r6, #1
 800b5b4:	e7d9      	b.n	800b56a <_printf_common+0x8e>
	...

0800b5b8 <_printf_i>:
 800b5b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5bc:	7e0f      	ldrb	r7, [r1, #24]
 800b5be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b5c0:	2f78      	cmp	r7, #120	@ 0x78
 800b5c2:	4691      	mov	r9, r2
 800b5c4:	4680      	mov	r8, r0
 800b5c6:	460c      	mov	r4, r1
 800b5c8:	469a      	mov	sl, r3
 800b5ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b5ce:	d807      	bhi.n	800b5e0 <_printf_i+0x28>
 800b5d0:	2f62      	cmp	r7, #98	@ 0x62
 800b5d2:	d80a      	bhi.n	800b5ea <_printf_i+0x32>
 800b5d4:	2f00      	cmp	r7, #0
 800b5d6:	f000 80d2 	beq.w	800b77e <_printf_i+0x1c6>
 800b5da:	2f58      	cmp	r7, #88	@ 0x58
 800b5dc:	f000 80b9 	beq.w	800b752 <_printf_i+0x19a>
 800b5e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b5e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b5e8:	e03a      	b.n	800b660 <_printf_i+0xa8>
 800b5ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b5ee:	2b15      	cmp	r3, #21
 800b5f0:	d8f6      	bhi.n	800b5e0 <_printf_i+0x28>
 800b5f2:	a101      	add	r1, pc, #4	@ (adr r1, 800b5f8 <_printf_i+0x40>)
 800b5f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b5f8:	0800b651 	.word	0x0800b651
 800b5fc:	0800b665 	.word	0x0800b665
 800b600:	0800b5e1 	.word	0x0800b5e1
 800b604:	0800b5e1 	.word	0x0800b5e1
 800b608:	0800b5e1 	.word	0x0800b5e1
 800b60c:	0800b5e1 	.word	0x0800b5e1
 800b610:	0800b665 	.word	0x0800b665
 800b614:	0800b5e1 	.word	0x0800b5e1
 800b618:	0800b5e1 	.word	0x0800b5e1
 800b61c:	0800b5e1 	.word	0x0800b5e1
 800b620:	0800b5e1 	.word	0x0800b5e1
 800b624:	0800b765 	.word	0x0800b765
 800b628:	0800b68f 	.word	0x0800b68f
 800b62c:	0800b71f 	.word	0x0800b71f
 800b630:	0800b5e1 	.word	0x0800b5e1
 800b634:	0800b5e1 	.word	0x0800b5e1
 800b638:	0800b787 	.word	0x0800b787
 800b63c:	0800b5e1 	.word	0x0800b5e1
 800b640:	0800b68f 	.word	0x0800b68f
 800b644:	0800b5e1 	.word	0x0800b5e1
 800b648:	0800b5e1 	.word	0x0800b5e1
 800b64c:	0800b727 	.word	0x0800b727
 800b650:	6833      	ldr	r3, [r6, #0]
 800b652:	1d1a      	adds	r2, r3, #4
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	6032      	str	r2, [r6, #0]
 800b658:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b65c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b660:	2301      	movs	r3, #1
 800b662:	e09d      	b.n	800b7a0 <_printf_i+0x1e8>
 800b664:	6833      	ldr	r3, [r6, #0]
 800b666:	6820      	ldr	r0, [r4, #0]
 800b668:	1d19      	adds	r1, r3, #4
 800b66a:	6031      	str	r1, [r6, #0]
 800b66c:	0606      	lsls	r6, r0, #24
 800b66e:	d501      	bpl.n	800b674 <_printf_i+0xbc>
 800b670:	681d      	ldr	r5, [r3, #0]
 800b672:	e003      	b.n	800b67c <_printf_i+0xc4>
 800b674:	0645      	lsls	r5, r0, #25
 800b676:	d5fb      	bpl.n	800b670 <_printf_i+0xb8>
 800b678:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b67c:	2d00      	cmp	r5, #0
 800b67e:	da03      	bge.n	800b688 <_printf_i+0xd0>
 800b680:	232d      	movs	r3, #45	@ 0x2d
 800b682:	426d      	negs	r5, r5
 800b684:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b688:	4859      	ldr	r0, [pc, #356]	@ (800b7f0 <_printf_i+0x238>)
 800b68a:	230a      	movs	r3, #10
 800b68c:	e011      	b.n	800b6b2 <_printf_i+0xfa>
 800b68e:	6821      	ldr	r1, [r4, #0]
 800b690:	6833      	ldr	r3, [r6, #0]
 800b692:	0608      	lsls	r0, r1, #24
 800b694:	f853 5b04 	ldr.w	r5, [r3], #4
 800b698:	d402      	bmi.n	800b6a0 <_printf_i+0xe8>
 800b69a:	0649      	lsls	r1, r1, #25
 800b69c:	bf48      	it	mi
 800b69e:	b2ad      	uxthmi	r5, r5
 800b6a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6a2:	4853      	ldr	r0, [pc, #332]	@ (800b7f0 <_printf_i+0x238>)
 800b6a4:	6033      	str	r3, [r6, #0]
 800b6a6:	bf14      	ite	ne
 800b6a8:	230a      	movne	r3, #10
 800b6aa:	2308      	moveq	r3, #8
 800b6ac:	2100      	movs	r1, #0
 800b6ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6b2:	6866      	ldr	r6, [r4, #4]
 800b6b4:	60a6      	str	r6, [r4, #8]
 800b6b6:	2e00      	cmp	r6, #0
 800b6b8:	bfa2      	ittt	ge
 800b6ba:	6821      	ldrge	r1, [r4, #0]
 800b6bc:	f021 0104 	bicge.w	r1, r1, #4
 800b6c0:	6021      	strge	r1, [r4, #0]
 800b6c2:	b90d      	cbnz	r5, 800b6c8 <_printf_i+0x110>
 800b6c4:	2e00      	cmp	r6, #0
 800b6c6:	d04b      	beq.n	800b760 <_printf_i+0x1a8>
 800b6c8:	4616      	mov	r6, r2
 800b6ca:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6ce:	fb03 5711 	mls	r7, r3, r1, r5
 800b6d2:	5dc7      	ldrb	r7, [r0, r7]
 800b6d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6d8:	462f      	mov	r7, r5
 800b6da:	42bb      	cmp	r3, r7
 800b6dc:	460d      	mov	r5, r1
 800b6de:	d9f4      	bls.n	800b6ca <_printf_i+0x112>
 800b6e0:	2b08      	cmp	r3, #8
 800b6e2:	d10b      	bne.n	800b6fc <_printf_i+0x144>
 800b6e4:	6823      	ldr	r3, [r4, #0]
 800b6e6:	07df      	lsls	r7, r3, #31
 800b6e8:	d508      	bpl.n	800b6fc <_printf_i+0x144>
 800b6ea:	6923      	ldr	r3, [r4, #16]
 800b6ec:	6861      	ldr	r1, [r4, #4]
 800b6ee:	4299      	cmp	r1, r3
 800b6f0:	bfde      	ittt	le
 800b6f2:	2330      	movle	r3, #48	@ 0x30
 800b6f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b6f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b6fc:	1b92      	subs	r2, r2, r6
 800b6fe:	6122      	str	r2, [r4, #16]
 800b700:	f8cd a000 	str.w	sl, [sp]
 800b704:	464b      	mov	r3, r9
 800b706:	aa03      	add	r2, sp, #12
 800b708:	4621      	mov	r1, r4
 800b70a:	4640      	mov	r0, r8
 800b70c:	f7ff fee6 	bl	800b4dc <_printf_common>
 800b710:	3001      	adds	r0, #1
 800b712:	d14a      	bne.n	800b7aa <_printf_i+0x1f2>
 800b714:	f04f 30ff 	mov.w	r0, #4294967295
 800b718:	b004      	add	sp, #16
 800b71a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b71e:	6823      	ldr	r3, [r4, #0]
 800b720:	f043 0320 	orr.w	r3, r3, #32
 800b724:	6023      	str	r3, [r4, #0]
 800b726:	4833      	ldr	r0, [pc, #204]	@ (800b7f4 <_printf_i+0x23c>)
 800b728:	2778      	movs	r7, #120	@ 0x78
 800b72a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b72e:	6823      	ldr	r3, [r4, #0]
 800b730:	6831      	ldr	r1, [r6, #0]
 800b732:	061f      	lsls	r7, r3, #24
 800b734:	f851 5b04 	ldr.w	r5, [r1], #4
 800b738:	d402      	bmi.n	800b740 <_printf_i+0x188>
 800b73a:	065f      	lsls	r7, r3, #25
 800b73c:	bf48      	it	mi
 800b73e:	b2ad      	uxthmi	r5, r5
 800b740:	6031      	str	r1, [r6, #0]
 800b742:	07d9      	lsls	r1, r3, #31
 800b744:	bf44      	itt	mi
 800b746:	f043 0320 	orrmi.w	r3, r3, #32
 800b74a:	6023      	strmi	r3, [r4, #0]
 800b74c:	b11d      	cbz	r5, 800b756 <_printf_i+0x19e>
 800b74e:	2310      	movs	r3, #16
 800b750:	e7ac      	b.n	800b6ac <_printf_i+0xf4>
 800b752:	4827      	ldr	r0, [pc, #156]	@ (800b7f0 <_printf_i+0x238>)
 800b754:	e7e9      	b.n	800b72a <_printf_i+0x172>
 800b756:	6823      	ldr	r3, [r4, #0]
 800b758:	f023 0320 	bic.w	r3, r3, #32
 800b75c:	6023      	str	r3, [r4, #0]
 800b75e:	e7f6      	b.n	800b74e <_printf_i+0x196>
 800b760:	4616      	mov	r6, r2
 800b762:	e7bd      	b.n	800b6e0 <_printf_i+0x128>
 800b764:	6833      	ldr	r3, [r6, #0]
 800b766:	6825      	ldr	r5, [r4, #0]
 800b768:	6961      	ldr	r1, [r4, #20]
 800b76a:	1d18      	adds	r0, r3, #4
 800b76c:	6030      	str	r0, [r6, #0]
 800b76e:	062e      	lsls	r6, r5, #24
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	d501      	bpl.n	800b778 <_printf_i+0x1c0>
 800b774:	6019      	str	r1, [r3, #0]
 800b776:	e002      	b.n	800b77e <_printf_i+0x1c6>
 800b778:	0668      	lsls	r0, r5, #25
 800b77a:	d5fb      	bpl.n	800b774 <_printf_i+0x1bc>
 800b77c:	8019      	strh	r1, [r3, #0]
 800b77e:	2300      	movs	r3, #0
 800b780:	6123      	str	r3, [r4, #16]
 800b782:	4616      	mov	r6, r2
 800b784:	e7bc      	b.n	800b700 <_printf_i+0x148>
 800b786:	6833      	ldr	r3, [r6, #0]
 800b788:	1d1a      	adds	r2, r3, #4
 800b78a:	6032      	str	r2, [r6, #0]
 800b78c:	681e      	ldr	r6, [r3, #0]
 800b78e:	6862      	ldr	r2, [r4, #4]
 800b790:	2100      	movs	r1, #0
 800b792:	4630      	mov	r0, r6
 800b794:	f7f4 fdcc 	bl	8000330 <memchr>
 800b798:	b108      	cbz	r0, 800b79e <_printf_i+0x1e6>
 800b79a:	1b80      	subs	r0, r0, r6
 800b79c:	6060      	str	r0, [r4, #4]
 800b79e:	6863      	ldr	r3, [r4, #4]
 800b7a0:	6123      	str	r3, [r4, #16]
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7a8:	e7aa      	b.n	800b700 <_printf_i+0x148>
 800b7aa:	6923      	ldr	r3, [r4, #16]
 800b7ac:	4632      	mov	r2, r6
 800b7ae:	4649      	mov	r1, r9
 800b7b0:	4640      	mov	r0, r8
 800b7b2:	47d0      	blx	sl
 800b7b4:	3001      	adds	r0, #1
 800b7b6:	d0ad      	beq.n	800b714 <_printf_i+0x15c>
 800b7b8:	6823      	ldr	r3, [r4, #0]
 800b7ba:	079b      	lsls	r3, r3, #30
 800b7bc:	d413      	bmi.n	800b7e6 <_printf_i+0x22e>
 800b7be:	68e0      	ldr	r0, [r4, #12]
 800b7c0:	9b03      	ldr	r3, [sp, #12]
 800b7c2:	4298      	cmp	r0, r3
 800b7c4:	bfb8      	it	lt
 800b7c6:	4618      	movlt	r0, r3
 800b7c8:	e7a6      	b.n	800b718 <_printf_i+0x160>
 800b7ca:	2301      	movs	r3, #1
 800b7cc:	4632      	mov	r2, r6
 800b7ce:	4649      	mov	r1, r9
 800b7d0:	4640      	mov	r0, r8
 800b7d2:	47d0      	blx	sl
 800b7d4:	3001      	adds	r0, #1
 800b7d6:	d09d      	beq.n	800b714 <_printf_i+0x15c>
 800b7d8:	3501      	adds	r5, #1
 800b7da:	68e3      	ldr	r3, [r4, #12]
 800b7dc:	9903      	ldr	r1, [sp, #12]
 800b7de:	1a5b      	subs	r3, r3, r1
 800b7e0:	42ab      	cmp	r3, r5
 800b7e2:	dcf2      	bgt.n	800b7ca <_printf_i+0x212>
 800b7e4:	e7eb      	b.n	800b7be <_printf_i+0x206>
 800b7e6:	2500      	movs	r5, #0
 800b7e8:	f104 0619 	add.w	r6, r4, #25
 800b7ec:	e7f5      	b.n	800b7da <_printf_i+0x222>
 800b7ee:	bf00      	nop
 800b7f0:	0800c2b7 	.word	0x0800c2b7
 800b7f4:	0800c2c8 	.word	0x0800c2c8

0800b7f8 <__sflush_r>:
 800b7f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b800:	0716      	lsls	r6, r2, #28
 800b802:	4605      	mov	r5, r0
 800b804:	460c      	mov	r4, r1
 800b806:	d454      	bmi.n	800b8b2 <__sflush_r+0xba>
 800b808:	684b      	ldr	r3, [r1, #4]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	dc02      	bgt.n	800b814 <__sflush_r+0x1c>
 800b80e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b810:	2b00      	cmp	r3, #0
 800b812:	dd48      	ble.n	800b8a6 <__sflush_r+0xae>
 800b814:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b816:	2e00      	cmp	r6, #0
 800b818:	d045      	beq.n	800b8a6 <__sflush_r+0xae>
 800b81a:	2300      	movs	r3, #0
 800b81c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b820:	682f      	ldr	r7, [r5, #0]
 800b822:	6a21      	ldr	r1, [r4, #32]
 800b824:	602b      	str	r3, [r5, #0]
 800b826:	d030      	beq.n	800b88a <__sflush_r+0x92>
 800b828:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b82a:	89a3      	ldrh	r3, [r4, #12]
 800b82c:	0759      	lsls	r1, r3, #29
 800b82e:	d505      	bpl.n	800b83c <__sflush_r+0x44>
 800b830:	6863      	ldr	r3, [r4, #4]
 800b832:	1ad2      	subs	r2, r2, r3
 800b834:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b836:	b10b      	cbz	r3, 800b83c <__sflush_r+0x44>
 800b838:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b83a:	1ad2      	subs	r2, r2, r3
 800b83c:	2300      	movs	r3, #0
 800b83e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b840:	6a21      	ldr	r1, [r4, #32]
 800b842:	4628      	mov	r0, r5
 800b844:	47b0      	blx	r6
 800b846:	1c43      	adds	r3, r0, #1
 800b848:	89a3      	ldrh	r3, [r4, #12]
 800b84a:	d106      	bne.n	800b85a <__sflush_r+0x62>
 800b84c:	6829      	ldr	r1, [r5, #0]
 800b84e:	291d      	cmp	r1, #29
 800b850:	d82b      	bhi.n	800b8aa <__sflush_r+0xb2>
 800b852:	4a2a      	ldr	r2, [pc, #168]	@ (800b8fc <__sflush_r+0x104>)
 800b854:	410a      	asrs	r2, r1
 800b856:	07d6      	lsls	r6, r2, #31
 800b858:	d427      	bmi.n	800b8aa <__sflush_r+0xb2>
 800b85a:	2200      	movs	r2, #0
 800b85c:	6062      	str	r2, [r4, #4]
 800b85e:	04d9      	lsls	r1, r3, #19
 800b860:	6922      	ldr	r2, [r4, #16]
 800b862:	6022      	str	r2, [r4, #0]
 800b864:	d504      	bpl.n	800b870 <__sflush_r+0x78>
 800b866:	1c42      	adds	r2, r0, #1
 800b868:	d101      	bne.n	800b86e <__sflush_r+0x76>
 800b86a:	682b      	ldr	r3, [r5, #0]
 800b86c:	b903      	cbnz	r3, 800b870 <__sflush_r+0x78>
 800b86e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b870:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b872:	602f      	str	r7, [r5, #0]
 800b874:	b1b9      	cbz	r1, 800b8a6 <__sflush_r+0xae>
 800b876:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b87a:	4299      	cmp	r1, r3
 800b87c:	d002      	beq.n	800b884 <__sflush_r+0x8c>
 800b87e:	4628      	mov	r0, r5
 800b880:	f7ff fc8a 	bl	800b198 <_free_r>
 800b884:	2300      	movs	r3, #0
 800b886:	6363      	str	r3, [r4, #52]	@ 0x34
 800b888:	e00d      	b.n	800b8a6 <__sflush_r+0xae>
 800b88a:	2301      	movs	r3, #1
 800b88c:	4628      	mov	r0, r5
 800b88e:	47b0      	blx	r6
 800b890:	4602      	mov	r2, r0
 800b892:	1c50      	adds	r0, r2, #1
 800b894:	d1c9      	bne.n	800b82a <__sflush_r+0x32>
 800b896:	682b      	ldr	r3, [r5, #0]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d0c6      	beq.n	800b82a <__sflush_r+0x32>
 800b89c:	2b1d      	cmp	r3, #29
 800b89e:	d001      	beq.n	800b8a4 <__sflush_r+0xac>
 800b8a0:	2b16      	cmp	r3, #22
 800b8a2:	d11e      	bne.n	800b8e2 <__sflush_r+0xea>
 800b8a4:	602f      	str	r7, [r5, #0]
 800b8a6:	2000      	movs	r0, #0
 800b8a8:	e022      	b.n	800b8f0 <__sflush_r+0xf8>
 800b8aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8ae:	b21b      	sxth	r3, r3
 800b8b0:	e01b      	b.n	800b8ea <__sflush_r+0xf2>
 800b8b2:	690f      	ldr	r7, [r1, #16]
 800b8b4:	2f00      	cmp	r7, #0
 800b8b6:	d0f6      	beq.n	800b8a6 <__sflush_r+0xae>
 800b8b8:	0793      	lsls	r3, r2, #30
 800b8ba:	680e      	ldr	r6, [r1, #0]
 800b8bc:	bf08      	it	eq
 800b8be:	694b      	ldreq	r3, [r1, #20]
 800b8c0:	600f      	str	r7, [r1, #0]
 800b8c2:	bf18      	it	ne
 800b8c4:	2300      	movne	r3, #0
 800b8c6:	eba6 0807 	sub.w	r8, r6, r7
 800b8ca:	608b      	str	r3, [r1, #8]
 800b8cc:	f1b8 0f00 	cmp.w	r8, #0
 800b8d0:	dde9      	ble.n	800b8a6 <__sflush_r+0xae>
 800b8d2:	6a21      	ldr	r1, [r4, #32]
 800b8d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b8d6:	4643      	mov	r3, r8
 800b8d8:	463a      	mov	r2, r7
 800b8da:	4628      	mov	r0, r5
 800b8dc:	47b0      	blx	r6
 800b8de:	2800      	cmp	r0, #0
 800b8e0:	dc08      	bgt.n	800b8f4 <__sflush_r+0xfc>
 800b8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8ea:	81a3      	strh	r3, [r4, #12]
 800b8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b8f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8f4:	4407      	add	r7, r0
 800b8f6:	eba8 0800 	sub.w	r8, r8, r0
 800b8fa:	e7e7      	b.n	800b8cc <__sflush_r+0xd4>
 800b8fc:	dfbffffe 	.word	0xdfbffffe

0800b900 <_fflush_r>:
 800b900:	b538      	push	{r3, r4, r5, lr}
 800b902:	690b      	ldr	r3, [r1, #16]
 800b904:	4605      	mov	r5, r0
 800b906:	460c      	mov	r4, r1
 800b908:	b913      	cbnz	r3, 800b910 <_fflush_r+0x10>
 800b90a:	2500      	movs	r5, #0
 800b90c:	4628      	mov	r0, r5
 800b90e:	bd38      	pop	{r3, r4, r5, pc}
 800b910:	b118      	cbz	r0, 800b91a <_fflush_r+0x1a>
 800b912:	6a03      	ldr	r3, [r0, #32]
 800b914:	b90b      	cbnz	r3, 800b91a <_fflush_r+0x1a>
 800b916:	f7ff fa7d 	bl	800ae14 <__sinit>
 800b91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d0f3      	beq.n	800b90a <_fflush_r+0xa>
 800b922:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b924:	07d0      	lsls	r0, r2, #31
 800b926:	d404      	bmi.n	800b932 <_fflush_r+0x32>
 800b928:	0599      	lsls	r1, r3, #22
 800b92a:	d402      	bmi.n	800b932 <_fflush_r+0x32>
 800b92c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b92e:	f7ff fc04 	bl	800b13a <__retarget_lock_acquire_recursive>
 800b932:	4628      	mov	r0, r5
 800b934:	4621      	mov	r1, r4
 800b936:	f7ff ff5f 	bl	800b7f8 <__sflush_r>
 800b93a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b93c:	07da      	lsls	r2, r3, #31
 800b93e:	4605      	mov	r5, r0
 800b940:	d4e4      	bmi.n	800b90c <_fflush_r+0xc>
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	059b      	lsls	r3, r3, #22
 800b946:	d4e1      	bmi.n	800b90c <_fflush_r+0xc>
 800b948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b94a:	f7ff fbf7 	bl	800b13c <__retarget_lock_release_recursive>
 800b94e:	e7dd      	b.n	800b90c <_fflush_r+0xc>

0800b950 <fiprintf>:
 800b950:	b40e      	push	{r1, r2, r3}
 800b952:	b503      	push	{r0, r1, lr}
 800b954:	4601      	mov	r1, r0
 800b956:	ab03      	add	r3, sp, #12
 800b958:	4805      	ldr	r0, [pc, #20]	@ (800b970 <fiprintf+0x20>)
 800b95a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b95e:	6800      	ldr	r0, [r0, #0]
 800b960:	9301      	str	r3, [sp, #4]
 800b962:	f000 f87f 	bl	800ba64 <_vfiprintf_r>
 800b966:	b002      	add	sp, #8
 800b968:	f85d eb04 	ldr.w	lr, [sp], #4
 800b96c:	b003      	add	sp, #12
 800b96e:	4770      	bx	lr
 800b970:	2400009c 	.word	0x2400009c

0800b974 <memmove>:
 800b974:	4288      	cmp	r0, r1
 800b976:	b510      	push	{r4, lr}
 800b978:	eb01 0402 	add.w	r4, r1, r2
 800b97c:	d902      	bls.n	800b984 <memmove+0x10>
 800b97e:	4284      	cmp	r4, r0
 800b980:	4623      	mov	r3, r4
 800b982:	d807      	bhi.n	800b994 <memmove+0x20>
 800b984:	1e43      	subs	r3, r0, #1
 800b986:	42a1      	cmp	r1, r4
 800b988:	d008      	beq.n	800b99c <memmove+0x28>
 800b98a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b98e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b992:	e7f8      	b.n	800b986 <memmove+0x12>
 800b994:	4402      	add	r2, r0
 800b996:	4601      	mov	r1, r0
 800b998:	428a      	cmp	r2, r1
 800b99a:	d100      	bne.n	800b99e <memmove+0x2a>
 800b99c:	bd10      	pop	{r4, pc}
 800b99e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b9a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9a6:	e7f7      	b.n	800b998 <memmove+0x24>

0800b9a8 <abort>:
 800b9a8:	b508      	push	{r3, lr}
 800b9aa:	2006      	movs	r0, #6
 800b9ac:	f000 fa2e 	bl	800be0c <raise>
 800b9b0:	2001      	movs	r0, #1
 800b9b2:	f7f5 fc8b 	bl	80012cc <_exit>

0800b9b6 <_realloc_r>:
 800b9b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9ba:	4680      	mov	r8, r0
 800b9bc:	4615      	mov	r5, r2
 800b9be:	460c      	mov	r4, r1
 800b9c0:	b921      	cbnz	r1, 800b9cc <_realloc_r+0x16>
 800b9c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9c6:	4611      	mov	r1, r2
 800b9c8:	f7ff b888 	b.w	800aadc <_malloc_r>
 800b9cc:	b92a      	cbnz	r2, 800b9da <_realloc_r+0x24>
 800b9ce:	f7ff fbe3 	bl	800b198 <_free_r>
 800b9d2:	2400      	movs	r4, #0
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9da:	f000 fa33 	bl	800be44 <_malloc_usable_size_r>
 800b9de:	4285      	cmp	r5, r0
 800b9e0:	4606      	mov	r6, r0
 800b9e2:	d802      	bhi.n	800b9ea <_realloc_r+0x34>
 800b9e4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b9e8:	d8f4      	bhi.n	800b9d4 <_realloc_r+0x1e>
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	4640      	mov	r0, r8
 800b9ee:	f7ff f875 	bl	800aadc <_malloc_r>
 800b9f2:	4607      	mov	r7, r0
 800b9f4:	2800      	cmp	r0, #0
 800b9f6:	d0ec      	beq.n	800b9d2 <_realloc_r+0x1c>
 800b9f8:	42b5      	cmp	r5, r6
 800b9fa:	462a      	mov	r2, r5
 800b9fc:	4621      	mov	r1, r4
 800b9fe:	bf28      	it	cs
 800ba00:	4632      	movcs	r2, r6
 800ba02:	f7ff fb9c 	bl	800b13e <memcpy>
 800ba06:	4621      	mov	r1, r4
 800ba08:	4640      	mov	r0, r8
 800ba0a:	f7ff fbc5 	bl	800b198 <_free_r>
 800ba0e:	463c      	mov	r4, r7
 800ba10:	e7e0      	b.n	800b9d4 <_realloc_r+0x1e>

0800ba12 <__sfputc_r>:
 800ba12:	6893      	ldr	r3, [r2, #8]
 800ba14:	3b01      	subs	r3, #1
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	b410      	push	{r4}
 800ba1a:	6093      	str	r3, [r2, #8]
 800ba1c:	da08      	bge.n	800ba30 <__sfputc_r+0x1e>
 800ba1e:	6994      	ldr	r4, [r2, #24]
 800ba20:	42a3      	cmp	r3, r4
 800ba22:	db01      	blt.n	800ba28 <__sfputc_r+0x16>
 800ba24:	290a      	cmp	r1, #10
 800ba26:	d103      	bne.n	800ba30 <__sfputc_r+0x1e>
 800ba28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba2c:	f000 b932 	b.w	800bc94 <__swbuf_r>
 800ba30:	6813      	ldr	r3, [r2, #0]
 800ba32:	1c58      	adds	r0, r3, #1
 800ba34:	6010      	str	r0, [r2, #0]
 800ba36:	7019      	strb	r1, [r3, #0]
 800ba38:	4608      	mov	r0, r1
 800ba3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba3e:	4770      	bx	lr

0800ba40 <__sfputs_r>:
 800ba40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba42:	4606      	mov	r6, r0
 800ba44:	460f      	mov	r7, r1
 800ba46:	4614      	mov	r4, r2
 800ba48:	18d5      	adds	r5, r2, r3
 800ba4a:	42ac      	cmp	r4, r5
 800ba4c:	d101      	bne.n	800ba52 <__sfputs_r+0x12>
 800ba4e:	2000      	movs	r0, #0
 800ba50:	e007      	b.n	800ba62 <__sfputs_r+0x22>
 800ba52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba56:	463a      	mov	r2, r7
 800ba58:	4630      	mov	r0, r6
 800ba5a:	f7ff ffda 	bl	800ba12 <__sfputc_r>
 800ba5e:	1c43      	adds	r3, r0, #1
 800ba60:	d1f3      	bne.n	800ba4a <__sfputs_r+0xa>
 800ba62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba64 <_vfiprintf_r>:
 800ba64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba68:	460d      	mov	r5, r1
 800ba6a:	b09d      	sub	sp, #116	@ 0x74
 800ba6c:	4614      	mov	r4, r2
 800ba6e:	4698      	mov	r8, r3
 800ba70:	4606      	mov	r6, r0
 800ba72:	b118      	cbz	r0, 800ba7c <_vfiprintf_r+0x18>
 800ba74:	6a03      	ldr	r3, [r0, #32]
 800ba76:	b90b      	cbnz	r3, 800ba7c <_vfiprintf_r+0x18>
 800ba78:	f7ff f9cc 	bl	800ae14 <__sinit>
 800ba7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba7e:	07d9      	lsls	r1, r3, #31
 800ba80:	d405      	bmi.n	800ba8e <_vfiprintf_r+0x2a>
 800ba82:	89ab      	ldrh	r3, [r5, #12]
 800ba84:	059a      	lsls	r2, r3, #22
 800ba86:	d402      	bmi.n	800ba8e <_vfiprintf_r+0x2a>
 800ba88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba8a:	f7ff fb56 	bl	800b13a <__retarget_lock_acquire_recursive>
 800ba8e:	89ab      	ldrh	r3, [r5, #12]
 800ba90:	071b      	lsls	r3, r3, #28
 800ba92:	d501      	bpl.n	800ba98 <_vfiprintf_r+0x34>
 800ba94:	692b      	ldr	r3, [r5, #16]
 800ba96:	b99b      	cbnz	r3, 800bac0 <_vfiprintf_r+0x5c>
 800ba98:	4629      	mov	r1, r5
 800ba9a:	4630      	mov	r0, r6
 800ba9c:	f000 f938 	bl	800bd10 <__swsetup_r>
 800baa0:	b170      	cbz	r0, 800bac0 <_vfiprintf_r+0x5c>
 800baa2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800baa4:	07dc      	lsls	r4, r3, #31
 800baa6:	d504      	bpl.n	800bab2 <_vfiprintf_r+0x4e>
 800baa8:	f04f 30ff 	mov.w	r0, #4294967295
 800baac:	b01d      	add	sp, #116	@ 0x74
 800baae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bab2:	89ab      	ldrh	r3, [r5, #12]
 800bab4:	0598      	lsls	r0, r3, #22
 800bab6:	d4f7      	bmi.n	800baa8 <_vfiprintf_r+0x44>
 800bab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800baba:	f7ff fb3f 	bl	800b13c <__retarget_lock_release_recursive>
 800babe:	e7f3      	b.n	800baa8 <_vfiprintf_r+0x44>
 800bac0:	2300      	movs	r3, #0
 800bac2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bac4:	2320      	movs	r3, #32
 800bac6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800baca:	f8cd 800c 	str.w	r8, [sp, #12]
 800bace:	2330      	movs	r3, #48	@ 0x30
 800bad0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bc80 <_vfiprintf_r+0x21c>
 800bad4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bad8:	f04f 0901 	mov.w	r9, #1
 800badc:	4623      	mov	r3, r4
 800bade:	469a      	mov	sl, r3
 800bae0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bae4:	b10a      	cbz	r2, 800baea <_vfiprintf_r+0x86>
 800bae6:	2a25      	cmp	r2, #37	@ 0x25
 800bae8:	d1f9      	bne.n	800bade <_vfiprintf_r+0x7a>
 800baea:	ebba 0b04 	subs.w	fp, sl, r4
 800baee:	d00b      	beq.n	800bb08 <_vfiprintf_r+0xa4>
 800baf0:	465b      	mov	r3, fp
 800baf2:	4622      	mov	r2, r4
 800baf4:	4629      	mov	r1, r5
 800baf6:	4630      	mov	r0, r6
 800baf8:	f7ff ffa2 	bl	800ba40 <__sfputs_r>
 800bafc:	3001      	adds	r0, #1
 800bafe:	f000 80a7 	beq.w	800bc50 <_vfiprintf_r+0x1ec>
 800bb02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb04:	445a      	add	r2, fp
 800bb06:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb08:	f89a 3000 	ldrb.w	r3, [sl]
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	f000 809f 	beq.w	800bc50 <_vfiprintf_r+0x1ec>
 800bb12:	2300      	movs	r3, #0
 800bb14:	f04f 32ff 	mov.w	r2, #4294967295
 800bb18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb1c:	f10a 0a01 	add.w	sl, sl, #1
 800bb20:	9304      	str	r3, [sp, #16]
 800bb22:	9307      	str	r3, [sp, #28]
 800bb24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb28:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb2a:	4654      	mov	r4, sl
 800bb2c:	2205      	movs	r2, #5
 800bb2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb32:	4853      	ldr	r0, [pc, #332]	@ (800bc80 <_vfiprintf_r+0x21c>)
 800bb34:	f7f4 fbfc 	bl	8000330 <memchr>
 800bb38:	9a04      	ldr	r2, [sp, #16]
 800bb3a:	b9d8      	cbnz	r0, 800bb74 <_vfiprintf_r+0x110>
 800bb3c:	06d1      	lsls	r1, r2, #27
 800bb3e:	bf44      	itt	mi
 800bb40:	2320      	movmi	r3, #32
 800bb42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb46:	0713      	lsls	r3, r2, #28
 800bb48:	bf44      	itt	mi
 800bb4a:	232b      	movmi	r3, #43	@ 0x2b
 800bb4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb50:	f89a 3000 	ldrb.w	r3, [sl]
 800bb54:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb56:	d015      	beq.n	800bb84 <_vfiprintf_r+0x120>
 800bb58:	9a07      	ldr	r2, [sp, #28]
 800bb5a:	4654      	mov	r4, sl
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	f04f 0c0a 	mov.w	ip, #10
 800bb62:	4621      	mov	r1, r4
 800bb64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb68:	3b30      	subs	r3, #48	@ 0x30
 800bb6a:	2b09      	cmp	r3, #9
 800bb6c:	d94b      	bls.n	800bc06 <_vfiprintf_r+0x1a2>
 800bb6e:	b1b0      	cbz	r0, 800bb9e <_vfiprintf_r+0x13a>
 800bb70:	9207      	str	r2, [sp, #28]
 800bb72:	e014      	b.n	800bb9e <_vfiprintf_r+0x13a>
 800bb74:	eba0 0308 	sub.w	r3, r0, r8
 800bb78:	fa09 f303 	lsl.w	r3, r9, r3
 800bb7c:	4313      	orrs	r3, r2
 800bb7e:	9304      	str	r3, [sp, #16]
 800bb80:	46a2      	mov	sl, r4
 800bb82:	e7d2      	b.n	800bb2a <_vfiprintf_r+0xc6>
 800bb84:	9b03      	ldr	r3, [sp, #12]
 800bb86:	1d19      	adds	r1, r3, #4
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	9103      	str	r1, [sp, #12]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	bfbb      	ittet	lt
 800bb90:	425b      	neglt	r3, r3
 800bb92:	f042 0202 	orrlt.w	r2, r2, #2
 800bb96:	9307      	strge	r3, [sp, #28]
 800bb98:	9307      	strlt	r3, [sp, #28]
 800bb9a:	bfb8      	it	lt
 800bb9c:	9204      	strlt	r2, [sp, #16]
 800bb9e:	7823      	ldrb	r3, [r4, #0]
 800bba0:	2b2e      	cmp	r3, #46	@ 0x2e
 800bba2:	d10a      	bne.n	800bbba <_vfiprintf_r+0x156>
 800bba4:	7863      	ldrb	r3, [r4, #1]
 800bba6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bba8:	d132      	bne.n	800bc10 <_vfiprintf_r+0x1ac>
 800bbaa:	9b03      	ldr	r3, [sp, #12]
 800bbac:	1d1a      	adds	r2, r3, #4
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	9203      	str	r2, [sp, #12]
 800bbb2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbb6:	3402      	adds	r4, #2
 800bbb8:	9305      	str	r3, [sp, #20]
 800bbba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bc90 <_vfiprintf_r+0x22c>
 800bbbe:	7821      	ldrb	r1, [r4, #0]
 800bbc0:	2203      	movs	r2, #3
 800bbc2:	4650      	mov	r0, sl
 800bbc4:	f7f4 fbb4 	bl	8000330 <memchr>
 800bbc8:	b138      	cbz	r0, 800bbda <_vfiprintf_r+0x176>
 800bbca:	9b04      	ldr	r3, [sp, #16]
 800bbcc:	eba0 000a 	sub.w	r0, r0, sl
 800bbd0:	2240      	movs	r2, #64	@ 0x40
 800bbd2:	4082      	lsls	r2, r0
 800bbd4:	4313      	orrs	r3, r2
 800bbd6:	3401      	adds	r4, #1
 800bbd8:	9304      	str	r3, [sp, #16]
 800bbda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbde:	4829      	ldr	r0, [pc, #164]	@ (800bc84 <_vfiprintf_r+0x220>)
 800bbe0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bbe4:	2206      	movs	r2, #6
 800bbe6:	f7f4 fba3 	bl	8000330 <memchr>
 800bbea:	2800      	cmp	r0, #0
 800bbec:	d03f      	beq.n	800bc6e <_vfiprintf_r+0x20a>
 800bbee:	4b26      	ldr	r3, [pc, #152]	@ (800bc88 <_vfiprintf_r+0x224>)
 800bbf0:	bb1b      	cbnz	r3, 800bc3a <_vfiprintf_r+0x1d6>
 800bbf2:	9b03      	ldr	r3, [sp, #12]
 800bbf4:	3307      	adds	r3, #7
 800bbf6:	f023 0307 	bic.w	r3, r3, #7
 800bbfa:	3308      	adds	r3, #8
 800bbfc:	9303      	str	r3, [sp, #12]
 800bbfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc00:	443b      	add	r3, r7
 800bc02:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc04:	e76a      	b.n	800badc <_vfiprintf_r+0x78>
 800bc06:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc0a:	460c      	mov	r4, r1
 800bc0c:	2001      	movs	r0, #1
 800bc0e:	e7a8      	b.n	800bb62 <_vfiprintf_r+0xfe>
 800bc10:	2300      	movs	r3, #0
 800bc12:	3401      	adds	r4, #1
 800bc14:	9305      	str	r3, [sp, #20]
 800bc16:	4619      	mov	r1, r3
 800bc18:	f04f 0c0a 	mov.w	ip, #10
 800bc1c:	4620      	mov	r0, r4
 800bc1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc22:	3a30      	subs	r2, #48	@ 0x30
 800bc24:	2a09      	cmp	r2, #9
 800bc26:	d903      	bls.n	800bc30 <_vfiprintf_r+0x1cc>
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d0c6      	beq.n	800bbba <_vfiprintf_r+0x156>
 800bc2c:	9105      	str	r1, [sp, #20]
 800bc2e:	e7c4      	b.n	800bbba <_vfiprintf_r+0x156>
 800bc30:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc34:	4604      	mov	r4, r0
 800bc36:	2301      	movs	r3, #1
 800bc38:	e7f0      	b.n	800bc1c <_vfiprintf_r+0x1b8>
 800bc3a:	ab03      	add	r3, sp, #12
 800bc3c:	9300      	str	r3, [sp, #0]
 800bc3e:	462a      	mov	r2, r5
 800bc40:	4b12      	ldr	r3, [pc, #72]	@ (800bc8c <_vfiprintf_r+0x228>)
 800bc42:	a904      	add	r1, sp, #16
 800bc44:	4630      	mov	r0, r6
 800bc46:	f3af 8000 	nop.w
 800bc4a:	4607      	mov	r7, r0
 800bc4c:	1c78      	adds	r0, r7, #1
 800bc4e:	d1d6      	bne.n	800bbfe <_vfiprintf_r+0x19a>
 800bc50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc52:	07d9      	lsls	r1, r3, #31
 800bc54:	d405      	bmi.n	800bc62 <_vfiprintf_r+0x1fe>
 800bc56:	89ab      	ldrh	r3, [r5, #12]
 800bc58:	059a      	lsls	r2, r3, #22
 800bc5a:	d402      	bmi.n	800bc62 <_vfiprintf_r+0x1fe>
 800bc5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc5e:	f7ff fa6d 	bl	800b13c <__retarget_lock_release_recursive>
 800bc62:	89ab      	ldrh	r3, [r5, #12]
 800bc64:	065b      	lsls	r3, r3, #25
 800bc66:	f53f af1f 	bmi.w	800baa8 <_vfiprintf_r+0x44>
 800bc6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc6c:	e71e      	b.n	800baac <_vfiprintf_r+0x48>
 800bc6e:	ab03      	add	r3, sp, #12
 800bc70:	9300      	str	r3, [sp, #0]
 800bc72:	462a      	mov	r2, r5
 800bc74:	4b05      	ldr	r3, [pc, #20]	@ (800bc8c <_vfiprintf_r+0x228>)
 800bc76:	a904      	add	r1, sp, #16
 800bc78:	4630      	mov	r0, r6
 800bc7a:	f7ff fc9d 	bl	800b5b8 <_printf_i>
 800bc7e:	e7e4      	b.n	800bc4a <_vfiprintf_r+0x1e6>
 800bc80:	0800c2a6 	.word	0x0800c2a6
 800bc84:	0800c2b0 	.word	0x0800c2b0
 800bc88:	00000000 	.word	0x00000000
 800bc8c:	0800ba41 	.word	0x0800ba41
 800bc90:	0800c2ac 	.word	0x0800c2ac

0800bc94 <__swbuf_r>:
 800bc94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc96:	460e      	mov	r6, r1
 800bc98:	4614      	mov	r4, r2
 800bc9a:	4605      	mov	r5, r0
 800bc9c:	b118      	cbz	r0, 800bca6 <__swbuf_r+0x12>
 800bc9e:	6a03      	ldr	r3, [r0, #32]
 800bca0:	b90b      	cbnz	r3, 800bca6 <__swbuf_r+0x12>
 800bca2:	f7ff f8b7 	bl	800ae14 <__sinit>
 800bca6:	69a3      	ldr	r3, [r4, #24]
 800bca8:	60a3      	str	r3, [r4, #8]
 800bcaa:	89a3      	ldrh	r3, [r4, #12]
 800bcac:	071a      	lsls	r2, r3, #28
 800bcae:	d501      	bpl.n	800bcb4 <__swbuf_r+0x20>
 800bcb0:	6923      	ldr	r3, [r4, #16]
 800bcb2:	b943      	cbnz	r3, 800bcc6 <__swbuf_r+0x32>
 800bcb4:	4621      	mov	r1, r4
 800bcb6:	4628      	mov	r0, r5
 800bcb8:	f000 f82a 	bl	800bd10 <__swsetup_r>
 800bcbc:	b118      	cbz	r0, 800bcc6 <__swbuf_r+0x32>
 800bcbe:	f04f 37ff 	mov.w	r7, #4294967295
 800bcc2:	4638      	mov	r0, r7
 800bcc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcc6:	6823      	ldr	r3, [r4, #0]
 800bcc8:	6922      	ldr	r2, [r4, #16]
 800bcca:	1a98      	subs	r0, r3, r2
 800bccc:	6963      	ldr	r3, [r4, #20]
 800bcce:	b2f6      	uxtb	r6, r6
 800bcd0:	4283      	cmp	r3, r0
 800bcd2:	4637      	mov	r7, r6
 800bcd4:	dc05      	bgt.n	800bce2 <__swbuf_r+0x4e>
 800bcd6:	4621      	mov	r1, r4
 800bcd8:	4628      	mov	r0, r5
 800bcda:	f7ff fe11 	bl	800b900 <_fflush_r>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d1ed      	bne.n	800bcbe <__swbuf_r+0x2a>
 800bce2:	68a3      	ldr	r3, [r4, #8]
 800bce4:	3b01      	subs	r3, #1
 800bce6:	60a3      	str	r3, [r4, #8]
 800bce8:	6823      	ldr	r3, [r4, #0]
 800bcea:	1c5a      	adds	r2, r3, #1
 800bcec:	6022      	str	r2, [r4, #0]
 800bcee:	701e      	strb	r6, [r3, #0]
 800bcf0:	6962      	ldr	r2, [r4, #20]
 800bcf2:	1c43      	adds	r3, r0, #1
 800bcf4:	429a      	cmp	r2, r3
 800bcf6:	d004      	beq.n	800bd02 <__swbuf_r+0x6e>
 800bcf8:	89a3      	ldrh	r3, [r4, #12]
 800bcfa:	07db      	lsls	r3, r3, #31
 800bcfc:	d5e1      	bpl.n	800bcc2 <__swbuf_r+0x2e>
 800bcfe:	2e0a      	cmp	r6, #10
 800bd00:	d1df      	bne.n	800bcc2 <__swbuf_r+0x2e>
 800bd02:	4621      	mov	r1, r4
 800bd04:	4628      	mov	r0, r5
 800bd06:	f7ff fdfb 	bl	800b900 <_fflush_r>
 800bd0a:	2800      	cmp	r0, #0
 800bd0c:	d0d9      	beq.n	800bcc2 <__swbuf_r+0x2e>
 800bd0e:	e7d6      	b.n	800bcbe <__swbuf_r+0x2a>

0800bd10 <__swsetup_r>:
 800bd10:	b538      	push	{r3, r4, r5, lr}
 800bd12:	4b29      	ldr	r3, [pc, #164]	@ (800bdb8 <__swsetup_r+0xa8>)
 800bd14:	4605      	mov	r5, r0
 800bd16:	6818      	ldr	r0, [r3, #0]
 800bd18:	460c      	mov	r4, r1
 800bd1a:	b118      	cbz	r0, 800bd24 <__swsetup_r+0x14>
 800bd1c:	6a03      	ldr	r3, [r0, #32]
 800bd1e:	b90b      	cbnz	r3, 800bd24 <__swsetup_r+0x14>
 800bd20:	f7ff f878 	bl	800ae14 <__sinit>
 800bd24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd28:	0719      	lsls	r1, r3, #28
 800bd2a:	d422      	bmi.n	800bd72 <__swsetup_r+0x62>
 800bd2c:	06da      	lsls	r2, r3, #27
 800bd2e:	d407      	bmi.n	800bd40 <__swsetup_r+0x30>
 800bd30:	2209      	movs	r2, #9
 800bd32:	602a      	str	r2, [r5, #0]
 800bd34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd38:	81a3      	strh	r3, [r4, #12]
 800bd3a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd3e:	e033      	b.n	800bda8 <__swsetup_r+0x98>
 800bd40:	0758      	lsls	r0, r3, #29
 800bd42:	d512      	bpl.n	800bd6a <__swsetup_r+0x5a>
 800bd44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd46:	b141      	cbz	r1, 800bd5a <__swsetup_r+0x4a>
 800bd48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd4c:	4299      	cmp	r1, r3
 800bd4e:	d002      	beq.n	800bd56 <__swsetup_r+0x46>
 800bd50:	4628      	mov	r0, r5
 800bd52:	f7ff fa21 	bl	800b198 <_free_r>
 800bd56:	2300      	movs	r3, #0
 800bd58:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd5a:	89a3      	ldrh	r3, [r4, #12]
 800bd5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd60:	81a3      	strh	r3, [r4, #12]
 800bd62:	2300      	movs	r3, #0
 800bd64:	6063      	str	r3, [r4, #4]
 800bd66:	6923      	ldr	r3, [r4, #16]
 800bd68:	6023      	str	r3, [r4, #0]
 800bd6a:	89a3      	ldrh	r3, [r4, #12]
 800bd6c:	f043 0308 	orr.w	r3, r3, #8
 800bd70:	81a3      	strh	r3, [r4, #12]
 800bd72:	6923      	ldr	r3, [r4, #16]
 800bd74:	b94b      	cbnz	r3, 800bd8a <__swsetup_r+0x7a>
 800bd76:	89a3      	ldrh	r3, [r4, #12]
 800bd78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bd7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd80:	d003      	beq.n	800bd8a <__swsetup_r+0x7a>
 800bd82:	4621      	mov	r1, r4
 800bd84:	4628      	mov	r0, r5
 800bd86:	f000 f88b 	bl	800bea0 <__smakebuf_r>
 800bd8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd8e:	f013 0201 	ands.w	r2, r3, #1
 800bd92:	d00a      	beq.n	800bdaa <__swsetup_r+0x9a>
 800bd94:	2200      	movs	r2, #0
 800bd96:	60a2      	str	r2, [r4, #8]
 800bd98:	6962      	ldr	r2, [r4, #20]
 800bd9a:	4252      	negs	r2, r2
 800bd9c:	61a2      	str	r2, [r4, #24]
 800bd9e:	6922      	ldr	r2, [r4, #16]
 800bda0:	b942      	cbnz	r2, 800bdb4 <__swsetup_r+0xa4>
 800bda2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bda6:	d1c5      	bne.n	800bd34 <__swsetup_r+0x24>
 800bda8:	bd38      	pop	{r3, r4, r5, pc}
 800bdaa:	0799      	lsls	r1, r3, #30
 800bdac:	bf58      	it	pl
 800bdae:	6962      	ldrpl	r2, [r4, #20]
 800bdb0:	60a2      	str	r2, [r4, #8]
 800bdb2:	e7f4      	b.n	800bd9e <__swsetup_r+0x8e>
 800bdb4:	2000      	movs	r0, #0
 800bdb6:	e7f7      	b.n	800bda8 <__swsetup_r+0x98>
 800bdb8:	2400009c 	.word	0x2400009c

0800bdbc <_raise_r>:
 800bdbc:	291f      	cmp	r1, #31
 800bdbe:	b538      	push	{r3, r4, r5, lr}
 800bdc0:	4605      	mov	r5, r0
 800bdc2:	460c      	mov	r4, r1
 800bdc4:	d904      	bls.n	800bdd0 <_raise_r+0x14>
 800bdc6:	2316      	movs	r3, #22
 800bdc8:	6003      	str	r3, [r0, #0]
 800bdca:	f04f 30ff 	mov.w	r0, #4294967295
 800bdce:	bd38      	pop	{r3, r4, r5, pc}
 800bdd0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bdd2:	b112      	cbz	r2, 800bdda <_raise_r+0x1e>
 800bdd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bdd8:	b94b      	cbnz	r3, 800bdee <_raise_r+0x32>
 800bdda:	4628      	mov	r0, r5
 800bddc:	f000 f830 	bl	800be40 <_getpid_r>
 800bde0:	4622      	mov	r2, r4
 800bde2:	4601      	mov	r1, r0
 800bde4:	4628      	mov	r0, r5
 800bde6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdea:	f000 b817 	b.w	800be1c <_kill_r>
 800bdee:	2b01      	cmp	r3, #1
 800bdf0:	d00a      	beq.n	800be08 <_raise_r+0x4c>
 800bdf2:	1c59      	adds	r1, r3, #1
 800bdf4:	d103      	bne.n	800bdfe <_raise_r+0x42>
 800bdf6:	2316      	movs	r3, #22
 800bdf8:	6003      	str	r3, [r0, #0]
 800bdfa:	2001      	movs	r0, #1
 800bdfc:	e7e7      	b.n	800bdce <_raise_r+0x12>
 800bdfe:	2100      	movs	r1, #0
 800be00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be04:	4620      	mov	r0, r4
 800be06:	4798      	blx	r3
 800be08:	2000      	movs	r0, #0
 800be0a:	e7e0      	b.n	800bdce <_raise_r+0x12>

0800be0c <raise>:
 800be0c:	4b02      	ldr	r3, [pc, #8]	@ (800be18 <raise+0xc>)
 800be0e:	4601      	mov	r1, r0
 800be10:	6818      	ldr	r0, [r3, #0]
 800be12:	f7ff bfd3 	b.w	800bdbc <_raise_r>
 800be16:	bf00      	nop
 800be18:	2400009c 	.word	0x2400009c

0800be1c <_kill_r>:
 800be1c:	b538      	push	{r3, r4, r5, lr}
 800be1e:	4d07      	ldr	r5, [pc, #28]	@ (800be3c <_kill_r+0x20>)
 800be20:	2300      	movs	r3, #0
 800be22:	4604      	mov	r4, r0
 800be24:	4608      	mov	r0, r1
 800be26:	4611      	mov	r1, r2
 800be28:	602b      	str	r3, [r5, #0]
 800be2a:	f7f5 fa3f 	bl	80012ac <_kill>
 800be2e:	1c43      	adds	r3, r0, #1
 800be30:	d102      	bne.n	800be38 <_kill_r+0x1c>
 800be32:	682b      	ldr	r3, [r5, #0]
 800be34:	b103      	cbz	r3, 800be38 <_kill_r+0x1c>
 800be36:	6023      	str	r3, [r4, #0]
 800be38:	bd38      	pop	{r3, r4, r5, pc}
 800be3a:	bf00      	nop
 800be3c:	24000820 	.word	0x24000820

0800be40 <_getpid_r>:
 800be40:	f7f5 ba2c 	b.w	800129c <_getpid>

0800be44 <_malloc_usable_size_r>:
 800be44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be48:	1f18      	subs	r0, r3, #4
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	bfbc      	itt	lt
 800be4e:	580b      	ldrlt	r3, [r1, r0]
 800be50:	18c0      	addlt	r0, r0, r3
 800be52:	4770      	bx	lr

0800be54 <__swhatbuf_r>:
 800be54:	b570      	push	{r4, r5, r6, lr}
 800be56:	460c      	mov	r4, r1
 800be58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be5c:	2900      	cmp	r1, #0
 800be5e:	b096      	sub	sp, #88	@ 0x58
 800be60:	4615      	mov	r5, r2
 800be62:	461e      	mov	r6, r3
 800be64:	da0d      	bge.n	800be82 <__swhatbuf_r+0x2e>
 800be66:	89a3      	ldrh	r3, [r4, #12]
 800be68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800be6c:	f04f 0100 	mov.w	r1, #0
 800be70:	bf14      	ite	ne
 800be72:	2340      	movne	r3, #64	@ 0x40
 800be74:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800be78:	2000      	movs	r0, #0
 800be7a:	6031      	str	r1, [r6, #0]
 800be7c:	602b      	str	r3, [r5, #0]
 800be7e:	b016      	add	sp, #88	@ 0x58
 800be80:	bd70      	pop	{r4, r5, r6, pc}
 800be82:	466a      	mov	r2, sp
 800be84:	f000 f848 	bl	800bf18 <_fstat_r>
 800be88:	2800      	cmp	r0, #0
 800be8a:	dbec      	blt.n	800be66 <__swhatbuf_r+0x12>
 800be8c:	9901      	ldr	r1, [sp, #4]
 800be8e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800be92:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800be96:	4259      	negs	r1, r3
 800be98:	4159      	adcs	r1, r3
 800be9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be9e:	e7eb      	b.n	800be78 <__swhatbuf_r+0x24>

0800bea0 <__smakebuf_r>:
 800bea0:	898b      	ldrh	r3, [r1, #12]
 800bea2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bea4:	079d      	lsls	r5, r3, #30
 800bea6:	4606      	mov	r6, r0
 800bea8:	460c      	mov	r4, r1
 800beaa:	d507      	bpl.n	800bebc <__smakebuf_r+0x1c>
 800beac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800beb0:	6023      	str	r3, [r4, #0]
 800beb2:	6123      	str	r3, [r4, #16]
 800beb4:	2301      	movs	r3, #1
 800beb6:	6163      	str	r3, [r4, #20]
 800beb8:	b003      	add	sp, #12
 800beba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bebc:	ab01      	add	r3, sp, #4
 800bebe:	466a      	mov	r2, sp
 800bec0:	f7ff ffc8 	bl	800be54 <__swhatbuf_r>
 800bec4:	9f00      	ldr	r7, [sp, #0]
 800bec6:	4605      	mov	r5, r0
 800bec8:	4639      	mov	r1, r7
 800beca:	4630      	mov	r0, r6
 800becc:	f7fe fe06 	bl	800aadc <_malloc_r>
 800bed0:	b948      	cbnz	r0, 800bee6 <__smakebuf_r+0x46>
 800bed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bed6:	059a      	lsls	r2, r3, #22
 800bed8:	d4ee      	bmi.n	800beb8 <__smakebuf_r+0x18>
 800beda:	f023 0303 	bic.w	r3, r3, #3
 800bede:	f043 0302 	orr.w	r3, r3, #2
 800bee2:	81a3      	strh	r3, [r4, #12]
 800bee4:	e7e2      	b.n	800beac <__smakebuf_r+0xc>
 800bee6:	89a3      	ldrh	r3, [r4, #12]
 800bee8:	6020      	str	r0, [r4, #0]
 800beea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800beee:	81a3      	strh	r3, [r4, #12]
 800bef0:	9b01      	ldr	r3, [sp, #4]
 800bef2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bef6:	b15b      	cbz	r3, 800bf10 <__smakebuf_r+0x70>
 800bef8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800befc:	4630      	mov	r0, r6
 800befe:	f000 f81d 	bl	800bf3c <_isatty_r>
 800bf02:	b128      	cbz	r0, 800bf10 <__smakebuf_r+0x70>
 800bf04:	89a3      	ldrh	r3, [r4, #12]
 800bf06:	f023 0303 	bic.w	r3, r3, #3
 800bf0a:	f043 0301 	orr.w	r3, r3, #1
 800bf0e:	81a3      	strh	r3, [r4, #12]
 800bf10:	89a3      	ldrh	r3, [r4, #12]
 800bf12:	431d      	orrs	r5, r3
 800bf14:	81a5      	strh	r5, [r4, #12]
 800bf16:	e7cf      	b.n	800beb8 <__smakebuf_r+0x18>

0800bf18 <_fstat_r>:
 800bf18:	b538      	push	{r3, r4, r5, lr}
 800bf1a:	4d07      	ldr	r5, [pc, #28]	@ (800bf38 <_fstat_r+0x20>)
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	4604      	mov	r4, r0
 800bf20:	4608      	mov	r0, r1
 800bf22:	4611      	mov	r1, r2
 800bf24:	602b      	str	r3, [r5, #0]
 800bf26:	f7f5 fa21 	bl	800136c <_fstat>
 800bf2a:	1c43      	adds	r3, r0, #1
 800bf2c:	d102      	bne.n	800bf34 <_fstat_r+0x1c>
 800bf2e:	682b      	ldr	r3, [r5, #0]
 800bf30:	b103      	cbz	r3, 800bf34 <_fstat_r+0x1c>
 800bf32:	6023      	str	r3, [r4, #0]
 800bf34:	bd38      	pop	{r3, r4, r5, pc}
 800bf36:	bf00      	nop
 800bf38:	24000820 	.word	0x24000820

0800bf3c <_isatty_r>:
 800bf3c:	b538      	push	{r3, r4, r5, lr}
 800bf3e:	4d06      	ldr	r5, [pc, #24]	@ (800bf58 <_isatty_r+0x1c>)
 800bf40:	2300      	movs	r3, #0
 800bf42:	4604      	mov	r4, r0
 800bf44:	4608      	mov	r0, r1
 800bf46:	602b      	str	r3, [r5, #0]
 800bf48:	f7f5 fa20 	bl	800138c <_isatty>
 800bf4c:	1c43      	adds	r3, r0, #1
 800bf4e:	d102      	bne.n	800bf56 <_isatty_r+0x1a>
 800bf50:	682b      	ldr	r3, [r5, #0]
 800bf52:	b103      	cbz	r3, 800bf56 <_isatty_r+0x1a>
 800bf54:	6023      	str	r3, [r4, #0]
 800bf56:	bd38      	pop	{r3, r4, r5, pc}
 800bf58:	24000820 	.word	0x24000820

0800bf5c <_init>:
 800bf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5e:	bf00      	nop
 800bf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf62:	bc08      	pop	{r3}
 800bf64:	469e      	mov	lr, r3
 800bf66:	4770      	bx	lr

0800bf68 <_fini>:
 800bf68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf6a:	bf00      	nop
 800bf6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf6e:	bc08      	pop	{r3}
 800bf70:	469e      	mov	lr, r3
 800bf72:	4770      	bx	lr
