
Eeprom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004890  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08004a20  08004a20  00014a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ac8  08004ac8  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004ac8  08004ac8  00014ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ad0  08004ad0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ad0  08004ad0  00014ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ad4  08004ad4  00014ad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004ad8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000074  08004b4c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  08004b4c  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dfd5  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d45  00000000  00000000  0002e079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  0002fdc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad0  00000000  00000000  00030978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026365  00000000  00000000  00031448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d13d  00000000  00000000  000577ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea72e  00000000  00000000  000648ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014f018  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000034b0  00000000  00000000  0014f06c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a08 	.word	0x08004a08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004a08 	.word	0x08004a08

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_uldivmod>:
 80005f8:	b953      	cbnz	r3, 8000610 <__aeabi_uldivmod+0x18>
 80005fa:	b94a      	cbnz	r2, 8000610 <__aeabi_uldivmod+0x18>
 80005fc:	2900      	cmp	r1, #0
 80005fe:	bf08      	it	eq
 8000600:	2800      	cmpeq	r0, #0
 8000602:	bf1c      	itt	ne
 8000604:	f04f 31ff 	movne.w	r1, #4294967295
 8000608:	f04f 30ff 	movne.w	r0, #4294967295
 800060c:	f000 b96e 	b.w	80008ec <__aeabi_idiv0>
 8000610:	f1ad 0c08 	sub.w	ip, sp, #8
 8000614:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000618:	f000 f806 	bl	8000628 <__udivmoddi4>
 800061c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000620:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000624:	b004      	add	sp, #16
 8000626:	4770      	bx	lr

08000628 <__udivmoddi4>:
 8000628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800062c:	9d08      	ldr	r5, [sp, #32]
 800062e:	4604      	mov	r4, r0
 8000630:	468c      	mov	ip, r1
 8000632:	2b00      	cmp	r3, #0
 8000634:	f040 8083 	bne.w	800073e <__udivmoddi4+0x116>
 8000638:	428a      	cmp	r2, r1
 800063a:	4617      	mov	r7, r2
 800063c:	d947      	bls.n	80006ce <__udivmoddi4+0xa6>
 800063e:	fab2 f282 	clz	r2, r2
 8000642:	b142      	cbz	r2, 8000656 <__udivmoddi4+0x2e>
 8000644:	f1c2 0020 	rsb	r0, r2, #32
 8000648:	fa24 f000 	lsr.w	r0, r4, r0
 800064c:	4091      	lsls	r1, r2
 800064e:	4097      	lsls	r7, r2
 8000650:	ea40 0c01 	orr.w	ip, r0, r1
 8000654:	4094      	lsls	r4, r2
 8000656:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800065a:	0c23      	lsrs	r3, r4, #16
 800065c:	fbbc f6f8 	udiv	r6, ip, r8
 8000660:	fa1f fe87 	uxth.w	lr, r7
 8000664:	fb08 c116 	mls	r1, r8, r6, ip
 8000668:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800066c:	fb06 f10e 	mul.w	r1, r6, lr
 8000670:	4299      	cmp	r1, r3
 8000672:	d909      	bls.n	8000688 <__udivmoddi4+0x60>
 8000674:	18fb      	adds	r3, r7, r3
 8000676:	f106 30ff 	add.w	r0, r6, #4294967295
 800067a:	f080 8119 	bcs.w	80008b0 <__udivmoddi4+0x288>
 800067e:	4299      	cmp	r1, r3
 8000680:	f240 8116 	bls.w	80008b0 <__udivmoddi4+0x288>
 8000684:	3e02      	subs	r6, #2
 8000686:	443b      	add	r3, r7
 8000688:	1a5b      	subs	r3, r3, r1
 800068a:	b2a4      	uxth	r4, r4
 800068c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000690:	fb08 3310 	mls	r3, r8, r0, r3
 8000694:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000698:	fb00 fe0e 	mul.w	lr, r0, lr
 800069c:	45a6      	cmp	lr, r4
 800069e:	d909      	bls.n	80006b4 <__udivmoddi4+0x8c>
 80006a0:	193c      	adds	r4, r7, r4
 80006a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80006a6:	f080 8105 	bcs.w	80008b4 <__udivmoddi4+0x28c>
 80006aa:	45a6      	cmp	lr, r4
 80006ac:	f240 8102 	bls.w	80008b4 <__udivmoddi4+0x28c>
 80006b0:	3802      	subs	r0, #2
 80006b2:	443c      	add	r4, r7
 80006b4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006b8:	eba4 040e 	sub.w	r4, r4, lr
 80006bc:	2600      	movs	r6, #0
 80006be:	b11d      	cbz	r5, 80006c8 <__udivmoddi4+0xa0>
 80006c0:	40d4      	lsrs	r4, r2
 80006c2:	2300      	movs	r3, #0
 80006c4:	e9c5 4300 	strd	r4, r3, [r5]
 80006c8:	4631      	mov	r1, r6
 80006ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ce:	b902      	cbnz	r2, 80006d2 <__udivmoddi4+0xaa>
 80006d0:	deff      	udf	#255	; 0xff
 80006d2:	fab2 f282 	clz	r2, r2
 80006d6:	2a00      	cmp	r2, #0
 80006d8:	d150      	bne.n	800077c <__udivmoddi4+0x154>
 80006da:	1bcb      	subs	r3, r1, r7
 80006dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006e0:	fa1f f887 	uxth.w	r8, r7
 80006e4:	2601      	movs	r6, #1
 80006e6:	fbb3 fcfe 	udiv	ip, r3, lr
 80006ea:	0c21      	lsrs	r1, r4, #16
 80006ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80006f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006f4:	fb08 f30c 	mul.w	r3, r8, ip
 80006f8:	428b      	cmp	r3, r1
 80006fa:	d907      	bls.n	800070c <__udivmoddi4+0xe4>
 80006fc:	1879      	adds	r1, r7, r1
 80006fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000702:	d202      	bcs.n	800070a <__udivmoddi4+0xe2>
 8000704:	428b      	cmp	r3, r1
 8000706:	f200 80e9 	bhi.w	80008dc <__udivmoddi4+0x2b4>
 800070a:	4684      	mov	ip, r0
 800070c:	1ac9      	subs	r1, r1, r3
 800070e:	b2a3      	uxth	r3, r4
 8000710:	fbb1 f0fe 	udiv	r0, r1, lr
 8000714:	fb0e 1110 	mls	r1, lr, r0, r1
 8000718:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800071c:	fb08 f800 	mul.w	r8, r8, r0
 8000720:	45a0      	cmp	r8, r4
 8000722:	d907      	bls.n	8000734 <__udivmoddi4+0x10c>
 8000724:	193c      	adds	r4, r7, r4
 8000726:	f100 33ff 	add.w	r3, r0, #4294967295
 800072a:	d202      	bcs.n	8000732 <__udivmoddi4+0x10a>
 800072c:	45a0      	cmp	r8, r4
 800072e:	f200 80d9 	bhi.w	80008e4 <__udivmoddi4+0x2bc>
 8000732:	4618      	mov	r0, r3
 8000734:	eba4 0408 	sub.w	r4, r4, r8
 8000738:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800073c:	e7bf      	b.n	80006be <__udivmoddi4+0x96>
 800073e:	428b      	cmp	r3, r1
 8000740:	d909      	bls.n	8000756 <__udivmoddi4+0x12e>
 8000742:	2d00      	cmp	r5, #0
 8000744:	f000 80b1 	beq.w	80008aa <__udivmoddi4+0x282>
 8000748:	2600      	movs	r6, #0
 800074a:	e9c5 0100 	strd	r0, r1, [r5]
 800074e:	4630      	mov	r0, r6
 8000750:	4631      	mov	r1, r6
 8000752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000756:	fab3 f683 	clz	r6, r3
 800075a:	2e00      	cmp	r6, #0
 800075c:	d14a      	bne.n	80007f4 <__udivmoddi4+0x1cc>
 800075e:	428b      	cmp	r3, r1
 8000760:	d302      	bcc.n	8000768 <__udivmoddi4+0x140>
 8000762:	4282      	cmp	r2, r0
 8000764:	f200 80b8 	bhi.w	80008d8 <__udivmoddi4+0x2b0>
 8000768:	1a84      	subs	r4, r0, r2
 800076a:	eb61 0103 	sbc.w	r1, r1, r3
 800076e:	2001      	movs	r0, #1
 8000770:	468c      	mov	ip, r1
 8000772:	2d00      	cmp	r5, #0
 8000774:	d0a8      	beq.n	80006c8 <__udivmoddi4+0xa0>
 8000776:	e9c5 4c00 	strd	r4, ip, [r5]
 800077a:	e7a5      	b.n	80006c8 <__udivmoddi4+0xa0>
 800077c:	f1c2 0320 	rsb	r3, r2, #32
 8000780:	fa20 f603 	lsr.w	r6, r0, r3
 8000784:	4097      	lsls	r7, r2
 8000786:	fa01 f002 	lsl.w	r0, r1, r2
 800078a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800078e:	40d9      	lsrs	r1, r3
 8000790:	4330      	orrs	r0, r6
 8000792:	0c03      	lsrs	r3, r0, #16
 8000794:	fbb1 f6fe 	udiv	r6, r1, lr
 8000798:	fa1f f887 	uxth.w	r8, r7
 800079c:	fb0e 1116 	mls	r1, lr, r6, r1
 80007a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007a4:	fb06 f108 	mul.w	r1, r6, r8
 80007a8:	4299      	cmp	r1, r3
 80007aa:	fa04 f402 	lsl.w	r4, r4, r2
 80007ae:	d909      	bls.n	80007c4 <__udivmoddi4+0x19c>
 80007b0:	18fb      	adds	r3, r7, r3
 80007b2:	f106 3cff 	add.w	ip, r6, #4294967295
 80007b6:	f080 808d 	bcs.w	80008d4 <__udivmoddi4+0x2ac>
 80007ba:	4299      	cmp	r1, r3
 80007bc:	f240 808a 	bls.w	80008d4 <__udivmoddi4+0x2ac>
 80007c0:	3e02      	subs	r6, #2
 80007c2:	443b      	add	r3, r7
 80007c4:	1a5b      	subs	r3, r3, r1
 80007c6:	b281      	uxth	r1, r0
 80007c8:	fbb3 f0fe 	udiv	r0, r3, lr
 80007cc:	fb0e 3310 	mls	r3, lr, r0, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb00 f308 	mul.w	r3, r0, r8
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0x1c4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f100 3cff 	add.w	ip, r0, #4294967295
 80007e2:	d273      	bcs.n	80008cc <__udivmoddi4+0x2a4>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	d971      	bls.n	80008cc <__udivmoddi4+0x2a4>
 80007e8:	3802      	subs	r0, #2
 80007ea:	4439      	add	r1, r7
 80007ec:	1acb      	subs	r3, r1, r3
 80007ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80007f2:	e778      	b.n	80006e6 <__udivmoddi4+0xbe>
 80007f4:	f1c6 0c20 	rsb	ip, r6, #32
 80007f8:	fa03 f406 	lsl.w	r4, r3, r6
 80007fc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000800:	431c      	orrs	r4, r3
 8000802:	fa20 f70c 	lsr.w	r7, r0, ip
 8000806:	fa01 f306 	lsl.w	r3, r1, r6
 800080a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800080e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000812:	431f      	orrs	r7, r3
 8000814:	0c3b      	lsrs	r3, r7, #16
 8000816:	fbb1 f9fe 	udiv	r9, r1, lr
 800081a:	fa1f f884 	uxth.w	r8, r4
 800081e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000822:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000826:	fb09 fa08 	mul.w	sl, r9, r8
 800082a:	458a      	cmp	sl, r1
 800082c:	fa02 f206 	lsl.w	r2, r2, r6
 8000830:	fa00 f306 	lsl.w	r3, r0, r6
 8000834:	d908      	bls.n	8000848 <__udivmoddi4+0x220>
 8000836:	1861      	adds	r1, r4, r1
 8000838:	f109 30ff 	add.w	r0, r9, #4294967295
 800083c:	d248      	bcs.n	80008d0 <__udivmoddi4+0x2a8>
 800083e:	458a      	cmp	sl, r1
 8000840:	d946      	bls.n	80008d0 <__udivmoddi4+0x2a8>
 8000842:	f1a9 0902 	sub.w	r9, r9, #2
 8000846:	4421      	add	r1, r4
 8000848:	eba1 010a 	sub.w	r1, r1, sl
 800084c:	b2bf      	uxth	r7, r7
 800084e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000852:	fb0e 1110 	mls	r1, lr, r0, r1
 8000856:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800085a:	fb00 f808 	mul.w	r8, r0, r8
 800085e:	45b8      	cmp	r8, r7
 8000860:	d907      	bls.n	8000872 <__udivmoddi4+0x24a>
 8000862:	19e7      	adds	r7, r4, r7
 8000864:	f100 31ff 	add.w	r1, r0, #4294967295
 8000868:	d22e      	bcs.n	80008c8 <__udivmoddi4+0x2a0>
 800086a:	45b8      	cmp	r8, r7
 800086c:	d92c      	bls.n	80008c8 <__udivmoddi4+0x2a0>
 800086e:	3802      	subs	r0, #2
 8000870:	4427      	add	r7, r4
 8000872:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000876:	eba7 0708 	sub.w	r7, r7, r8
 800087a:	fba0 8902 	umull	r8, r9, r0, r2
 800087e:	454f      	cmp	r7, r9
 8000880:	46c6      	mov	lr, r8
 8000882:	4649      	mov	r1, r9
 8000884:	d31a      	bcc.n	80008bc <__udivmoddi4+0x294>
 8000886:	d017      	beq.n	80008b8 <__udivmoddi4+0x290>
 8000888:	b15d      	cbz	r5, 80008a2 <__udivmoddi4+0x27a>
 800088a:	ebb3 020e 	subs.w	r2, r3, lr
 800088e:	eb67 0701 	sbc.w	r7, r7, r1
 8000892:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000896:	40f2      	lsrs	r2, r6
 8000898:	ea4c 0202 	orr.w	r2, ip, r2
 800089c:	40f7      	lsrs	r7, r6
 800089e:	e9c5 2700 	strd	r2, r7, [r5]
 80008a2:	2600      	movs	r6, #0
 80008a4:	4631      	mov	r1, r6
 80008a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008aa:	462e      	mov	r6, r5
 80008ac:	4628      	mov	r0, r5
 80008ae:	e70b      	b.n	80006c8 <__udivmoddi4+0xa0>
 80008b0:	4606      	mov	r6, r0
 80008b2:	e6e9      	b.n	8000688 <__udivmoddi4+0x60>
 80008b4:	4618      	mov	r0, r3
 80008b6:	e6fd      	b.n	80006b4 <__udivmoddi4+0x8c>
 80008b8:	4543      	cmp	r3, r8
 80008ba:	d2e5      	bcs.n	8000888 <__udivmoddi4+0x260>
 80008bc:	ebb8 0e02 	subs.w	lr, r8, r2
 80008c0:	eb69 0104 	sbc.w	r1, r9, r4
 80008c4:	3801      	subs	r0, #1
 80008c6:	e7df      	b.n	8000888 <__udivmoddi4+0x260>
 80008c8:	4608      	mov	r0, r1
 80008ca:	e7d2      	b.n	8000872 <__udivmoddi4+0x24a>
 80008cc:	4660      	mov	r0, ip
 80008ce:	e78d      	b.n	80007ec <__udivmoddi4+0x1c4>
 80008d0:	4681      	mov	r9, r0
 80008d2:	e7b9      	b.n	8000848 <__udivmoddi4+0x220>
 80008d4:	4666      	mov	r6, ip
 80008d6:	e775      	b.n	80007c4 <__udivmoddi4+0x19c>
 80008d8:	4630      	mov	r0, r6
 80008da:	e74a      	b.n	8000772 <__udivmoddi4+0x14a>
 80008dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80008e0:	4439      	add	r1, r7
 80008e2:	e713      	b.n	800070c <__udivmoddi4+0xe4>
 80008e4:	3802      	subs	r0, #2
 80008e6:	443c      	add	r4, r7
 80008e8:	e724      	b.n	8000734 <__udivmoddi4+0x10c>
 80008ea:	bf00      	nop

080008ec <__aeabi_idiv0>:
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop

080008f0 <UART_SEND_TXT>:
	if(m==1) HAL_UART_Transmit(huart, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
}

// SEND TEXT CALL => UART_SEND_TXT(&huart2, "Test", 0);
void UART_SEND_TXT(UART_HandleTypeDef *huart, char buffer[], int m)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b084      	sub	sp, #16
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	60b9      	str	r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(huart, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
 80008fc:	68b8      	ldr	r0, [r7, #8]
 80008fe:	f7ff fc67 	bl	80001d0 <strlen>
 8000902:	4603      	mov	r3, r0
 8000904:	b29a      	uxth	r2, r3
 8000906:	f04f 33ff 	mov.w	r3, #4294967295
 800090a:	68b9      	ldr	r1, [r7, #8]
 800090c:	68f8      	ldr	r0, [r7, #12]
 800090e:	f002 ff9b 	bl	8003848 <HAL_UART_Transmit>
	if(m==1) HAL_UART_Transmit(huart, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2b01      	cmp	r3, #1
 8000916:	d106      	bne.n	8000926 <UART_SEND_TXT+0x36>
 8000918:	f04f 33ff 	mov.w	r3, #4294967295
 800091c:	2202      	movs	r2, #2
 800091e:	4904      	ldr	r1, [pc, #16]	; (8000930 <UART_SEND_TXT+0x40>)
 8000920:	68f8      	ldr	r0, [r7, #12]
 8000922:	f002 ff91 	bl	8003848 <HAL_UART_Transmit>
}
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	08004a20 	.word	0x08004a20

08000934 <UART_SEND_Any>:

// SEND Floating point Number CALL => UART_SEND_Any(&huart2, p, "%5.2f", 0);
void UART_SEND_Any(UART_HandleTypeDef *huart, float p, char *mode, int m)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000940:	6079      	str	r1, [r7, #4]
 8000942:	603a      	str	r2, [r7, #0]
	char buffer[10];
	sprintf(buffer, mode, p);
 8000944:	68b8      	ldr	r0, [r7, #8]
 8000946:	f7ff fdff 	bl	8000548 <__aeabi_f2d>
 800094a:	4602      	mov	r2, r0
 800094c:	460b      	mov	r3, r1
 800094e:	f107 0014 	add.w	r0, r7, #20
 8000952:	6879      	ldr	r1, [r7, #4]
 8000954:	f003 fc38 	bl	80041c8 <siprintf>
	HAL_UART_Transmit(huart, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fc37 	bl	80001d0 <strlen>
 8000962:	4603      	mov	r3, r0
 8000964:	b29a      	uxth	r2, r3
 8000966:	f107 0114 	add.w	r1, r7, #20
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
 800096e:	68f8      	ldr	r0, [r7, #12]
 8000970:	f002 ff6a 	bl	8003848 <HAL_UART_Transmit>
	if(m==1) HAL_UART_Transmit(huart, (uint8_t*)"\n\r", 2, HAL_MAX_DELAY);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d106      	bne.n	8000988 <UART_SEND_Any+0x54>
 800097a:	f04f 33ff 	mov.w	r3, #4294967295
 800097e:	2202      	movs	r2, #2
 8000980:	4903      	ldr	r1, [pc, #12]	; (8000990 <UART_SEND_Any+0x5c>)
 8000982:	68f8      	ldr	r0, [r7, #12]
 8000984:	f002 ff60 	bl	8003848 <HAL_UART_Transmit>
}
 8000988:	bf00      	nop
 800098a:	3720      	adds	r7, #32
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	08004a20 	.word	0x08004a20

08000994 <READ>:
/* USER CODE BEGIN 0 */

// This function reads from the specified memory location Memloc
// The upper and lower memory addresses are stored in data[0] and data[1]
void READ (uint16_t Memloc, uint8_t *pData, uint16_t len)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af02      	add	r7, sp, #8
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	80fb      	strh	r3, [r7, #6]
 80009a0:	4613      	mov	r3, r2
 80009a2:	80bb      	strh	r3, [r7, #4]
	uint8_t addr[2];
	addr[0] = (uint8_t) ((Memloc & 0xFF00) >> 8);
 80009a4:	88fb      	ldrh	r3, [r7, #6]
 80009a6:	0a1b      	lsrs	r3, r3, #8
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	733b      	strb	r3, [r7, #12]
	addr[1] = (uint8_t) (Memloc & 0xFF);
 80009ae:	88fb      	ldrh	r3, [r7, #6]
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, addr, 2, HAL_MAX_DELAY);
 80009b4:	4b0d      	ldr	r3, [pc, #52]	; (80009ec <READ+0x58>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	b299      	uxth	r1, r3
 80009ba:	f107 020c 	add.w	r2, r7, #12
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
 80009c2:	9300      	str	r3, [sp, #0]
 80009c4:	2302      	movs	r3, #2
 80009c6:	480a      	ldr	r0, [pc, #40]	; (80009f0 <READ+0x5c>)
 80009c8:	f000 ff82 	bl	80018d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, I2C_ADDRESS, pData, len, HAL_MAX_DELAY);
 80009cc:	4b07      	ldr	r3, [pc, #28]	; (80009ec <READ+0x58>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	b299      	uxth	r1, r3
 80009d2:	88bb      	ldrh	r3, [r7, #4]
 80009d4:	f04f 32ff 	mov.w	r2, #4294967295
 80009d8:	9200      	str	r2, [sp, #0]
 80009da:	683a      	ldr	r2, [r7, #0]
 80009dc:	4804      	ldr	r0, [pc, #16]	; (80009f0 <READ+0x5c>)
 80009de:	f001 f86b 	bl	8001ab8 <HAL_I2C_Master_Receive>
}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	20000000 	.word	0x20000000
 80009f0:	2000009c 	.word	0x2000009c

080009f4 <WRITE>:

void WRITE (uint16_t Memloc, uint8_t *pData, uint16_t len)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af02      	add	r7, sp, #8
 80009fa:	4603      	mov	r3, r0
 80009fc:	6039      	str	r1, [r7, #0]
 80009fe:	80fb      	strh	r3, [r7, #6]
 8000a00:	4613      	mov	r3, r2
 8000a02:	80bb      	strh	r3, [r7, #4]
	uint8_t data[5];

	data[0] = (uint8_t) ((Memloc & 0xFF00) >> 8);
 8000a04:	88fb      	ldrh	r3, [r7, #6]
 8000a06:	0a1b      	lsrs	r3, r3, #8
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	723b      	strb	r3, [r7, #8]
	data[1] = (uint8_t) (Memloc & 0xFF);
 8000a0e:	88fb      	ldrh	r3, [r7, #6]
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	727b      	strb	r3, [r7, #9]
	memcpy(data+2, pData, len);
 8000a14:	f107 0308 	add.w	r3, r7, #8
 8000a18:	3302      	adds	r3, #2
 8000a1a:	88ba      	ldrh	r2, [r7, #4]
 8000a1c:	6839      	ldr	r1, [r7, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f003 fbbc 	bl	800419c <memcpy>
	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, data, len + 2, HAL_MAX_DELAY);
 8000a24:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <WRITE+0x74>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b299      	uxth	r1, r3
 8000a2a:	88bb      	ldrh	r3, [r7, #4]
 8000a2c:	3302      	adds	r3, #2
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	f107 0208 	add.w	r2, r7, #8
 8000a34:	f04f 30ff 	mov.w	r0, #4294967295
 8000a38:	9000      	str	r0, [sp, #0]
 8000a3a:	480c      	ldr	r0, [pc, #48]	; (8000a6c <WRITE+0x78>)
 8000a3c:	f000 ff48 	bl	80018d0 <HAL_I2C_Master_Transmit>
	while (HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDRESS, 0, 0, HAL_MAX_DELAY) != HAL_OK);
 8000a40:	bf00      	nop
 8000a42:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <WRITE+0x74>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	b299      	uxth	r1, r3
 8000a48:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4c:	9300      	str	r3, [sp, #0]
 8000a4e:	2300      	movs	r3, #0
 8000a50:	2200      	movs	r2, #0
 8000a52:	4806      	ldr	r0, [pc, #24]	; (8000a6c <WRITE+0x78>)
 8000a54:	f000 ff3c 	bl	80018d0 <HAL_I2C_Master_Transmit>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d1f1      	bne.n	8000a42 <WRITE+0x4e>

}
 8000a5e:	bf00      	nop
 8000a60:	bf00      	nop
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000000 	.word	0x20000000
 8000a6c:	2000009c 	.word	0x2000009c

08000a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int count = 0, i = 0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
	// data to store (write message)
	char wmsg[] = { '1','2', 'a', '4', '5'};
 8000a7e:	4a34      	ldr	r2, [pc, #208]	; (8000b50 <main+0xe0>)
 8000a80:	f107 0308 	add.w	r3, r7, #8
 8000a84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a88:	6018      	str	r0, [r3, #0]
 8000a8a:	3304      	adds	r3, #4
 8000a8c:	7019      	strb	r1, [r3, #0]
	uint8_t len = strlen(wmsg)-1;
 8000a8e:	f107 0308 	add.w	r3, r7, #8
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fb9c 	bl	80001d0 <strlen>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa0:	f000 fb24 	bl	80010ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa4:	f000 f85c 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aa8:	f000 f942 	bl	8000d30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000aac:	f000 f910 	bl	8000cd0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000ab0:	f000 f8ce 	bl	8000c50 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  WRITE(0x0000, (uint8_t*)wmsg, len);
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
 8000ab6:	b29a      	uxth	r2, r3
 8000ab8:	f107 0308 	add.w	r3, r7, #8
 8000abc:	4619      	mov	r1, r3
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f7ff ff98 	bl	80009f4 <WRITE>
  UART_SEND_TXT(&huart2, "Write data", 1);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	4923      	ldr	r1, [pc, #140]	; (8000b54 <main+0xe4>)
 8000ac8:	4823      	ldr	r0, [pc, #140]	; (8000b58 <main+0xe8>)
 8000aca:	f7ff ff11 	bl	80008f0 <UART_SEND_TXT>
  UART_SEND_Any(&huart2, 1, wmsg, 1);
 8000ace:	f107 0308 	add.w	r3, r7, #8
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000ada:	481f      	ldr	r0, [pc, #124]	; (8000b58 <main+0xe8>)
 8000adc:	f7ff ff2a 	bl	8000934 <UART_SEND_Any>
  HAL_Delay(5000);
 8000ae0:	f241 3088 	movw	r0, #5000	; 0x1388
 8000ae4:	f000 fb7e 	bl	80011e4 <HAL_Delay>
  READ(0x0000, (uint8_t*)rmsg, len);
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	b29a      	uxth	r2, r3
 8000aec:	463b      	mov	r3, r7
 8000aee:	4619      	mov	r1, r3
 8000af0:	2000      	movs	r0, #0
 8000af2:	f7ff ff4f 	bl	8000994 <READ>
  UART_SEND_TXT(&huart2, "Read data", 1);
 8000af6:	2201      	movs	r2, #1
 8000af8:	4918      	ldr	r1, [pc, #96]	; (8000b5c <main+0xec>)
 8000afa:	4817      	ldr	r0, [pc, #92]	; (8000b58 <main+0xe8>)
 8000afc:	f7ff fef8 	bl	80008f0 <UART_SEND_TXT>
  UART_SEND_Any(&huart2, 1, rmsg, 1);
 8000b00:	463b      	mov	r3, r7
 8000b02:	2201      	movs	r2, #1
 8000b04:	4619      	mov	r1, r3
 8000b06:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000b0a:	4813      	ldr	r0, [pc, #76]	; (8000b58 <main+0xe8>)
 8000b0c:	f7ff ff12 	bl	8000934 <UART_SEND_Any>

  count = 10*(rmsg[0]-'0') + rmsg[1]-'0';
 8000b10:	783b      	ldrb	r3, [r7, #0]
 8000b12:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000b16:	4613      	mov	r3, r2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	4413      	add	r3, r2
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	461a      	mov	r2, r3
 8000b20:	787b      	ldrb	r3, [r7, #1]
 8000b22:	4413      	add	r3, r2
 8000b24:	3b30      	subs	r3, #48	; 0x30
 8000b26:	613b      	str	r3, [r7, #16]
  for(i = 0; i <count; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	617b      	str	r3, [r7, #20]
 8000b2c:	e00b      	b.n	8000b46 <main+0xd6>
  {
	  HAL_GPIO_TogglePin(GPIOA, LED);
 8000b2e:	2120      	movs	r1, #32
 8000b30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b34:	f000 fe22 	bl	800177c <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000b38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b3c:	f000 fb52 	bl	80011e4 <HAL_Delay>
  for(i = 0; i <count; i++)
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
 8000b46:	697a      	ldr	r2, [r7, #20]
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	dbef      	blt.n	8000b2e <main+0xbe>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <main+0xde>
 8000b50:	08004a44 	.word	0x08004a44
 8000b54:	08004a2c 	.word	0x08004a2c
 8000b58:	200000e8 	.word	0x200000e8
 8000b5c:	08004a38 	.word	0x08004a38

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b0b8      	sub	sp, #224	; 0xe0
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b6a:	2244      	movs	r2, #68	; 0x44
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f003 fb22 	bl	80041b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b84:	463b      	mov	r3, r7
 8000b86:	2288      	movs	r2, #136	; 0x88
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f003 fb14 	bl	80041b8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b90:	2302      	movs	r3, #2
 8000b92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b9a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b9e:	2310      	movs	r3, #16
 8000ba0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000baa:	2302      	movs	r3, #2
 8000bac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bb6:	230a      	movs	r3, #10
 8000bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bbc:	2307      	movs	r3, #7
 8000bbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f001 fb42 	bl	800225c <HAL_RCC_OscConfig>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000bde:	f000 f90f 	bl	8000e00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000be2:	230f      	movs	r3, #15
 8000be4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000be8:	2303      	movs	r3, #3
 8000bea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c00:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000c04:	2104      	movs	r1, #4
 8000c06:	4618      	mov	r0, r3
 8000c08:	f001 ff0e 	bl	8002a28 <HAL_RCC_ClockConfig>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000c12:	f000 f8f5 	bl	8000e00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 8000c16:	2342      	movs	r3, #66	; 0x42
 8000c18:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c22:	463b      	mov	r3, r7
 8000c24:	4618      	mov	r0, r3
 8000c26:	f002 f905 	bl	8002e34 <HAL_RCCEx_PeriphCLKConfig>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000c30:	f000 f8e6 	bl	8000e00 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c34:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000c38:	f001 faba 	bl	80021b0 <HAL_PWREx_ControlVoltageScaling>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000c42:	f000 f8dd 	bl	8000e00 <Error_Handler>
  }
}
 8000c46:	bf00      	nop
 8000c48:	37e0      	adds	r7, #224	; 0xe0
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
	...

08000c50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c54:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c56:	4a1c      	ldr	r2, [pc, #112]	; (8000cc8 <MX_I2C1_Init+0x78>)
 8000c58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000c5a:	4b1a      	ldr	r3, [pc, #104]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c5c:	4a1b      	ldr	r2, [pc, #108]	; (8000ccc <MX_I2C1_Init+0x7c>)
 8000c5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c60:	4b18      	ldr	r3, [pc, #96]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c66:	4b17      	ldr	r3, [pc, #92]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c6c:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c72:	4b14      	ldr	r3, [pc, #80]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c78:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c7e:	4b11      	ldr	r3, [pc, #68]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c84:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c8a:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c8c:	f000 fd90 	bl	80017b0 <HAL_I2C_Init>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c96:	f000 f8b3 	bl	8000e00 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	4809      	ldr	r0, [pc, #36]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000c9e:	f001 f9e1 	bl	8002064 <HAL_I2CEx_ConfigAnalogFilter>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ca8:	f000 f8aa 	bl	8000e00 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000cac:	2100      	movs	r1, #0
 8000cae:	4805      	ldr	r0, [pc, #20]	; (8000cc4 <MX_I2C1_Init+0x74>)
 8000cb0:	f001 fa23 	bl	80020fa <HAL_I2CEx_ConfigDigitalFilter>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000cba:	f000 f8a1 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cbe:	bf00      	nop
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	2000009c 	.word	0x2000009c
 8000cc8:	40005400 	.word	0x40005400
 8000ccc:	10909cec 	.word	0x10909cec

08000cd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cd6:	4a15      	ldr	r2, [pc, #84]	; (8000d2c <MX_USART2_UART_Init+0x5c>)
 8000cd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000cda:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cdc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ce0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ce2:	4b11      	ldr	r3, [pc, #68]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cee:	4b0e      	ldr	r3, [pc, #56]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cfa:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d00:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d06:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d0c:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d12:	4805      	ldr	r0, [pc, #20]	; (8000d28 <MX_USART2_UART_Init+0x58>)
 8000d14:	f002 fd4a 	bl	80037ac <HAL_UART_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d1e:	f000 f86f 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200000e8 	.word	0x200000e8
 8000d2c:	40004400 	.word	0x40004400

08000d30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	; 0x28
 8000d34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d36:	f107 0314 	add.w	r3, r7, #20
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]
 8000d44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d46:	4b2b      	ldr	r3, [pc, #172]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d4a:	4a2a      	ldr	r2, [pc, #168]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d4c:	f043 0304 	orr.w	r3, r3, #4
 8000d50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d52:	4b28      	ldr	r3, [pc, #160]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d56:	f003 0304 	and.w	r3, r3, #4
 8000d5a:	613b      	str	r3, [r7, #16]
 8000d5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d5e:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d62:	4a24      	ldr	r2, [pc, #144]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d6a:	4b22      	ldr	r3, [pc, #136]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	4b1f      	ldr	r3, [pc, #124]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d7a:	4a1e      	ldr	r2, [pc, #120]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d7c:	f043 0301 	orr.w	r3, r3, #1
 8000d80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d82:	4b1c      	ldr	r3, [pc, #112]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8e:	4b19      	ldr	r3, [pc, #100]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	4a18      	ldr	r2, [pc, #96]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d94:	f043 0302 	orr.w	r3, r3, #2
 8000d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9a:	4b16      	ldr	r3, [pc, #88]	; (8000df4 <MX_GPIO_Init+0xc4>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	607b      	str	r3, [r7, #4]
 8000da4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2120      	movs	r1, #32
 8000daa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dae:	f000 fccd 	bl	800174c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000db2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000db6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000db8:	4b0f      	ldr	r3, [pc, #60]	; (8000df8 <MX_GPIO_Init+0xc8>)
 8000dba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	480d      	ldr	r0, [pc, #52]	; (8000dfc <MX_GPIO_Init+0xcc>)
 8000dc8:	f000 fb16 	bl	80013f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000dcc:	2320      	movs	r3, #32
 8000dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	4619      	mov	r1, r3
 8000de2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000de6:	f000 fb07 	bl	80013f8 <HAL_GPIO_Init>

}
 8000dea:	bf00      	nop
 8000dec:	3728      	adds	r7, #40	; 0x28
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40021000 	.word	0x40021000
 8000df8:	10210000 	.word	0x10210000
 8000dfc:	48000800 	.word	0x48000800

08000e00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
	...

08000e10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e16:	4b0f      	ldr	r3, [pc, #60]	; (8000e54 <HAL_MspInit+0x44>)
 8000e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e1a:	4a0e      	ldr	r2, [pc, #56]	; (8000e54 <HAL_MspInit+0x44>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6613      	str	r3, [r2, #96]	; 0x60
 8000e22:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <HAL_MspInit+0x44>)
 8000e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <HAL_MspInit+0x44>)
 8000e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e32:	4a08      	ldr	r2, [pc, #32]	; (8000e54 <HAL_MspInit+0x44>)
 8000e34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e38:	6593      	str	r3, [r2, #88]	; 0x58
 8000e3a:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <HAL_MspInit+0x44>)
 8000e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	40021000 	.word	0x40021000

08000e58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08a      	sub	sp, #40	; 0x28
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e60:	f107 0314 	add.w	r3, r7, #20
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a17      	ldr	r2, [pc, #92]	; (8000ed4 <HAL_I2C_MspInit+0x7c>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d128      	bne.n	8000ecc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e7a:	4b17      	ldr	r3, [pc, #92]	; (8000ed8 <HAL_I2C_MspInit+0x80>)
 8000e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7e:	4a16      	ldr	r2, [pc, #88]	; (8000ed8 <HAL_I2C_MspInit+0x80>)
 8000e80:	f043 0302 	orr.w	r3, r3, #2
 8000e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e86:	4b14      	ldr	r3, [pc, #80]	; (8000ed8 <HAL_I2C_MspInit+0x80>)
 8000e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	613b      	str	r3, [r7, #16]
 8000e90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e98:	2312      	movs	r3, #18
 8000e9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ea4:	2304      	movs	r3, #4
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	480b      	ldr	r0, [pc, #44]	; (8000edc <HAL_I2C_MspInit+0x84>)
 8000eb0:	f000 faa2 	bl	80013f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000eb4:	4b08      	ldr	r3, [pc, #32]	; (8000ed8 <HAL_I2C_MspInit+0x80>)
 8000eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb8:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <HAL_I2C_MspInit+0x80>)
 8000eba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ebe:	6593      	str	r3, [r2, #88]	; 0x58
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <HAL_I2C_MspInit+0x80>)
 8000ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ec4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ecc:	bf00      	nop
 8000ece:	3728      	adds	r7, #40	; 0x28
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40005400 	.word	0x40005400
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	48000400 	.word	0x48000400

08000ee0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08a      	sub	sp, #40	; 0x28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	2200      	movs	r2, #0
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	609a      	str	r2, [r3, #8]
 8000ef4:	60da      	str	r2, [r3, #12]
 8000ef6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <HAL_UART_MspInit+0x7c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d128      	bne.n	8000f54 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f02:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <HAL_UART_MspInit+0x80>)
 8000f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f06:	4a16      	ldr	r2, [pc, #88]	; (8000f60 <HAL_UART_MspInit+0x80>)
 8000f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f0c:	6593      	str	r3, [r2, #88]	; 0x58
 8000f0e:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <HAL_UART_MspInit+0x80>)
 8000f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1a:	4b11      	ldr	r3, [pc, #68]	; (8000f60 <HAL_UART_MspInit+0x80>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f1e:	4a10      	ldr	r2, [pc, #64]	; (8000f60 <HAL_UART_MspInit+0x80>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f26:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <HAL_UART_MspInit+0x80>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f32:	230c      	movs	r3, #12
 8000f34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f36:	2302      	movs	r3, #2
 8000f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f42:	2307      	movs	r3, #7
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f50:	f000 fa52 	bl	80013f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f54:	bf00      	nop
 8000f56:	3728      	adds	r7, #40	; 0x28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40004400 	.word	0x40004400
 8000f60:	40021000 	.word	0x40021000

08000f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f76:	e7fe      	b.n	8000f76 <HardFault_Handler+0x4>

08000f78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f7c:	e7fe      	b.n	8000f7c <MemManage_Handler+0x4>

08000f7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f82:	e7fe      	b.n	8000f82 <BusFault_Handler+0x4>

08000f84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f88:	e7fe      	b.n	8000f88 <UsageFault_Handler+0x4>

08000f8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb8:	f000 f8f4 	bl	80011a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fc8:	4a14      	ldr	r2, [pc, #80]	; (800101c <_sbrk+0x5c>)
 8000fca:	4b15      	ldr	r3, [pc, #84]	; (8001020 <_sbrk+0x60>)
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fd4:	4b13      	ldr	r3, [pc, #76]	; (8001024 <_sbrk+0x64>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d102      	bne.n	8000fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <_sbrk+0x64>)
 8000fde:	4a12      	ldr	r2, [pc, #72]	; (8001028 <_sbrk+0x68>)
 8000fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fe2:	4b10      	ldr	r3, [pc, #64]	; (8001024 <_sbrk+0x64>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4413      	add	r3, r2
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d207      	bcs.n	8001000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff0:	f003 f8aa 	bl	8004148 <__errno>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	220c      	movs	r2, #12
 8000ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffe:	e009      	b.n	8001014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001000:	4b08      	ldr	r3, [pc, #32]	; (8001024 <_sbrk+0x64>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001006:	4b07      	ldr	r3, [pc, #28]	; (8001024 <_sbrk+0x64>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	4a05      	ldr	r2, [pc, #20]	; (8001024 <_sbrk+0x64>)
 8001010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001012:	68fb      	ldr	r3, [r7, #12]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3718      	adds	r7, #24
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20018000 	.word	0x20018000
 8001020:	00000400 	.word	0x00000400
 8001024:	20000090 	.word	0x20000090
 8001028:	20000180 	.word	0x20000180

0800102c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001030:	4b17      	ldr	r3, [pc, #92]	; (8001090 <SystemInit+0x64>)
 8001032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001036:	4a16      	ldr	r2, [pc, #88]	; (8001090 <SystemInit+0x64>)
 8001038:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800103c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001040:	4b14      	ldr	r3, [pc, #80]	; (8001094 <SystemInit+0x68>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a13      	ldr	r2, [pc, #76]	; (8001094 <SystemInit+0x68>)
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <SystemInit+0x68>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <SystemInit+0x68>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a0f      	ldr	r2, [pc, #60]	; (8001094 <SystemInit+0x68>)
 8001058:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800105c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001060:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001062:	4b0c      	ldr	r3, [pc, #48]	; (8001094 <SystemInit+0x68>)
 8001064:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001068:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800106a:	4b0a      	ldr	r3, [pc, #40]	; (8001094 <SystemInit+0x68>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a09      	ldr	r2, [pc, #36]	; (8001094 <SystemInit+0x68>)
 8001070:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001074:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001076:	4b07      	ldr	r3, [pc, #28]	; (8001094 <SystemInit+0x68>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800107c:	4b04      	ldr	r3, [pc, #16]	; (8001090 <SystemInit+0x64>)
 800107e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001082:	609a      	str	r2, [r3, #8]
#endif
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000ed00 	.word	0xe000ed00
 8001094:	40021000 	.word	0x40021000

08001098 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001098:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800109c:	f7ff ffc6 	bl	800102c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80010a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80010a2:	e003      	b.n	80010ac <LoopCopyDataInit>

080010a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80010a4:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80010a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80010a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80010aa:	3104      	adds	r1, #4

080010ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80010ac:	480a      	ldr	r0, [pc, #40]	; (80010d8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80010ae:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <LoopForever+0xe>)
	adds	r2, r0, r1
 80010b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80010b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80010b4:	d3f6      	bcc.n	80010a4 <CopyDataInit>
	ldr	r2, =_sbss
 80010b6:	4a0a      	ldr	r2, [pc, #40]	; (80010e0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80010b8:	e002      	b.n	80010c0 <LoopFillZerobss>

080010ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80010ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80010bc:	f842 3b04 	str.w	r3, [r2], #4

080010c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <LoopForever+0x16>)
	cmp	r2, r3
 80010c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80010c4:	d3f9      	bcc.n	80010ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010c6:	f003 f845 	bl	8004154 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010ca:	f7ff fcd1 	bl	8000a70 <main>

080010ce <LoopForever>:

LoopForever:
    b LoopForever
 80010ce:	e7fe      	b.n	80010ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010d0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80010d4:	08004ad8 	.word	0x08004ad8
	ldr	r0, =_sdata
 80010d8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80010dc:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 80010e0:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 80010e4:	2000017c 	.word	0x2000017c

080010e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010e8:	e7fe      	b.n	80010e8 <ADC1_2_IRQHandler>
	...

080010ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <HAL_Init+0x3c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a0b      	ldr	r2, [pc, #44]	; (8001128 <HAL_Init+0x3c>)
 80010fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001100:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001102:	2003      	movs	r0, #3
 8001104:	f000 f944 	bl	8001390 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001108:	2000      	movs	r0, #0
 800110a:	f000 f80f 	bl	800112c <HAL_InitTick>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d002      	beq.n	800111a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	71fb      	strb	r3, [r7, #7]
 8001118:	e001      	b.n	800111e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800111a:	f7ff fe79 	bl	8000e10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800111e:	79fb      	ldrb	r3, [r7, #7]
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40022000 	.word	0x40022000

0800112c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001134:	2300      	movs	r3, #0
 8001136:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <HAL_InitTick+0x6c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d023      	beq.n	8001188 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001140:	4b16      	ldr	r3, [pc, #88]	; (800119c <HAL_InitTick+0x70>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_InitTick+0x6c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001152:	fbb2 f3f3 	udiv	r3, r2, r3
 8001156:	4618      	mov	r0, r3
 8001158:	f000 f941 	bl	80013de <HAL_SYSTICK_Config>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10f      	bne.n	8001182 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b0f      	cmp	r3, #15
 8001166:	d809      	bhi.n	800117c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001168:	2200      	movs	r2, #0
 800116a:	6879      	ldr	r1, [r7, #4]
 800116c:	f04f 30ff 	mov.w	r0, #4294967295
 8001170:	f000 f919 	bl	80013a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001174:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <HAL_InitTick+0x74>)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6013      	str	r3, [r2, #0]
 800117a:	e007      	b.n	800118c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	73fb      	strb	r3, [r7, #15]
 8001180:	e004      	b.n	800118c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	73fb      	strb	r3, [r7, #15]
 8001186:	e001      	b.n	800118c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800118c:	7bfb      	ldrb	r3, [r7, #15]
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2000000c 	.word	0x2000000c
 800119c:	20000004 	.word	0x20000004
 80011a0:	20000008 	.word	0x20000008

080011a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <HAL_IncTick+0x20>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_IncTick+0x24>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4413      	add	r3, r2
 80011b4:	4a04      	ldr	r2, [pc, #16]	; (80011c8 <HAL_IncTick+0x24>)
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	2000000c 	.word	0x2000000c
 80011c8:	20000168 	.word	0x20000168

080011cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  return uwTick;
 80011d0:	4b03      	ldr	r3, [pc, #12]	; (80011e0 <HAL_GetTick+0x14>)
 80011d2:	681b      	ldr	r3, [r3, #0]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000168 	.word	0x20000168

080011e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011ec:	f7ff ffee 	bl	80011cc <HAL_GetTick>
 80011f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011fc:	d005      	beq.n	800120a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80011fe:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <HAL_Delay+0x44>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	461a      	mov	r2, r3
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4413      	add	r3, r2
 8001208:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800120a:	bf00      	nop
 800120c:	f7ff ffde 	bl	80011cc <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	429a      	cmp	r2, r3
 800121a:	d8f7      	bhi.n	800120c <HAL_Delay+0x28>
  {
  }
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000000c 	.word	0x2000000c

0800122c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800123c:	4b0c      	ldr	r3, [pc, #48]	; (8001270 <__NVIC_SetPriorityGrouping+0x44>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001242:	68ba      	ldr	r2, [r7, #8]
 8001244:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001248:	4013      	ands	r3, r2
 800124a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001254:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001258:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800125c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800125e:	4a04      	ldr	r2, [pc, #16]	; (8001270 <__NVIC_SetPriorityGrouping+0x44>)
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	60d3      	str	r3, [r2, #12]
}
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001278:	4b04      	ldr	r3, [pc, #16]	; (800128c <__NVIC_GetPriorityGrouping+0x18>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	0a1b      	lsrs	r3, r3, #8
 800127e:	f003 0307 	and.w	r3, r3, #7
}
 8001282:	4618      	mov	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	6039      	str	r1, [r7, #0]
 800129a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800129c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	db0a      	blt.n	80012ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	b2da      	uxtb	r2, r3
 80012a8:	490c      	ldr	r1, [pc, #48]	; (80012dc <__NVIC_SetPriority+0x4c>)
 80012aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ae:	0112      	lsls	r2, r2, #4
 80012b0:	b2d2      	uxtb	r2, r2
 80012b2:	440b      	add	r3, r1
 80012b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012b8:	e00a      	b.n	80012d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4908      	ldr	r1, [pc, #32]	; (80012e0 <__NVIC_SetPriority+0x50>)
 80012c0:	79fb      	ldrb	r3, [r7, #7]
 80012c2:	f003 030f 	and.w	r3, r3, #15
 80012c6:	3b04      	subs	r3, #4
 80012c8:	0112      	lsls	r2, r2, #4
 80012ca:	b2d2      	uxtb	r2, r2
 80012cc:	440b      	add	r3, r1
 80012ce:	761a      	strb	r2, [r3, #24]
}
 80012d0:	bf00      	nop
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr
 80012dc:	e000e100 	.word	0xe000e100
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b089      	sub	sp, #36	; 0x24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	60b9      	str	r1, [r7, #8]
 80012ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f1c3 0307 	rsb	r3, r3, #7
 80012fe:	2b04      	cmp	r3, #4
 8001300:	bf28      	it	cs
 8001302:	2304      	movcs	r3, #4
 8001304:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	3304      	adds	r3, #4
 800130a:	2b06      	cmp	r3, #6
 800130c:	d902      	bls.n	8001314 <NVIC_EncodePriority+0x30>
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3b03      	subs	r3, #3
 8001312:	e000      	b.n	8001316 <NVIC_EncodePriority+0x32>
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001318:	f04f 32ff 	mov.w	r2, #4294967295
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43da      	mvns	r2, r3
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	401a      	ands	r2, r3
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800132c:	f04f 31ff 	mov.w	r1, #4294967295
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	fa01 f303 	lsl.w	r3, r1, r3
 8001336:	43d9      	mvns	r1, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800133c:	4313      	orrs	r3, r2
         );
}
 800133e:	4618      	mov	r0, r3
 8001340:	3724      	adds	r7, #36	; 0x24
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
	...

0800134c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3b01      	subs	r3, #1
 8001358:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800135c:	d301      	bcc.n	8001362 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800135e:	2301      	movs	r3, #1
 8001360:	e00f      	b.n	8001382 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001362:	4a0a      	ldr	r2, [pc, #40]	; (800138c <SysTick_Config+0x40>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3b01      	subs	r3, #1
 8001368:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136a:	210f      	movs	r1, #15
 800136c:	f04f 30ff 	mov.w	r0, #4294967295
 8001370:	f7ff ff8e 	bl	8001290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001374:	4b05      	ldr	r3, [pc, #20]	; (800138c <SysTick_Config+0x40>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137a:	4b04      	ldr	r3, [pc, #16]	; (800138c <SysTick_Config+0x40>)
 800137c:	2207      	movs	r2, #7
 800137e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	e000e010 	.word	0xe000e010

08001390 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7ff ff47 	bl	800122c <__NVIC_SetPriorityGrouping>
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	4603      	mov	r3, r0
 80013ae:	60b9      	str	r1, [r7, #8]
 80013b0:	607a      	str	r2, [r7, #4]
 80013b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013b8:	f7ff ff5c 	bl	8001274 <__NVIC_GetPriorityGrouping>
 80013bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68b9      	ldr	r1, [r7, #8]
 80013c2:	6978      	ldr	r0, [r7, #20]
 80013c4:	f7ff ff8e 	bl	80012e4 <NVIC_EncodePriority>
 80013c8:	4602      	mov	r2, r0
 80013ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013ce:	4611      	mov	r1, r2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff5d 	bl	8001290 <__NVIC_SetPriority>
}
 80013d6:	bf00      	nop
 80013d8:	3718      	adds	r7, #24
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff ffb0 	bl	800134c <SysTick_Config>
 80013ec:	4603      	mov	r3, r0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b087      	sub	sp, #28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001406:	e17f      	b.n	8001708 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	2101      	movs	r1, #1
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	fa01 f303 	lsl.w	r3, r1, r3
 8001414:	4013      	ands	r3, r2
 8001416:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2b00      	cmp	r3, #0
 800141c:	f000 8171 	beq.w	8001702 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d00b      	beq.n	8001440 <HAL_GPIO_Init+0x48>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b02      	cmp	r3, #2
 800142e:	d007      	beq.n	8001440 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001434:	2b11      	cmp	r3, #17
 8001436:	d003      	beq.n	8001440 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b12      	cmp	r3, #18
 800143e:	d130      	bne.n	80014a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	2203      	movs	r2, #3
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	4013      	ands	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	68da      	ldr	r2, [r3, #12]
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	4313      	orrs	r3, r2
 8001468:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001476:	2201      	movs	r2, #1
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43db      	mvns	r3, r3
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	4013      	ands	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	091b      	lsrs	r3, r3, #4
 800148c:	f003 0201 	and.w	r2, r3, #1
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	fa02 f303 	lsl.w	r3, r2, r3
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4313      	orrs	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	2b03      	cmp	r3, #3
 80014ac:	d118      	bne.n	80014e0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80014b4:	2201      	movs	r2, #1
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	43db      	mvns	r3, r3
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4013      	ands	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	08db      	lsrs	r3, r3, #3
 80014ca:	f003 0201 	and.w	r2, r3, #1
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	693a      	ldr	r2, [r7, #16]
 80014de:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	2203      	movs	r2, #3
 80014ec:	fa02 f303 	lsl.w	r3, r2, r3
 80014f0:	43db      	mvns	r3, r3
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	4013      	ands	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	005b      	lsls	r3, r3, #1
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	4313      	orrs	r3, r2
 8001508:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	2b02      	cmp	r3, #2
 8001516:	d003      	beq.n	8001520 <HAL_GPIO_Init+0x128>
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b12      	cmp	r3, #18
 800151e:	d123      	bne.n	8001568 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	08da      	lsrs	r2, r3, #3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3208      	adds	r2, #8
 8001528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	f003 0307 	and.w	r3, r3, #7
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	220f      	movs	r2, #15
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	693a      	ldr	r2, [r7, #16]
 8001556:	4313      	orrs	r3, r2
 8001558:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	08da      	lsrs	r2, r3, #3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3208      	adds	r2, #8
 8001562:	6939      	ldr	r1, [r7, #16]
 8001564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	2203      	movs	r2, #3
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	4013      	ands	r3, r2
 800157e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0203 	and.w	r2, r3, #3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	4313      	orrs	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 80ac 	beq.w	8001702 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015aa:	4b5f      	ldr	r3, [pc, #380]	; (8001728 <HAL_GPIO_Init+0x330>)
 80015ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ae:	4a5e      	ldr	r2, [pc, #376]	; (8001728 <HAL_GPIO_Init+0x330>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6613      	str	r3, [r2, #96]	; 0x60
 80015b6:	4b5c      	ldr	r3, [pc, #368]	; (8001728 <HAL_GPIO_Init+0x330>)
 80015b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60bb      	str	r3, [r7, #8]
 80015c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015c2:	4a5a      	ldr	r2, [pc, #360]	; (800172c <HAL_GPIO_Init+0x334>)
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	089b      	lsrs	r3, r3, #2
 80015c8:	3302      	adds	r3, #2
 80015ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f003 0303 	and.w	r3, r3, #3
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	220f      	movs	r2, #15
 80015da:	fa02 f303 	lsl.w	r3, r2, r3
 80015de:	43db      	mvns	r3, r3
 80015e0:	693a      	ldr	r2, [r7, #16]
 80015e2:	4013      	ands	r3, r2
 80015e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80015ec:	d025      	beq.n	800163a <HAL_GPIO_Init+0x242>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a4f      	ldr	r2, [pc, #316]	; (8001730 <HAL_GPIO_Init+0x338>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d01f      	beq.n	8001636 <HAL_GPIO_Init+0x23e>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a4e      	ldr	r2, [pc, #312]	; (8001734 <HAL_GPIO_Init+0x33c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d019      	beq.n	8001632 <HAL_GPIO_Init+0x23a>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a4d      	ldr	r2, [pc, #308]	; (8001738 <HAL_GPIO_Init+0x340>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d013      	beq.n	800162e <HAL_GPIO_Init+0x236>
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4a4c      	ldr	r2, [pc, #304]	; (800173c <HAL_GPIO_Init+0x344>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d00d      	beq.n	800162a <HAL_GPIO_Init+0x232>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a4b      	ldr	r2, [pc, #300]	; (8001740 <HAL_GPIO_Init+0x348>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d007      	beq.n	8001626 <HAL_GPIO_Init+0x22e>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a4a      	ldr	r2, [pc, #296]	; (8001744 <HAL_GPIO_Init+0x34c>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d101      	bne.n	8001622 <HAL_GPIO_Init+0x22a>
 800161e:	2306      	movs	r3, #6
 8001620:	e00c      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001622:	2307      	movs	r3, #7
 8001624:	e00a      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001626:	2305      	movs	r3, #5
 8001628:	e008      	b.n	800163c <HAL_GPIO_Init+0x244>
 800162a:	2304      	movs	r3, #4
 800162c:	e006      	b.n	800163c <HAL_GPIO_Init+0x244>
 800162e:	2303      	movs	r3, #3
 8001630:	e004      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001632:	2302      	movs	r3, #2
 8001634:	e002      	b.n	800163c <HAL_GPIO_Init+0x244>
 8001636:	2301      	movs	r3, #1
 8001638:	e000      	b.n	800163c <HAL_GPIO_Init+0x244>
 800163a:	2300      	movs	r3, #0
 800163c:	697a      	ldr	r2, [r7, #20]
 800163e:	f002 0203 	and.w	r2, r2, #3
 8001642:	0092      	lsls	r2, r2, #2
 8001644:	4093      	lsls	r3, r2
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4313      	orrs	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800164c:	4937      	ldr	r1, [pc, #220]	; (800172c <HAL_GPIO_Init+0x334>)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	089b      	lsrs	r3, r3, #2
 8001652:	3302      	adds	r3, #2
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800165a:	4b3b      	ldr	r3, [pc, #236]	; (8001748 <HAL_GPIO_Init+0x350>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	43db      	mvns	r3, r3
 8001664:	693a      	ldr	r2, [r7, #16]
 8001666:	4013      	ands	r3, r2
 8001668:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4313      	orrs	r3, r2
 800167c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800167e:	4a32      	ldr	r2, [pc, #200]	; (8001748 <HAL_GPIO_Init+0x350>)
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001684:	4b30      	ldr	r3, [pc, #192]	; (8001748 <HAL_GPIO_Init+0x350>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	43db      	mvns	r3, r3
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	4013      	ands	r3, r2
 8001692:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d003      	beq.n	80016a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80016a8:	4a27      	ldr	r2, [pc, #156]	; (8001748 <HAL_GPIO_Init+0x350>)
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016ae:	4b26      	ldr	r3, [pc, #152]	; (8001748 <HAL_GPIO_Init+0x350>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	43db      	mvns	r3, r3
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	4013      	ands	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d003      	beq.n	80016d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80016d2:	4a1d      	ldr	r2, [pc, #116]	; (8001748 <HAL_GPIO_Init+0x350>)
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80016d8:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <HAL_GPIO_Init+0x350>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	43db      	mvns	r3, r3
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	4013      	ands	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d003      	beq.n	80016fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80016fc:	4a12      	ldr	r2, [pc, #72]	; (8001748 <HAL_GPIO_Init+0x350>)
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	3301      	adds	r3, #1
 8001706:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	fa22 f303 	lsr.w	r3, r2, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	f47f ae78 	bne.w	8001408 <HAL_GPIO_Init+0x10>
  }
}
 8001718:	bf00      	nop
 800171a:	bf00      	nop
 800171c:	371c      	adds	r7, #28
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	40021000 	.word	0x40021000
 800172c:	40010000 	.word	0x40010000
 8001730:	48000400 	.word	0x48000400
 8001734:	48000800 	.word	0x48000800
 8001738:	48000c00 	.word	0x48000c00
 800173c:	48001000 	.word	0x48001000
 8001740:	48001400 	.word	0x48001400
 8001744:	48001800 	.word	0x48001800
 8001748:	40010400 	.word	0x40010400

0800174c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	807b      	strh	r3, [r7, #2]
 8001758:	4613      	mov	r3, r2
 800175a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800175c:	787b      	ldrb	r3, [r7, #1]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001762:	887a      	ldrh	r2, [r7, #2]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001768:	e002      	b.n	8001770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800176a:	887a      	ldrh	r2, [r7, #2]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	695b      	ldr	r3, [r3, #20]
 800178c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800178e:	887a      	ldrh	r2, [r7, #2]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	4013      	ands	r3, r2
 8001794:	041a      	lsls	r2, r3, #16
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	43d9      	mvns	r1, r3
 800179a:	887b      	ldrh	r3, [r7, #2]
 800179c:	400b      	ands	r3, r1
 800179e:	431a      	orrs	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	619a      	str	r2, [r3, #24]
}
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e081      	b.n	80018c6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d106      	bne.n	80017dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80017d6:	6878      	ldr	r0, [r7, #4]
 80017d8:	f7ff fb3e 	bl	8000e58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2224      	movs	r2, #36	; 0x24
 80017e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 0201 	bic.w	r2, r2, #1
 80017f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685a      	ldr	r2, [r3, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001800:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001810:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d107      	bne.n	800182a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	e006      	b.n	8001838 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	689a      	ldr	r2, [r3, #8]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001836:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	2b02      	cmp	r3, #2
 800183e:	d104      	bne.n	800184a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001848:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001858:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800185c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68da      	ldr	r2, [r3, #12]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800186c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	691a      	ldr	r2, [r3, #16]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	695b      	ldr	r3, [r3, #20]
 8001876:	ea42 0103 	orr.w	r1, r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	699b      	ldr	r3, [r3, #24]
 800187e:	021a      	lsls	r2, r3, #8
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	430a      	orrs	r2, r1
 8001886:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69d9      	ldr	r1, [r3, #28]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a1a      	ldr	r2, [r3, #32]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f042 0201 	orr.w	r2, r2, #1
 80018a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2200      	movs	r2, #0
 80018ac:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2220      	movs	r2, #32
 80018b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b088      	sub	sp, #32
 80018d4:	af02      	add	r7, sp, #8
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	607a      	str	r2, [r7, #4]
 80018da:	461a      	mov	r2, r3
 80018dc:	460b      	mov	r3, r1
 80018de:	817b      	strh	r3, [r7, #10]
 80018e0:	4613      	mov	r3, r2
 80018e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	2b20      	cmp	r3, #32
 80018ee:	f040 80da 	bne.w	8001aa6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d101      	bne.n	8001900 <HAL_I2C_Master_Transmit+0x30>
 80018fc:	2302      	movs	r3, #2
 80018fe:	e0d3      	b.n	8001aa8 <HAL_I2C_Master_Transmit+0x1d8>
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001908:	f7ff fc60 	bl	80011cc <HAL_GetTick>
 800190c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	2319      	movs	r3, #25
 8001914:	2201      	movs	r2, #1
 8001916:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f000 f9e6 	bl	8001cec <I2C_WaitOnFlagUntilTimeout>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e0be      	b.n	8001aa8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2221      	movs	r2, #33	; 0x21
 800192e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2210      	movs	r2, #16
 8001936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2200      	movs	r2, #0
 800193e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	893a      	ldrh	r2, [r7, #8]
 800194a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2200      	movs	r2, #0
 8001950:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001956:	b29b      	uxth	r3, r3
 8001958:	2bff      	cmp	r3, #255	; 0xff
 800195a:	d90e      	bls.n	800197a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	22ff      	movs	r2, #255	; 0xff
 8001960:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001966:	b2da      	uxtb	r2, r3
 8001968:	8979      	ldrh	r1, [r7, #10]
 800196a:	4b51      	ldr	r3, [pc, #324]	; (8001ab0 <HAL_I2C_Master_Transmit+0x1e0>)
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f000 fb48 	bl	8002008 <I2C_TransferConfig>
 8001978:	e06c      	b.n	8001a54 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800197e:	b29a      	uxth	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001988:	b2da      	uxtb	r2, r3
 800198a:	8979      	ldrh	r1, [r7, #10]
 800198c:	4b48      	ldr	r3, [pc, #288]	; (8001ab0 <HAL_I2C_Master_Transmit+0x1e0>)
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001994:	68f8      	ldr	r0, [r7, #12]
 8001996:	f000 fb37 	bl	8002008 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800199a:	e05b      	b.n	8001a54 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	6a39      	ldr	r1, [r7, #32]
 80019a0:	68f8      	ldr	r0, [r7, #12]
 80019a2:	f000 f9e3 	bl	8001d6c <I2C_WaitOnTXISFlagUntilTimeout>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e07b      	b.n	8001aa8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	781a      	ldrb	r2, [r3, #0]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c0:	1c5a      	adds	r2, r3, #1
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	3b01      	subs	r3, #1
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019d8:	3b01      	subs	r3, #1
 80019da:	b29a      	uxth	r2, r3
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d034      	beq.n	8001a54 <HAL_I2C_Master_Transmit+0x184>
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d130      	bne.n	8001a54 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	6a3b      	ldr	r3, [r7, #32]
 80019f8:	2200      	movs	r2, #0
 80019fa:	2180      	movs	r1, #128	; 0x80
 80019fc:	68f8      	ldr	r0, [r7, #12]
 80019fe:	f000 f975 	bl	8001cec <I2C_WaitOnFlagUntilTimeout>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e04d      	b.n	8001aa8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	2bff      	cmp	r3, #255	; 0xff
 8001a14:	d90e      	bls.n	8001a34 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	22ff      	movs	r2, #255	; 0xff
 8001a1a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	8979      	ldrh	r1, [r7, #10]
 8001a24:	2300      	movs	r3, #0
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a2c:	68f8      	ldr	r0, [r7, #12]
 8001a2e:	f000 faeb 	bl	8002008 <I2C_TransferConfig>
 8001a32:	e00f      	b.n	8001a54 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	8979      	ldrh	r1, [r7, #10]
 8001a46:	2300      	movs	r3, #0
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	f000 fada 	bl	8002008 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d19e      	bne.n	800199c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	6a39      	ldr	r1, [r7, #32]
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f000 f9c2 	bl	8001dec <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e01a      	b.n	8001aa8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2220      	movs	r2, #32
 8001a78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6859      	ldr	r1, [r3, #4]
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <HAL_I2C_Master_Transmit+0x1e4>)
 8001a86:	400b      	ands	r3, r1
 8001a88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2220      	movs	r2, #32
 8001a8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	e000      	b.n	8001aa8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001aa6:	2302      	movs	r3, #2
  }
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	80002000 	.word	0x80002000
 8001ab4:	fe00e800 	.word	0xfe00e800

08001ab8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af02      	add	r7, sp, #8
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	817b      	strh	r3, [r7, #10]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b20      	cmp	r3, #32
 8001ad6:	f040 80db 	bne.w	8001c90 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d101      	bne.n	8001ae8 <HAL_I2C_Master_Receive+0x30>
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	e0d4      	b.n	8001c92 <HAL_I2C_Master_Receive+0x1da>
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	2201      	movs	r2, #1
 8001aec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001af0:	f7ff fb6c 	bl	80011cc <HAL_GetTick>
 8001af4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	2319      	movs	r3, #25
 8001afc:	2201      	movs	r2, #1
 8001afe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b02:	68f8      	ldr	r0, [r7, #12]
 8001b04:	f000 f8f2 	bl	8001cec <I2C_WaitOnFlagUntilTimeout>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e0bf      	b.n	8001c92 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2222      	movs	r2, #34	; 0x22
 8001b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2210      	movs	r2, #16
 8001b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2200      	movs	r2, #0
 8001b26:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	893a      	ldrh	r2, [r7, #8]
 8001b32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	2bff      	cmp	r3, #255	; 0xff
 8001b42:	d90e      	bls.n	8001b62 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	22ff      	movs	r2, #255	; 0xff
 8001b48:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	8979      	ldrh	r1, [r7, #10]
 8001b52:	4b52      	ldr	r3, [pc, #328]	; (8001c9c <HAL_I2C_Master_Receive+0x1e4>)
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f000 fa54 	bl	8002008 <I2C_TransferConfig>
 8001b60:	e06d      	b.n	8001c3e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b66:	b29a      	uxth	r2, r3
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	8979      	ldrh	r1, [r7, #10]
 8001b74:	4b49      	ldr	r3, [pc, #292]	; (8001c9c <HAL_I2C_Master_Receive+0x1e4>)
 8001b76:	9300      	str	r3, [sp, #0]
 8001b78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b7c:	68f8      	ldr	r0, [r7, #12]
 8001b7e:	f000 fa43 	bl	8002008 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001b82:	e05c      	b.n	8001c3e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	6a39      	ldr	r1, [r7, #32]
 8001b88:	68f8      	ldr	r0, [r7, #12]
 8001b8a:	f000 f96b 	bl	8001e64 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e07c      	b.n	8001c92 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001baa:	1c5a      	adds	r2, r3, #1
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb4:	3b01      	subs	r3, #1
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d034      	beq.n	8001c3e <HAL_I2C_Master_Receive+0x186>
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d130      	bne.n	8001c3e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	6a3b      	ldr	r3, [r7, #32]
 8001be2:	2200      	movs	r2, #0
 8001be4:	2180      	movs	r1, #128	; 0x80
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f000 f880 	bl	8001cec <I2C_WaitOnFlagUntilTimeout>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e04d      	b.n	8001c92 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	2bff      	cmp	r3, #255	; 0xff
 8001bfe:	d90e      	bls.n	8001c1e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	22ff      	movs	r2, #255	; 0xff
 8001c04:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c0a:	b2da      	uxtb	r2, r3
 8001c0c:	8979      	ldrh	r1, [r7, #10]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c16:	68f8      	ldr	r0, [r7, #12]
 8001c18:	f000 f9f6 	bl	8002008 <I2C_TransferConfig>
 8001c1c:	e00f      	b.n	8001c3e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	8979      	ldrh	r1, [r7, #10]
 8001c30:	2300      	movs	r3, #0
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f000 f9e5 	bl	8002008 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c42:	b29b      	uxth	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d19d      	bne.n	8001b84 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c48:	697a      	ldr	r2, [r7, #20]
 8001c4a:	6a39      	ldr	r1, [r7, #32]
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 f8cd 	bl	8001dec <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e01a      	b.n	8001c92 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2220      	movs	r2, #32
 8001c62:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6859      	ldr	r1, [r3, #4]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681a      	ldr	r2, [r3, #0]
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <HAL_I2C_Master_Receive+0x1e8>)
 8001c70:	400b      	ands	r3, r1
 8001c72:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2220      	movs	r2, #32
 8001c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	e000      	b.n	8001c92 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001c90:	2302      	movs	r3, #2
  }
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3718      	adds	r7, #24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	80002400 	.word	0x80002400
 8001ca0:	fe00e800 	.word	0xfe00e800

08001ca4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d103      	bne.n	8001cc2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d007      	beq.n	8001ce0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	699a      	ldr	r2, [r3, #24]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f042 0201 	orr.w	r2, r2, #1
 8001cde:	619a      	str	r2, [r3, #24]
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	603b      	str	r3, [r7, #0]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cfc:	e022      	b.n	8001d44 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d04:	d01e      	beq.n	8001d44 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d06:	f7ff fa61 	bl	80011cc <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d302      	bcc.n	8001d1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d113      	bne.n	8001d44 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d20:	f043 0220 	orr.w	r2, r3, #32
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2220      	movs	r2, #32
 8001d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e00f      	b.n	8001d64 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	699a      	ldr	r2, [r3, #24]
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	bf0c      	ite	eq
 8001d54:	2301      	moveq	r3, #1
 8001d56:	2300      	movne	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d0cd      	beq.n	8001cfe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d78:	e02c      	b.n	8001dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	68b9      	ldr	r1, [r7, #8]
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 f8dc 	bl	8001f3c <I2C_IsAcknowledgeFailed>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e02a      	b.n	8001de4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d94:	d01e      	beq.n	8001dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d96:	f7ff fa19 	bl	80011cc <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	68ba      	ldr	r2, [r7, #8]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d302      	bcc.n	8001dac <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d113      	bne.n	8001dd4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db0:	f043 0220 	orr.w	r2, r3, #32
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2220      	movs	r2, #32
 8001dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e007      	b.n	8001de4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d1cb      	bne.n	8001d7a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001df8:	e028      	b.n	8001e4c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	68b9      	ldr	r1, [r7, #8]
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	f000 f89c 	bl	8001f3c <I2C_IsAcknowledgeFailed>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e026      	b.n	8001e5c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e0e:	f7ff f9dd 	bl	80011cc <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	68ba      	ldr	r2, [r7, #8]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d302      	bcc.n	8001e24 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d113      	bne.n	8001e4c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e28:	f043 0220 	orr.w	r2, r3, #32
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2220      	movs	r2, #32
 8001e34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e007      	b.n	8001e5c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	f003 0320 	and.w	r3, r3, #32
 8001e56:	2b20      	cmp	r3, #32
 8001e58:	d1cf      	bne.n	8001dfa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3710      	adds	r7, #16
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}

08001e64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e70:	e055      	b.n	8001f1e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	68f8      	ldr	r0, [r7, #12]
 8001e78:	f000 f860 	bl	8001f3c <I2C_IsAcknowledgeFailed>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e053      	b.n	8001f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	f003 0320 	and.w	r3, r3, #32
 8001e90:	2b20      	cmp	r3, #32
 8001e92:	d129      	bne.n	8001ee8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	f003 0304 	and.w	r3, r3, #4
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	d105      	bne.n	8001eae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	e03f      	b.n	8001f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	6859      	ldr	r1, [r3, #4]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8001ec2:	400b      	ands	r3, r1
 8001ec4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e022      	b.n	8001f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ee8:	f7ff f970 	bl	80011cc <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d302      	bcc.n	8001efe <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d10f      	bne.n	8001f1e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f02:	f043 0220 	orr.w	r2, r3, #32
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2220      	movs	r2, #32
 8001f0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e007      	b.n	8001f2e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	2b04      	cmp	r3, #4
 8001f2a:	d1a2      	bne.n	8001e72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	fe00e800 	.word	0xfe00e800

08001f3c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	f003 0310 	and.w	r3, r3, #16
 8001f52:	2b10      	cmp	r3, #16
 8001f54:	d151      	bne.n	8001ffa <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f56:	e022      	b.n	8001f9e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f5e:	d01e      	beq.n	8001f9e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f60:	f7ff f934 	bl	80011cc <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	68ba      	ldr	r2, [r7, #8]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d302      	bcc.n	8001f76 <I2C_IsAcknowledgeFailed+0x3a>
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d113      	bne.n	8001f9e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7a:	f043 0220 	orr.w	r2, r3, #32
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2220      	movs	r2, #32
 8001f86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e02e      	b.n	8001ffc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	f003 0320 	and.w	r3, r3, #32
 8001fa8:	2b20      	cmp	r3, #32
 8001faa:	d1d5      	bne.n	8001f58 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2210      	movs	r2, #16
 8001fb2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2220      	movs	r2, #32
 8001fba:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f7ff fe71 	bl	8001ca4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6859      	ldr	r1, [r3, #4]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <I2C_IsAcknowledgeFailed+0xc8>)
 8001fce:	400b      	ands	r3, r1
 8001fd0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd6:	f043 0204 	orr.w	r2, r3, #4
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3710      	adds	r7, #16
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	fe00e800 	.word	0xfe00e800

08002008 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	60f8      	str	r0, [r7, #12]
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	460b      	mov	r3, r1
 8002014:	817b      	strh	r3, [r7, #10]
 8002016:	4613      	mov	r3, r2
 8002018:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	0d5b      	lsrs	r3, r3, #21
 8002024:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002028:	4b0d      	ldr	r3, [pc, #52]	; (8002060 <I2C_TransferConfig+0x58>)
 800202a:	430b      	orrs	r3, r1
 800202c:	43db      	mvns	r3, r3
 800202e:	ea02 0103 	and.w	r1, r2, r3
 8002032:	897b      	ldrh	r3, [r7, #10]
 8002034:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002038:	7a7b      	ldrb	r3, [r7, #9]
 800203a:	041b      	lsls	r3, r3, #16
 800203c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002040:	431a      	orrs	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	431a      	orrs	r2, r3
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	431a      	orrs	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	430a      	orrs	r2, r1
 8002050:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	03ff63ff 	.word	0x03ff63ff

08002064 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b20      	cmp	r3, #32
 8002078:	d138      	bne.n	80020ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002080:	2b01      	cmp	r3, #1
 8002082:	d101      	bne.n	8002088 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002084:	2302      	movs	r3, #2
 8002086:	e032      	b.n	80020ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2224      	movs	r2, #36	; 0x24
 8002094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0201 	bic.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80020b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6819      	ldr	r1, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f042 0201 	orr.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020e8:	2300      	movs	r3, #0
 80020ea:	e000      	b.n	80020ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020ec:	2302      	movs	r3, #2
  }
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b085      	sub	sp, #20
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2b20      	cmp	r3, #32
 800210e:	d139      	bne.n	8002184 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002116:	2b01      	cmp	r3, #1
 8002118:	d101      	bne.n	800211e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800211a:	2302      	movs	r3, #2
 800211c:	e033      	b.n	8002186 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2201      	movs	r2, #1
 8002122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2224      	movs	r2, #36	; 0x24
 800212a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 0201 	bic.w	r2, r2, #1
 800213c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800214c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	4313      	orrs	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 0201 	orr.w	r2, r2, #1
 800216e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2220      	movs	r2, #32
 8002174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002180:	2300      	movs	r3, #0
 8002182:	e000      	b.n	8002186 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002184:	2302      	movs	r3, #2
  }
}
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
	...

08002194 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002198:	4b04      	ldr	r3, [pc, #16]	; (80021ac <HAL_PWREx_GetVoltageRange+0x18>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40007000 	.word	0x40007000

080021b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021be:	d130      	bne.n	8002222 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021c0:	4b23      	ldr	r3, [pc, #140]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021cc:	d038      	beq.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ce:	4b20      	ldr	r3, [pc, #128]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021d6:	4a1e      	ldr	r2, [pc, #120]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021de:	4b1d      	ldr	r3, [pc, #116]	; (8002254 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2232      	movs	r2, #50	; 0x32
 80021e4:	fb02 f303 	mul.w	r3, r2, r3
 80021e8:	4a1b      	ldr	r2, [pc, #108]	; (8002258 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80021ea:	fba2 2303 	umull	r2, r3, r2, r3
 80021ee:	0c9b      	lsrs	r3, r3, #18
 80021f0:	3301      	adds	r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021f4:	e002      	b.n	80021fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021fc:	4b14      	ldr	r3, [pc, #80]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002204:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002208:	d102      	bne.n	8002210 <HAL_PWREx_ControlVoltageScaling+0x60>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1f2      	bne.n	80021f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800221c:	d110      	bne.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e00f      	b.n	8002242 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002222:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800222a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800222e:	d007      	beq.n	8002240 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002238:	4a05      	ldr	r2, [pc, #20]	; (8002250 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800223a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800223e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	40007000 	.word	0x40007000
 8002254:	20000004 	.word	0x20000004
 8002258:	431bde83 	.word	0x431bde83

0800225c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b088      	sub	sp, #32
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e3d4      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800226e:	4ba1      	ldr	r3, [pc, #644]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002278:	4b9e      	ldr	r3, [pc, #632]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f003 0303 	and.w	r3, r3, #3
 8002280:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 80e4 	beq.w	8002458 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <HAL_RCC_OscConfig+0x4a>
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	2b0c      	cmp	r3, #12
 800229a:	f040 808b 	bne.w	80023b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	f040 8087 	bne.w	80023b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022a6:	4b93      	ldr	r3, [pc, #588]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d005      	beq.n	80022be <HAL_RCC_OscConfig+0x62>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	699b      	ldr	r3, [r3, #24]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e3ac      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1a      	ldr	r2, [r3, #32]
 80022c2:	4b8c      	ldr	r3, [pc, #560]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d004      	beq.n	80022d8 <HAL_RCC_OscConfig+0x7c>
 80022ce:	4b89      	ldr	r3, [pc, #548]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022d6:	e005      	b.n	80022e4 <HAL_RCC_OscConfig+0x88>
 80022d8:	4b86      	ldr	r3, [pc, #536]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80022da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022de:	091b      	lsrs	r3, r3, #4
 80022e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d223      	bcs.n	8002330 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f000 fd41 	bl	8002d74 <RCC_SetFlashLatencyFromMSIRange>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e38d      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022fc:	4b7d      	ldr	r3, [pc, #500]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a7c      	ldr	r2, [pc, #496]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002302:	f043 0308 	orr.w	r3, r3, #8
 8002306:	6013      	str	r3, [r2, #0]
 8002308:	4b7a      	ldr	r3, [pc, #488]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	4977      	ldr	r1, [pc, #476]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800231a:	4b76      	ldr	r3, [pc, #472]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	021b      	lsls	r3, r3, #8
 8002328:	4972      	ldr	r1, [pc, #456]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800232a:	4313      	orrs	r3, r2
 800232c:	604b      	str	r3, [r1, #4]
 800232e:	e025      	b.n	800237c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002330:	4b70      	ldr	r3, [pc, #448]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a6f      	ldr	r2, [pc, #444]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002336:	f043 0308 	orr.w	r3, r3, #8
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b6d      	ldr	r3, [pc, #436]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	496a      	ldr	r1, [pc, #424]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800234e:	4b69      	ldr	r3, [pc, #420]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	021b      	lsls	r3, r3, #8
 800235c:	4965      	ldr	r1, [pc, #404]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800235e:	4313      	orrs	r3, r2
 8002360:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d109      	bne.n	800237c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4618      	mov	r0, r3
 800236e:	f000 fd01 	bl	8002d74 <RCC_SetFlashLatencyFromMSIRange>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e34d      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800237c:	f000 fc36 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8002380:	4602      	mov	r2, r0
 8002382:	4b5c      	ldr	r3, [pc, #368]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	091b      	lsrs	r3, r3, #4
 8002388:	f003 030f 	and.w	r3, r3, #15
 800238c:	495a      	ldr	r1, [pc, #360]	; (80024f8 <HAL_RCC_OscConfig+0x29c>)
 800238e:	5ccb      	ldrb	r3, [r1, r3]
 8002390:	f003 031f 	and.w	r3, r3, #31
 8002394:	fa22 f303 	lsr.w	r3, r2, r3
 8002398:	4a58      	ldr	r2, [pc, #352]	; (80024fc <HAL_RCC_OscConfig+0x2a0>)
 800239a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800239c:	4b58      	ldr	r3, [pc, #352]	; (8002500 <HAL_RCC_OscConfig+0x2a4>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe fec3 	bl	800112c <HAL_InitTick>
 80023a6:	4603      	mov	r3, r0
 80023a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d052      	beq.n	8002456 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	e331      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d032      	beq.n	8002422 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023bc:	4b4d      	ldr	r3, [pc, #308]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a4c      	ldr	r2, [pc, #304]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023c8:	f7fe ff00 	bl	80011cc <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023d0:	f7fe fefc 	bl	80011cc <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e31a      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023e2:	4b44      	ldr	r3, [pc, #272]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023ee:	4b41      	ldr	r3, [pc, #260]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a40      	ldr	r2, [pc, #256]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80023f4:	f043 0308 	orr.w	r3, r3, #8
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	4b3e      	ldr	r3, [pc, #248]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	493b      	ldr	r1, [pc, #236]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002408:	4313      	orrs	r3, r2
 800240a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800240c:	4b39      	ldr	r3, [pc, #228]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	4936      	ldr	r1, [pc, #216]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800241c:	4313      	orrs	r3, r2
 800241e:	604b      	str	r3, [r1, #4]
 8002420:	e01a      	b.n	8002458 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002422:	4b34      	ldr	r3, [pc, #208]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a33      	ldr	r2, [pc, #204]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002428:	f023 0301 	bic.w	r3, r3, #1
 800242c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800242e:	f7fe fecd 	bl	80011cc <HAL_GetTick>
 8002432:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002434:	e008      	b.n	8002448 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002436:	f7fe fec9 	bl	80011cc <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	2b02      	cmp	r3, #2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e2e7      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002448:	4b2a      	ldr	r3, [pc, #168]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f0      	bne.n	8002436 <HAL_RCC_OscConfig+0x1da>
 8002454:	e000      	b.n	8002458 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002456:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d074      	beq.n	800254e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	2b08      	cmp	r3, #8
 8002468:	d005      	beq.n	8002476 <HAL_RCC_OscConfig+0x21a>
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	2b0c      	cmp	r3, #12
 800246e:	d10e      	bne.n	800248e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2b03      	cmp	r3, #3
 8002474:	d10b      	bne.n	800248e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002476:	4b1f      	ldr	r3, [pc, #124]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d064      	beq.n	800254c <HAL_RCC_OscConfig+0x2f0>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d160      	bne.n	800254c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e2c4      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002496:	d106      	bne.n	80024a6 <HAL_RCC_OscConfig+0x24a>
 8002498:	4b16      	ldr	r3, [pc, #88]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a15      	ldr	r2, [pc, #84]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 800249e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	e01d      	b.n	80024e2 <HAL_RCC_OscConfig+0x286>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024ae:	d10c      	bne.n	80024ca <HAL_RCC_OscConfig+0x26e>
 80024b0:	4b10      	ldr	r3, [pc, #64]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a0f      	ldr	r2, [pc, #60]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	4b0d      	ldr	r3, [pc, #52]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0c      	ldr	r2, [pc, #48]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c6:	6013      	str	r3, [r2, #0]
 80024c8:	e00b      	b.n	80024e2 <HAL_RCC_OscConfig+0x286>
 80024ca:	4b0a      	ldr	r3, [pc, #40]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a09      	ldr	r2, [pc, #36]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	4b07      	ldr	r3, [pc, #28]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a06      	ldr	r2, [pc, #24]	; (80024f4 <HAL_RCC_OscConfig+0x298>)
 80024dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d01c      	beq.n	8002524 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ea:	f7fe fe6f 	bl	80011cc <HAL_GetTick>
 80024ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024f0:	e011      	b.n	8002516 <HAL_RCC_OscConfig+0x2ba>
 80024f2:	bf00      	nop
 80024f4:	40021000 	.word	0x40021000
 80024f8:	08004a4c 	.word	0x08004a4c
 80024fc:	20000004 	.word	0x20000004
 8002500:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002504:	f7fe fe62 	bl	80011cc <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b64      	cmp	r3, #100	; 0x64
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e280      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002516:	4baf      	ldr	r3, [pc, #700]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d0f0      	beq.n	8002504 <HAL_RCC_OscConfig+0x2a8>
 8002522:	e014      	b.n	800254e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002524:	f7fe fe52 	bl	80011cc <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800252a:	e008      	b.n	800253e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800252c:	f7fe fe4e 	bl	80011cc <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	2b64      	cmp	r3, #100	; 0x64
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e26c      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800253e:	4ba5      	ldr	r3, [pc, #660]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f0      	bne.n	800252c <HAL_RCC_OscConfig+0x2d0>
 800254a:	e000      	b.n	800254e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d060      	beq.n	800261c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d005      	beq.n	800256c <HAL_RCC_OscConfig+0x310>
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	2b0c      	cmp	r3, #12
 8002564:	d119      	bne.n	800259a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2b02      	cmp	r3, #2
 800256a:	d116      	bne.n	800259a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800256c:	4b99      	ldr	r3, [pc, #612]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <HAL_RCC_OscConfig+0x328>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d101      	bne.n	8002584 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e249      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002584:	4b93      	ldr	r3, [pc, #588]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	061b      	lsls	r3, r3, #24
 8002592:	4990      	ldr	r1, [pc, #576]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002594:	4313      	orrs	r3, r2
 8002596:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002598:	e040      	b.n	800261c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d023      	beq.n	80025ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025a2:	4b8c      	ldr	r3, [pc, #560]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a8b      	ldr	r2, [pc, #556]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80025a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ae:	f7fe fe0d 	bl	80011cc <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025b6:	f7fe fe09 	bl	80011cc <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e227      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025c8:	4b82      	ldr	r3, [pc, #520]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d4:	4b7f      	ldr	r3, [pc, #508]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	061b      	lsls	r3, r3, #24
 80025e2:	497c      	ldr	r1, [pc, #496]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80025e4:	4313      	orrs	r3, r2
 80025e6:	604b      	str	r3, [r1, #4]
 80025e8:	e018      	b.n	800261c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ea:	4b7a      	ldr	r3, [pc, #488]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a79      	ldr	r2, [pc, #484]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80025f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f6:	f7fe fde9 	bl	80011cc <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025fc:	e008      	b.n	8002610 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025fe:	f7fe fde5 	bl	80011cc <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e203      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002610:	4b70      	ldr	r3, [pc, #448]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1f0      	bne.n	80025fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0308 	and.w	r3, r3, #8
 8002624:	2b00      	cmp	r3, #0
 8002626:	d03c      	beq.n	80026a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	695b      	ldr	r3, [r3, #20]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d01c      	beq.n	800266a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002630:	4b68      	ldr	r3, [pc, #416]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002636:	4a67      	ldr	r2, [pc, #412]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002640:	f7fe fdc4 	bl	80011cc <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002648:	f7fe fdc0 	bl	80011cc <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e1de      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800265a:	4b5e      	ldr	r3, [pc, #376]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 800265c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0ef      	beq.n	8002648 <HAL_RCC_OscConfig+0x3ec>
 8002668:	e01b      	b.n	80026a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800266a:	4b5a      	ldr	r3, [pc, #360]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 800266c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002670:	4a58      	ldr	r2, [pc, #352]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002672:	f023 0301 	bic.w	r3, r3, #1
 8002676:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800267a:	f7fe fda7 	bl	80011cc <HAL_GetTick>
 800267e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002682:	f7fe fda3 	bl	80011cc <HAL_GetTick>
 8002686:	4602      	mov	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e1c1      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002694:	4b4f      	ldr	r3, [pc, #316]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002696:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800269a:	f003 0302 	and.w	r3, r3, #2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1ef      	bne.n	8002682 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0304 	and.w	r3, r3, #4
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 80a6 	beq.w	80027fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026b0:	2300      	movs	r3, #0
 80026b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026b4:	4b47      	ldr	r3, [pc, #284]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80026b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d10d      	bne.n	80026dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026c0:	4b44      	ldr	r3, [pc, #272]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80026c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c4:	4a43      	ldr	r2, [pc, #268]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80026c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ca:	6593      	str	r3, [r2, #88]	; 0x58
 80026cc:	4b41      	ldr	r3, [pc, #260]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80026ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026d8:	2301      	movs	r3, #1
 80026da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026dc:	4b3e      	ldr	r3, [pc, #248]	; (80027d8 <HAL_RCC_OscConfig+0x57c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d118      	bne.n	800271a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026e8:	4b3b      	ldr	r3, [pc, #236]	; (80027d8 <HAL_RCC_OscConfig+0x57c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a3a      	ldr	r2, [pc, #232]	; (80027d8 <HAL_RCC_OscConfig+0x57c>)
 80026ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026f4:	f7fe fd6a 	bl	80011cc <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026fc:	f7fe fd66 	bl	80011cc <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e184      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800270e:	4b32      	ldr	r3, [pc, #200]	; (80027d8 <HAL_RCC_OscConfig+0x57c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0f0      	beq.n	80026fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d108      	bne.n	8002734 <HAL_RCC_OscConfig+0x4d8>
 8002722:	4b2c      	ldr	r3, [pc, #176]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002728:	4a2a      	ldr	r2, [pc, #168]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002732:	e024      	b.n	800277e <HAL_RCC_OscConfig+0x522>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	2b05      	cmp	r3, #5
 800273a:	d110      	bne.n	800275e <HAL_RCC_OscConfig+0x502>
 800273c:	4b25      	ldr	r3, [pc, #148]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 800273e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002742:	4a24      	ldr	r2, [pc, #144]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002744:	f043 0304 	orr.w	r3, r3, #4
 8002748:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800274c:	4b21      	ldr	r3, [pc, #132]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 800274e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002752:	4a20      	ldr	r2, [pc, #128]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002754:	f043 0301 	orr.w	r3, r3, #1
 8002758:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800275c:	e00f      	b.n	800277e <HAL_RCC_OscConfig+0x522>
 800275e:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002764:	4a1b      	ldr	r2, [pc, #108]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002766:	f023 0301 	bic.w	r3, r3, #1
 800276a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002774:	4a17      	ldr	r2, [pc, #92]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 8002776:	f023 0304 	bic.w	r3, r3, #4
 800277a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d016      	beq.n	80027b4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002786:	f7fe fd21 	bl	80011cc <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800278c:	e00a      	b.n	80027a4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278e:	f7fe fd1d 	bl	80011cc <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	f241 3288 	movw	r2, #5000	; 0x1388
 800279c:	4293      	cmp	r3, r2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e139      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027a4:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <HAL_RCC_OscConfig+0x578>)
 80027a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0ed      	beq.n	800278e <HAL_RCC_OscConfig+0x532>
 80027b2:	e01a      	b.n	80027ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b4:	f7fe fd0a 	bl	80011cc <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027ba:	e00f      	b.n	80027dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027bc:	f7fe fd06 	bl	80011cc <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d906      	bls.n	80027dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e122      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
 80027d8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027dc:	4b90      	ldr	r3, [pc, #576]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80027de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1e8      	bne.n	80027bc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027ea:	7ffb      	ldrb	r3, [r7, #31]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d105      	bne.n	80027fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027f0:	4b8b      	ldr	r3, [pc, #556]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80027f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f4:	4a8a      	ldr	r2, [pc, #552]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80027f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027fa:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 8108 	beq.w	8002a16 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280a:	2b02      	cmp	r3, #2
 800280c:	f040 80d0 	bne.w	80029b0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002810:	4b83      	ldr	r3, [pc, #524]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f003 0203 	and.w	r2, r3, #3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002820:	429a      	cmp	r2, r3
 8002822:	d130      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	3b01      	subs	r3, #1
 8002830:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002832:	429a      	cmp	r2, r3
 8002834:	d127      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002840:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002842:	429a      	cmp	r2, r3
 8002844:	d11f      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002850:	2a07      	cmp	r2, #7
 8002852:	bf14      	ite	ne
 8002854:	2201      	movne	r2, #1
 8002856:	2200      	moveq	r2, #0
 8002858:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800285a:	4293      	cmp	r3, r2
 800285c:	d113      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002868:	085b      	lsrs	r3, r3, #1
 800286a:	3b01      	subs	r3, #1
 800286c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800286e:	429a      	cmp	r2, r3
 8002870:	d109      	bne.n	8002886 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	085b      	lsrs	r3, r3, #1
 800287e:	3b01      	subs	r3, #1
 8002880:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002882:	429a      	cmp	r2, r3
 8002884:	d06e      	beq.n	8002964 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	2b0c      	cmp	r3, #12
 800288a:	d069      	beq.n	8002960 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800288c:	4b64      	ldr	r3, [pc, #400]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d105      	bne.n	80028a4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002898:	4b61      	ldr	r3, [pc, #388]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0b7      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80028a8:	4b5d      	ldr	r3, [pc, #372]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a5c      	ldr	r2, [pc, #368]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80028ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028b2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028b4:	f7fe fc8a 	bl	80011cc <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028bc:	f7fe fc86 	bl	80011cc <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e0a4      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ce:	4b54      	ldr	r3, [pc, #336]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028da:	4b51      	ldr	r3, [pc, #324]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	4b51      	ldr	r3, [pc, #324]	; (8002a24 <HAL_RCC_OscConfig+0x7c8>)
 80028e0:	4013      	ands	r3, r2
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028ea:	3a01      	subs	r2, #1
 80028ec:	0112      	lsls	r2, r2, #4
 80028ee:	4311      	orrs	r1, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028f4:	0212      	lsls	r2, r2, #8
 80028f6:	4311      	orrs	r1, r2
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028fc:	0852      	lsrs	r2, r2, #1
 80028fe:	3a01      	subs	r2, #1
 8002900:	0552      	lsls	r2, r2, #21
 8002902:	4311      	orrs	r1, r2
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002908:	0852      	lsrs	r2, r2, #1
 800290a:	3a01      	subs	r2, #1
 800290c:	0652      	lsls	r2, r2, #25
 800290e:	4311      	orrs	r1, r2
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002914:	0912      	lsrs	r2, r2, #4
 8002916:	0452      	lsls	r2, r2, #17
 8002918:	430a      	orrs	r2, r1
 800291a:	4941      	ldr	r1, [pc, #260]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 800291c:	4313      	orrs	r3, r2
 800291e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002920:	4b3f      	ldr	r3, [pc, #252]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a3e      	ldr	r2, [pc, #248]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002926:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800292a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800292c:	4b3c      	ldr	r3, [pc, #240]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4a3b      	ldr	r2, [pc, #236]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002932:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002936:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002938:	f7fe fc48 	bl	80011cc <HAL_GetTick>
 800293c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800293e:	e008      	b.n	8002952 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002940:	f7fe fc44 	bl	80011cc <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e062      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002952:	4b33      	ldr	r3, [pc, #204]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0f0      	beq.n	8002940 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800295e:	e05a      	b.n	8002a16 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e059      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002964:	4b2e      	ldr	r3, [pc, #184]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d152      	bne.n	8002a16 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002970:	4b2b      	ldr	r3, [pc, #172]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a2a      	ldr	r2, [pc, #168]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002976:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800297a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800297c:	4b28      	ldr	r3, [pc, #160]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	4a27      	ldr	r2, [pc, #156]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002982:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002986:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002988:	f7fe fc20 	bl	80011cc <HAL_GetTick>
 800298c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800298e:	e008      	b.n	80029a2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002990:	f7fe fc1c 	bl	80011cc <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e03a      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029a2:	4b1f      	ldr	r3, [pc, #124]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d0f0      	beq.n	8002990 <HAL_RCC_OscConfig+0x734>
 80029ae:	e032      	b.n	8002a16 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b0c      	cmp	r3, #12
 80029b4:	d02d      	beq.n	8002a12 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b6:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a19      	ldr	r2, [pc, #100]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029c0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80029c2:	4b17      	ldr	r3, [pc, #92]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d105      	bne.n	80029da <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80029ce:	4b14      	ldr	r3, [pc, #80]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	4a13      	ldr	r2, [pc, #76]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029d4:	f023 0303 	bic.w	r3, r3, #3
 80029d8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029da:	4b11      	ldr	r3, [pc, #68]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	4a10      	ldr	r2, [pc, #64]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 80029e0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80029e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029e8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ea:	f7fe fbef 	bl	80011cc <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029f0:	e008      	b.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029f2:	f7fe fbeb 	bl	80011cc <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e009      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a04:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <HAL_RCC_OscConfig+0x7c4>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f0      	bne.n	80029f2 <HAL_RCC_OscConfig+0x796>
 8002a10:	e001      	b.n	8002a16 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3720      	adds	r7, #32
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	40021000 	.word	0x40021000
 8002a24:	f99d808c 	.word	0xf99d808c

08002a28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e0c8      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a3c:	4b66      	ldr	r3, [pc, #408]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	683a      	ldr	r2, [r7, #0]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d910      	bls.n	8002a6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a4a:	4b63      	ldr	r3, [pc, #396]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f023 0207 	bic.w	r2, r3, #7
 8002a52:	4961      	ldr	r1, [pc, #388]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5a:	4b5f      	ldr	r3, [pc, #380]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d001      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e0b0      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d04c      	beq.n	8002b12 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b03      	cmp	r3, #3
 8002a7e:	d107      	bne.n	8002a90 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a80:	4b56      	ldr	r3, [pc, #344]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d121      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e09e      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d107      	bne.n	8002aa8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a98:	4b50      	ldr	r3, [pc, #320]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d115      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e092      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d107      	bne.n	8002ac0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ab0:	4b4a      	ldr	r3, [pc, #296]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d109      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e086      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac0:	4b46      	ldr	r3, [pc, #280]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e07e      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ad0:	4b42      	ldr	r3, [pc, #264]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f023 0203 	bic.w	r2, r3, #3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	493f      	ldr	r1, [pc, #252]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ae2:	f7fe fb73 	bl	80011cc <HAL_GetTick>
 8002ae6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae8:	e00a      	b.n	8002b00 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aea:	f7fe fb6f 	bl	80011cc <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d901      	bls.n	8002b00 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e066      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b00:	4b36      	ldr	r3, [pc, #216]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 020c 	and.w	r2, r3, #12
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d1eb      	bne.n	8002aea <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d008      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b1e:	4b2f      	ldr	r3, [pc, #188]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	492c      	ldr	r1, [pc, #176]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b30:	4b29      	ldr	r3, [pc, #164]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0307 	and.w	r3, r3, #7
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d210      	bcs.n	8002b60 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3e:	4b26      	ldr	r3, [pc, #152]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f023 0207 	bic.w	r2, r3, #7
 8002b46:	4924      	ldr	r1, [pc, #144]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4e:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <HAL_RCC_ClockConfig+0x1b0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d001      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e036      	b.n	8002bce <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d008      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b6c:	4b1b      	ldr	r3, [pc, #108]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	4918      	ldr	r1, [pc, #96]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d009      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b8a:	4b14      	ldr	r3, [pc, #80]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	4910      	ldr	r1, [pc, #64]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b9e:	f000 f825 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	4b0d      	ldr	r3, [pc, #52]	; (8002bdc <HAL_RCC_ClockConfig+0x1b4>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	490c      	ldr	r1, [pc, #48]	; (8002be0 <HAL_RCC_ClockConfig+0x1b8>)
 8002bb0:	5ccb      	ldrb	r3, [r1, r3]
 8002bb2:	f003 031f 	and.w	r3, r3, #31
 8002bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bba:	4a0a      	ldr	r2, [pc, #40]	; (8002be4 <HAL_RCC_ClockConfig+0x1bc>)
 8002bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fe fab2 	bl	800112c <HAL_InitTick>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	72fb      	strb	r3, [r7, #11]

  return status;
 8002bcc:	7afb      	ldrb	r3, [r7, #11]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40022000 	.word	0x40022000
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	08004a4c 	.word	0x08004a4c
 8002be4:	20000004 	.word	0x20000004
 8002be8:	20000008 	.word	0x20000008

08002bec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b089      	sub	sp, #36	; 0x24
 8002bf0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	61fb      	str	r3, [r7, #28]
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bfa:	4b3e      	ldr	r3, [pc, #248]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c04:	4b3b      	ldr	r3, [pc, #236]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0303 	and.w	r3, r3, #3
 8002c0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d005      	beq.n	8002c20 <HAL_RCC_GetSysClockFreq+0x34>
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	2b0c      	cmp	r3, #12
 8002c18:	d121      	bne.n	8002c5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d11e      	bne.n	8002c5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c20:	4b34      	ldr	r3, [pc, #208]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d107      	bne.n	8002c3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c2c:	4b31      	ldr	r3, [pc, #196]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c32:	0a1b      	lsrs	r3, r3, #8
 8002c34:	f003 030f 	and.w	r3, r3, #15
 8002c38:	61fb      	str	r3, [r7, #28]
 8002c3a:	e005      	b.n	8002c48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c3c:	4b2d      	ldr	r3, [pc, #180]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	091b      	lsrs	r3, r3, #4
 8002c42:	f003 030f 	and.w	r3, r3, #15
 8002c46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c48:	4a2b      	ldr	r2, [pc, #172]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10d      	bne.n	8002c74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c5c:	e00a      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	2b04      	cmp	r3, #4
 8002c62:	d102      	bne.n	8002c6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c64:	4b25      	ldr	r3, [pc, #148]	; (8002cfc <HAL_RCC_GetSysClockFreq+0x110>)
 8002c66:	61bb      	str	r3, [r7, #24]
 8002c68:	e004      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	2b08      	cmp	r3, #8
 8002c6e:	d101      	bne.n	8002c74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c70:	4b23      	ldr	r3, [pc, #140]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	2b0c      	cmp	r3, #12
 8002c78:	d134      	bne.n	8002ce4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c7a:	4b1e      	ldr	r3, [pc, #120]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f003 0303 	and.w	r3, r3, #3
 8002c82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d003      	beq.n	8002c92 <HAL_RCC_GetSysClockFreq+0xa6>
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d003      	beq.n	8002c98 <HAL_RCC_GetSysClockFreq+0xac>
 8002c90:	e005      	b.n	8002c9e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c92:	4b1a      	ldr	r3, [pc, #104]	; (8002cfc <HAL_RCC_GetSysClockFreq+0x110>)
 8002c94:	617b      	str	r3, [r7, #20]
      break;
 8002c96:	e005      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c98:	4b19      	ldr	r3, [pc, #100]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c9a:	617b      	str	r3, [r7, #20]
      break;
 8002c9c:	e002      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	617b      	str	r3, [r7, #20]
      break;
 8002ca2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ca4:	4b13      	ldr	r3, [pc, #76]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	091b      	lsrs	r3, r3, #4
 8002caa:	f003 0307 	and.w	r3, r3, #7
 8002cae:	3301      	adds	r3, #1
 8002cb0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cb2:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	0a1b      	lsrs	r3, r3, #8
 8002cb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	fb02 f203 	mul.w	r2, r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002cca:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	0e5b      	lsrs	r3, r3, #25
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ce4:	69bb      	ldr	r3, [r7, #24]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3724      	adds	r7, #36	; 0x24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	08004a64 	.word	0x08004a64
 8002cfc:	00f42400 	.word	0x00f42400
 8002d00:	007a1200 	.word	0x007a1200

08002d04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d08:	4b03      	ldr	r3, [pc, #12]	; (8002d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	20000004 	.word	0x20000004

08002d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002d20:	f7ff fff0 	bl	8002d04 <HAL_RCC_GetHCLKFreq>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	0a1b      	lsrs	r3, r3, #8
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4904      	ldr	r1, [pc, #16]	; (8002d44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d32:	5ccb      	ldrb	r3, [r1, r3]
 8002d34:	f003 031f 	and.w	r3, r3, #31
 8002d38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40021000 	.word	0x40021000
 8002d44:	08004a5c 	.word	0x08004a5c

08002d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002d4c:	f7ff ffda 	bl	8002d04 <HAL_RCC_GetHCLKFreq>
 8002d50:	4602      	mov	r2, r0
 8002d52:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	0adb      	lsrs	r3, r3, #11
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	4904      	ldr	r1, [pc, #16]	; (8002d70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d5e:	5ccb      	ldrb	r3, [r1, r3]
 8002d60:	f003 031f 	and.w	r3, r3, #31
 8002d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	08004a5c 	.word	0x08004a5c

08002d74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d80:	4b2a      	ldr	r3, [pc, #168]	; (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d8c:	f7ff fa02 	bl	8002194 <HAL_PWREx_GetVoltageRange>
 8002d90:	6178      	str	r0, [r7, #20]
 8002d92:	e014      	b.n	8002dbe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d94:	4b25      	ldr	r3, [pc, #148]	; (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d98:	4a24      	ldr	r2, [pc, #144]	; (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d9e:	6593      	str	r3, [r2, #88]	; 0x58
 8002da0:	4b22      	ldr	r3, [pc, #136]	; (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da8:	60fb      	str	r3, [r7, #12]
 8002daa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002dac:	f7ff f9f2 	bl	8002194 <HAL_PWREx_GetVoltageRange>
 8002db0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002db2:	4b1e      	ldr	r3, [pc, #120]	; (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db6:	4a1d      	ldr	r2, [pc, #116]	; (8002e2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002db8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dbc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002dc4:	d10b      	bne.n	8002dde <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b80      	cmp	r3, #128	; 0x80
 8002dca:	d919      	bls.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2ba0      	cmp	r3, #160	; 0xa0
 8002dd0:	d902      	bls.n	8002dd8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	e013      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002dd8:	2301      	movs	r3, #1
 8002dda:	613b      	str	r3, [r7, #16]
 8002ddc:	e010      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b80      	cmp	r3, #128	; 0x80
 8002de2:	d902      	bls.n	8002dea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002de4:	2303      	movs	r3, #3
 8002de6:	613b      	str	r3, [r7, #16]
 8002de8:	e00a      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2b80      	cmp	r3, #128	; 0x80
 8002dee:	d102      	bne.n	8002df6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002df0:	2302      	movs	r3, #2
 8002df2:	613b      	str	r3, [r7, #16]
 8002df4:	e004      	b.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2b70      	cmp	r3, #112	; 0x70
 8002dfa:	d101      	bne.n	8002e00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002e00:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f023 0207 	bic.w	r2, r3, #7
 8002e08:	4909      	ldr	r1, [pc, #36]	; (8002e30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002e10:	4b07      	ldr	r3, [pc, #28]	; (8002e30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0307 	and.w	r3, r3, #7
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d001      	beq.n	8002e22 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40022000 	.word	0x40022000

08002e34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e40:	2300      	movs	r3, #0
 8002e42:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d041      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e54:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e58:	d02a      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002e5a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e5e:	d824      	bhi.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e60:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e64:	d008      	beq.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e66:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e6a:	d81e      	bhi.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002e70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e74:	d010      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e76:	e018      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e78:	4b86      	ldr	r3, [pc, #536]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	4a85      	ldr	r2, [pc, #532]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e82:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e84:	e015      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	3304      	adds	r3, #4
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 fabb 	bl	8003408 <RCCEx_PLLSAI1_Config>
 8002e92:	4603      	mov	r3, r0
 8002e94:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e96:	e00c      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3320      	adds	r3, #32
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 fba6 	bl	80035f0 <RCCEx_PLLSAI2_Config>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ea8:	e003      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	74fb      	strb	r3, [r7, #19]
      break;
 8002eae:	e000      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002eb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eb2:	7cfb      	ldrb	r3, [r7, #19]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002eb8:	4b76      	ldr	r3, [pc, #472]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ebe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ec6:	4973      	ldr	r1, [pc, #460]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002ece:	e001      	b.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	7cfb      	ldrb	r3, [r7, #19]
 8002ed2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d041      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ee4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ee8:	d02a      	beq.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002eea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002eee:	d824      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ef0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ef4:	d008      	beq.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ef6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002efa:	d81e      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00a      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f04:	d010      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f06:	e018      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002f08:	4b62      	ldr	r3, [pc, #392]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4a61      	ldr	r2, [pc, #388]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f12:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f14:	e015      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 fa73 	bl	8003408 <RCCEx_PLLSAI1_Config>
 8002f22:	4603      	mov	r3, r0
 8002f24:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f26:	e00c      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3320      	adds	r3, #32
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 fb5e 	bl	80035f0 <RCCEx_PLLSAI2_Config>
 8002f34:	4603      	mov	r3, r0
 8002f36:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f38:	e003      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	74fb      	strb	r3, [r7, #19]
      break;
 8002f3e:	e000      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f42:	7cfb      	ldrb	r3, [r7, #19]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10b      	bne.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f48:	4b52      	ldr	r3, [pc, #328]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f56:	494f      	ldr	r1, [pc, #316]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f5e:	e001      	b.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f60:	7cfb      	ldrb	r3, [r7, #19]
 8002f62:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	f000 80a0 	beq.w	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f72:	2300      	movs	r3, #0
 8002f74:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f76:	4b47      	ldr	r3, [pc, #284]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002f86:	2300      	movs	r3, #0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f8c:	4b41      	ldr	r3, [pc, #260]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f90:	4a40      	ldr	r2, [pc, #256]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f96:	6593      	str	r3, [r2, #88]	; 0x58
 8002f98:	4b3e      	ldr	r3, [pc, #248]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fa8:	4b3b      	ldr	r3, [pc, #236]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a3a      	ldr	r2, [pc, #232]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fb2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fb4:	f7fe f90a 	bl	80011cc <HAL_GetTick>
 8002fb8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fba:	e009      	b.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fbc:	f7fe f906 	bl	80011cc <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d902      	bls.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	74fb      	strb	r3, [r7, #19]
        break;
 8002fce:	e005      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fd0:	4b31      	ldr	r3, [pc, #196]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ef      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002fdc:	7cfb      	ldrb	r3, [r7, #19]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d15c      	bne.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fe2:	4b2c      	ldr	r3, [pc, #176]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fec:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d01f      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d019      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003000:	4b24      	ldr	r3, [pc, #144]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003006:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800300a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800300c:	4b21      	ldr	r3, [pc, #132]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003012:	4a20      	ldr	r2, [pc, #128]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003018:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800301c:	4b1d      	ldr	r3, [pc, #116]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800301e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003022:	4a1c      	ldr	r2, [pc, #112]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003028:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800302c:	4a19      	ldr	r2, [pc, #100]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d016      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303e:	f7fe f8c5 	bl	80011cc <HAL_GetTick>
 8003042:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003044:	e00b      	b.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003046:	f7fe f8c1 	bl	80011cc <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	f241 3288 	movw	r2, #5000	; 0x1388
 8003054:	4293      	cmp	r3, r2
 8003056:	d902      	bls.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	74fb      	strb	r3, [r7, #19]
            break;
 800305c:	e006      	b.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800305e:	4b0d      	ldr	r3, [pc, #52]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0ec      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800306c:	7cfb      	ldrb	r3, [r7, #19]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10c      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003072:	4b08      	ldr	r3, [pc, #32]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003078:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003082:	4904      	ldr	r1, [pc, #16]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003084:	4313      	orrs	r3, r2
 8003086:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800308a:	e009      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800308c:	7cfb      	ldrb	r3, [r7, #19]
 800308e:	74bb      	strb	r3, [r7, #18]
 8003090:	e006      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003092:	bf00      	nop
 8003094:	40021000 	.word	0x40021000
 8003098:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800309c:	7cfb      	ldrb	r3, [r7, #19]
 800309e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030a0:	7c7b      	ldrb	r3, [r7, #17]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d105      	bne.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030a6:	4b9e      	ldr	r3, [pc, #632]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030aa:	4a9d      	ldr	r2, [pc, #628]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030b0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00a      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030be:	4b98      	ldr	r3, [pc, #608]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c4:	f023 0203 	bic.w	r2, r3, #3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030cc:	4994      	ldr	r1, [pc, #592]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d00a      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030e0:	4b8f      	ldr	r3, [pc, #572]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030e6:	f023 020c 	bic.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ee:	498c      	ldr	r1, [pc, #560]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0304 	and.w	r3, r3, #4
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d00a      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003102:	4b87      	ldr	r3, [pc, #540]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003108:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	4983      	ldr	r1, [pc, #524]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003112:	4313      	orrs	r3, r2
 8003114:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0308 	and.w	r3, r3, #8
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00a      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003124:	4b7e      	ldr	r3, [pc, #504]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003132:	497b      	ldr	r1, [pc, #492]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	4313      	orrs	r3, r2
 8003136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0310 	and.w	r3, r3, #16
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003146:	4b76      	ldr	r3, [pc, #472]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800314c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003154:	4972      	ldr	r1, [pc, #456]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0320 	and.w	r3, r3, #32
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00a      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003168:	4b6d      	ldr	r3, [pc, #436]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800316a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800316e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003176:	496a      	ldr	r1, [pc, #424]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003178:	4313      	orrs	r3, r2
 800317a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00a      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800318a:	4b65      	ldr	r3, [pc, #404]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003190:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003198:	4961      	ldr	r1, [pc, #388]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319a:	4313      	orrs	r3, r2
 800319c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80031ac:	4b5c      	ldr	r3, [pc, #368]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ba:	4959      	ldr	r1, [pc, #356]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00a      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031ce:	4b54      	ldr	r3, [pc, #336]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031dc:	4950      	ldr	r1, [pc, #320]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00a      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031f0:	4b4b      	ldr	r3, [pc, #300]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fe:	4948      	ldr	r1, [pc, #288]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00a      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003212:	4b43      	ldr	r3, [pc, #268]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003218:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003220:	493f      	ldr	r1, [pc, #252]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d028      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003234:	4b3a      	ldr	r3, [pc, #232]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003236:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003242:	4937      	ldr	r1, [pc, #220]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003244:	4313      	orrs	r3, r2
 8003246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800324e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003252:	d106      	bne.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003254:	4b32      	ldr	r3, [pc, #200]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	4a31      	ldr	r2, [pc, #196]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800325a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800325e:	60d3      	str	r3, [r2, #12]
 8003260:	e011      	b.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003266:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800326a:	d10c      	bne.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3304      	adds	r3, #4
 8003270:	2101      	movs	r1, #1
 8003272:	4618      	mov	r0, r3
 8003274:	f000 f8c8 	bl	8003408 <RCCEx_PLLSAI1_Config>
 8003278:	4603      	mov	r3, r0
 800327a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800327c:	7cfb      	ldrb	r3, [r7, #19]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003282:	7cfb      	ldrb	r3, [r7, #19]
 8003284:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d028      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003292:	4b23      	ldr	r3, [pc, #140]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003298:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a0:	491f      	ldr	r1, [pc, #124]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032b0:	d106      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032b2:	4b1b      	ldr	r3, [pc, #108]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	4a1a      	ldr	r2, [pc, #104]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032bc:	60d3      	str	r3, [r2, #12]
 80032be:	e011      	b.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032c8:	d10c      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	3304      	adds	r3, #4
 80032ce:	2101      	movs	r1, #1
 80032d0:	4618      	mov	r0, r3
 80032d2:	f000 f899 	bl	8003408 <RCCEx_PLLSAI1_Config>
 80032d6:	4603      	mov	r3, r0
 80032d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032da:	7cfb      	ldrb	r3, [r7, #19]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80032e0:	7cfb      	ldrb	r3, [r7, #19]
 80032e2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d02b      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032fe:	4908      	ldr	r1, [pc, #32]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003300:	4313      	orrs	r3, r2
 8003302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800330a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800330e:	d109      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003310:	4b03      	ldr	r3, [pc, #12]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	4a02      	ldr	r2, [pc, #8]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003316:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800331a:	60d3      	str	r3, [r2, #12]
 800331c:	e014      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800331e:	bf00      	nop
 8003320:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003328:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800332c:	d10c      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	3304      	adds	r3, #4
 8003332:	2101      	movs	r1, #1
 8003334:	4618      	mov	r0, r3
 8003336:	f000 f867 	bl	8003408 <RCCEx_PLLSAI1_Config>
 800333a:	4603      	mov	r3, r0
 800333c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800333e:	7cfb      	ldrb	r3, [r7, #19]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003344:	7cfb      	ldrb	r3, [r7, #19]
 8003346:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d02f      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003354:	4b2b      	ldr	r3, [pc, #172]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800335a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003362:	4928      	ldr	r1, [pc, #160]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800336e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003372:	d10d      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3304      	adds	r3, #4
 8003378:	2102      	movs	r1, #2
 800337a:	4618      	mov	r0, r3
 800337c:	f000 f844 	bl	8003408 <RCCEx_PLLSAI1_Config>
 8003380:	4603      	mov	r3, r0
 8003382:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003384:	7cfb      	ldrb	r3, [r7, #19]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d014      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800338a:	7cfb      	ldrb	r3, [r7, #19]
 800338c:	74bb      	strb	r3, [r7, #18]
 800338e:	e011      	b.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003394:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003398:	d10c      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3320      	adds	r3, #32
 800339e:	2102      	movs	r1, #2
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 f925 	bl	80035f0 <RCCEx_PLLSAI2_Config>
 80033a6:	4603      	mov	r3, r0
 80033a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033aa:	7cfb      	ldrb	r3, [r7, #19]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80033b0:	7cfb      	ldrb	r3, [r7, #19]
 80033b2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00a      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033c0:	4b10      	ldr	r3, [pc, #64]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033c6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033ce:	490d      	ldr	r1, [pc, #52]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00b      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033e2:	4b08      	ldr	r3, [pc, #32]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033e8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033f2:	4904      	ldr	r1, [pc, #16]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80033fa:	7cbb      	ldrb	r3, [r7, #18]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40021000 	.word	0x40021000

08003408 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003412:	2300      	movs	r3, #0
 8003414:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003416:	4b75      	ldr	r3, [pc, #468]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d018      	beq.n	8003454 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003422:	4b72      	ldr	r3, [pc, #456]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	f003 0203 	and.w	r2, r3, #3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	429a      	cmp	r2, r3
 8003430:	d10d      	bne.n	800344e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
       ||
 8003436:	2b00      	cmp	r3, #0
 8003438:	d009      	beq.n	800344e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800343a:	4b6c      	ldr	r3, [pc, #432]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	091b      	lsrs	r3, r3, #4
 8003440:	f003 0307 	and.w	r3, r3, #7
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
       ||
 800344a:	429a      	cmp	r2, r3
 800344c:	d047      	beq.n	80034de <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	73fb      	strb	r3, [r7, #15]
 8003452:	e044      	b.n	80034de <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b03      	cmp	r3, #3
 800345a:	d018      	beq.n	800348e <RCCEx_PLLSAI1_Config+0x86>
 800345c:	2b03      	cmp	r3, #3
 800345e:	d825      	bhi.n	80034ac <RCCEx_PLLSAI1_Config+0xa4>
 8003460:	2b01      	cmp	r3, #1
 8003462:	d002      	beq.n	800346a <RCCEx_PLLSAI1_Config+0x62>
 8003464:	2b02      	cmp	r3, #2
 8003466:	d009      	beq.n	800347c <RCCEx_PLLSAI1_Config+0x74>
 8003468:	e020      	b.n	80034ac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800346a:	4b60      	ldr	r3, [pc, #384]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d11d      	bne.n	80034b2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800347a:	e01a      	b.n	80034b2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800347c:	4b5b      	ldr	r3, [pc, #364]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003484:	2b00      	cmp	r3, #0
 8003486:	d116      	bne.n	80034b6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800348c:	e013      	b.n	80034b6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800348e:	4b57      	ldr	r3, [pc, #348]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d10f      	bne.n	80034ba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800349a:	4b54      	ldr	r3, [pc, #336]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d109      	bne.n	80034ba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80034aa:	e006      	b.n	80034ba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
      break;
 80034b0:	e004      	b.n	80034bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80034b2:	bf00      	nop
 80034b4:	e002      	b.n	80034bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80034b6:	bf00      	nop
 80034b8:	e000      	b.n	80034bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80034ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80034bc:	7bfb      	ldrb	r3, [r7, #15]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10d      	bne.n	80034de <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80034c2:	4b4a      	ldr	r3, [pc, #296]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6819      	ldr	r1, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	3b01      	subs	r3, #1
 80034d4:	011b      	lsls	r3, r3, #4
 80034d6:	430b      	orrs	r3, r1
 80034d8:	4944      	ldr	r1, [pc, #272]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80034de:	7bfb      	ldrb	r3, [r7, #15]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d17d      	bne.n	80035e0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80034e4:	4b41      	ldr	r3, [pc, #260]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a40      	ldr	r2, [pc, #256]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80034ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034f0:	f7fd fe6c 	bl	80011cc <HAL_GetTick>
 80034f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034f6:	e009      	b.n	800350c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034f8:	f7fd fe68 	bl	80011cc <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d902      	bls.n	800350c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	73fb      	strb	r3, [r7, #15]
        break;
 800350a:	e005      	b.n	8003518 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800350c:	4b37      	ldr	r3, [pc, #220]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1ef      	bne.n	80034f8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003518:	7bfb      	ldrb	r3, [r7, #15]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d160      	bne.n	80035e0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d111      	bne.n	8003548 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003524:	4b31      	ldr	r3, [pc, #196]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800352c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	6892      	ldr	r2, [r2, #8]
 8003534:	0211      	lsls	r1, r2, #8
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	68d2      	ldr	r2, [r2, #12]
 800353a:	0912      	lsrs	r2, r2, #4
 800353c:	0452      	lsls	r2, r2, #17
 800353e:	430a      	orrs	r2, r1
 8003540:	492a      	ldr	r1, [pc, #168]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003542:	4313      	orrs	r3, r2
 8003544:	610b      	str	r3, [r1, #16]
 8003546:	e027      	b.n	8003598 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d112      	bne.n	8003574 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800354e:	4b27      	ldr	r3, [pc, #156]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003556:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6892      	ldr	r2, [r2, #8]
 800355e:	0211      	lsls	r1, r2, #8
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6912      	ldr	r2, [r2, #16]
 8003564:	0852      	lsrs	r2, r2, #1
 8003566:	3a01      	subs	r2, #1
 8003568:	0552      	lsls	r2, r2, #21
 800356a:	430a      	orrs	r2, r1
 800356c:	491f      	ldr	r1, [pc, #124]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800356e:	4313      	orrs	r3, r2
 8003570:	610b      	str	r3, [r1, #16]
 8003572:	e011      	b.n	8003598 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003574:	4b1d      	ldr	r3, [pc, #116]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800357c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6892      	ldr	r2, [r2, #8]
 8003584:	0211      	lsls	r1, r2, #8
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6952      	ldr	r2, [r2, #20]
 800358a:	0852      	lsrs	r2, r2, #1
 800358c:	3a01      	subs	r2, #1
 800358e:	0652      	lsls	r2, r2, #25
 8003590:	430a      	orrs	r2, r1
 8003592:	4916      	ldr	r1, [pc, #88]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8003594:	4313      	orrs	r3, r2
 8003596:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003598:	4b14      	ldr	r3, [pc, #80]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a13      	ldr	r2, [pc, #76]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800359e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a4:	f7fd fe12 	bl	80011cc <HAL_GetTick>
 80035a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035aa:	e009      	b.n	80035c0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80035ac:	f7fd fe0e 	bl	80011cc <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d902      	bls.n	80035c0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	73fb      	strb	r3, [r7, #15]
          break;
 80035be:	e005      	b.n	80035cc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035c0:	4b0a      	ldr	r3, [pc, #40]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0ef      	beq.n	80035ac <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d106      	bne.n	80035e0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80035d2:	4b06      	ldr	r3, [pc, #24]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80035d4:	691a      	ldr	r2, [r3, #16]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	699b      	ldr	r3, [r3, #24]
 80035da:	4904      	ldr	r1, [pc, #16]	; (80035ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	40021000 	.word	0x40021000

080035f0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035fa:	2300      	movs	r3, #0
 80035fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035fe:	4b6a      	ldr	r3, [pc, #424]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d018      	beq.n	800363c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800360a:	4b67      	ldr	r3, [pc, #412]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f003 0203 	and.w	r2, r3, #3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	429a      	cmp	r2, r3
 8003618:	d10d      	bne.n	8003636 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
       ||
 800361e:	2b00      	cmp	r3, #0
 8003620:	d009      	beq.n	8003636 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003622:	4b61      	ldr	r3, [pc, #388]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	091b      	lsrs	r3, r3, #4
 8003628:	f003 0307 	and.w	r3, r3, #7
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
       ||
 8003632:	429a      	cmp	r2, r3
 8003634:	d047      	beq.n	80036c6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	73fb      	strb	r3, [r7, #15]
 800363a:	e044      	b.n	80036c6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2b03      	cmp	r3, #3
 8003642:	d018      	beq.n	8003676 <RCCEx_PLLSAI2_Config+0x86>
 8003644:	2b03      	cmp	r3, #3
 8003646:	d825      	bhi.n	8003694 <RCCEx_PLLSAI2_Config+0xa4>
 8003648:	2b01      	cmp	r3, #1
 800364a:	d002      	beq.n	8003652 <RCCEx_PLLSAI2_Config+0x62>
 800364c:	2b02      	cmp	r3, #2
 800364e:	d009      	beq.n	8003664 <RCCEx_PLLSAI2_Config+0x74>
 8003650:	e020      	b.n	8003694 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003652:	4b55      	ldr	r3, [pc, #340]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d11d      	bne.n	800369a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003662:	e01a      	b.n	800369a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003664:	4b50      	ldr	r3, [pc, #320]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800366c:	2b00      	cmp	r3, #0
 800366e:	d116      	bne.n	800369e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003674:	e013      	b.n	800369e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003676:	4b4c      	ldr	r3, [pc, #304]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10f      	bne.n	80036a2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003682:	4b49      	ldr	r3, [pc, #292]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d109      	bne.n	80036a2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003692:	e006      	b.n	80036a2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	73fb      	strb	r3, [r7, #15]
      break;
 8003698:	e004      	b.n	80036a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800369a:	bf00      	nop
 800369c:	e002      	b.n	80036a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800369e:	bf00      	nop
 80036a0:	e000      	b.n	80036a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80036a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d10d      	bne.n	80036c6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80036aa:	4b3f      	ldr	r3, [pc, #252]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6819      	ldr	r1, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	3b01      	subs	r3, #1
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	430b      	orrs	r3, r1
 80036c0:	4939      	ldr	r1, [pc, #228]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d167      	bne.n	800379c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80036cc:	4b36      	ldr	r3, [pc, #216]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a35      	ldr	r2, [pc, #212]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036d8:	f7fd fd78 	bl	80011cc <HAL_GetTick>
 80036dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036de:	e009      	b.n	80036f4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80036e0:	f7fd fd74 	bl	80011cc <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d902      	bls.n	80036f4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	73fb      	strb	r3, [r7, #15]
        break;
 80036f2:	e005      	b.n	8003700 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036f4:	4b2c      	ldr	r3, [pc, #176]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1ef      	bne.n	80036e0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d14a      	bne.n	800379c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d111      	bne.n	8003730 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800370c:	4b26      	ldr	r3, [pc, #152]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003714:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	6892      	ldr	r2, [r2, #8]
 800371c:	0211      	lsls	r1, r2, #8
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68d2      	ldr	r2, [r2, #12]
 8003722:	0912      	lsrs	r2, r2, #4
 8003724:	0452      	lsls	r2, r2, #17
 8003726:	430a      	orrs	r2, r1
 8003728:	491f      	ldr	r1, [pc, #124]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800372a:	4313      	orrs	r3, r2
 800372c:	614b      	str	r3, [r1, #20]
 800372e:	e011      	b.n	8003754 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003730:	4b1d      	ldr	r3, [pc, #116]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003732:	695b      	ldr	r3, [r3, #20]
 8003734:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003738:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6892      	ldr	r2, [r2, #8]
 8003740:	0211      	lsls	r1, r2, #8
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	6912      	ldr	r2, [r2, #16]
 8003746:	0852      	lsrs	r2, r2, #1
 8003748:	3a01      	subs	r2, #1
 800374a:	0652      	lsls	r2, r2, #25
 800374c:	430a      	orrs	r2, r1
 800374e:	4916      	ldr	r1, [pc, #88]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003750:	4313      	orrs	r3, r2
 8003752:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003754:	4b14      	ldr	r3, [pc, #80]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a13      	ldr	r2, [pc, #76]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800375a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800375e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003760:	f7fd fd34 	bl	80011cc <HAL_GetTick>
 8003764:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003766:	e009      	b.n	800377c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003768:	f7fd fd30 	bl	80011cc <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d902      	bls.n	800377c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	73fb      	strb	r3, [r7, #15]
          break;
 800377a:	e005      	b.n	8003788 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800377c:	4b0a      	ldr	r3, [pc, #40]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d0ef      	beq.n	8003768 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003788:	7bfb      	ldrb	r3, [r7, #15]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d106      	bne.n	800379c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800378e:	4b06      	ldr	r3, [pc, #24]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003790:	695a      	ldr	r2, [r3, #20]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	4904      	ldr	r1, [pc, #16]	; (80037a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003798:	4313      	orrs	r3, r2
 800379a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800379c:	7bfb      	ldrb	r3, [r7, #15]
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	40021000 	.word	0x40021000

080037ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d101      	bne.n	80037be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e040      	b.n	8003840 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d106      	bne.n	80037d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f7fd fb86 	bl	8000ee0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2224      	movs	r2, #36	; 0x24
 80037d8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0201 	bic.w	r2, r2, #1
 80037e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f8c0 	bl	8003970 <UART_SetConfig>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d101      	bne.n	80037fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e022      	b.n	8003840 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d002      	beq.n	8003808 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 fb3e 	bl	8003e84 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003816:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003826:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f042 0201 	orr.w	r2, r2, #1
 8003836:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f000 fbc5 	bl	8003fc8 <UART_CheckIdleState>
 800383e:	4603      	mov	r3, r0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b08a      	sub	sp, #40	; 0x28
 800384c:	af02      	add	r7, sp, #8
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	603b      	str	r3, [r7, #0]
 8003854:	4613      	mov	r3, r2
 8003856:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800385c:	2b20      	cmp	r3, #32
 800385e:	f040 8081 	bne.w	8003964 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d002      	beq.n	800386e <HAL_UART_Transmit+0x26>
 8003868:	88fb      	ldrh	r3, [r7, #6]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e079      	b.n	8003966 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003878:	2b01      	cmp	r3, #1
 800387a:	d101      	bne.n	8003880 <HAL_UART_Transmit+0x38>
 800387c:	2302      	movs	r3, #2
 800387e:	e072      	b.n	8003966 <HAL_UART_Transmit+0x11e>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2221      	movs	r2, #33	; 0x21
 8003892:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003894:	f7fd fc9a 	bl	80011cc <HAL_GetTick>
 8003898:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	88fa      	ldrh	r2, [r7, #6]
 800389e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	88fa      	ldrh	r2, [r7, #6]
 80038a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038b2:	d108      	bne.n	80038c6 <HAL_UART_Transmit+0x7e>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d104      	bne.n	80038c6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80038bc:	2300      	movs	r3, #0
 80038be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	61bb      	str	r3, [r7, #24]
 80038c4:	e003      	b.n	80038ce <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80038d6:	e02d      	b.n	8003934 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	2200      	movs	r2, #0
 80038e0:	2180      	movs	r1, #128	; 0x80
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 fbb5 	bl	8004052 <UART_WaitOnFlagUntilTimeout>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e039      	b.n	8003966 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	881a      	ldrh	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003904:	b292      	uxth	r2, r2
 8003906:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	3302      	adds	r3, #2
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	e008      	b.n	8003922 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	781a      	ldrb	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	b292      	uxth	r2, r2
 800391a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	3301      	adds	r3, #1
 8003920:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003928:	b29b      	uxth	r3, r3
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800393a:	b29b      	uxth	r3, r3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1cb      	bne.n	80038d8 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	9300      	str	r3, [sp, #0]
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	2200      	movs	r2, #0
 8003948:	2140      	movs	r1, #64	; 0x40
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 fb81 	bl	8004052 <UART_WaitOnFlagUntilTimeout>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e005      	b.n	8003966 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2220      	movs	r2, #32
 800395e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003960:	2300      	movs	r3, #0
 8003962:	e000      	b.n	8003966 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003964:	2302      	movs	r3, #2
  }
}
 8003966:	4618      	mov	r0, r3
 8003968:	3720      	adds	r7, #32
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
	...

08003970 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003970:	b5b0      	push	{r4, r5, r7, lr}
 8003972:	b088      	sub	sp, #32
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003978:	2300      	movs	r3, #0
 800397a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	4313      	orrs	r3, r2
 8003992:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	4bad      	ldr	r3, [pc, #692]	; (8003c50 <UART_SetConfig+0x2e0>)
 800399c:	4013      	ands	r3, r2
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	69f9      	ldr	r1, [r7, #28]
 80039a4:	430b      	orrs	r3, r1
 80039a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4aa2      	ldr	r2, [pc, #648]	; (8003c54 <UART_SetConfig+0x2e4>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d004      	beq.n	80039d8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	69fa      	ldr	r2, [r7, #28]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69fa      	ldr	r2, [r7, #28]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a99      	ldr	r2, [pc, #612]	; (8003c58 <UART_SetConfig+0x2e8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d121      	bne.n	8003a3a <UART_SetConfig+0xca>
 80039f6:	4b99      	ldr	r3, [pc, #612]	; (8003c5c <UART_SetConfig+0x2ec>)
 80039f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fc:	f003 0303 	and.w	r3, r3, #3
 8003a00:	2b03      	cmp	r3, #3
 8003a02:	d817      	bhi.n	8003a34 <UART_SetConfig+0xc4>
 8003a04:	a201      	add	r2, pc, #4	; (adr r2, 8003a0c <UART_SetConfig+0x9c>)
 8003a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0a:	bf00      	nop
 8003a0c:	08003a1d 	.word	0x08003a1d
 8003a10:	08003a29 	.word	0x08003a29
 8003a14:	08003a23 	.word	0x08003a23
 8003a18:	08003a2f 	.word	0x08003a2f
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	76fb      	strb	r3, [r7, #27]
 8003a20:	e0e7      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a22:	2302      	movs	r3, #2
 8003a24:	76fb      	strb	r3, [r7, #27]
 8003a26:	e0e4      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a28:	2304      	movs	r3, #4
 8003a2a:	76fb      	strb	r3, [r7, #27]
 8003a2c:	e0e1      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a2e:	2308      	movs	r3, #8
 8003a30:	76fb      	strb	r3, [r7, #27]
 8003a32:	e0de      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a34:	2310      	movs	r3, #16
 8003a36:	76fb      	strb	r3, [r7, #27]
 8003a38:	e0db      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a88      	ldr	r2, [pc, #544]	; (8003c60 <UART_SetConfig+0x2f0>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d132      	bne.n	8003aaa <UART_SetConfig+0x13a>
 8003a44:	4b85      	ldr	r3, [pc, #532]	; (8003c5c <UART_SetConfig+0x2ec>)
 8003a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a4a:	f003 030c 	and.w	r3, r3, #12
 8003a4e:	2b0c      	cmp	r3, #12
 8003a50:	d828      	bhi.n	8003aa4 <UART_SetConfig+0x134>
 8003a52:	a201      	add	r2, pc, #4	; (adr r2, 8003a58 <UART_SetConfig+0xe8>)
 8003a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a58:	08003a8d 	.word	0x08003a8d
 8003a5c:	08003aa5 	.word	0x08003aa5
 8003a60:	08003aa5 	.word	0x08003aa5
 8003a64:	08003aa5 	.word	0x08003aa5
 8003a68:	08003a99 	.word	0x08003a99
 8003a6c:	08003aa5 	.word	0x08003aa5
 8003a70:	08003aa5 	.word	0x08003aa5
 8003a74:	08003aa5 	.word	0x08003aa5
 8003a78:	08003a93 	.word	0x08003a93
 8003a7c:	08003aa5 	.word	0x08003aa5
 8003a80:	08003aa5 	.word	0x08003aa5
 8003a84:	08003aa5 	.word	0x08003aa5
 8003a88:	08003a9f 	.word	0x08003a9f
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	76fb      	strb	r3, [r7, #27]
 8003a90:	e0af      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a92:	2302      	movs	r3, #2
 8003a94:	76fb      	strb	r3, [r7, #27]
 8003a96:	e0ac      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a98:	2304      	movs	r3, #4
 8003a9a:	76fb      	strb	r3, [r7, #27]
 8003a9c:	e0a9      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003a9e:	2308      	movs	r3, #8
 8003aa0:	76fb      	strb	r3, [r7, #27]
 8003aa2:	e0a6      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003aa4:	2310      	movs	r3, #16
 8003aa6:	76fb      	strb	r3, [r7, #27]
 8003aa8:	e0a3      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6d      	ldr	r2, [pc, #436]	; (8003c64 <UART_SetConfig+0x2f4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d120      	bne.n	8003af6 <UART_SetConfig+0x186>
 8003ab4:	4b69      	ldr	r3, [pc, #420]	; (8003c5c <UART_SetConfig+0x2ec>)
 8003ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aba:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003abe:	2b30      	cmp	r3, #48	; 0x30
 8003ac0:	d013      	beq.n	8003aea <UART_SetConfig+0x17a>
 8003ac2:	2b30      	cmp	r3, #48	; 0x30
 8003ac4:	d814      	bhi.n	8003af0 <UART_SetConfig+0x180>
 8003ac6:	2b20      	cmp	r3, #32
 8003ac8:	d009      	beq.n	8003ade <UART_SetConfig+0x16e>
 8003aca:	2b20      	cmp	r3, #32
 8003acc:	d810      	bhi.n	8003af0 <UART_SetConfig+0x180>
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <UART_SetConfig+0x168>
 8003ad2:	2b10      	cmp	r3, #16
 8003ad4:	d006      	beq.n	8003ae4 <UART_SetConfig+0x174>
 8003ad6:	e00b      	b.n	8003af0 <UART_SetConfig+0x180>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	76fb      	strb	r3, [r7, #27]
 8003adc:	e089      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	76fb      	strb	r3, [r7, #27]
 8003ae2:	e086      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	76fb      	strb	r3, [r7, #27]
 8003ae8:	e083      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003aea:	2308      	movs	r3, #8
 8003aec:	76fb      	strb	r3, [r7, #27]
 8003aee:	e080      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003af0:	2310      	movs	r3, #16
 8003af2:	76fb      	strb	r3, [r7, #27]
 8003af4:	e07d      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a5b      	ldr	r2, [pc, #364]	; (8003c68 <UART_SetConfig+0x2f8>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d120      	bne.n	8003b42 <UART_SetConfig+0x1d2>
 8003b00:	4b56      	ldr	r3, [pc, #344]	; (8003c5c <UART_SetConfig+0x2ec>)
 8003b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003b0a:	2bc0      	cmp	r3, #192	; 0xc0
 8003b0c:	d013      	beq.n	8003b36 <UART_SetConfig+0x1c6>
 8003b0e:	2bc0      	cmp	r3, #192	; 0xc0
 8003b10:	d814      	bhi.n	8003b3c <UART_SetConfig+0x1cc>
 8003b12:	2b80      	cmp	r3, #128	; 0x80
 8003b14:	d009      	beq.n	8003b2a <UART_SetConfig+0x1ba>
 8003b16:	2b80      	cmp	r3, #128	; 0x80
 8003b18:	d810      	bhi.n	8003b3c <UART_SetConfig+0x1cc>
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d002      	beq.n	8003b24 <UART_SetConfig+0x1b4>
 8003b1e:	2b40      	cmp	r3, #64	; 0x40
 8003b20:	d006      	beq.n	8003b30 <UART_SetConfig+0x1c0>
 8003b22:	e00b      	b.n	8003b3c <UART_SetConfig+0x1cc>
 8003b24:	2300      	movs	r3, #0
 8003b26:	76fb      	strb	r3, [r7, #27]
 8003b28:	e063      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	76fb      	strb	r3, [r7, #27]
 8003b2e:	e060      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b30:	2304      	movs	r3, #4
 8003b32:	76fb      	strb	r3, [r7, #27]
 8003b34:	e05d      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b36:	2308      	movs	r3, #8
 8003b38:	76fb      	strb	r3, [r7, #27]
 8003b3a:	e05a      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b3c:	2310      	movs	r3, #16
 8003b3e:	76fb      	strb	r3, [r7, #27]
 8003b40:	e057      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a49      	ldr	r2, [pc, #292]	; (8003c6c <UART_SetConfig+0x2fc>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d125      	bne.n	8003b98 <UART_SetConfig+0x228>
 8003b4c:	4b43      	ldr	r3, [pc, #268]	; (8003c5c <UART_SetConfig+0x2ec>)
 8003b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b56:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b5a:	d017      	beq.n	8003b8c <UART_SetConfig+0x21c>
 8003b5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b60:	d817      	bhi.n	8003b92 <UART_SetConfig+0x222>
 8003b62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b66:	d00b      	beq.n	8003b80 <UART_SetConfig+0x210>
 8003b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b6c:	d811      	bhi.n	8003b92 <UART_SetConfig+0x222>
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <UART_SetConfig+0x20a>
 8003b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b76:	d006      	beq.n	8003b86 <UART_SetConfig+0x216>
 8003b78:	e00b      	b.n	8003b92 <UART_SetConfig+0x222>
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	76fb      	strb	r3, [r7, #27]
 8003b7e:	e038      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b80:	2302      	movs	r3, #2
 8003b82:	76fb      	strb	r3, [r7, #27]
 8003b84:	e035      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b86:	2304      	movs	r3, #4
 8003b88:	76fb      	strb	r3, [r7, #27]
 8003b8a:	e032      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b8c:	2308      	movs	r3, #8
 8003b8e:	76fb      	strb	r3, [r7, #27]
 8003b90:	e02f      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b92:	2310      	movs	r3, #16
 8003b94:	76fb      	strb	r3, [r7, #27]
 8003b96:	e02c      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a2d      	ldr	r2, [pc, #180]	; (8003c54 <UART_SetConfig+0x2e4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d125      	bne.n	8003bee <UART_SetConfig+0x27e>
 8003ba2:	4b2e      	ldr	r3, [pc, #184]	; (8003c5c <UART_SetConfig+0x2ec>)
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003bac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003bb0:	d017      	beq.n	8003be2 <UART_SetConfig+0x272>
 8003bb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003bb6:	d817      	bhi.n	8003be8 <UART_SetConfig+0x278>
 8003bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bbc:	d00b      	beq.n	8003bd6 <UART_SetConfig+0x266>
 8003bbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bc2:	d811      	bhi.n	8003be8 <UART_SetConfig+0x278>
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d003      	beq.n	8003bd0 <UART_SetConfig+0x260>
 8003bc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bcc:	d006      	beq.n	8003bdc <UART_SetConfig+0x26c>
 8003bce:	e00b      	b.n	8003be8 <UART_SetConfig+0x278>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	76fb      	strb	r3, [r7, #27]
 8003bd4:	e00d      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	76fb      	strb	r3, [r7, #27]
 8003bda:	e00a      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003bdc:	2304      	movs	r3, #4
 8003bde:	76fb      	strb	r3, [r7, #27]
 8003be0:	e007      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003be2:	2308      	movs	r3, #8
 8003be4:	76fb      	strb	r3, [r7, #27]
 8003be6:	e004      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003be8:	2310      	movs	r3, #16
 8003bea:	76fb      	strb	r3, [r7, #27]
 8003bec:	e001      	b.n	8003bf2 <UART_SetConfig+0x282>
 8003bee:	2310      	movs	r3, #16
 8003bf0:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a17      	ldr	r2, [pc, #92]	; (8003c54 <UART_SetConfig+0x2e4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	f040 8087 	bne.w	8003d0c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003bfe:	7efb      	ldrb	r3, [r7, #27]
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d837      	bhi.n	8003c74 <UART_SetConfig+0x304>
 8003c04:	a201      	add	r2, pc, #4	; (adr r2, 8003c0c <UART_SetConfig+0x29c>)
 8003c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c0a:	bf00      	nop
 8003c0c:	08003c31 	.word	0x08003c31
 8003c10:	08003c75 	.word	0x08003c75
 8003c14:	08003c39 	.word	0x08003c39
 8003c18:	08003c75 	.word	0x08003c75
 8003c1c:	08003c3f 	.word	0x08003c3f
 8003c20:	08003c75 	.word	0x08003c75
 8003c24:	08003c75 	.word	0x08003c75
 8003c28:	08003c75 	.word	0x08003c75
 8003c2c:	08003c47 	.word	0x08003c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c30:	f7ff f874 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 8003c34:	6178      	str	r0, [r7, #20]
        break;
 8003c36:	e022      	b.n	8003c7e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c38:	4b0d      	ldr	r3, [pc, #52]	; (8003c70 <UART_SetConfig+0x300>)
 8003c3a:	617b      	str	r3, [r7, #20]
        break;
 8003c3c:	e01f      	b.n	8003c7e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c3e:	f7fe ffd5 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8003c42:	6178      	str	r0, [r7, #20]
        break;
 8003c44:	e01b      	b.n	8003c7e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c4a:	617b      	str	r3, [r7, #20]
        break;
 8003c4c:	e017      	b.n	8003c7e <UART_SetConfig+0x30e>
 8003c4e:	bf00      	nop
 8003c50:	efff69f3 	.word	0xefff69f3
 8003c54:	40008000 	.word	0x40008000
 8003c58:	40013800 	.word	0x40013800
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	40004400 	.word	0x40004400
 8003c64:	40004800 	.word	0x40004800
 8003c68:	40004c00 	.word	0x40004c00
 8003c6c:	40005000 	.word	0x40005000
 8003c70:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	76bb      	strb	r3, [r7, #26]
        break;
 8003c7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 80f1 	beq.w	8003e68 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	4413      	add	r3, r2
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d305      	bcc.n	8003ca2 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d902      	bls.n	8003ca8 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	76bb      	strb	r3, [r7, #26]
 8003ca6:	e0df      	b.n	8003e68 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f04f 0100 	mov.w	r1, #0
 8003cb0:	f04f 0200 	mov.w	r2, #0
 8003cb4:	f04f 0300 	mov.w	r3, #0
 8003cb8:	020b      	lsls	r3, r1, #8
 8003cba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003cbe:	0202      	lsls	r2, r0, #8
 8003cc0:	6879      	ldr	r1, [r7, #4]
 8003cc2:	6849      	ldr	r1, [r1, #4]
 8003cc4:	0849      	lsrs	r1, r1, #1
 8003cc6:	4608      	mov	r0, r1
 8003cc8:	f04f 0100 	mov.w	r1, #0
 8003ccc:	1814      	adds	r4, r2, r0
 8003cce:	eb43 0501 	adc.w	r5, r3, r1
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	f04f 0300 	mov.w	r3, #0
 8003cdc:	4620      	mov	r0, r4
 8003cde:	4629      	mov	r1, r5
 8003ce0:	f7fc fc8a 	bl	80005f8 <__aeabi_uldivmod>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4613      	mov	r3, r2
 8003cea:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cf2:	d308      	bcc.n	8003d06 <UART_SetConfig+0x396>
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cfa:	d204      	bcs.n	8003d06 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	60da      	str	r2, [r3, #12]
 8003d04:	e0b0      	b.n	8003e68 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	76bb      	strb	r3, [r7, #26]
 8003d0a:	e0ad      	b.n	8003e68 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	69db      	ldr	r3, [r3, #28]
 8003d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d14:	d15c      	bne.n	8003dd0 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8003d16:	7efb      	ldrb	r3, [r7, #27]
 8003d18:	2b08      	cmp	r3, #8
 8003d1a:	d828      	bhi.n	8003d6e <UART_SetConfig+0x3fe>
 8003d1c:	a201      	add	r2, pc, #4	; (adr r2, 8003d24 <UART_SetConfig+0x3b4>)
 8003d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d22:	bf00      	nop
 8003d24:	08003d49 	.word	0x08003d49
 8003d28:	08003d51 	.word	0x08003d51
 8003d2c:	08003d59 	.word	0x08003d59
 8003d30:	08003d6f 	.word	0x08003d6f
 8003d34:	08003d5f 	.word	0x08003d5f
 8003d38:	08003d6f 	.word	0x08003d6f
 8003d3c:	08003d6f 	.word	0x08003d6f
 8003d40:	08003d6f 	.word	0x08003d6f
 8003d44:	08003d67 	.word	0x08003d67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d48:	f7fe ffe8 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 8003d4c:	6178      	str	r0, [r7, #20]
        break;
 8003d4e:	e013      	b.n	8003d78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d50:	f7fe fffa 	bl	8002d48 <HAL_RCC_GetPCLK2Freq>
 8003d54:	6178      	str	r0, [r7, #20]
        break;
 8003d56:	e00f      	b.n	8003d78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d58:	4b49      	ldr	r3, [pc, #292]	; (8003e80 <UART_SetConfig+0x510>)
 8003d5a:	617b      	str	r3, [r7, #20]
        break;
 8003d5c:	e00c      	b.n	8003d78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d5e:	f7fe ff45 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8003d62:	6178      	str	r0, [r7, #20]
        break;
 8003d64:	e008      	b.n	8003d78 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d6a:	617b      	str	r3, [r7, #20]
        break;
 8003d6c:	e004      	b.n	8003d78 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	76bb      	strb	r3, [r7, #26]
        break;
 8003d76:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d074      	beq.n	8003e68 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	005a      	lsls	r2, r3, #1
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	085b      	lsrs	r3, r3, #1
 8003d88:	441a      	add	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	2b0f      	cmp	r3, #15
 8003d9a:	d916      	bls.n	8003dca <UART_SetConfig+0x45a>
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da2:	d212      	bcs.n	8003dca <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	f023 030f 	bic.w	r3, r3, #15
 8003dac:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	085b      	lsrs	r3, r3, #1
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	89fb      	ldrh	r3, [r7, #14]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	89fa      	ldrh	r2, [r7, #14]
 8003dc6:	60da      	str	r2, [r3, #12]
 8003dc8:	e04e      	b.n	8003e68 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	76bb      	strb	r3, [r7, #26]
 8003dce:	e04b      	b.n	8003e68 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003dd0:	7efb      	ldrb	r3, [r7, #27]
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d827      	bhi.n	8003e26 <UART_SetConfig+0x4b6>
 8003dd6:	a201      	add	r2, pc, #4	; (adr r2, 8003ddc <UART_SetConfig+0x46c>)
 8003dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ddc:	08003e01 	.word	0x08003e01
 8003de0:	08003e09 	.word	0x08003e09
 8003de4:	08003e11 	.word	0x08003e11
 8003de8:	08003e27 	.word	0x08003e27
 8003dec:	08003e17 	.word	0x08003e17
 8003df0:	08003e27 	.word	0x08003e27
 8003df4:	08003e27 	.word	0x08003e27
 8003df8:	08003e27 	.word	0x08003e27
 8003dfc:	08003e1f 	.word	0x08003e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e00:	f7fe ff8c 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 8003e04:	6178      	str	r0, [r7, #20]
        break;
 8003e06:	e013      	b.n	8003e30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e08:	f7fe ff9e 	bl	8002d48 <HAL_RCC_GetPCLK2Freq>
 8003e0c:	6178      	str	r0, [r7, #20]
        break;
 8003e0e:	e00f      	b.n	8003e30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e10:	4b1b      	ldr	r3, [pc, #108]	; (8003e80 <UART_SetConfig+0x510>)
 8003e12:	617b      	str	r3, [r7, #20]
        break;
 8003e14:	e00c      	b.n	8003e30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e16:	f7fe fee9 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8003e1a:	6178      	str	r0, [r7, #20]
        break;
 8003e1c:	e008      	b.n	8003e30 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e22:	617b      	str	r3, [r7, #20]
        break;
 8003e24:	e004      	b.n	8003e30 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	76bb      	strb	r3, [r7, #26]
        break;
 8003e2e:	bf00      	nop
    }

    if (pclk != 0U)
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d018      	beq.n	8003e68 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	085a      	lsrs	r2, r3, #1
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	441a      	add	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	2b0f      	cmp	r3, #15
 8003e50:	d908      	bls.n	8003e64 <UART_SetConfig+0x4f4>
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e58:	d204      	bcs.n	8003e64 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	60da      	str	r2, [r3, #12]
 8003e62:	e001      	b.n	8003e68 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003e74:	7ebb      	ldrb	r3, [r7, #26]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3720      	adds	r7, #32
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	00f42400 	.word	0x00f42400

08003e84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00a      	beq.n	8003eae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00a      	beq.n	8003ed0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00a      	beq.n	8003ef2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef6:	f003 0308 	and.w	r3, r3, #8
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00a      	beq.n	8003f14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f18:	f003 0310 	and.w	r3, r3, #16
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00a      	beq.n	8003f36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3a:	f003 0320 	and.w	r3, r3, #32
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00a      	beq.n	8003f58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	430a      	orrs	r2, r1
 8003f56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d01a      	beq.n	8003f9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	430a      	orrs	r2, r1
 8003f78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f82:	d10a      	bne.n	8003f9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00a      	beq.n	8003fbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	605a      	str	r2, [r3, #4]
  }
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af02      	add	r7, sp, #8
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003fd6:	f7fd f8f9 	bl	80011cc <HAL_GetTick>
 8003fda:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0308 	and.w	r3, r3, #8
 8003fe6:	2b08      	cmp	r3, #8
 8003fe8:	d10e      	bne.n	8004008 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 f82a 	bl	8004052 <UART_WaitOnFlagUntilTimeout>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e020      	b.n	800404a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0304 	and.w	r3, r3, #4
 8004012:	2b04      	cmp	r3, #4
 8004014:	d10e      	bne.n	8004034 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004016:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f814 	bl	8004052 <UART_WaitOnFlagUntilTimeout>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d001      	beq.n	8004034 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e00a      	b.n	800404a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2220      	movs	r2, #32
 8004038:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2220      	movs	r2, #32
 800403e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004048:	2300      	movs	r3, #0
}
 800404a:	4618      	mov	r0, r3
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b084      	sub	sp, #16
 8004056:	af00      	add	r7, sp, #0
 8004058:	60f8      	str	r0, [r7, #12]
 800405a:	60b9      	str	r1, [r7, #8]
 800405c:	603b      	str	r3, [r7, #0]
 800405e:	4613      	mov	r3, r2
 8004060:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004062:	e05d      	b.n	8004120 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800406a:	d059      	beq.n	8004120 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800406c:	f7fd f8ae 	bl	80011cc <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	429a      	cmp	r2, r3
 800407a:	d302      	bcc.n	8004082 <UART_WaitOnFlagUntilTimeout+0x30>
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d11b      	bne.n	80040ba <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004090:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0201 	bic.w	r2, r2, #1
 80040a0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2220      	movs	r2, #32
 80040a6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2220      	movs	r2, #32
 80040ac:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e042      	b.n	8004140 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d02b      	beq.n	8004120 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040d6:	d123      	bne.n	8004120 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040e0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80040f0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0201 	bic.w	r2, r2, #1
 8004100:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2220      	movs	r2, #32
 8004106:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2220      	movs	r2, #32
 8004112:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e00f      	b.n	8004140 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69da      	ldr	r2, [r3, #28]
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	4013      	ands	r3, r2
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	429a      	cmp	r2, r3
 800412e:	bf0c      	ite	eq
 8004130:	2301      	moveq	r3, #1
 8004132:	2300      	movne	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	461a      	mov	r2, r3
 8004138:	79fb      	ldrb	r3, [r7, #7]
 800413a:	429a      	cmp	r2, r3
 800413c:	d092      	beq.n	8004064 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <__errno>:
 8004148:	4b01      	ldr	r3, [pc, #4]	; (8004150 <__errno+0x8>)
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	20000010 	.word	0x20000010

08004154 <__libc_init_array>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4d0d      	ldr	r5, [pc, #52]	; (800418c <__libc_init_array+0x38>)
 8004158:	4c0d      	ldr	r4, [pc, #52]	; (8004190 <__libc_init_array+0x3c>)
 800415a:	1b64      	subs	r4, r4, r5
 800415c:	10a4      	asrs	r4, r4, #2
 800415e:	2600      	movs	r6, #0
 8004160:	42a6      	cmp	r6, r4
 8004162:	d109      	bne.n	8004178 <__libc_init_array+0x24>
 8004164:	4d0b      	ldr	r5, [pc, #44]	; (8004194 <__libc_init_array+0x40>)
 8004166:	4c0c      	ldr	r4, [pc, #48]	; (8004198 <__libc_init_array+0x44>)
 8004168:	f000 fc4e 	bl	8004a08 <_init>
 800416c:	1b64      	subs	r4, r4, r5
 800416e:	10a4      	asrs	r4, r4, #2
 8004170:	2600      	movs	r6, #0
 8004172:	42a6      	cmp	r6, r4
 8004174:	d105      	bne.n	8004182 <__libc_init_array+0x2e>
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	f855 3b04 	ldr.w	r3, [r5], #4
 800417c:	4798      	blx	r3
 800417e:	3601      	adds	r6, #1
 8004180:	e7ee      	b.n	8004160 <__libc_init_array+0xc>
 8004182:	f855 3b04 	ldr.w	r3, [r5], #4
 8004186:	4798      	blx	r3
 8004188:	3601      	adds	r6, #1
 800418a:	e7f2      	b.n	8004172 <__libc_init_array+0x1e>
 800418c:	08004ad0 	.word	0x08004ad0
 8004190:	08004ad0 	.word	0x08004ad0
 8004194:	08004ad0 	.word	0x08004ad0
 8004198:	08004ad4 	.word	0x08004ad4

0800419c <memcpy>:
 800419c:	440a      	add	r2, r1
 800419e:	4291      	cmp	r1, r2
 80041a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80041a4:	d100      	bne.n	80041a8 <memcpy+0xc>
 80041a6:	4770      	bx	lr
 80041a8:	b510      	push	{r4, lr}
 80041aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041b2:	4291      	cmp	r1, r2
 80041b4:	d1f9      	bne.n	80041aa <memcpy+0xe>
 80041b6:	bd10      	pop	{r4, pc}

080041b8 <memset>:
 80041b8:	4402      	add	r2, r0
 80041ba:	4603      	mov	r3, r0
 80041bc:	4293      	cmp	r3, r2
 80041be:	d100      	bne.n	80041c2 <memset+0xa>
 80041c0:	4770      	bx	lr
 80041c2:	f803 1b01 	strb.w	r1, [r3], #1
 80041c6:	e7f9      	b.n	80041bc <memset+0x4>

080041c8 <siprintf>:
 80041c8:	b40e      	push	{r1, r2, r3}
 80041ca:	b500      	push	{lr}
 80041cc:	b09c      	sub	sp, #112	; 0x70
 80041ce:	ab1d      	add	r3, sp, #116	; 0x74
 80041d0:	9002      	str	r0, [sp, #8]
 80041d2:	9006      	str	r0, [sp, #24]
 80041d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041d8:	4809      	ldr	r0, [pc, #36]	; (8004200 <siprintf+0x38>)
 80041da:	9107      	str	r1, [sp, #28]
 80041dc:	9104      	str	r1, [sp, #16]
 80041de:	4909      	ldr	r1, [pc, #36]	; (8004204 <siprintf+0x3c>)
 80041e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80041e4:	9105      	str	r1, [sp, #20]
 80041e6:	6800      	ldr	r0, [r0, #0]
 80041e8:	9301      	str	r3, [sp, #4]
 80041ea:	a902      	add	r1, sp, #8
 80041ec:	f000 f868 	bl	80042c0 <_svfiprintf_r>
 80041f0:	9b02      	ldr	r3, [sp, #8]
 80041f2:	2200      	movs	r2, #0
 80041f4:	701a      	strb	r2, [r3, #0]
 80041f6:	b01c      	add	sp, #112	; 0x70
 80041f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80041fc:	b003      	add	sp, #12
 80041fe:	4770      	bx	lr
 8004200:	20000010 	.word	0x20000010
 8004204:	ffff0208 	.word	0xffff0208

08004208 <__ssputs_r>:
 8004208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800420c:	688e      	ldr	r6, [r1, #8]
 800420e:	429e      	cmp	r6, r3
 8004210:	4682      	mov	sl, r0
 8004212:	460c      	mov	r4, r1
 8004214:	4690      	mov	r8, r2
 8004216:	461f      	mov	r7, r3
 8004218:	d838      	bhi.n	800428c <__ssputs_r+0x84>
 800421a:	898a      	ldrh	r2, [r1, #12]
 800421c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004220:	d032      	beq.n	8004288 <__ssputs_r+0x80>
 8004222:	6825      	ldr	r5, [r4, #0]
 8004224:	6909      	ldr	r1, [r1, #16]
 8004226:	eba5 0901 	sub.w	r9, r5, r1
 800422a:	6965      	ldr	r5, [r4, #20]
 800422c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004230:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004234:	3301      	adds	r3, #1
 8004236:	444b      	add	r3, r9
 8004238:	106d      	asrs	r5, r5, #1
 800423a:	429d      	cmp	r5, r3
 800423c:	bf38      	it	cc
 800423e:	461d      	movcc	r5, r3
 8004240:	0553      	lsls	r3, r2, #21
 8004242:	d531      	bpl.n	80042a8 <__ssputs_r+0xa0>
 8004244:	4629      	mov	r1, r5
 8004246:	f000 fb39 	bl	80048bc <_malloc_r>
 800424a:	4606      	mov	r6, r0
 800424c:	b950      	cbnz	r0, 8004264 <__ssputs_r+0x5c>
 800424e:	230c      	movs	r3, #12
 8004250:	f8ca 3000 	str.w	r3, [sl]
 8004254:	89a3      	ldrh	r3, [r4, #12]
 8004256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800425a:	81a3      	strh	r3, [r4, #12]
 800425c:	f04f 30ff 	mov.w	r0, #4294967295
 8004260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004264:	6921      	ldr	r1, [r4, #16]
 8004266:	464a      	mov	r2, r9
 8004268:	f7ff ff98 	bl	800419c <memcpy>
 800426c:	89a3      	ldrh	r3, [r4, #12]
 800426e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004276:	81a3      	strh	r3, [r4, #12]
 8004278:	6126      	str	r6, [r4, #16]
 800427a:	6165      	str	r5, [r4, #20]
 800427c:	444e      	add	r6, r9
 800427e:	eba5 0509 	sub.w	r5, r5, r9
 8004282:	6026      	str	r6, [r4, #0]
 8004284:	60a5      	str	r5, [r4, #8]
 8004286:	463e      	mov	r6, r7
 8004288:	42be      	cmp	r6, r7
 800428a:	d900      	bls.n	800428e <__ssputs_r+0x86>
 800428c:	463e      	mov	r6, r7
 800428e:	4632      	mov	r2, r6
 8004290:	6820      	ldr	r0, [r4, #0]
 8004292:	4641      	mov	r1, r8
 8004294:	f000 faa8 	bl	80047e8 <memmove>
 8004298:	68a3      	ldr	r3, [r4, #8]
 800429a:	6822      	ldr	r2, [r4, #0]
 800429c:	1b9b      	subs	r3, r3, r6
 800429e:	4432      	add	r2, r6
 80042a0:	60a3      	str	r3, [r4, #8]
 80042a2:	6022      	str	r2, [r4, #0]
 80042a4:	2000      	movs	r0, #0
 80042a6:	e7db      	b.n	8004260 <__ssputs_r+0x58>
 80042a8:	462a      	mov	r2, r5
 80042aa:	f000 fb61 	bl	8004970 <_realloc_r>
 80042ae:	4606      	mov	r6, r0
 80042b0:	2800      	cmp	r0, #0
 80042b2:	d1e1      	bne.n	8004278 <__ssputs_r+0x70>
 80042b4:	6921      	ldr	r1, [r4, #16]
 80042b6:	4650      	mov	r0, sl
 80042b8:	f000 fab0 	bl	800481c <_free_r>
 80042bc:	e7c7      	b.n	800424e <__ssputs_r+0x46>
	...

080042c0 <_svfiprintf_r>:
 80042c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042c4:	4698      	mov	r8, r3
 80042c6:	898b      	ldrh	r3, [r1, #12]
 80042c8:	061b      	lsls	r3, r3, #24
 80042ca:	b09d      	sub	sp, #116	; 0x74
 80042cc:	4607      	mov	r7, r0
 80042ce:	460d      	mov	r5, r1
 80042d0:	4614      	mov	r4, r2
 80042d2:	d50e      	bpl.n	80042f2 <_svfiprintf_r+0x32>
 80042d4:	690b      	ldr	r3, [r1, #16]
 80042d6:	b963      	cbnz	r3, 80042f2 <_svfiprintf_r+0x32>
 80042d8:	2140      	movs	r1, #64	; 0x40
 80042da:	f000 faef 	bl	80048bc <_malloc_r>
 80042de:	6028      	str	r0, [r5, #0]
 80042e0:	6128      	str	r0, [r5, #16]
 80042e2:	b920      	cbnz	r0, 80042ee <_svfiprintf_r+0x2e>
 80042e4:	230c      	movs	r3, #12
 80042e6:	603b      	str	r3, [r7, #0]
 80042e8:	f04f 30ff 	mov.w	r0, #4294967295
 80042ec:	e0d1      	b.n	8004492 <_svfiprintf_r+0x1d2>
 80042ee:	2340      	movs	r3, #64	; 0x40
 80042f0:	616b      	str	r3, [r5, #20]
 80042f2:	2300      	movs	r3, #0
 80042f4:	9309      	str	r3, [sp, #36]	; 0x24
 80042f6:	2320      	movs	r3, #32
 80042f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004300:	2330      	movs	r3, #48	; 0x30
 8004302:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80044ac <_svfiprintf_r+0x1ec>
 8004306:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800430a:	f04f 0901 	mov.w	r9, #1
 800430e:	4623      	mov	r3, r4
 8004310:	469a      	mov	sl, r3
 8004312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004316:	b10a      	cbz	r2, 800431c <_svfiprintf_r+0x5c>
 8004318:	2a25      	cmp	r2, #37	; 0x25
 800431a:	d1f9      	bne.n	8004310 <_svfiprintf_r+0x50>
 800431c:	ebba 0b04 	subs.w	fp, sl, r4
 8004320:	d00b      	beq.n	800433a <_svfiprintf_r+0x7a>
 8004322:	465b      	mov	r3, fp
 8004324:	4622      	mov	r2, r4
 8004326:	4629      	mov	r1, r5
 8004328:	4638      	mov	r0, r7
 800432a:	f7ff ff6d 	bl	8004208 <__ssputs_r>
 800432e:	3001      	adds	r0, #1
 8004330:	f000 80aa 	beq.w	8004488 <_svfiprintf_r+0x1c8>
 8004334:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004336:	445a      	add	r2, fp
 8004338:	9209      	str	r2, [sp, #36]	; 0x24
 800433a:	f89a 3000 	ldrb.w	r3, [sl]
 800433e:	2b00      	cmp	r3, #0
 8004340:	f000 80a2 	beq.w	8004488 <_svfiprintf_r+0x1c8>
 8004344:	2300      	movs	r3, #0
 8004346:	f04f 32ff 	mov.w	r2, #4294967295
 800434a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800434e:	f10a 0a01 	add.w	sl, sl, #1
 8004352:	9304      	str	r3, [sp, #16]
 8004354:	9307      	str	r3, [sp, #28]
 8004356:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800435a:	931a      	str	r3, [sp, #104]	; 0x68
 800435c:	4654      	mov	r4, sl
 800435e:	2205      	movs	r2, #5
 8004360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004364:	4851      	ldr	r0, [pc, #324]	; (80044ac <_svfiprintf_r+0x1ec>)
 8004366:	f7fb ff3b 	bl	80001e0 <memchr>
 800436a:	9a04      	ldr	r2, [sp, #16]
 800436c:	b9d8      	cbnz	r0, 80043a6 <_svfiprintf_r+0xe6>
 800436e:	06d0      	lsls	r0, r2, #27
 8004370:	bf44      	itt	mi
 8004372:	2320      	movmi	r3, #32
 8004374:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004378:	0711      	lsls	r1, r2, #28
 800437a:	bf44      	itt	mi
 800437c:	232b      	movmi	r3, #43	; 0x2b
 800437e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004382:	f89a 3000 	ldrb.w	r3, [sl]
 8004386:	2b2a      	cmp	r3, #42	; 0x2a
 8004388:	d015      	beq.n	80043b6 <_svfiprintf_r+0xf6>
 800438a:	9a07      	ldr	r2, [sp, #28]
 800438c:	4654      	mov	r4, sl
 800438e:	2000      	movs	r0, #0
 8004390:	f04f 0c0a 	mov.w	ip, #10
 8004394:	4621      	mov	r1, r4
 8004396:	f811 3b01 	ldrb.w	r3, [r1], #1
 800439a:	3b30      	subs	r3, #48	; 0x30
 800439c:	2b09      	cmp	r3, #9
 800439e:	d94e      	bls.n	800443e <_svfiprintf_r+0x17e>
 80043a0:	b1b0      	cbz	r0, 80043d0 <_svfiprintf_r+0x110>
 80043a2:	9207      	str	r2, [sp, #28]
 80043a4:	e014      	b.n	80043d0 <_svfiprintf_r+0x110>
 80043a6:	eba0 0308 	sub.w	r3, r0, r8
 80043aa:	fa09 f303 	lsl.w	r3, r9, r3
 80043ae:	4313      	orrs	r3, r2
 80043b0:	9304      	str	r3, [sp, #16]
 80043b2:	46a2      	mov	sl, r4
 80043b4:	e7d2      	b.n	800435c <_svfiprintf_r+0x9c>
 80043b6:	9b03      	ldr	r3, [sp, #12]
 80043b8:	1d19      	adds	r1, r3, #4
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	9103      	str	r1, [sp, #12]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	bfbb      	ittet	lt
 80043c2:	425b      	neglt	r3, r3
 80043c4:	f042 0202 	orrlt.w	r2, r2, #2
 80043c8:	9307      	strge	r3, [sp, #28]
 80043ca:	9307      	strlt	r3, [sp, #28]
 80043cc:	bfb8      	it	lt
 80043ce:	9204      	strlt	r2, [sp, #16]
 80043d0:	7823      	ldrb	r3, [r4, #0]
 80043d2:	2b2e      	cmp	r3, #46	; 0x2e
 80043d4:	d10c      	bne.n	80043f0 <_svfiprintf_r+0x130>
 80043d6:	7863      	ldrb	r3, [r4, #1]
 80043d8:	2b2a      	cmp	r3, #42	; 0x2a
 80043da:	d135      	bne.n	8004448 <_svfiprintf_r+0x188>
 80043dc:	9b03      	ldr	r3, [sp, #12]
 80043de:	1d1a      	adds	r2, r3, #4
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	9203      	str	r2, [sp, #12]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	bfb8      	it	lt
 80043e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80043ec:	3402      	adds	r4, #2
 80043ee:	9305      	str	r3, [sp, #20]
 80043f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80044bc <_svfiprintf_r+0x1fc>
 80043f4:	7821      	ldrb	r1, [r4, #0]
 80043f6:	2203      	movs	r2, #3
 80043f8:	4650      	mov	r0, sl
 80043fa:	f7fb fef1 	bl	80001e0 <memchr>
 80043fe:	b140      	cbz	r0, 8004412 <_svfiprintf_r+0x152>
 8004400:	2340      	movs	r3, #64	; 0x40
 8004402:	eba0 000a 	sub.w	r0, r0, sl
 8004406:	fa03 f000 	lsl.w	r0, r3, r0
 800440a:	9b04      	ldr	r3, [sp, #16]
 800440c:	4303      	orrs	r3, r0
 800440e:	3401      	adds	r4, #1
 8004410:	9304      	str	r3, [sp, #16]
 8004412:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004416:	4826      	ldr	r0, [pc, #152]	; (80044b0 <_svfiprintf_r+0x1f0>)
 8004418:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800441c:	2206      	movs	r2, #6
 800441e:	f7fb fedf 	bl	80001e0 <memchr>
 8004422:	2800      	cmp	r0, #0
 8004424:	d038      	beq.n	8004498 <_svfiprintf_r+0x1d8>
 8004426:	4b23      	ldr	r3, [pc, #140]	; (80044b4 <_svfiprintf_r+0x1f4>)
 8004428:	bb1b      	cbnz	r3, 8004472 <_svfiprintf_r+0x1b2>
 800442a:	9b03      	ldr	r3, [sp, #12]
 800442c:	3307      	adds	r3, #7
 800442e:	f023 0307 	bic.w	r3, r3, #7
 8004432:	3308      	adds	r3, #8
 8004434:	9303      	str	r3, [sp, #12]
 8004436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004438:	4433      	add	r3, r6
 800443a:	9309      	str	r3, [sp, #36]	; 0x24
 800443c:	e767      	b.n	800430e <_svfiprintf_r+0x4e>
 800443e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004442:	460c      	mov	r4, r1
 8004444:	2001      	movs	r0, #1
 8004446:	e7a5      	b.n	8004394 <_svfiprintf_r+0xd4>
 8004448:	2300      	movs	r3, #0
 800444a:	3401      	adds	r4, #1
 800444c:	9305      	str	r3, [sp, #20]
 800444e:	4619      	mov	r1, r3
 8004450:	f04f 0c0a 	mov.w	ip, #10
 8004454:	4620      	mov	r0, r4
 8004456:	f810 2b01 	ldrb.w	r2, [r0], #1
 800445a:	3a30      	subs	r2, #48	; 0x30
 800445c:	2a09      	cmp	r2, #9
 800445e:	d903      	bls.n	8004468 <_svfiprintf_r+0x1a8>
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0c5      	beq.n	80043f0 <_svfiprintf_r+0x130>
 8004464:	9105      	str	r1, [sp, #20]
 8004466:	e7c3      	b.n	80043f0 <_svfiprintf_r+0x130>
 8004468:	fb0c 2101 	mla	r1, ip, r1, r2
 800446c:	4604      	mov	r4, r0
 800446e:	2301      	movs	r3, #1
 8004470:	e7f0      	b.n	8004454 <_svfiprintf_r+0x194>
 8004472:	ab03      	add	r3, sp, #12
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	462a      	mov	r2, r5
 8004478:	4b0f      	ldr	r3, [pc, #60]	; (80044b8 <_svfiprintf_r+0x1f8>)
 800447a:	a904      	add	r1, sp, #16
 800447c:	4638      	mov	r0, r7
 800447e:	f3af 8000 	nop.w
 8004482:	1c42      	adds	r2, r0, #1
 8004484:	4606      	mov	r6, r0
 8004486:	d1d6      	bne.n	8004436 <_svfiprintf_r+0x176>
 8004488:	89ab      	ldrh	r3, [r5, #12]
 800448a:	065b      	lsls	r3, r3, #25
 800448c:	f53f af2c 	bmi.w	80042e8 <_svfiprintf_r+0x28>
 8004490:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004492:	b01d      	add	sp, #116	; 0x74
 8004494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004498:	ab03      	add	r3, sp, #12
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	462a      	mov	r2, r5
 800449e:	4b06      	ldr	r3, [pc, #24]	; (80044b8 <_svfiprintf_r+0x1f8>)
 80044a0:	a904      	add	r1, sp, #16
 80044a2:	4638      	mov	r0, r7
 80044a4:	f000 f87a 	bl	800459c <_printf_i>
 80044a8:	e7eb      	b.n	8004482 <_svfiprintf_r+0x1c2>
 80044aa:	bf00      	nop
 80044ac:	08004a94 	.word	0x08004a94
 80044b0:	08004a9e 	.word	0x08004a9e
 80044b4:	00000000 	.word	0x00000000
 80044b8:	08004209 	.word	0x08004209
 80044bc:	08004a9a 	.word	0x08004a9a

080044c0 <_printf_common>:
 80044c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044c4:	4616      	mov	r6, r2
 80044c6:	4699      	mov	r9, r3
 80044c8:	688a      	ldr	r2, [r1, #8]
 80044ca:	690b      	ldr	r3, [r1, #16]
 80044cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80044d0:	4293      	cmp	r3, r2
 80044d2:	bfb8      	it	lt
 80044d4:	4613      	movlt	r3, r2
 80044d6:	6033      	str	r3, [r6, #0]
 80044d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044dc:	4607      	mov	r7, r0
 80044de:	460c      	mov	r4, r1
 80044e0:	b10a      	cbz	r2, 80044e6 <_printf_common+0x26>
 80044e2:	3301      	adds	r3, #1
 80044e4:	6033      	str	r3, [r6, #0]
 80044e6:	6823      	ldr	r3, [r4, #0]
 80044e8:	0699      	lsls	r1, r3, #26
 80044ea:	bf42      	ittt	mi
 80044ec:	6833      	ldrmi	r3, [r6, #0]
 80044ee:	3302      	addmi	r3, #2
 80044f0:	6033      	strmi	r3, [r6, #0]
 80044f2:	6825      	ldr	r5, [r4, #0]
 80044f4:	f015 0506 	ands.w	r5, r5, #6
 80044f8:	d106      	bne.n	8004508 <_printf_common+0x48>
 80044fa:	f104 0a19 	add.w	sl, r4, #25
 80044fe:	68e3      	ldr	r3, [r4, #12]
 8004500:	6832      	ldr	r2, [r6, #0]
 8004502:	1a9b      	subs	r3, r3, r2
 8004504:	42ab      	cmp	r3, r5
 8004506:	dc26      	bgt.n	8004556 <_printf_common+0x96>
 8004508:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800450c:	1e13      	subs	r3, r2, #0
 800450e:	6822      	ldr	r2, [r4, #0]
 8004510:	bf18      	it	ne
 8004512:	2301      	movne	r3, #1
 8004514:	0692      	lsls	r2, r2, #26
 8004516:	d42b      	bmi.n	8004570 <_printf_common+0xb0>
 8004518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800451c:	4649      	mov	r1, r9
 800451e:	4638      	mov	r0, r7
 8004520:	47c0      	blx	r8
 8004522:	3001      	adds	r0, #1
 8004524:	d01e      	beq.n	8004564 <_printf_common+0xa4>
 8004526:	6823      	ldr	r3, [r4, #0]
 8004528:	68e5      	ldr	r5, [r4, #12]
 800452a:	6832      	ldr	r2, [r6, #0]
 800452c:	f003 0306 	and.w	r3, r3, #6
 8004530:	2b04      	cmp	r3, #4
 8004532:	bf08      	it	eq
 8004534:	1aad      	subeq	r5, r5, r2
 8004536:	68a3      	ldr	r3, [r4, #8]
 8004538:	6922      	ldr	r2, [r4, #16]
 800453a:	bf0c      	ite	eq
 800453c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004540:	2500      	movne	r5, #0
 8004542:	4293      	cmp	r3, r2
 8004544:	bfc4      	itt	gt
 8004546:	1a9b      	subgt	r3, r3, r2
 8004548:	18ed      	addgt	r5, r5, r3
 800454a:	2600      	movs	r6, #0
 800454c:	341a      	adds	r4, #26
 800454e:	42b5      	cmp	r5, r6
 8004550:	d11a      	bne.n	8004588 <_printf_common+0xc8>
 8004552:	2000      	movs	r0, #0
 8004554:	e008      	b.n	8004568 <_printf_common+0xa8>
 8004556:	2301      	movs	r3, #1
 8004558:	4652      	mov	r2, sl
 800455a:	4649      	mov	r1, r9
 800455c:	4638      	mov	r0, r7
 800455e:	47c0      	blx	r8
 8004560:	3001      	adds	r0, #1
 8004562:	d103      	bne.n	800456c <_printf_common+0xac>
 8004564:	f04f 30ff 	mov.w	r0, #4294967295
 8004568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800456c:	3501      	adds	r5, #1
 800456e:	e7c6      	b.n	80044fe <_printf_common+0x3e>
 8004570:	18e1      	adds	r1, r4, r3
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	2030      	movs	r0, #48	; 0x30
 8004576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800457a:	4422      	add	r2, r4
 800457c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004584:	3302      	adds	r3, #2
 8004586:	e7c7      	b.n	8004518 <_printf_common+0x58>
 8004588:	2301      	movs	r3, #1
 800458a:	4622      	mov	r2, r4
 800458c:	4649      	mov	r1, r9
 800458e:	4638      	mov	r0, r7
 8004590:	47c0      	blx	r8
 8004592:	3001      	adds	r0, #1
 8004594:	d0e6      	beq.n	8004564 <_printf_common+0xa4>
 8004596:	3601      	adds	r6, #1
 8004598:	e7d9      	b.n	800454e <_printf_common+0x8e>
	...

0800459c <_printf_i>:
 800459c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045a0:	460c      	mov	r4, r1
 80045a2:	4691      	mov	r9, r2
 80045a4:	7e27      	ldrb	r7, [r4, #24]
 80045a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80045a8:	2f78      	cmp	r7, #120	; 0x78
 80045aa:	4680      	mov	r8, r0
 80045ac:	469a      	mov	sl, r3
 80045ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045b2:	d807      	bhi.n	80045c4 <_printf_i+0x28>
 80045b4:	2f62      	cmp	r7, #98	; 0x62
 80045b6:	d80a      	bhi.n	80045ce <_printf_i+0x32>
 80045b8:	2f00      	cmp	r7, #0
 80045ba:	f000 80d8 	beq.w	800476e <_printf_i+0x1d2>
 80045be:	2f58      	cmp	r7, #88	; 0x58
 80045c0:	f000 80a3 	beq.w	800470a <_printf_i+0x16e>
 80045c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80045c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045cc:	e03a      	b.n	8004644 <_printf_i+0xa8>
 80045ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045d2:	2b15      	cmp	r3, #21
 80045d4:	d8f6      	bhi.n	80045c4 <_printf_i+0x28>
 80045d6:	a001      	add	r0, pc, #4	; (adr r0, 80045dc <_printf_i+0x40>)
 80045d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80045dc:	08004635 	.word	0x08004635
 80045e0:	08004649 	.word	0x08004649
 80045e4:	080045c5 	.word	0x080045c5
 80045e8:	080045c5 	.word	0x080045c5
 80045ec:	080045c5 	.word	0x080045c5
 80045f0:	080045c5 	.word	0x080045c5
 80045f4:	08004649 	.word	0x08004649
 80045f8:	080045c5 	.word	0x080045c5
 80045fc:	080045c5 	.word	0x080045c5
 8004600:	080045c5 	.word	0x080045c5
 8004604:	080045c5 	.word	0x080045c5
 8004608:	08004755 	.word	0x08004755
 800460c:	08004679 	.word	0x08004679
 8004610:	08004737 	.word	0x08004737
 8004614:	080045c5 	.word	0x080045c5
 8004618:	080045c5 	.word	0x080045c5
 800461c:	08004777 	.word	0x08004777
 8004620:	080045c5 	.word	0x080045c5
 8004624:	08004679 	.word	0x08004679
 8004628:	080045c5 	.word	0x080045c5
 800462c:	080045c5 	.word	0x080045c5
 8004630:	0800473f 	.word	0x0800473f
 8004634:	680b      	ldr	r3, [r1, #0]
 8004636:	1d1a      	adds	r2, r3, #4
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	600a      	str	r2, [r1, #0]
 800463c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004644:	2301      	movs	r3, #1
 8004646:	e0a3      	b.n	8004790 <_printf_i+0x1f4>
 8004648:	6825      	ldr	r5, [r4, #0]
 800464a:	6808      	ldr	r0, [r1, #0]
 800464c:	062e      	lsls	r6, r5, #24
 800464e:	f100 0304 	add.w	r3, r0, #4
 8004652:	d50a      	bpl.n	800466a <_printf_i+0xce>
 8004654:	6805      	ldr	r5, [r0, #0]
 8004656:	600b      	str	r3, [r1, #0]
 8004658:	2d00      	cmp	r5, #0
 800465a:	da03      	bge.n	8004664 <_printf_i+0xc8>
 800465c:	232d      	movs	r3, #45	; 0x2d
 800465e:	426d      	negs	r5, r5
 8004660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004664:	485e      	ldr	r0, [pc, #376]	; (80047e0 <_printf_i+0x244>)
 8004666:	230a      	movs	r3, #10
 8004668:	e019      	b.n	800469e <_printf_i+0x102>
 800466a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800466e:	6805      	ldr	r5, [r0, #0]
 8004670:	600b      	str	r3, [r1, #0]
 8004672:	bf18      	it	ne
 8004674:	b22d      	sxthne	r5, r5
 8004676:	e7ef      	b.n	8004658 <_printf_i+0xbc>
 8004678:	680b      	ldr	r3, [r1, #0]
 800467a:	6825      	ldr	r5, [r4, #0]
 800467c:	1d18      	adds	r0, r3, #4
 800467e:	6008      	str	r0, [r1, #0]
 8004680:	0628      	lsls	r0, r5, #24
 8004682:	d501      	bpl.n	8004688 <_printf_i+0xec>
 8004684:	681d      	ldr	r5, [r3, #0]
 8004686:	e002      	b.n	800468e <_printf_i+0xf2>
 8004688:	0669      	lsls	r1, r5, #25
 800468a:	d5fb      	bpl.n	8004684 <_printf_i+0xe8>
 800468c:	881d      	ldrh	r5, [r3, #0]
 800468e:	4854      	ldr	r0, [pc, #336]	; (80047e0 <_printf_i+0x244>)
 8004690:	2f6f      	cmp	r7, #111	; 0x6f
 8004692:	bf0c      	ite	eq
 8004694:	2308      	moveq	r3, #8
 8004696:	230a      	movne	r3, #10
 8004698:	2100      	movs	r1, #0
 800469a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800469e:	6866      	ldr	r6, [r4, #4]
 80046a0:	60a6      	str	r6, [r4, #8]
 80046a2:	2e00      	cmp	r6, #0
 80046a4:	bfa2      	ittt	ge
 80046a6:	6821      	ldrge	r1, [r4, #0]
 80046a8:	f021 0104 	bicge.w	r1, r1, #4
 80046ac:	6021      	strge	r1, [r4, #0]
 80046ae:	b90d      	cbnz	r5, 80046b4 <_printf_i+0x118>
 80046b0:	2e00      	cmp	r6, #0
 80046b2:	d04d      	beq.n	8004750 <_printf_i+0x1b4>
 80046b4:	4616      	mov	r6, r2
 80046b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80046ba:	fb03 5711 	mls	r7, r3, r1, r5
 80046be:	5dc7      	ldrb	r7, [r0, r7]
 80046c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046c4:	462f      	mov	r7, r5
 80046c6:	42bb      	cmp	r3, r7
 80046c8:	460d      	mov	r5, r1
 80046ca:	d9f4      	bls.n	80046b6 <_printf_i+0x11a>
 80046cc:	2b08      	cmp	r3, #8
 80046ce:	d10b      	bne.n	80046e8 <_printf_i+0x14c>
 80046d0:	6823      	ldr	r3, [r4, #0]
 80046d2:	07df      	lsls	r7, r3, #31
 80046d4:	d508      	bpl.n	80046e8 <_printf_i+0x14c>
 80046d6:	6923      	ldr	r3, [r4, #16]
 80046d8:	6861      	ldr	r1, [r4, #4]
 80046da:	4299      	cmp	r1, r3
 80046dc:	bfde      	ittt	le
 80046de:	2330      	movle	r3, #48	; 0x30
 80046e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80046e4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80046e8:	1b92      	subs	r2, r2, r6
 80046ea:	6122      	str	r2, [r4, #16]
 80046ec:	f8cd a000 	str.w	sl, [sp]
 80046f0:	464b      	mov	r3, r9
 80046f2:	aa03      	add	r2, sp, #12
 80046f4:	4621      	mov	r1, r4
 80046f6:	4640      	mov	r0, r8
 80046f8:	f7ff fee2 	bl	80044c0 <_printf_common>
 80046fc:	3001      	adds	r0, #1
 80046fe:	d14c      	bne.n	800479a <_printf_i+0x1fe>
 8004700:	f04f 30ff 	mov.w	r0, #4294967295
 8004704:	b004      	add	sp, #16
 8004706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800470a:	4835      	ldr	r0, [pc, #212]	; (80047e0 <_printf_i+0x244>)
 800470c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004710:	6823      	ldr	r3, [r4, #0]
 8004712:	680e      	ldr	r6, [r1, #0]
 8004714:	061f      	lsls	r7, r3, #24
 8004716:	f856 5b04 	ldr.w	r5, [r6], #4
 800471a:	600e      	str	r6, [r1, #0]
 800471c:	d514      	bpl.n	8004748 <_printf_i+0x1ac>
 800471e:	07d9      	lsls	r1, r3, #31
 8004720:	bf44      	itt	mi
 8004722:	f043 0320 	orrmi.w	r3, r3, #32
 8004726:	6023      	strmi	r3, [r4, #0]
 8004728:	b91d      	cbnz	r5, 8004732 <_printf_i+0x196>
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	f023 0320 	bic.w	r3, r3, #32
 8004730:	6023      	str	r3, [r4, #0]
 8004732:	2310      	movs	r3, #16
 8004734:	e7b0      	b.n	8004698 <_printf_i+0xfc>
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	f043 0320 	orr.w	r3, r3, #32
 800473c:	6023      	str	r3, [r4, #0]
 800473e:	2378      	movs	r3, #120	; 0x78
 8004740:	4828      	ldr	r0, [pc, #160]	; (80047e4 <_printf_i+0x248>)
 8004742:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004746:	e7e3      	b.n	8004710 <_printf_i+0x174>
 8004748:	065e      	lsls	r6, r3, #25
 800474a:	bf48      	it	mi
 800474c:	b2ad      	uxthmi	r5, r5
 800474e:	e7e6      	b.n	800471e <_printf_i+0x182>
 8004750:	4616      	mov	r6, r2
 8004752:	e7bb      	b.n	80046cc <_printf_i+0x130>
 8004754:	680b      	ldr	r3, [r1, #0]
 8004756:	6826      	ldr	r6, [r4, #0]
 8004758:	6960      	ldr	r0, [r4, #20]
 800475a:	1d1d      	adds	r5, r3, #4
 800475c:	600d      	str	r5, [r1, #0]
 800475e:	0635      	lsls	r5, r6, #24
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	d501      	bpl.n	8004768 <_printf_i+0x1cc>
 8004764:	6018      	str	r0, [r3, #0]
 8004766:	e002      	b.n	800476e <_printf_i+0x1d2>
 8004768:	0671      	lsls	r1, r6, #25
 800476a:	d5fb      	bpl.n	8004764 <_printf_i+0x1c8>
 800476c:	8018      	strh	r0, [r3, #0]
 800476e:	2300      	movs	r3, #0
 8004770:	6123      	str	r3, [r4, #16]
 8004772:	4616      	mov	r6, r2
 8004774:	e7ba      	b.n	80046ec <_printf_i+0x150>
 8004776:	680b      	ldr	r3, [r1, #0]
 8004778:	1d1a      	adds	r2, r3, #4
 800477a:	600a      	str	r2, [r1, #0]
 800477c:	681e      	ldr	r6, [r3, #0]
 800477e:	6862      	ldr	r2, [r4, #4]
 8004780:	2100      	movs	r1, #0
 8004782:	4630      	mov	r0, r6
 8004784:	f7fb fd2c 	bl	80001e0 <memchr>
 8004788:	b108      	cbz	r0, 800478e <_printf_i+0x1f2>
 800478a:	1b80      	subs	r0, r0, r6
 800478c:	6060      	str	r0, [r4, #4]
 800478e:	6863      	ldr	r3, [r4, #4]
 8004790:	6123      	str	r3, [r4, #16]
 8004792:	2300      	movs	r3, #0
 8004794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004798:	e7a8      	b.n	80046ec <_printf_i+0x150>
 800479a:	6923      	ldr	r3, [r4, #16]
 800479c:	4632      	mov	r2, r6
 800479e:	4649      	mov	r1, r9
 80047a0:	4640      	mov	r0, r8
 80047a2:	47d0      	blx	sl
 80047a4:	3001      	adds	r0, #1
 80047a6:	d0ab      	beq.n	8004700 <_printf_i+0x164>
 80047a8:	6823      	ldr	r3, [r4, #0]
 80047aa:	079b      	lsls	r3, r3, #30
 80047ac:	d413      	bmi.n	80047d6 <_printf_i+0x23a>
 80047ae:	68e0      	ldr	r0, [r4, #12]
 80047b0:	9b03      	ldr	r3, [sp, #12]
 80047b2:	4298      	cmp	r0, r3
 80047b4:	bfb8      	it	lt
 80047b6:	4618      	movlt	r0, r3
 80047b8:	e7a4      	b.n	8004704 <_printf_i+0x168>
 80047ba:	2301      	movs	r3, #1
 80047bc:	4632      	mov	r2, r6
 80047be:	4649      	mov	r1, r9
 80047c0:	4640      	mov	r0, r8
 80047c2:	47d0      	blx	sl
 80047c4:	3001      	adds	r0, #1
 80047c6:	d09b      	beq.n	8004700 <_printf_i+0x164>
 80047c8:	3501      	adds	r5, #1
 80047ca:	68e3      	ldr	r3, [r4, #12]
 80047cc:	9903      	ldr	r1, [sp, #12]
 80047ce:	1a5b      	subs	r3, r3, r1
 80047d0:	42ab      	cmp	r3, r5
 80047d2:	dcf2      	bgt.n	80047ba <_printf_i+0x21e>
 80047d4:	e7eb      	b.n	80047ae <_printf_i+0x212>
 80047d6:	2500      	movs	r5, #0
 80047d8:	f104 0619 	add.w	r6, r4, #25
 80047dc:	e7f5      	b.n	80047ca <_printf_i+0x22e>
 80047de:	bf00      	nop
 80047e0:	08004aa5 	.word	0x08004aa5
 80047e4:	08004ab6 	.word	0x08004ab6

080047e8 <memmove>:
 80047e8:	4288      	cmp	r0, r1
 80047ea:	b510      	push	{r4, lr}
 80047ec:	eb01 0402 	add.w	r4, r1, r2
 80047f0:	d902      	bls.n	80047f8 <memmove+0x10>
 80047f2:	4284      	cmp	r4, r0
 80047f4:	4623      	mov	r3, r4
 80047f6:	d807      	bhi.n	8004808 <memmove+0x20>
 80047f8:	1e43      	subs	r3, r0, #1
 80047fa:	42a1      	cmp	r1, r4
 80047fc:	d008      	beq.n	8004810 <memmove+0x28>
 80047fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004806:	e7f8      	b.n	80047fa <memmove+0x12>
 8004808:	4402      	add	r2, r0
 800480a:	4601      	mov	r1, r0
 800480c:	428a      	cmp	r2, r1
 800480e:	d100      	bne.n	8004812 <memmove+0x2a>
 8004810:	bd10      	pop	{r4, pc}
 8004812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800481a:	e7f7      	b.n	800480c <memmove+0x24>

0800481c <_free_r>:
 800481c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800481e:	2900      	cmp	r1, #0
 8004820:	d048      	beq.n	80048b4 <_free_r+0x98>
 8004822:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004826:	9001      	str	r0, [sp, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	f1a1 0404 	sub.w	r4, r1, #4
 800482e:	bfb8      	it	lt
 8004830:	18e4      	addlt	r4, r4, r3
 8004832:	f000 f8d3 	bl	80049dc <__malloc_lock>
 8004836:	4a20      	ldr	r2, [pc, #128]	; (80048b8 <_free_r+0x9c>)
 8004838:	9801      	ldr	r0, [sp, #4]
 800483a:	6813      	ldr	r3, [r2, #0]
 800483c:	4615      	mov	r5, r2
 800483e:	b933      	cbnz	r3, 800484e <_free_r+0x32>
 8004840:	6063      	str	r3, [r4, #4]
 8004842:	6014      	str	r4, [r2, #0]
 8004844:	b003      	add	sp, #12
 8004846:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800484a:	f000 b8cd 	b.w	80049e8 <__malloc_unlock>
 800484e:	42a3      	cmp	r3, r4
 8004850:	d90b      	bls.n	800486a <_free_r+0x4e>
 8004852:	6821      	ldr	r1, [r4, #0]
 8004854:	1862      	adds	r2, r4, r1
 8004856:	4293      	cmp	r3, r2
 8004858:	bf04      	itt	eq
 800485a:	681a      	ldreq	r2, [r3, #0]
 800485c:	685b      	ldreq	r3, [r3, #4]
 800485e:	6063      	str	r3, [r4, #4]
 8004860:	bf04      	itt	eq
 8004862:	1852      	addeq	r2, r2, r1
 8004864:	6022      	streq	r2, [r4, #0]
 8004866:	602c      	str	r4, [r5, #0]
 8004868:	e7ec      	b.n	8004844 <_free_r+0x28>
 800486a:	461a      	mov	r2, r3
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	b10b      	cbz	r3, 8004874 <_free_r+0x58>
 8004870:	42a3      	cmp	r3, r4
 8004872:	d9fa      	bls.n	800486a <_free_r+0x4e>
 8004874:	6811      	ldr	r1, [r2, #0]
 8004876:	1855      	adds	r5, r2, r1
 8004878:	42a5      	cmp	r5, r4
 800487a:	d10b      	bne.n	8004894 <_free_r+0x78>
 800487c:	6824      	ldr	r4, [r4, #0]
 800487e:	4421      	add	r1, r4
 8004880:	1854      	adds	r4, r2, r1
 8004882:	42a3      	cmp	r3, r4
 8004884:	6011      	str	r1, [r2, #0]
 8004886:	d1dd      	bne.n	8004844 <_free_r+0x28>
 8004888:	681c      	ldr	r4, [r3, #0]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	6053      	str	r3, [r2, #4]
 800488e:	4421      	add	r1, r4
 8004890:	6011      	str	r1, [r2, #0]
 8004892:	e7d7      	b.n	8004844 <_free_r+0x28>
 8004894:	d902      	bls.n	800489c <_free_r+0x80>
 8004896:	230c      	movs	r3, #12
 8004898:	6003      	str	r3, [r0, #0]
 800489a:	e7d3      	b.n	8004844 <_free_r+0x28>
 800489c:	6825      	ldr	r5, [r4, #0]
 800489e:	1961      	adds	r1, r4, r5
 80048a0:	428b      	cmp	r3, r1
 80048a2:	bf04      	itt	eq
 80048a4:	6819      	ldreq	r1, [r3, #0]
 80048a6:	685b      	ldreq	r3, [r3, #4]
 80048a8:	6063      	str	r3, [r4, #4]
 80048aa:	bf04      	itt	eq
 80048ac:	1949      	addeq	r1, r1, r5
 80048ae:	6021      	streq	r1, [r4, #0]
 80048b0:	6054      	str	r4, [r2, #4]
 80048b2:	e7c7      	b.n	8004844 <_free_r+0x28>
 80048b4:	b003      	add	sp, #12
 80048b6:	bd30      	pop	{r4, r5, pc}
 80048b8:	20000094 	.word	0x20000094

080048bc <_malloc_r>:
 80048bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048be:	1ccd      	adds	r5, r1, #3
 80048c0:	f025 0503 	bic.w	r5, r5, #3
 80048c4:	3508      	adds	r5, #8
 80048c6:	2d0c      	cmp	r5, #12
 80048c8:	bf38      	it	cc
 80048ca:	250c      	movcc	r5, #12
 80048cc:	2d00      	cmp	r5, #0
 80048ce:	4606      	mov	r6, r0
 80048d0:	db01      	blt.n	80048d6 <_malloc_r+0x1a>
 80048d2:	42a9      	cmp	r1, r5
 80048d4:	d903      	bls.n	80048de <_malloc_r+0x22>
 80048d6:	230c      	movs	r3, #12
 80048d8:	6033      	str	r3, [r6, #0]
 80048da:	2000      	movs	r0, #0
 80048dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048de:	f000 f87d 	bl	80049dc <__malloc_lock>
 80048e2:	4921      	ldr	r1, [pc, #132]	; (8004968 <_malloc_r+0xac>)
 80048e4:	680a      	ldr	r2, [r1, #0]
 80048e6:	4614      	mov	r4, r2
 80048e8:	b99c      	cbnz	r4, 8004912 <_malloc_r+0x56>
 80048ea:	4f20      	ldr	r7, [pc, #128]	; (800496c <_malloc_r+0xb0>)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	b923      	cbnz	r3, 80048fa <_malloc_r+0x3e>
 80048f0:	4621      	mov	r1, r4
 80048f2:	4630      	mov	r0, r6
 80048f4:	f000 f862 	bl	80049bc <_sbrk_r>
 80048f8:	6038      	str	r0, [r7, #0]
 80048fa:	4629      	mov	r1, r5
 80048fc:	4630      	mov	r0, r6
 80048fe:	f000 f85d 	bl	80049bc <_sbrk_r>
 8004902:	1c43      	adds	r3, r0, #1
 8004904:	d123      	bne.n	800494e <_malloc_r+0x92>
 8004906:	230c      	movs	r3, #12
 8004908:	6033      	str	r3, [r6, #0]
 800490a:	4630      	mov	r0, r6
 800490c:	f000 f86c 	bl	80049e8 <__malloc_unlock>
 8004910:	e7e3      	b.n	80048da <_malloc_r+0x1e>
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	1b5b      	subs	r3, r3, r5
 8004916:	d417      	bmi.n	8004948 <_malloc_r+0x8c>
 8004918:	2b0b      	cmp	r3, #11
 800491a:	d903      	bls.n	8004924 <_malloc_r+0x68>
 800491c:	6023      	str	r3, [r4, #0]
 800491e:	441c      	add	r4, r3
 8004920:	6025      	str	r5, [r4, #0]
 8004922:	e004      	b.n	800492e <_malloc_r+0x72>
 8004924:	6863      	ldr	r3, [r4, #4]
 8004926:	42a2      	cmp	r2, r4
 8004928:	bf0c      	ite	eq
 800492a:	600b      	streq	r3, [r1, #0]
 800492c:	6053      	strne	r3, [r2, #4]
 800492e:	4630      	mov	r0, r6
 8004930:	f000 f85a 	bl	80049e8 <__malloc_unlock>
 8004934:	f104 000b 	add.w	r0, r4, #11
 8004938:	1d23      	adds	r3, r4, #4
 800493a:	f020 0007 	bic.w	r0, r0, #7
 800493e:	1ac2      	subs	r2, r0, r3
 8004940:	d0cc      	beq.n	80048dc <_malloc_r+0x20>
 8004942:	1a1b      	subs	r3, r3, r0
 8004944:	50a3      	str	r3, [r4, r2]
 8004946:	e7c9      	b.n	80048dc <_malloc_r+0x20>
 8004948:	4622      	mov	r2, r4
 800494a:	6864      	ldr	r4, [r4, #4]
 800494c:	e7cc      	b.n	80048e8 <_malloc_r+0x2c>
 800494e:	1cc4      	adds	r4, r0, #3
 8004950:	f024 0403 	bic.w	r4, r4, #3
 8004954:	42a0      	cmp	r0, r4
 8004956:	d0e3      	beq.n	8004920 <_malloc_r+0x64>
 8004958:	1a21      	subs	r1, r4, r0
 800495a:	4630      	mov	r0, r6
 800495c:	f000 f82e 	bl	80049bc <_sbrk_r>
 8004960:	3001      	adds	r0, #1
 8004962:	d1dd      	bne.n	8004920 <_malloc_r+0x64>
 8004964:	e7cf      	b.n	8004906 <_malloc_r+0x4a>
 8004966:	bf00      	nop
 8004968:	20000094 	.word	0x20000094
 800496c:	20000098 	.word	0x20000098

08004970 <_realloc_r>:
 8004970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004972:	4607      	mov	r7, r0
 8004974:	4614      	mov	r4, r2
 8004976:	460e      	mov	r6, r1
 8004978:	b921      	cbnz	r1, 8004984 <_realloc_r+0x14>
 800497a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800497e:	4611      	mov	r1, r2
 8004980:	f7ff bf9c 	b.w	80048bc <_malloc_r>
 8004984:	b922      	cbnz	r2, 8004990 <_realloc_r+0x20>
 8004986:	f7ff ff49 	bl	800481c <_free_r>
 800498a:	4625      	mov	r5, r4
 800498c:	4628      	mov	r0, r5
 800498e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004990:	f000 f830 	bl	80049f4 <_malloc_usable_size_r>
 8004994:	42a0      	cmp	r0, r4
 8004996:	d20f      	bcs.n	80049b8 <_realloc_r+0x48>
 8004998:	4621      	mov	r1, r4
 800499a:	4638      	mov	r0, r7
 800499c:	f7ff ff8e 	bl	80048bc <_malloc_r>
 80049a0:	4605      	mov	r5, r0
 80049a2:	2800      	cmp	r0, #0
 80049a4:	d0f2      	beq.n	800498c <_realloc_r+0x1c>
 80049a6:	4631      	mov	r1, r6
 80049a8:	4622      	mov	r2, r4
 80049aa:	f7ff fbf7 	bl	800419c <memcpy>
 80049ae:	4631      	mov	r1, r6
 80049b0:	4638      	mov	r0, r7
 80049b2:	f7ff ff33 	bl	800481c <_free_r>
 80049b6:	e7e9      	b.n	800498c <_realloc_r+0x1c>
 80049b8:	4635      	mov	r5, r6
 80049ba:	e7e7      	b.n	800498c <_realloc_r+0x1c>

080049bc <_sbrk_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	4d06      	ldr	r5, [pc, #24]	; (80049d8 <_sbrk_r+0x1c>)
 80049c0:	2300      	movs	r3, #0
 80049c2:	4604      	mov	r4, r0
 80049c4:	4608      	mov	r0, r1
 80049c6:	602b      	str	r3, [r5, #0]
 80049c8:	f7fc fafa 	bl	8000fc0 <_sbrk>
 80049cc:	1c43      	adds	r3, r0, #1
 80049ce:	d102      	bne.n	80049d6 <_sbrk_r+0x1a>
 80049d0:	682b      	ldr	r3, [r5, #0]
 80049d2:	b103      	cbz	r3, 80049d6 <_sbrk_r+0x1a>
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	bd38      	pop	{r3, r4, r5, pc}
 80049d8:	2000016c 	.word	0x2000016c

080049dc <__malloc_lock>:
 80049dc:	4801      	ldr	r0, [pc, #4]	; (80049e4 <__malloc_lock+0x8>)
 80049de:	f000 b811 	b.w	8004a04 <__retarget_lock_acquire_recursive>
 80049e2:	bf00      	nop
 80049e4:	20000174 	.word	0x20000174

080049e8 <__malloc_unlock>:
 80049e8:	4801      	ldr	r0, [pc, #4]	; (80049f0 <__malloc_unlock+0x8>)
 80049ea:	f000 b80c 	b.w	8004a06 <__retarget_lock_release_recursive>
 80049ee:	bf00      	nop
 80049f0:	20000174 	.word	0x20000174

080049f4 <_malloc_usable_size_r>:
 80049f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049f8:	1f18      	subs	r0, r3, #4
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	bfbc      	itt	lt
 80049fe:	580b      	ldrlt	r3, [r1, r0]
 8004a00:	18c0      	addlt	r0, r0, r3
 8004a02:	4770      	bx	lr

08004a04 <__retarget_lock_acquire_recursive>:
 8004a04:	4770      	bx	lr

08004a06 <__retarget_lock_release_recursive>:
 8004a06:	4770      	bx	lr

08004a08 <_init>:
 8004a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a0a:	bf00      	nop
 8004a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a0e:	bc08      	pop	{r3}
 8004a10:	469e      	mov	lr, r3
 8004a12:	4770      	bx	lr

08004a14 <_fini>:
 8004a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a16:	bf00      	nop
 8004a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a1a:	bc08      	pop	{r3}
 8004a1c:	469e      	mov	lr, r3
 8004a1e:	4770      	bx	lr
