// Seed: 4056133598
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11,
    input uwire id_12,
    output uwire id_13,
    input wor id_14,
    input supply0 id_15,
    input supply0 id_16,
    input wor id_17,
    input wor id_18,
    output supply1 id_19,
    input tri1 id_20,
    input wire id_21,
    output wor id_22,
    output wire id_23
    , id_42,
    input uwire id_24,
    input tri id_25,
    input tri id_26,
    input supply1 id_27
    , id_43,
    input supply1 id_28,
    output supply1 id_29,
    output tri0 id_30,
    output wand id_31,
    input wire id_32,
    input uwire id_33,
    output wor id_34,
    output uwire id_35,
    output wand id_36,
    output supply1 id_37,
    input wand id_38,
    input supply1 id_39,
    output supply1 id_40
);
  logic id_44;
  ;
  assign module_1.id_2 = 0;
  wire id_45;
endmodule
module module_1 #(
    parameter id_2 = 32'd57
) (
    input supply0 id_0,
    input tri id_1,
    input tri _id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wire id_6,
    output uwire id_7,
    input wand id_8,
    input wire id_9
);
  id_11(
      1, -1, id_0, 1
  );
  wire [id_2 : id_2] id_12;
  bit id_13;
  initial id_13 = -1 - id_8;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_8,
      id_5,
      id_1,
      id_5,
      id_5,
      id_9,
      id_1,
      id_0,
      id_0,
      id_1,
      id_5,
      id_7,
      id_3,
      id_0,
      id_5,
      id_8,
      id_8,
      id_6,
      id_1,
      id_0,
      id_6,
      id_6,
      id_8,
      id_5,
      id_1,
      id_9,
      id_3,
      id_7,
      id_6,
      id_6,
      id_8,
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_1,
      id_0,
      id_7
  );
  wire id_14;
endmodule
