#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n15370.Q[0] (.latch clocked by pclk)
Endpoint  : n15364.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15370.clk[0] (.latch)                                           1.014     1.014
n15370.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16155.in[0] (.names)                                            1.014     2.070
n16155.out[0] (.names)                                           0.261     2.331
n16158.in[0] (.names)                                            1.014     3.344
n16158.out[0] (.names)                                           0.261     3.605
n16159.in[2] (.names)                                            1.014     4.619
n16159.out[0] (.names)                                           0.261     4.880
n16161.in[0] (.names)                                            1.014     5.894
n16161.out[0] (.names)                                           0.261     6.155
n16162.in[0] (.names)                                            1.014     7.169
n16162.out[0] (.names)                                           0.261     7.430
n16151.in[2] (.names)                                            1.014     8.444
n16151.out[0] (.names)                                           0.261     8.705
n16175.in[0] (.names)                                            1.014     9.719
n16175.out[0] (.names)                                           0.261     9.980
n15520.in[1] (.names)                                            1.014    10.993
n15520.out[0] (.names)                                           0.261    11.254
n15522.in[0] (.names)                                            1.014    12.268
n15522.out[0] (.names)                                           0.261    12.529
n15524.in[0] (.names)                                            1.014    13.543
n15524.out[0] (.names)                                           0.261    13.804
n15525.in[0] (.names)                                            1.014    14.818
n15525.out[0] (.names)                                           0.261    15.079
n15526.in[0] (.names)                                            1.014    16.093
n15526.out[0] (.names)                                           0.261    16.354
n15532.in[2] (.names)                                            1.014    17.367
n15532.out[0] (.names)                                           0.261    17.628
n15555.in[0] (.names)                                            1.014    18.642
n15555.out[0] (.names)                                           0.261    18.903
n15557.in[0] (.names)                                            1.014    19.917
n15557.out[0] (.names)                                           0.261    20.178
n15500.in[1] (.names)                                            1.014    21.192
n15500.out[0] (.names)                                           0.261    21.453
n15558.in[1] (.names)                                            1.014    22.467
n15558.out[0] (.names)                                           0.261    22.728
n15553.in[1] (.names)                                            1.014    23.742
n15553.out[0] (.names)                                           0.261    24.003
n15554.in[0] (.names)                                            1.014    25.016
n15554.out[0] (.names)                                           0.261    25.277
n15556.in[1] (.names)                                            1.014    26.291
n15556.out[0] (.names)                                           0.261    26.552
n15527.in[2] (.names)                                            1.014    27.566
n15527.out[0] (.names)                                           0.261    27.827
n15528.in[1] (.names)                                            1.014    28.841
n15528.out[0] (.names)                                           0.261    29.102
n15531.in[0] (.names)                                            1.014    30.116
n15531.out[0] (.names)                                           0.261    30.377
n15529.in[0] (.names)                                            1.014    31.390
n15529.out[0] (.names)                                           0.261    31.651
n15533.in[2] (.names)                                            1.014    32.665
n15533.out[0] (.names)                                           0.261    32.926
n15534.in[0] (.names)                                            1.014    33.940
n15534.out[0] (.names)                                           0.261    34.201
n15535.in[1] (.names)                                            1.014    35.215
n15535.out[0] (.names)                                           0.261    35.476
n15536.in[0] (.names)                                            1.014    36.490
n15536.out[0] (.names)                                           0.261    36.751
n15537.in[0] (.names)                                            1.014    37.765
n15537.out[0] (.names)                                           0.261    38.026
n15538.in[0] (.names)                                            1.014    39.039
n15538.out[0] (.names)                                           0.261    39.300
n15540.in[2] (.names)                                            1.014    40.314
n15540.out[0] (.names)                                           0.261    40.575
n15543.in[1] (.names)                                            1.014    41.589
n15543.out[0] (.names)                                           0.261    41.850
n15544.in[2] (.names)                                            1.014    42.864
n15544.out[0] (.names)                                           0.261    43.125
n13415.in[1] (.names)                                            1.014    44.139
n13415.out[0] (.names)                                           0.261    44.400
n15545.in[0] (.names)                                            1.014    45.413
n15545.out[0] (.names)                                           0.261    45.674
n15546.in[1] (.names)                                            1.014    46.688
n15546.out[0] (.names)                                           0.261    46.949
n15361.in[0] (.names)                                            1.014    47.963
n15361.out[0] (.names)                                           0.261    48.224
n15353.in[0] (.names)                                            1.014    49.238
n15353.out[0] (.names)                                           0.261    49.499
n15548.in[1] (.names)                                            1.014    50.513
n15548.out[0] (.names)                                           0.261    50.774
n15363.in[1] (.names)                                            1.014    51.787
n15363.out[0] (.names)                                           0.261    52.048
n15364.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15364.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n4368.Q[0] (.latch clocked by pclk)
Endpoint  : n519.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4368.clk[0] (.latch)                                            1.014     1.014
n4368.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5213.in[0] (.names)                                             1.014     4.619
n5213.out[0] (.names)                                            0.261     4.880
n5207.in[0] (.names)                                             1.014     5.894
n5207.out[0] (.names)                                            0.261     6.155
n5204.in[0] (.names)                                             1.014     7.169
n5204.out[0] (.names)                                            0.261     7.430
n5221.in[1] (.names)                                             1.014     8.444
n5221.out[0] (.names)                                            0.261     8.705
n5223.in[2] (.names)                                             1.014     9.719
n5223.out[0] (.names)                                            0.261     9.980
n5201.in[1] (.names)                                             1.014    10.993
n5201.out[0] (.names)                                            0.261    11.254
n5224.in[0] (.names)                                             1.014    12.268
n5224.out[0] (.names)                                            0.261    12.529
n4945.in[1] (.names)                                             1.014    13.543
n4945.out[0] (.names)                                            0.261    13.804
n5225.in[0] (.names)                                             1.014    14.818
n5225.out[0] (.names)                                            0.261    15.079
n5200.in[0] (.names)                                             1.014    16.093
n5200.out[0] (.names)                                            0.261    16.354
n5202.in[0] (.names)                                             1.014    17.367
n5202.out[0] (.names)                                            0.261    17.628
n5209.in[1] (.names)                                             1.014    18.642
n5209.out[0] (.names)                                            0.261    18.903
n5212.in[1] (.names)                                             1.014    19.917
n5212.out[0] (.names)                                            0.261    20.178
n5203.in[0] (.names)                                             1.014    21.192
n5203.out[0] (.names)                                            0.261    21.453
n5205.in[0] (.names)                                             1.014    22.467
n5205.out[0] (.names)                                            0.261    22.728
n5218.in[1] (.names)                                             1.014    23.742
n5218.out[0] (.names)                                            0.261    24.003
n5219.in[1] (.names)                                             1.014    25.016
n5219.out[0] (.names)                                            0.261    25.277
n4966.in[1] (.names)                                             1.014    26.291
n4966.out[0] (.names)                                            0.261    26.552
n5229.in[2] (.names)                                             1.014    27.566
n5229.out[0] (.names)                                            0.261    27.827
n4796.in[0] (.names)                                             1.014    28.841
n4796.out[0] (.names)                                            0.261    29.102
n5233.in[0] (.names)                                             1.014    30.116
n5233.out[0] (.names)                                            0.261    30.377
n5234.in[0] (.names)                                             1.014    31.390
n5234.out[0] (.names)                                            0.261    31.651
n5236.in[2] (.names)                                             1.014    32.665
n5236.out[0] (.names)                                            0.261    32.926
n5239.in[0] (.names)                                             1.014    33.940
n5239.out[0] (.names)                                            0.261    34.201
n5320.in[0] (.names)                                             1.014    35.215
n5320.out[0] (.names)                                            0.261    35.476
n5321.in[1] (.names)                                             1.014    36.490
n5321.out[0] (.names)                                            0.261    36.751
n5322.in[0] (.names)                                             1.014    37.765
n5322.out[0] (.names)                                            0.261    38.026
n5323.in[0] (.names)                                             1.014    39.039
n5323.out[0] (.names)                                            0.261    39.300
n5326.in[3] (.names)                                             1.014    40.314
n5326.out[0] (.names)                                            0.261    40.575
n4579.in[1] (.names)                                             1.014    41.589
n4579.out[0] (.names)                                            0.261    41.850
n5328.in[1] (.names)                                             1.014    42.864
n5328.out[0] (.names)                                            0.261    43.125
n5369.in[0] (.names)                                             1.014    44.139
n5369.out[0] (.names)                                            0.261    44.400
n5370.in[0] (.names)                                             1.014    45.413
n5370.out[0] (.names)                                            0.261    45.674
n5372.in[0] (.names)                                             1.014    46.688
n5372.out[0] (.names)                                            0.261    46.949
n5373.in[0] (.names)                                             1.014    47.963
n5373.out[0] (.names)                                            0.261    48.224
n4604.in[2] (.names)                                             1.014    49.238
n4604.out[0] (.names)                                            0.261    49.499
n4573.in[0] (.names)                                             1.014    50.513
n4573.out[0] (.names)                                            0.261    50.774
n4398.in[0] (.names)                                             1.014    51.787
n4398.out[0] (.names)                                            0.261    52.048
n519.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n519.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n407.Q[0] (.latch clocked by pclk)
Endpoint  : n737.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n407.clk[0] (.latch)                                             1.014     1.014
n407.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n811.in[0] (.names)                                              1.014     2.070
n811.out[0] (.names)                                             0.261     2.331
n813.in[0] (.names)                                              1.014     3.344
n813.out[0] (.names)                                             0.261     3.605
n816.in[0] (.names)                                              1.014     4.619
n816.out[0] (.names)                                             0.261     4.880
n817.in[0] (.names)                                              1.014     5.894
n817.out[0] (.names)                                             0.261     6.155
n814.in[1] (.names)                                              1.014     7.169
n814.out[0] (.names)                                             0.261     7.430
n820.in[1] (.names)                                              1.014     8.444
n820.out[0] (.names)                                             0.261     8.705
n825.in[1] (.names)                                              1.014     9.719
n825.out[0] (.names)                                             0.261     9.980
n826.in[0] (.names)                                              1.014    10.993
n826.out[0] (.names)                                             0.261    11.254
n823.in[1] (.names)                                              1.014    12.268
n823.out[0] (.names)                                             0.261    12.529
n824.in[1] (.names)                                              1.014    13.543
n824.out[0] (.names)                                             0.261    13.804
n829.in[0] (.names)                                              1.014    14.818
n829.out[0] (.names)                                             0.261    15.079
n830.in[0] (.names)                                              1.014    16.093
n830.out[0] (.names)                                             0.261    16.354
n832.in[0] (.names)                                              1.014    17.367
n832.out[0] (.names)                                             0.261    17.628
n833.in[0] (.names)                                              1.014    18.642
n833.out[0] (.names)                                             0.261    18.903
n834.in[1] (.names)                                              1.014    19.917
n834.out[0] (.names)                                             0.261    20.178
n841.in[0] (.names)                                              1.014    21.192
n841.out[0] (.names)                                             0.261    21.453
n835.in[0] (.names)                                              1.014    22.467
n835.out[0] (.names)                                             0.261    22.728
n836.in[2] (.names)                                              1.014    23.742
n836.out[0] (.names)                                             0.261    24.003
n837.in[0] (.names)                                              1.014    25.016
n837.out[0] (.names)                                             0.261    25.277
n838.in[0] (.names)                                              1.014    26.291
n838.out[0] (.names)                                             0.261    26.552
n845.in[0] (.names)                                              1.014    27.566
n845.out[0] (.names)                                             0.261    27.827
n846.in[0] (.names)                                              1.014    28.841
n846.out[0] (.names)                                             0.261    29.102
n847.in[0] (.names)                                              1.014    30.116
n847.out[0] (.names)                                             0.261    30.377
n848.in[0] (.names)                                              1.014    31.390
n848.out[0] (.names)                                             0.261    31.651
n849.in[1] (.names)                                              1.014    32.665
n849.out[0] (.names)                                             0.261    32.926
n1029.in[2] (.names)                                             1.014    33.940
n1029.out[0] (.names)                                            0.261    34.201
n1261.in[2] (.names)                                             1.014    35.215
n1261.out[0] (.names)                                            0.261    35.476
n1265.in[1] (.names)                                             1.014    36.490
n1265.out[0] (.names)                                            0.261    36.751
n539.in[1] (.names)                                              1.014    37.765
n539.out[0] (.names)                                             0.261    38.026
n1513.in[0] (.names)                                             1.014    39.039
n1513.out[0] (.names)                                            0.261    39.300
n1519.in[0] (.names)                                             1.014    40.314
n1519.out[0] (.names)                                            0.261    40.575
n1521.in[2] (.names)                                             1.014    41.589
n1521.out[0] (.names)                                            0.261    41.850
n1522.in[0] (.names)                                             1.014    42.864
n1522.out[0] (.names)                                            0.261    43.125
n699.in[0] (.names)                                              1.014    44.139
n699.out[0] (.names)                                             0.261    44.400
n1523.in[0] (.names)                                             1.014    45.413
n1523.out[0] (.names)                                            0.261    45.674
n1524.in[1] (.names)                                             1.014    46.688
n1524.out[0] (.names)                                            0.261    46.949
n1530.in[1] (.names)                                             1.014    47.963
n1530.out[0] (.names)                                            0.261    48.224
n1532.in[0] (.names)                                             1.014    49.238
n1532.out[0] (.names)                                            0.261    49.499
n676.in[0] (.names)                                              1.014    50.513
n676.out[0] (.names)                                             0.261    50.774
n736.in[0] (.names)                                              1.014    51.787
n736.out[0] (.names)                                             0.261    52.048
n737.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n737.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n6759.Q[0] (.latch clocked by pclk)
Endpoint  : n415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6759.clk[0] (.latch)                                            1.014     1.014
n6759.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6922.in[0] (.names)                                             1.014     2.070
n6922.out[0] (.names)                                            0.261     2.331
n6840.in[0] (.names)                                             1.014     3.344
n6840.out[0] (.names)                                            0.261     3.605
n6881.in[0] (.names)                                             1.014     4.619
n6881.out[0] (.names)                                            0.261     4.880
n6882.in[1] (.names)                                             1.014     5.894
n6882.out[0] (.names)                                            0.261     6.155
n6883.in[2] (.names)                                             1.014     7.169
n6883.out[0] (.names)                                            0.261     7.430
n6884.in[0] (.names)                                             1.014     8.444
n6884.out[0] (.names)                                            0.261     8.705
n6885.in[0] (.names)                                             1.014     9.719
n6885.out[0] (.names)                                            0.261     9.980
n6886.in[0] (.names)                                             1.014    10.993
n6886.out[0] (.names)                                            0.261    11.254
n6894.in[0] (.names)                                             1.014    12.268
n6894.out[0] (.names)                                            0.261    12.529
n6895.in[1] (.names)                                             1.014    13.543
n6895.out[0] (.names)                                            0.261    13.804
n6897.in[1] (.names)                                             1.014    14.818
n6897.out[0] (.names)                                            0.261    15.079
n6898.in[0] (.names)                                             1.014    16.093
n6898.out[0] (.names)                                            0.261    16.354
n6899.in[0] (.names)                                             1.014    17.367
n6899.out[0] (.names)                                            0.261    17.628
n6900.in[2] (.names)                                             1.014    18.642
n6900.out[0] (.names)                                            0.261    18.903
n6903.in[0] (.names)                                             1.014    19.917
n6903.out[0] (.names)                                            0.261    20.178
n6904.in[1] (.names)                                             1.014    21.192
n6904.out[0] (.names)                                            0.261    21.453
n6905.in[1] (.names)                                             1.014    22.467
n6905.out[0] (.names)                                            0.261    22.728
n6906.in[0] (.names)                                             1.014    23.742
n6906.out[0] (.names)                                            0.261    24.003
n6774.in[0] (.names)                                             1.014    25.016
n6774.out[0] (.names)                                            0.261    25.277
n6911.in[0] (.names)                                             1.014    26.291
n6911.out[0] (.names)                                            0.261    26.552
n6912.in[0] (.names)                                             1.014    27.566
n6912.out[0] (.names)                                            0.261    27.827
n6913.in[0] (.names)                                             1.014    28.841
n6913.out[0] (.names)                                            0.261    29.102
n6914.in[0] (.names)                                             1.014    30.116
n6914.out[0] (.names)                                            0.261    30.377
n6915.in[0] (.names)                                             1.014    31.390
n6915.out[0] (.names)                                            0.261    31.651
n14686.in[1] (.names)                                            1.014    32.665
n14686.out[0] (.names)                                           0.261    32.926
n14693.in[0] (.names)                                            1.014    33.940
n14693.out[0] (.names)                                           0.261    34.201
n14696.in[0] (.names)                                            1.014    35.215
n14696.out[0] (.names)                                           0.261    35.476
n14609.in[0] (.names)                                            1.014    36.490
n14609.out[0] (.names)                                           0.261    36.751
n13437.in[0] (.names)                                            1.014    37.765
n13437.out[0] (.names)                                           0.261    38.026
n14708.in[1] (.names)                                            1.014    39.039
n14708.out[0] (.names)                                           0.261    39.300
n14711.in[0] (.names)                                            1.014    40.314
n14711.out[0] (.names)                                           0.261    40.575
n14712.in[0] (.names)                                            1.014    41.589
n14712.out[0] (.names)                                           0.261    41.850
n14706.in[1] (.names)                                            1.014    42.864
n14706.out[0] (.names)                                           0.261    43.125
n14713.in[1] (.names)                                            1.014    44.139
n14713.out[0] (.names)                                           0.261    44.400
n438.in[1] (.names)                                              1.014    45.413
n438.out[0] (.names)                                             0.261    45.674
n14714.in[0] (.names)                                            1.014    46.688
n14714.out[0] (.names)                                           0.261    46.949
n13458.in[2] (.names)                                            1.014    47.963
n13458.out[0] (.names)                                           0.261    48.224
n14707.in[0] (.names)                                            1.014    49.238
n14707.out[0] (.names)                                           0.261    49.499
n13440.in[0] (.names)                                            1.014    50.513
n13440.out[0] (.names)                                           0.261    50.774
n13438.in[0] (.names)                                            1.014    51.787
n13438.out[0] (.names)                                           0.261    52.048
n415.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n415.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n8465.Q[0] (.latch clocked by pclk)
Endpoint  : n7535.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8465.clk[0] (.latch)                                            1.014     1.014
n8465.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8473.in[0] (.names)                                             1.014     2.070
n8473.out[0] (.names)                                            0.261     2.331
n8481.in[0] (.names)                                             1.014     3.344
n8481.out[0] (.names)                                            0.261     3.605
n8482.in[0] (.names)                                             1.014     4.619
n8482.out[0] (.names)                                            0.261     4.880
n8483.in[0] (.names)                                             1.014     5.894
n8483.out[0] (.names)                                            0.261     6.155
n8485.in[0] (.names)                                             1.014     7.169
n8485.out[0] (.names)                                            0.261     7.430
n8467.in[0] (.names)                                             1.014     8.444
n8467.out[0] (.names)                                            0.261     8.705
n8486.in[0] (.names)                                             1.014     9.719
n8486.out[0] (.names)                                            0.261     9.980
n8487.in[0] (.names)                                             1.014    10.993
n8487.out[0] (.names)                                            0.261    11.254
n8490.in[0] (.names)                                             1.014    12.268
n8490.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8494.in[0] (.names)                                             1.014    14.818
n8494.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n9875.in[1] (.names)                                             1.014    17.367
n9875.out[0] (.names)                                            0.261    17.628
n9881.in[0] (.names)                                             1.014    18.642
n9881.out[0] (.names)                                            0.261    18.903
n9882.in[1] (.names)                                             1.014    19.917
n9882.out[0] (.names)                                            0.261    20.178
n9883.in[1] (.names)                                             1.014    21.192
n9883.out[0] (.names)                                            0.261    21.453
n9886.in[0] (.names)                                             1.014    22.467
n9886.out[0] (.names)                                            0.261    22.728
n9889.in[1] (.names)                                             1.014    23.742
n9889.out[0] (.names)                                            0.261    24.003
n9843.in[0] (.names)                                             1.014    25.016
n9843.out[0] (.names)                                            0.261    25.277
n9847.in[0] (.names)                                             1.014    26.291
n9847.out[0] (.names)                                            0.261    26.552
n9911.in[1] (.names)                                             1.014    27.566
n9911.out[0] (.names)                                            0.261    27.827
n9903.in[1] (.names)                                             1.014    28.841
n9903.out[0] (.names)                                            0.261    29.102
n9904.in[0] (.names)                                             1.014    30.116
n9904.out[0] (.names)                                            0.261    30.377
n9909.in[2] (.names)                                             1.014    31.390
n9909.out[0] (.names)                                            0.261    31.651
n8523.in[1] (.names)                                             1.014    32.665
n8523.out[0] (.names)                                            0.261    32.926
n8579.in[0] (.names)                                             1.014    33.940
n8579.out[0] (.names)                                            0.261    34.201
n8468.in[2] (.names)                                             1.014    35.215
n8468.out[0] (.names)                                            0.261    35.476
n8469.in[3] (.names)                                             1.014    36.490
n8469.out[0] (.names)                                            0.261    36.751
n8471.in[0] (.names)                                             1.014    37.765
n8471.out[0] (.names)                                            0.261    38.026
n8472.in[0] (.names)                                             1.014    39.039
n8472.out[0] (.names)                                            0.261    39.300
n8125.in[0] (.names)                                             1.014    40.314
n8125.out[0] (.names)                                            0.261    40.575
n8273.in[1] (.names)                                             1.014    41.589
n8273.out[0] (.names)                                            0.261    41.850
n8285.in[0] (.names)                                             1.014    42.864
n8285.out[0] (.names)                                            0.261    43.125
n8127.in[0] (.names)                                             1.014    44.139
n8127.out[0] (.names)                                            0.261    44.400
n8286.in[0] (.names)                                             1.014    45.413
n8286.out[0] (.names)                                            0.261    45.674
n8121.in[0] (.names)                                             1.014    46.688
n8121.out[0] (.names)                                            0.261    46.949
n8311.in[0] (.names)                                             1.014    47.963
n8311.out[0] (.names)                                            0.261    48.224
n8312.in[0] (.names)                                             1.014    49.238
n8312.out[0] (.names)                                            0.261    49.499
n8310.in[0] (.names)                                             1.014    50.513
n8310.out[0] (.names)                                            0.261    50.774
n8116.in[1] (.names)                                             1.014    51.787
n8116.out[0] (.names)                                            0.261    52.048
n7535.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7535.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n8465.Q[0] (.latch clocked by pclk)
Endpoint  : n1346.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8465.clk[0] (.latch)                                            1.014     1.014
n8465.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8473.in[0] (.names)                                             1.014     2.070
n8473.out[0] (.names)                                            0.261     2.331
n8481.in[0] (.names)                                             1.014     3.344
n8481.out[0] (.names)                                            0.261     3.605
n8482.in[0] (.names)                                             1.014     4.619
n8482.out[0] (.names)                                            0.261     4.880
n8483.in[0] (.names)                                             1.014     5.894
n8483.out[0] (.names)                                            0.261     6.155
n8485.in[0] (.names)                                             1.014     7.169
n8485.out[0] (.names)                                            0.261     7.430
n8467.in[0] (.names)                                             1.014     8.444
n8467.out[0] (.names)                                            0.261     8.705
n8486.in[0] (.names)                                             1.014     9.719
n8486.out[0] (.names)                                            0.261     9.980
n8487.in[0] (.names)                                             1.014    10.993
n8487.out[0] (.names)                                            0.261    11.254
n8490.in[0] (.names)                                             1.014    12.268
n8490.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8494.in[0] (.names)                                             1.014    14.818
n8494.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n9875.in[1] (.names)                                             1.014    17.367
n9875.out[0] (.names)                                            0.261    17.628
n9881.in[0] (.names)                                             1.014    18.642
n9881.out[0] (.names)                                            0.261    18.903
n9882.in[1] (.names)                                             1.014    19.917
n9882.out[0] (.names)                                            0.261    20.178
n9883.in[1] (.names)                                             1.014    21.192
n9883.out[0] (.names)                                            0.261    21.453
n9886.in[0] (.names)                                             1.014    22.467
n9886.out[0] (.names)                                            0.261    22.728
n9889.in[1] (.names)                                             1.014    23.742
n9889.out[0] (.names)                                            0.261    24.003
n9843.in[0] (.names)                                             1.014    25.016
n9843.out[0] (.names)                                            0.261    25.277
n9847.in[0] (.names)                                             1.014    26.291
n9847.out[0] (.names)                                            0.261    26.552
n9911.in[1] (.names)                                             1.014    27.566
n9911.out[0] (.names)                                            0.261    27.827
n9903.in[1] (.names)                                             1.014    28.841
n9903.out[0] (.names)                                            0.261    29.102
n9904.in[0] (.names)                                             1.014    30.116
n9904.out[0] (.names)                                            0.261    30.377
n9909.in[2] (.names)                                             1.014    31.390
n9909.out[0] (.names)                                            0.261    31.651
n8523.in[1] (.names)                                             1.014    32.665
n8523.out[0] (.names)                                            0.261    32.926
n8579.in[0] (.names)                                             1.014    33.940
n8579.out[0] (.names)                                            0.261    34.201
n8468.in[2] (.names)                                             1.014    35.215
n8468.out[0] (.names)                                            0.261    35.476
n8469.in[3] (.names)                                             1.014    36.490
n8469.out[0] (.names)                                            0.261    36.751
n8471.in[0] (.names)                                             1.014    37.765
n8471.out[0] (.names)                                            0.261    38.026
n8472.in[0] (.names)                                             1.014    39.039
n8472.out[0] (.names)                                            0.261    39.300
n8125.in[0] (.names)                                             1.014    40.314
n8125.out[0] (.names)                                            0.261    40.575
n8273.in[1] (.names)                                             1.014    41.589
n8273.out[0] (.names)                                            0.261    41.850
n8285.in[0] (.names)                                             1.014    42.864
n8285.out[0] (.names)                                            0.261    43.125
n8127.in[0] (.names)                                             1.014    44.139
n8127.out[0] (.names)                                            0.261    44.400
n8286.in[0] (.names)                                             1.014    45.413
n8286.out[0] (.names)                                            0.261    45.674
n8121.in[0] (.names)                                             1.014    46.688
n8121.out[0] (.names)                                            0.261    46.949
n8311.in[0] (.names)                                             1.014    47.963
n8311.out[0] (.names)                                            0.261    48.224
n8312.in[0] (.names)                                             1.014    49.238
n8312.out[0] (.names)                                            0.261    49.499
n8313.in[0] (.names)                                             1.014    50.513
n8313.out[0] (.names)                                            0.261    50.774
n8115.in[0] (.names)                                             1.014    51.787
n8115.out[0] (.names)                                            0.261    52.048
n1346.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1346.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n8465.Q[0] (.latch clocked by pclk)
Endpoint  : n8301.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8465.clk[0] (.latch)                                            1.014     1.014
n8465.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8473.in[0] (.names)                                             1.014     2.070
n8473.out[0] (.names)                                            0.261     2.331
n8481.in[0] (.names)                                             1.014     3.344
n8481.out[0] (.names)                                            0.261     3.605
n8482.in[0] (.names)                                             1.014     4.619
n8482.out[0] (.names)                                            0.261     4.880
n8483.in[0] (.names)                                             1.014     5.894
n8483.out[0] (.names)                                            0.261     6.155
n8485.in[0] (.names)                                             1.014     7.169
n8485.out[0] (.names)                                            0.261     7.430
n8467.in[0] (.names)                                             1.014     8.444
n8467.out[0] (.names)                                            0.261     8.705
n8486.in[0] (.names)                                             1.014     9.719
n8486.out[0] (.names)                                            0.261     9.980
n8487.in[0] (.names)                                             1.014    10.993
n8487.out[0] (.names)                                            0.261    11.254
n8490.in[0] (.names)                                             1.014    12.268
n8490.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8494.in[0] (.names)                                             1.014    14.818
n8494.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n9875.in[1] (.names)                                             1.014    17.367
n9875.out[0] (.names)                                            0.261    17.628
n9881.in[0] (.names)                                             1.014    18.642
n9881.out[0] (.names)                                            0.261    18.903
n9882.in[1] (.names)                                             1.014    19.917
n9882.out[0] (.names)                                            0.261    20.178
n9883.in[1] (.names)                                             1.014    21.192
n9883.out[0] (.names)                                            0.261    21.453
n9886.in[0] (.names)                                             1.014    22.467
n9886.out[0] (.names)                                            0.261    22.728
n9889.in[1] (.names)                                             1.014    23.742
n9889.out[0] (.names)                                            0.261    24.003
n9843.in[0] (.names)                                             1.014    25.016
n9843.out[0] (.names)                                            0.261    25.277
n9847.in[0] (.names)                                             1.014    26.291
n9847.out[0] (.names)                                            0.261    26.552
n9911.in[1] (.names)                                             1.014    27.566
n9911.out[0] (.names)                                            0.261    27.827
n9903.in[1] (.names)                                             1.014    28.841
n9903.out[0] (.names)                                            0.261    29.102
n9904.in[0] (.names)                                             1.014    30.116
n9904.out[0] (.names)                                            0.261    30.377
n9909.in[2] (.names)                                             1.014    31.390
n9909.out[0] (.names)                                            0.261    31.651
n8523.in[1] (.names)                                             1.014    32.665
n8523.out[0] (.names)                                            0.261    32.926
n8579.in[0] (.names)                                             1.014    33.940
n8579.out[0] (.names)                                            0.261    34.201
n8468.in[2] (.names)                                             1.014    35.215
n8468.out[0] (.names)                                            0.261    35.476
n8469.in[3] (.names)                                             1.014    36.490
n8469.out[0] (.names)                                            0.261    36.751
n8471.in[0] (.names)                                             1.014    37.765
n8471.out[0] (.names)                                            0.261    38.026
n8472.in[0] (.names)                                             1.014    39.039
n8472.out[0] (.names)                                            0.261    39.300
n8125.in[0] (.names)                                             1.014    40.314
n8125.out[0] (.names)                                            0.261    40.575
n8273.in[1] (.names)                                             1.014    41.589
n8273.out[0] (.names)                                            0.261    41.850
n8285.in[0] (.names)                                             1.014    42.864
n8285.out[0] (.names)                                            0.261    43.125
n8127.in[0] (.names)                                             1.014    44.139
n8127.out[0] (.names)                                            0.261    44.400
n8286.in[0] (.names)                                             1.014    45.413
n8286.out[0] (.names)                                            0.261    45.674
n8121.in[0] (.names)                                             1.014    46.688
n8121.out[0] (.names)                                            0.261    46.949
n8311.in[0] (.names)                                             1.014    47.963
n8311.out[0] (.names)                                            0.261    48.224
n8312.in[0] (.names)                                             1.014    49.238
n8312.out[0] (.names)                                            0.261    49.499
n8313.in[0] (.names)                                             1.014    50.513
n8313.out[0] (.names)                                            0.261    50.774
n8115.in[0] (.names)                                             1.014    51.787
n8115.out[0] (.names)                                            0.261    52.048
n8301.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8301.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n8465.Q[0] (.latch clocked by pclk)
Endpoint  : n8146.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8465.clk[0] (.latch)                                            1.014     1.014
n8465.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8473.in[0] (.names)                                             1.014     2.070
n8473.out[0] (.names)                                            0.261     2.331
n8481.in[0] (.names)                                             1.014     3.344
n8481.out[0] (.names)                                            0.261     3.605
n8482.in[0] (.names)                                             1.014     4.619
n8482.out[0] (.names)                                            0.261     4.880
n8483.in[0] (.names)                                             1.014     5.894
n8483.out[0] (.names)                                            0.261     6.155
n8485.in[0] (.names)                                             1.014     7.169
n8485.out[0] (.names)                                            0.261     7.430
n8467.in[0] (.names)                                             1.014     8.444
n8467.out[0] (.names)                                            0.261     8.705
n8486.in[0] (.names)                                             1.014     9.719
n8486.out[0] (.names)                                            0.261     9.980
n8487.in[0] (.names)                                             1.014    10.993
n8487.out[0] (.names)                                            0.261    11.254
n8490.in[0] (.names)                                             1.014    12.268
n8490.out[0] (.names)                                            0.261    12.529
n8493.in[0] (.names)                                             1.014    13.543
n8493.out[0] (.names)                                            0.261    13.804
n8494.in[0] (.names)                                             1.014    14.818
n8494.out[0] (.names)                                            0.261    15.079
n8255.in[0] (.names)                                             1.014    16.093
n8255.out[0] (.names)                                            0.261    16.354
n9875.in[1] (.names)                                             1.014    17.367
n9875.out[0] (.names)                                            0.261    17.628
n9881.in[0] (.names)                                             1.014    18.642
n9881.out[0] (.names)                                            0.261    18.903
n9882.in[1] (.names)                                             1.014    19.917
n9882.out[0] (.names)                                            0.261    20.178
n9883.in[1] (.names)                                             1.014    21.192
n9883.out[0] (.names)                                            0.261    21.453
n9886.in[0] (.names)                                             1.014    22.467
n9886.out[0] (.names)                                            0.261    22.728
n9889.in[1] (.names)                                             1.014    23.742
n9889.out[0] (.names)                                            0.261    24.003
n9843.in[0] (.names)                                             1.014    25.016
n9843.out[0] (.names)                                            0.261    25.277
n9847.in[0] (.names)                                             1.014    26.291
n9847.out[0] (.names)                                            0.261    26.552
n9911.in[1] (.names)                                             1.014    27.566
n9911.out[0] (.names)                                            0.261    27.827
n9903.in[1] (.names)                                             1.014    28.841
n9903.out[0] (.names)                                            0.261    29.102
n9904.in[0] (.names)                                             1.014    30.116
n9904.out[0] (.names)                                            0.261    30.377
n9909.in[2] (.names)                                             1.014    31.390
n9909.out[0] (.names)                                            0.261    31.651
n8523.in[1] (.names)                                             1.014    32.665
n8523.out[0] (.names)                                            0.261    32.926
n8579.in[0] (.names)                                             1.014    33.940
n8579.out[0] (.names)                                            0.261    34.201
n8468.in[2] (.names)                                             1.014    35.215
n8468.out[0] (.names)                                            0.261    35.476
n8469.in[3] (.names)                                             1.014    36.490
n8469.out[0] (.names)                                            0.261    36.751
n8471.in[0] (.names)                                             1.014    37.765
n8471.out[0] (.names)                                            0.261    38.026
n8507.in[1] (.names)                                             1.014    39.039
n8507.out[0] (.names)                                            0.261    39.300
n8508.in[0] (.names)                                             1.014    40.314
n8508.out[0] (.names)                                            0.261    40.575
n8510.in[0] (.names)                                             1.014    41.589
n8510.out[0] (.names)                                            0.261    41.850
n8511.in[0] (.names)                                             1.014    42.864
n8511.out[0] (.names)                                            0.261    43.125
n8307.in[0] (.names)                                             1.014    44.139
n8307.out[0] (.names)                                            0.261    44.400
n8512.in[0] (.names)                                             1.014    45.413
n8512.out[0] (.names)                                            0.261    45.674
n8519.in[0] (.names)                                             1.014    46.688
n8519.out[0] (.names)                                            0.261    46.949
n8141.in[0] (.names)                                             1.014    47.963
n8141.out[0] (.names)                                            0.261    48.224
n8520.in[0] (.names)                                             1.014    49.238
n8520.out[0] (.names)                                            0.261    49.499
n8342.in[1] (.names)                                             1.014    50.513
n8342.out[0] (.names)                                            0.261    50.774
n8343.in[3] (.names)                                             1.014    51.787
n8343.out[0] (.names)                                            0.261    52.048
n8146.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8146.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n8361.Q[0] (.latch clocked by pclk)
Endpoint  : n3807.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8361.clk[0] (.latch)                                            1.014     1.014
n8361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8362.in[0] (.names)                                             1.014     2.070
n8362.out[0] (.names)                                            0.261     2.331
n8363.in[1] (.names)                                             1.014     3.344
n8363.out[0] (.names)                                            0.261     3.605
n8364.in[0] (.names)                                             1.014     4.619
n8364.out[0] (.names)                                            0.261     4.880
n8290.in[0] (.names)                                             1.014     5.894
n8290.out[0] (.names)                                            0.261     6.155
n8291.in[1] (.names)                                             1.014     7.169
n8291.out[0] (.names)                                            0.261     7.430
n8257.in[3] (.names)                                             1.014     8.444
n8257.out[0] (.names)                                            0.261     8.705
n8248.in[1] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8249.in[3] (.names)                                             1.014    10.993
n8249.out[0] (.names)                                            0.261    11.254
n8252.in[2] (.names)                                             1.014    12.268
n8252.out[0] (.names)                                            0.261    12.529
n8253.in[0] (.names)                                             1.014    13.543
n8253.out[0] (.names)                                            0.261    13.804
n8181.in[1] (.names)                                             1.014    14.818
n8181.out[0] (.names)                                            0.261    15.079
n8254.in[1] (.names)                                             1.014    16.093
n8254.out[0] (.names)                                            0.261    16.354
n8204.in[1] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8211.in[0] (.names)                                             1.014    18.642
n8211.out[0] (.names)                                            0.261    18.903
n8220.in[0] (.names)                                             1.014    19.917
n8220.out[0] (.names)                                            0.261    20.178
n8666.in[2] (.names)                                             1.014    21.192
n8666.out[0] (.names)                                            0.261    21.453
n8679.in[3] (.names)                                             1.014    22.467
n8679.out[0] (.names)                                            0.261    22.728
n8680.in[0] (.names)                                             1.014    23.742
n8680.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8685.in[0] (.names)                                             1.014    26.291
n8685.out[0] (.names)                                            0.261    26.552
n8693.in[1] (.names)                                             1.014    27.566
n8693.out[0] (.names)                                            0.261    27.827
n8694.in[0] (.names)                                             1.014    28.841
n8694.out[0] (.names)                                            0.261    29.102
n8652.in[1] (.names)                                             1.014    30.116
n8652.out[0] (.names)                                            0.261    30.377
n8653.in[1] (.names)                                             1.014    31.390
n8653.out[0] (.names)                                            0.261    31.651
n8656.in[1] (.names)                                             1.014    32.665
n8656.out[0] (.names)                                            0.261    32.926
n8658.in[0] (.names)                                             1.014    33.940
n8658.out[0] (.names)                                            0.261    34.201
n8659.in[0] (.names)                                             1.014    35.215
n8659.out[0] (.names)                                            0.261    35.476
n8660.in[0] (.names)                                             1.014    36.490
n8660.out[0] (.names)                                            0.261    36.751
n8638.in[1] (.names)                                             1.014    37.765
n8638.out[0] (.names)                                            0.261    38.026
n8635.in[0] (.names)                                             1.014    39.039
n8635.out[0] (.names)                                            0.261    39.300
n8636.in[1] (.names)                                             1.014    40.314
n8636.out[0] (.names)                                            0.261    40.575
n8611.in[0] (.names)                                             1.014    41.589
n8611.out[0] (.names)                                            0.261    41.850
n8640.in[2] (.names)                                             1.014    42.864
n8640.out[0] (.names)                                            0.261    43.125
n8610.in[1] (.names)                                             1.014    44.139
n8610.out[0] (.names)                                            0.261    44.400
n8641.in[0] (.names)                                             1.014    45.413
n8641.out[0] (.names)                                            0.261    45.674
n8646.in[0] (.names)                                             1.014    46.688
n8646.out[0] (.names)                                            0.261    46.949
n8647.in[1] (.names)                                             1.014    47.963
n8647.out[0] (.names)                                            0.261    48.224
n8648.in[0] (.names)                                             1.014    49.238
n8648.out[0] (.names)                                            0.261    49.499
n8576.in[0] (.names)                                             1.014    50.513
n8576.out[0] (.names)                                            0.261    50.774
n8120.in[0] (.names)                                             1.014    51.787
n8120.out[0] (.names)                                            0.261    52.048
n3807.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3807.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n8361.Q[0] (.latch clocked by pclk)
Endpoint  : n450.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8361.clk[0] (.latch)                                            1.014     1.014
n8361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8362.in[0] (.names)                                             1.014     2.070
n8362.out[0] (.names)                                            0.261     2.331
n8363.in[1] (.names)                                             1.014     3.344
n8363.out[0] (.names)                                            0.261     3.605
n8364.in[0] (.names)                                             1.014     4.619
n8364.out[0] (.names)                                            0.261     4.880
n8290.in[0] (.names)                                             1.014     5.894
n8290.out[0] (.names)                                            0.261     6.155
n8291.in[1] (.names)                                             1.014     7.169
n8291.out[0] (.names)                                            0.261     7.430
n8257.in[3] (.names)                                             1.014     8.444
n8257.out[0] (.names)                                            0.261     8.705
n8248.in[1] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8249.in[3] (.names)                                             1.014    10.993
n8249.out[0] (.names)                                            0.261    11.254
n8252.in[2] (.names)                                             1.014    12.268
n8252.out[0] (.names)                                            0.261    12.529
n8253.in[0] (.names)                                             1.014    13.543
n8253.out[0] (.names)                                            0.261    13.804
n8181.in[1] (.names)                                             1.014    14.818
n8181.out[0] (.names)                                            0.261    15.079
n8254.in[1] (.names)                                             1.014    16.093
n8254.out[0] (.names)                                            0.261    16.354
n8204.in[1] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8211.in[0] (.names)                                             1.014    18.642
n8211.out[0] (.names)                                            0.261    18.903
n8220.in[0] (.names)                                             1.014    19.917
n8220.out[0] (.names)                                            0.261    20.178
n8666.in[2] (.names)                                             1.014    21.192
n8666.out[0] (.names)                                            0.261    21.453
n8679.in[3] (.names)                                             1.014    22.467
n8679.out[0] (.names)                                            0.261    22.728
n8680.in[0] (.names)                                             1.014    23.742
n8680.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8685.in[0] (.names)                                             1.014    26.291
n8685.out[0] (.names)                                            0.261    26.552
n8693.in[1] (.names)                                             1.014    27.566
n8693.out[0] (.names)                                            0.261    27.827
n8694.in[0] (.names)                                             1.014    28.841
n8694.out[0] (.names)                                            0.261    29.102
n8652.in[1] (.names)                                             1.014    30.116
n8652.out[0] (.names)                                            0.261    30.377
n8717.in[1] (.names)                                             1.014    31.390
n8717.out[0] (.names)                                            0.261    31.651
n8725.in[1] (.names)                                             1.014    32.665
n8725.out[0] (.names)                                            0.261    32.926
n8726.in[0] (.names)                                             1.014    33.940
n8726.out[0] (.names)                                            0.261    34.201
n8731.in[0] (.names)                                             1.014    35.215
n8731.out[0] (.names)                                            0.261    35.476
n8697.in[1] (.names)                                             1.014    36.490
n8697.out[0] (.names)                                            0.261    36.751
n8698.in[1] (.names)                                             1.014    37.765
n8698.out[0] (.names)                                            0.261    38.026
n8700.in[0] (.names)                                             1.014    39.039
n8700.out[0] (.names)                                            0.261    39.300
n8702.in[0] (.names)                                             1.014    40.314
n8702.out[0] (.names)                                            0.261    40.575
n8734.in[3] (.names)                                             1.014    41.589
n8734.out[0] (.names)                                            0.261    41.850
n8736.in[1] (.names)                                             1.014    42.864
n8736.out[0] (.names)                                            0.261    43.125
n8735.in[0] (.names)                                             1.014    44.139
n8735.out[0] (.names)                                            0.261    44.400
n8740.in[2] (.names)                                             1.014    45.413
n8740.out[0] (.names)                                            0.261    45.674
n8741.in[2] (.names)                                             1.014    46.688
n8741.out[0] (.names)                                            0.261    46.949
n8742.in[0] (.names)                                             1.014    47.963
n8742.out[0] (.names)                                            0.261    48.224
n8743.in[0] (.names)                                             1.014    49.238
n8743.out[0] (.names)                                            0.261    49.499
n8059.in[0] (.names)                                             1.014    50.513
n8059.out[0] (.names)                                            0.261    50.774
n8577.in[1] (.names)                                             1.014    51.787
n8577.out[0] (.names)                                            0.261    52.048
n450.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n450.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n8669.Q[0] (.latch clocked by pclk)
Endpoint  : n8980.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8669.clk[0] (.latch)                                            1.014     1.014
n8669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8607.in[0] (.names)                                             1.014     2.070
n8607.out[0] (.names)                                            0.261     2.331
n8585.in[0] (.names)                                             1.014     3.344
n8585.out[0] (.names)                                            0.261     3.605
n8586.in[0] (.names)                                             1.014     4.619
n8586.out[0] (.names)                                            0.261     4.880
n8587.in[0] (.names)                                             1.014     5.894
n8587.out[0] (.names)                                            0.261     6.155
n8582.in[0] (.names)                                             1.014     7.169
n8582.out[0] (.names)                                            0.261     7.430
n8603.in[2] (.names)                                             1.014     8.444
n8603.out[0] (.names)                                            0.261     8.705
n8600.in[0] (.names)                                             1.014     9.719
n8600.out[0] (.names)                                            0.261     9.980
n8601.in[0] (.names)                                             1.014    10.993
n8601.out[0] (.names)                                            0.261    11.254
n8604.in[1] (.names)                                             1.014    12.268
n8604.out[0] (.names)                                            0.261    12.529
n8590.in[0] (.names)                                             1.014    13.543
n8590.out[0] (.names)                                            0.261    13.804
n8624.in[1] (.names)                                             1.014    14.818
n8624.out[0] (.names)                                            0.261    15.079
n8625.in[1] (.names)                                             1.014    16.093
n8625.out[0] (.names)                                            0.261    16.354
n8622.in[0] (.names)                                             1.014    17.367
n8622.out[0] (.names)                                            0.261    17.628
n8623.in[0] (.names)                                             1.014    18.642
n8623.out[0] (.names)                                            0.261    18.903
n8584.in[0] (.names)                                             1.014    19.917
n8584.out[0] (.names)                                            0.261    20.178
n8583.in[0] (.names)                                             1.014    21.192
n8583.out[0] (.names)                                            0.261    21.453
n8599.in[0] (.names)                                             1.014    22.467
n8599.out[0] (.names)                                            0.261    22.728
n8543.in[3] (.names)                                             1.014    23.742
n8543.out[0] (.names)                                            0.261    24.003
n8549.in[3] (.names)                                             1.014    25.016
n8549.out[0] (.names)                                            0.261    25.277
n8592.in[2] (.names)                                             1.014    26.291
n8592.out[0] (.names)                                            0.261    26.552
n8594.in[0] (.names)                                             1.014    27.566
n8594.out[0] (.names)                                            0.261    27.827
n8595.in[1] (.names)                                             1.014    28.841
n8595.out[0] (.names)                                            0.261    29.102
n8581.in[1] (.names)                                             1.014    30.116
n8581.out[0] (.names)                                            0.261    30.377
n8596.in[1] (.names)                                             1.014    31.390
n8596.out[0] (.names)                                            0.261    31.651
n9451.in[0] (.names)                                             1.014    32.665
n9451.out[0] (.names)                                            0.261    32.926
n9453.in[2] (.names)                                             1.014    33.940
n9453.out[0] (.names)                                            0.261    34.201
n9454.in[1] (.names)                                             1.014    35.215
n9454.out[0] (.names)                                            0.261    35.476
n9456.in[1] (.names)                                             1.014    36.490
n9456.out[0] (.names)                                            0.261    36.751
n9432.in[0] (.names)                                             1.014    37.765
n9432.out[0] (.names)                                            0.261    38.026
n9434.in[0] (.names)                                             1.014    39.039
n9434.out[0] (.names)                                            0.261    39.300
n9439.in[0] (.names)                                             1.014    40.314
n9439.out[0] (.names)                                            0.261    40.575
n9462.in[1] (.names)                                             1.014    41.589
n9462.out[0] (.names)                                            0.261    41.850
n9463.in[0] (.names)                                             1.014    42.864
n9463.out[0] (.names)                                            0.261    43.125
n9464.in[1] (.names)                                             1.014    44.139
n9464.out[0] (.names)                                            0.261    44.400
n9465.in[2] (.names)                                             1.014    45.413
n9465.out[0] (.names)                                            0.261    45.674
n9460.in[2] (.names)                                             1.014    46.688
n9460.out[0] (.names)                                            0.261    46.949
n8551.in[0] (.names)                                             1.014    47.963
n8551.out[0] (.names)                                            0.261    48.224
n9466.in[0] (.names)                                             1.014    49.238
n9466.out[0] (.names)                                            0.261    49.499
n8578.in[1] (.names)                                             1.014    50.513
n8578.out[0] (.names)                                            0.261    50.774
n8979.in[0] (.names)                                             1.014    51.787
n8979.out[0] (.names)                                            0.261    52.048
n8980.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8980.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n9663.Q[0] (.latch clocked by pclk)
Endpoint  : n8933.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9663.clk[0] (.latch)                                            1.014     1.014
n9663.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9630.in[0] (.names)                                             1.014     2.070
n9630.out[0] (.names)                                            0.261     2.331
n9659.in[0] (.names)                                             1.014     3.344
n9659.out[0] (.names)                                            0.261     3.605
n9643.in[0] (.names)                                             1.014     4.619
n9643.out[0] (.names)                                            0.261     4.880
n9468.in[0] (.names)                                             1.014     5.894
n9468.out[0] (.names)                                            0.261     6.155
n9469.in[3] (.names)                                             1.014     7.169
n9469.out[0] (.names)                                            0.261     7.430
n9470.in[2] (.names)                                             1.014     8.444
n9470.out[0] (.names)                                            0.261     8.705
n9471.in[0] (.names)                                             1.014     9.719
n9471.out[0] (.names)                                            0.261     9.980
n9472.in[0] (.names)                                             1.014    10.993
n9472.out[0] (.names)                                            0.261    11.254
n9473.in[0] (.names)                                             1.014    12.268
n9473.out[0] (.names)                                            0.261    12.529
n9474.in[2] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9475.in[0] (.names)                                             1.014    14.818
n9475.out[0] (.names)                                            0.261    15.079
n9605.in[3] (.names)                                             1.014    16.093
n9605.out[0] (.names)                                            0.261    16.354
n9607.in[1] (.names)                                             1.014    17.367
n9607.out[0] (.names)                                            0.261    17.628
n9608.in[0] (.names)                                             1.014    18.642
n9608.out[0] (.names)                                            0.261    18.903
n9610.in[3] (.names)                                             1.014    19.917
n9610.out[0] (.names)                                            0.261    20.178
n9613.in[1] (.names)                                             1.014    21.192
n9613.out[0] (.names)                                            0.261    21.453
n9614.in[0] (.names)                                             1.014    22.467
n9614.out[0] (.names)                                            0.261    22.728
n9615.in[0] (.names)                                             1.014    23.742
n9615.out[0] (.names)                                            0.261    24.003
n9616.in[0] (.names)                                             1.014    25.016
n9616.out[0] (.names)                                            0.261    25.277
n9617.in[1] (.names)                                             1.014    26.291
n9617.out[0] (.names)                                            0.261    26.552
n9426.in[0] (.names)                                             1.014    27.566
n9426.out[0] (.names)                                            0.261    27.827
n9623.in[2] (.names)                                             1.014    28.841
n9623.out[0] (.names)                                            0.261    29.102
n9619.in[0] (.names)                                             1.014    30.116
n9619.out[0] (.names)                                            0.261    30.377
n9622.in[0] (.names)                                             1.014    31.390
n9622.out[0] (.names)                                            0.261    31.651
n8106.in[0] (.names)                                             1.014    32.665
n8106.out[0] (.names)                                            0.261    32.926
n9713.in[0] (.names)                                             1.014    33.940
n9713.out[0] (.names)                                            0.261    34.201
n9715.in[0] (.names)                                             1.014    35.215
n9715.out[0] (.names)                                            0.261    35.476
n9716.in[2] (.names)                                             1.014    36.490
n9716.out[0] (.names)                                            0.261    36.751
n9717.in[0] (.names)                                             1.014    37.765
n9717.out[0] (.names)                                            0.261    38.026
n9718.in[0] (.names)                                             1.014    39.039
n9718.out[0] (.names)                                            0.261    39.300
n9719.in[1] (.names)                                             1.014    40.314
n9719.out[0] (.names)                                            0.261    40.575
n9720.in[2] (.names)                                             1.014    41.589
n9720.out[0] (.names)                                            0.261    41.850
n9721.in[1] (.names)                                             1.014    42.864
n9721.out[0] (.names)                                            0.261    43.125
n9722.in[0] (.names)                                             1.014    44.139
n9722.out[0] (.names)                                            0.261    44.400
n9727.in[2] (.names)                                             1.014    45.413
n9727.out[0] (.names)                                            0.261    45.674
n9696.in[0] (.names)                                             1.014    46.688
n9696.out[0] (.names)                                            0.261    46.949
n9730.in[0] (.names)                                             1.014    47.963
n9730.out[0] (.names)                                            0.261    48.224
n8948.in[0] (.names)                                             1.014    49.238
n8948.out[0] (.names)                                            0.261    49.499
n8935.in[0] (.names)                                             1.014    50.513
n8935.out[0] (.names)                                            0.261    50.774
n8932.in[0] (.names)                                             1.014    51.787
n8932.out[0] (.names)                                            0.261    52.048
n8933.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8933.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n8969.Q[0] (.latch clocked by pclk)
Endpoint  : n9981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8969.clk[0] (.latch)                                            1.014     1.014
n8969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9787.in[0] (.names)                                             1.014     2.070
n9787.out[0] (.names)                                            0.261     2.331
n9793.in[0] (.names)                                             1.014     3.344
n9793.out[0] (.names)                                            0.261     3.605
n9798.in[0] (.names)                                             1.014     4.619
n9798.out[0] (.names)                                            0.261     4.880
n9799.in[2] (.names)                                             1.014     5.894
n9799.out[0] (.names)                                            0.261     6.155
n9796.in[0] (.names)                                             1.014     7.169
n9796.out[0] (.names)                                            0.261     7.430
n9795.in[0] (.names)                                             1.014     8.444
n9795.out[0] (.names)                                            0.261     8.705
n9786.in[2] (.names)                                             1.014     9.719
n9786.out[0] (.names)                                            0.261     9.980
n9229.in[1] (.names)                                             1.014    10.993
n9229.out[0] (.names)                                            0.261    11.254
n9801.in[1] (.names)                                             1.014    12.268
n9801.out[0] (.names)                                            0.261    12.529
n9802.in[0] (.names)                                             1.014    13.543
n9802.out[0] (.names)                                            0.261    13.804
n9803.in[1] (.names)                                             1.014    14.818
n9803.out[0] (.names)                                            0.261    15.079
n9804.in[2] (.names)                                             1.014    16.093
n9804.out[0] (.names)                                            0.261    16.354
n9805.in[1] (.names)                                             1.014    17.367
n9805.out[0] (.names)                                            0.261    17.628
n9709.in[0] (.names)                                             1.014    18.642
n9709.out[0] (.names)                                            0.261    18.903
n9710.in[1] (.names)                                             1.014    19.917
n9710.out[0] (.names)                                            0.261    20.178
n9702.in[0] (.names)                                             1.014    21.192
n9702.out[0] (.names)                                            0.261    21.453
n9252.in[0] (.names)                                             1.014    22.467
n9252.out[0] (.names)                                            0.261    22.728
n9970.in[0] (.names)                                             1.014    23.742
n9970.out[0] (.names)                                            0.261    24.003
n9972.in[0] (.names)                                             1.014    25.016
n9972.out[0] (.names)                                            0.261    25.277
n9973.in[1] (.names)                                             1.014    26.291
n9973.out[0] (.names)                                            0.261    26.552
n9978.in[0] (.names)                                             1.014    27.566
n9978.out[0] (.names)                                            0.261    27.827
n5819.in[0] (.names)                                             1.014    28.841
n5819.out[0] (.names)                                            0.261    29.102
n8526.in[0] (.names)                                             1.014    30.116
n8526.out[0] (.names)                                            0.261    30.377
n10079.in[0] (.names)                                            1.014    31.390
n10079.out[0] (.names)                                           0.261    31.651
n10020.in[0] (.names)                                            1.014    32.665
n10020.out[0] (.names)                                           0.261    32.926
n10048.in[0] (.names)                                            1.014    33.940
n10048.out[0] (.names)                                           0.261    34.201
n10049.in[0] (.names)                                            1.014    35.215
n10049.out[0] (.names)                                           0.261    35.476
n10050.in[0] (.names)                                            1.014    36.490
n10050.out[0] (.names)                                           0.261    36.751
n10058.in[1] (.names)                                            1.014    37.765
n10058.out[0] (.names)                                           0.261    38.026
n10085.in[2] (.names)                                            1.014    39.039
n10085.out[0] (.names)                                           0.261    39.300
n10042.in[1] (.names)                                            1.014    40.314
n10042.out[0] (.names)                                           0.261    40.575
n10083.in[1] (.names)                                            1.014    41.589
n10083.out[0] (.names)                                           0.261    41.850
n10088.in[0] (.names)                                            1.014    42.864
n10088.out[0] (.names)                                           0.261    43.125
n10089.in[0] (.names)                                            1.014    44.139
n10089.out[0] (.names)                                           0.261    44.400
n8524.in[0] (.names)                                             1.014    45.413
n8524.out[0] (.names)                                            0.261    45.674
n10090.in[0] (.names)                                            1.014    46.688
n10090.out[0] (.names)                                           0.261    46.949
n8531.in[0] (.names)                                             1.014    47.963
n8531.out[0] (.names)                                            0.261    48.224
n10000.in[0] (.names)                                            1.014    49.238
n10000.out[0] (.names)                                           0.261    49.499
n10001.in[0] (.names)                                            1.014    50.513
n10001.out[0] (.names)                                           0.261    50.774
n9980.in[0] (.names)                                             1.014    51.787
n9980.out[0] (.names)                                            0.261    52.048
n9981.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9981.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n8969.Q[0] (.latch clocked by pclk)
Endpoint  : n9985.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8969.clk[0] (.latch)                                            1.014     1.014
n8969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9787.in[0] (.names)                                             1.014     2.070
n9787.out[0] (.names)                                            0.261     2.331
n9793.in[0] (.names)                                             1.014     3.344
n9793.out[0] (.names)                                            0.261     3.605
n9798.in[0] (.names)                                             1.014     4.619
n9798.out[0] (.names)                                            0.261     4.880
n9799.in[2] (.names)                                             1.014     5.894
n9799.out[0] (.names)                                            0.261     6.155
n9796.in[0] (.names)                                             1.014     7.169
n9796.out[0] (.names)                                            0.261     7.430
n9795.in[0] (.names)                                             1.014     8.444
n9795.out[0] (.names)                                            0.261     8.705
n9786.in[2] (.names)                                             1.014     9.719
n9786.out[0] (.names)                                            0.261     9.980
n9229.in[1] (.names)                                             1.014    10.993
n9229.out[0] (.names)                                            0.261    11.254
n9801.in[1] (.names)                                             1.014    12.268
n9801.out[0] (.names)                                            0.261    12.529
n9802.in[0] (.names)                                             1.014    13.543
n9802.out[0] (.names)                                            0.261    13.804
n9803.in[1] (.names)                                             1.014    14.818
n9803.out[0] (.names)                                            0.261    15.079
n9804.in[2] (.names)                                             1.014    16.093
n9804.out[0] (.names)                                            0.261    16.354
n9805.in[1] (.names)                                             1.014    17.367
n9805.out[0] (.names)                                            0.261    17.628
n9709.in[0] (.names)                                             1.014    18.642
n9709.out[0] (.names)                                            0.261    18.903
n9710.in[1] (.names)                                             1.014    19.917
n9710.out[0] (.names)                                            0.261    20.178
n9702.in[0] (.names)                                             1.014    21.192
n9702.out[0] (.names)                                            0.261    21.453
n9252.in[0] (.names)                                             1.014    22.467
n9252.out[0] (.names)                                            0.261    22.728
n9970.in[0] (.names)                                             1.014    23.742
n9970.out[0] (.names)                                            0.261    24.003
n9972.in[0] (.names)                                             1.014    25.016
n9972.out[0] (.names)                                            0.261    25.277
n9973.in[1] (.names)                                             1.014    26.291
n9973.out[0] (.names)                                            0.261    26.552
n9978.in[0] (.names)                                             1.014    27.566
n9978.out[0] (.names)                                            0.261    27.827
n5819.in[0] (.names)                                             1.014    28.841
n5819.out[0] (.names)                                            0.261    29.102
n8526.in[0] (.names)                                             1.014    30.116
n8526.out[0] (.names)                                            0.261    30.377
n10079.in[0] (.names)                                            1.014    31.390
n10079.out[0] (.names)                                           0.261    31.651
n10020.in[0] (.names)                                            1.014    32.665
n10020.out[0] (.names)                                           0.261    32.926
n10048.in[0] (.names)                                            1.014    33.940
n10048.out[0] (.names)                                           0.261    34.201
n10049.in[0] (.names)                                            1.014    35.215
n10049.out[0] (.names)                                           0.261    35.476
n10050.in[0] (.names)                                            1.014    36.490
n10050.out[0] (.names)                                           0.261    36.751
n10058.in[1] (.names)                                            1.014    37.765
n10058.out[0] (.names)                                           0.261    38.026
n10085.in[2] (.names)                                            1.014    39.039
n10085.out[0] (.names)                                           0.261    39.300
n10042.in[1] (.names)                                            1.014    40.314
n10042.out[0] (.names)                                           0.261    40.575
n10083.in[1] (.names)                                            1.014    41.589
n10083.out[0] (.names)                                           0.261    41.850
n10088.in[0] (.names)                                            1.014    42.864
n10088.out[0] (.names)                                           0.261    43.125
n10089.in[0] (.names)                                            1.014    44.139
n10089.out[0] (.names)                                           0.261    44.400
n8524.in[0] (.names)                                             1.014    45.413
n8524.out[0] (.names)                                            0.261    45.674
n10090.in[0] (.names)                                            1.014    46.688
n10090.out[0] (.names)                                           0.261    46.949
n8531.in[0] (.names)                                             1.014    47.963
n8531.out[0] (.names)                                            0.261    48.224
n10000.in[0] (.names)                                            1.014    49.238
n10000.out[0] (.names)                                           0.261    49.499
n10001.in[0] (.names)                                            1.014    50.513
n10001.out[0] (.names)                                           0.261    50.774
n9980.in[0] (.names)                                             1.014    51.787
n9980.out[0] (.names)                                            0.261    52.048
n9985.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9985.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n5872.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6517.in[1] (.names)                                             1.014     2.070
n6517.out[0] (.names)                                            0.261     2.331
n6576.in[1] (.names)                                             1.014     3.344
n6576.out[0] (.names)                                            0.261     3.605
n6612.in[1] (.names)                                             1.014     4.619
n6612.out[0] (.names)                                            0.261     4.880
n6711.in[1] (.names)                                             1.014     5.894
n6711.out[0] (.names)                                            0.261     6.155
n6712.in[0] (.names)                                             1.014     7.169
n6712.out[0] (.names)                                            0.261     7.430
n6713.in[0] (.names)                                             1.014     8.444
n6713.out[0] (.names)                                            0.261     8.705
n6716.in[1] (.names)                                             1.014     9.719
n6716.out[0] (.names)                                            0.261     9.980
n6721.in[0] (.names)                                             1.014    10.993
n6721.out[0] (.names)                                            0.261    11.254
n6722.in[2] (.names)                                             1.014    12.268
n6722.out[0] (.names)                                            0.261    12.529
n6723.in[1] (.names)                                             1.014    13.543
n6723.out[0] (.names)                                            0.261    13.804
n5949.in[0] (.names)                                             1.014    14.818
n5949.out[0] (.names)                                            0.261    15.079
n5940.in[1] (.names)                                             1.014    16.093
n5940.out[0] (.names)                                            0.261    16.354
n5942.in[0] (.names)                                             1.014    17.367
n5942.out[0] (.names)                                            0.261    17.628
n5943.in[0] (.names)                                             1.014    18.642
n5943.out[0] (.names)                                            0.261    18.903
n5945.in[0] (.names)                                             1.014    19.917
n5945.out[0] (.names)                                            0.261    20.178
n5834.in[1] (.names)                                             1.014    21.192
n5834.out[0] (.names)                                            0.261    21.453
n6388.in[2] (.names)                                             1.014    22.467
n6388.out[0] (.names)                                            0.261    22.728
n6395.in[0] (.names)                                             1.014    23.742
n6395.out[0] (.names)                                            0.261    24.003
n6396.in[0] (.names)                                             1.014    25.016
n6396.out[0] (.names)                                            0.261    25.277
n6398.in[0] (.names)                                             1.014    26.291
n6398.out[0] (.names)                                            0.261    26.552
n6399.in[0] (.names)                                             1.014    27.566
n6399.out[0] (.names)                                            0.261    27.827
n6401.in[1] (.names)                                             1.014    28.841
n6401.out[0] (.names)                                            0.261    29.102
n6391.in[2] (.names)                                             1.014    30.116
n6391.out[0] (.names)                                            0.261    30.377
n6393.in[0] (.names)                                             1.014    31.390
n6393.out[0] (.names)                                            0.261    31.651
n6402.in[2] (.names)                                             1.014    32.665
n6402.out[0] (.names)                                            0.261    32.926
n6403.in[0] (.names)                                             1.014    33.940
n6403.out[0] (.names)                                            0.261    34.201
n6404.in[2] (.names)                                             1.014    35.215
n6404.out[0] (.names)                                            0.261    35.476
n6408.in[0] (.names)                                             1.014    36.490
n6408.out[0] (.names)                                            0.261    36.751
n6409.in[1] (.names)                                             1.014    37.765
n6409.out[0] (.names)                                            0.261    38.026
n6410.in[0] (.names)                                             1.014    39.039
n6410.out[0] (.names)                                            0.261    39.300
n6429.in[0] (.names)                                             1.014    40.314
n6429.out[0] (.names)                                            0.261    40.575
n6430.in[1] (.names)                                             1.014    41.589
n6430.out[0] (.names)                                            0.261    41.850
n6425.in[1] (.names)                                             1.014    42.864
n6425.out[0] (.names)                                            0.261    43.125
n6414.in[0] (.names)                                             1.014    44.139
n6414.out[0] (.names)                                            0.261    44.400
n6415.in[1] (.names)                                             1.014    45.413
n6415.out[0] (.names)                                            0.261    45.674
n6416.in[1] (.names)                                             1.014    46.688
n6416.out[0] (.names)                                            0.261    46.949
n6417.in[0] (.names)                                             1.014    47.963
n6417.out[0] (.names)                                            0.261    48.224
n6418.in[0] (.names)                                             1.014    49.238
n6418.out[0] (.names)                                            0.261    49.499
n6420.in[0] (.names)                                             1.014    50.513
n6420.out[0] (.names)                                            0.261    50.774
n5871.in[0] (.names)                                             1.014    51.787
n5871.out[0] (.names)                                            0.261    52.048
n5872.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5872.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n5889.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6517.in[1] (.names)                                             1.014     2.070
n6517.out[0] (.names)                                            0.261     2.331
n6576.in[1] (.names)                                             1.014     3.344
n6576.out[0] (.names)                                            0.261     3.605
n6612.in[1] (.names)                                             1.014     4.619
n6612.out[0] (.names)                                            0.261     4.880
n6711.in[1] (.names)                                             1.014     5.894
n6711.out[0] (.names)                                            0.261     6.155
n6712.in[0] (.names)                                             1.014     7.169
n6712.out[0] (.names)                                            0.261     7.430
n6713.in[0] (.names)                                             1.014     8.444
n6713.out[0] (.names)                                            0.261     8.705
n6716.in[1] (.names)                                             1.014     9.719
n6716.out[0] (.names)                                            0.261     9.980
n6721.in[0] (.names)                                             1.014    10.993
n6721.out[0] (.names)                                            0.261    11.254
n6722.in[2] (.names)                                             1.014    12.268
n6722.out[0] (.names)                                            0.261    12.529
n6723.in[1] (.names)                                             1.014    13.543
n6723.out[0] (.names)                                            0.261    13.804
n5949.in[0] (.names)                                             1.014    14.818
n5949.out[0] (.names)                                            0.261    15.079
n5940.in[1] (.names)                                             1.014    16.093
n5940.out[0] (.names)                                            0.261    16.354
n5942.in[0] (.names)                                             1.014    17.367
n5942.out[0] (.names)                                            0.261    17.628
n5943.in[0] (.names)                                             1.014    18.642
n5943.out[0] (.names)                                            0.261    18.903
n5945.in[0] (.names)                                             1.014    19.917
n5945.out[0] (.names)                                            0.261    20.178
n5834.in[1] (.names)                                             1.014    21.192
n5834.out[0] (.names)                                            0.261    21.453
n6388.in[2] (.names)                                             1.014    22.467
n6388.out[0] (.names)                                            0.261    22.728
n6395.in[0] (.names)                                             1.014    23.742
n6395.out[0] (.names)                                            0.261    24.003
n6396.in[0] (.names)                                             1.014    25.016
n6396.out[0] (.names)                                            0.261    25.277
n6398.in[0] (.names)                                             1.014    26.291
n6398.out[0] (.names)                                            0.261    26.552
n6399.in[0] (.names)                                             1.014    27.566
n6399.out[0] (.names)                                            0.261    27.827
n6401.in[1] (.names)                                             1.014    28.841
n6401.out[0] (.names)                                            0.261    29.102
n6391.in[2] (.names)                                             1.014    30.116
n6391.out[0] (.names)                                            0.261    30.377
n6393.in[0] (.names)                                             1.014    31.390
n6393.out[0] (.names)                                            0.261    31.651
n6402.in[2] (.names)                                             1.014    32.665
n6402.out[0] (.names)                                            0.261    32.926
n6403.in[0] (.names)                                             1.014    33.940
n6403.out[0] (.names)                                            0.261    34.201
n6404.in[2] (.names)                                             1.014    35.215
n6404.out[0] (.names)                                            0.261    35.476
n6408.in[0] (.names)                                             1.014    36.490
n6408.out[0] (.names)                                            0.261    36.751
n6409.in[1] (.names)                                             1.014    37.765
n6409.out[0] (.names)                                            0.261    38.026
n6410.in[0] (.names)                                             1.014    39.039
n6410.out[0] (.names)                                            0.261    39.300
n6429.in[0] (.names)                                             1.014    40.314
n6429.out[0] (.names)                                            0.261    40.575
n6430.in[1] (.names)                                             1.014    41.589
n6430.out[0] (.names)                                            0.261    41.850
n6425.in[1] (.names)                                             1.014    42.864
n6425.out[0] (.names)                                            0.261    43.125
n6414.in[0] (.names)                                             1.014    44.139
n6414.out[0] (.names)                                            0.261    44.400
n6415.in[1] (.names)                                             1.014    45.413
n6415.out[0] (.names)                                            0.261    45.674
n6416.in[1] (.names)                                             1.014    46.688
n6416.out[0] (.names)                                            0.261    46.949
n6417.in[0] (.names)                                             1.014    47.963
n6417.out[0] (.names)                                            0.261    48.224
n6418.in[0] (.names)                                             1.014    49.238
n6418.out[0] (.names)                                            0.261    49.499
n5910.in[1] (.names)                                             1.014    50.513
n5910.out[0] (.names)                                            0.261    50.774
n5888.in[0] (.names)                                             1.014    51.787
n5888.out[0] (.names)                                            0.261    52.048
n5889.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5889.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n12153.Q[0] (.latch clocked by pclk)
Endpoint  : n12153.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12153.clk[0] (.latch)                                           1.014     1.014
n12153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13147.in[0] (.names)                                            1.014     2.070
n13147.out[0] (.names)                                           0.261     2.331
n13151.in[1] (.names)                                            1.014     3.344
n13151.out[0] (.names)                                           0.261     3.605
n13325.in[0] (.names)                                            1.014     4.619
n13325.out[0] (.names)                                           0.261     4.880
n13161.in[1] (.names)                                            1.014     5.894
n13161.out[0] (.names)                                           0.261     6.155
n13162.in[1] (.names)                                            1.014     7.169
n13162.out[0] (.names)                                           0.261     7.430
n13164.in[1] (.names)                                            1.014     8.444
n13164.out[0] (.names)                                           0.261     8.705
n13186.in[0] (.names)                                            1.014     9.719
n13186.out[0] (.names)                                           0.261     9.980
n13232.in[0] (.names)                                            1.014    10.993
n13232.out[0] (.names)                                           0.261    11.254
n13233.in[2] (.names)                                            1.014    12.268
n13233.out[0] (.names)                                           0.261    12.529
n13237.in[2] (.names)                                            1.014    13.543
n13237.out[0] (.names)                                           0.261    13.804
n13238.in[1] (.names)                                            1.014    14.818
n13238.out[0] (.names)                                           0.261    15.079
n13239.in[1] (.names)                                            1.014    16.093
n13239.out[0] (.names)                                           0.261    16.354
n13283.in[0] (.names)                                            1.014    17.367
n13283.out[0] (.names)                                           0.261    17.628
n13285.in[2] (.names)                                            1.014    18.642
n13285.out[0] (.names)                                           0.261    18.903
n13286.in[1] (.names)                                            1.014    19.917
n13286.out[0] (.names)                                           0.261    20.178
n13265.in[0] (.names)                                            1.014    21.192
n13265.out[0] (.names)                                           0.261    21.453
n13127.in[0] (.names)                                            1.014    22.467
n13127.out[0] (.names)                                           0.261    22.728
n13115.in[1] (.names)                                            1.014    23.742
n13115.out[0] (.names)                                           0.261    24.003
n13111.in[0] (.names)                                            1.014    25.016
n13111.out[0] (.names)                                           0.261    25.277
n13113.in[0] (.names)                                            1.014    26.291
n13113.out[0] (.names)                                           0.261    26.552
n13114.in[0] (.names)                                            1.014    27.566
n13114.out[0] (.names)                                           0.261    27.827
n13108.in[0] (.names)                                            1.014    28.841
n13108.out[0] (.names)                                           0.261    29.102
n13110.in[0] (.names)                                            1.014    30.116
n13110.out[0] (.names)                                           0.261    30.377
n13118.in[1] (.names)                                            1.014    31.390
n13118.out[0] (.names)                                           0.261    31.651
n13119.in[0] (.names)                                            1.014    32.665
n13119.out[0] (.names)                                           0.261    32.926
n13121.in[1] (.names)                                            1.014    33.940
n13121.out[0] (.names)                                           0.261    34.201
n13122.in[1] (.names)                                            1.014    35.215
n13122.out[0] (.names)                                           0.261    35.476
n13123.in[0] (.names)                                            1.014    36.490
n13123.out[0] (.names)                                           0.261    36.751
n13052.in[1] (.names)                                            1.014    37.765
n13052.out[0] (.names)                                           0.261    38.026
n13043.in[1] (.names)                                            1.014    39.039
n13043.out[0] (.names)                                           0.261    39.300
n13053.in[0] (.names)                                            1.014    40.314
n13053.out[0] (.names)                                           0.261    40.575
n13054.in[0] (.names)                                            1.014    41.589
n13054.out[0] (.names)                                           0.261    41.850
n13047.in[0] (.names)                                            1.014    42.864
n13047.out[0] (.names)                                           0.261    43.125
n13055.in[0] (.names)                                            1.014    44.139
n13055.out[0] (.names)                                           0.261    44.400
n13044.in[0] (.names)                                            1.014    45.413
n13044.out[0] (.names)                                           0.261    45.674
n12190.in[1] (.names)                                            1.014    46.688
n12190.out[0] (.names)                                           0.261    46.949
n13046.in[1] (.names)                                            1.014    47.963
n13046.out[0] (.names)                                           0.261    48.224
n13048.in[1] (.names)                                            1.014    49.238
n13048.out[0] (.names)                                           0.261    49.499
n12204.in[0] (.names)                                            1.014    50.513
n12204.out[0] (.names)                                           0.261    50.774
n12152.in[0] (.names)                                            1.014    51.787
n12152.out[0] (.names)                                           0.261    52.048
n12153.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12153.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n8068.Q[0] (.latch clocked by pclk)
Endpoint  : n10232.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8068.clk[0] (.latch)                                            1.014     1.014
n8068.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9957.in[0] (.names)                                             1.014     2.070
n9957.out[0] (.names)                                            0.261     2.331
n9954.in[0] (.names)                                             1.014     3.344
n9954.out[0] (.names)                                            0.261     3.605
n9956.in[0] (.names)                                             1.014     4.619
n9956.out[0] (.names)                                            0.261     4.880
n9958.in[1] (.names)                                             1.014     5.894
n9958.out[0] (.names)                                            0.261     6.155
n9960.in[0] (.names)                                             1.014     7.169
n9960.out[0] (.names)                                            0.261     7.430
n9961.in[1] (.names)                                             1.014     8.444
n9961.out[0] (.names)                                            0.261     8.705
n9962.in[0] (.names)                                             1.014     9.719
n9962.out[0] (.names)                                            0.261     9.980
n9934.in[0] (.names)                                             1.014    10.993
n9934.out[0] (.names)                                            0.261    11.254
n9935.in[1] (.names)                                             1.014    12.268
n9935.out[0] (.names)                                            0.261    12.529
n9552.in[0] (.names)                                             1.014    13.543
n9552.out[0] (.names)                                            0.261    13.804
n9946.in[0] (.names)                                             1.014    14.818
n9946.out[0] (.names)                                            0.261    15.079
n9941.in[0] (.names)                                             1.014    16.093
n9941.out[0] (.names)                                            0.261    16.354
n9938.in[0] (.names)                                             1.014    17.367
n9938.out[0] (.names)                                            0.261    17.628
n9942.in[1] (.names)                                             1.014    18.642
n9942.out[0] (.names)                                            0.261    18.903
n9945.in[0] (.names)                                             1.014    19.917
n9945.out[0] (.names)                                            0.261    20.178
n9948.in[0] (.names)                                             1.014    21.192
n9948.out[0] (.names)                                            0.261    21.453
n9943.in[0] (.names)                                             1.014    22.467
n9943.out[0] (.names)                                            0.261    22.728
n10356.in[0] (.names)                                            1.014    23.742
n10356.out[0] (.names)                                           0.261    24.003
n10357.in[0] (.names)                                            1.014    25.016
n10357.out[0] (.names)                                           0.261    25.277
n10348.in[0] (.names)                                            1.014    26.291
n10348.out[0] (.names)                                           0.261    26.552
n10345.in[1] (.names)                                            1.014    27.566
n10345.out[0] (.names)                                           0.261    27.827
n10347.in[0] (.names)                                            1.014    28.841
n10347.out[0] (.names)                                           0.261    29.102
n10351.in[0] (.names)                                            1.014    30.116
n10351.out[0] (.names)                                           0.261    30.377
n10352.in[0] (.names)                                            1.014    31.390
n10352.out[0] (.names)                                           0.261    31.651
n10353.in[0] (.names)                                            1.014    32.665
n10353.out[0] (.names)                                           0.261    32.926
n10359.in[3] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n10256.in[2] (.names)                                            1.014    35.215
n10256.out[0] (.names)                                           0.261    35.476
n573.in[1] (.names)                                              1.014    36.490
n573.out[0] (.names)                                             0.261    36.751
n10258.in[1] (.names)                                            1.014    37.765
n10258.out[0] (.names)                                           0.261    38.026
n10263.in[0] (.names)                                            1.014    39.039
n10263.out[0] (.names)                                           0.261    39.300
n10268.in[1] (.names)                                            1.014    40.314
n10268.out[0] (.names)                                           0.261    40.575
n10248.in[0] (.names)                                            1.014    41.589
n10248.out[0] (.names)                                           0.261    41.850
n10249.in[0] (.names)                                            1.014    42.864
n10249.out[0] (.names)                                           0.261    43.125
n10265.in[2] (.names)                                            1.014    44.139
n10265.out[0] (.names)                                           0.261    44.400
n10266.in[0] (.names)                                            1.014    45.413
n10266.out[0] (.names)                                           0.261    45.674
n10237.in[0] (.names)                                            1.014    46.688
n10237.out[0] (.names)                                           0.261    46.949
n10236.in[3] (.names)                                            1.014    47.963
n10236.out[0] (.names)                                           0.261    48.224
n10269.in[0] (.names)                                            1.014    49.238
n10269.out[0] (.names)                                           0.261    49.499
n10093.in[0] (.names)                                            1.014    50.513
n10093.out[0] (.names)                                           0.261    50.774
n10231.in[2] (.names)                                            1.014    51.787
n10231.out[0] (.names)                                           0.261    52.048
n10232.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10232.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n8068.Q[0] (.latch clocked by pclk)
Endpoint  : n10118.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8068.clk[0] (.latch)                                            1.014     1.014
n8068.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9957.in[0] (.names)                                             1.014     2.070
n9957.out[0] (.names)                                            0.261     2.331
n9954.in[0] (.names)                                             1.014     3.344
n9954.out[0] (.names)                                            0.261     3.605
n9956.in[0] (.names)                                             1.014     4.619
n9956.out[0] (.names)                                            0.261     4.880
n9958.in[1] (.names)                                             1.014     5.894
n9958.out[0] (.names)                                            0.261     6.155
n9960.in[0] (.names)                                             1.014     7.169
n9960.out[0] (.names)                                            0.261     7.430
n9961.in[1] (.names)                                             1.014     8.444
n9961.out[0] (.names)                                            0.261     8.705
n9962.in[0] (.names)                                             1.014     9.719
n9962.out[0] (.names)                                            0.261     9.980
n9934.in[0] (.names)                                             1.014    10.993
n9934.out[0] (.names)                                            0.261    11.254
n9935.in[1] (.names)                                             1.014    12.268
n9935.out[0] (.names)                                            0.261    12.529
n9552.in[0] (.names)                                             1.014    13.543
n9552.out[0] (.names)                                            0.261    13.804
n9946.in[0] (.names)                                             1.014    14.818
n9946.out[0] (.names)                                            0.261    15.079
n9941.in[0] (.names)                                             1.014    16.093
n9941.out[0] (.names)                                            0.261    16.354
n9938.in[0] (.names)                                             1.014    17.367
n9938.out[0] (.names)                                            0.261    17.628
n9942.in[1] (.names)                                             1.014    18.642
n9942.out[0] (.names)                                            0.261    18.903
n9945.in[0] (.names)                                             1.014    19.917
n9945.out[0] (.names)                                            0.261    20.178
n9948.in[0] (.names)                                             1.014    21.192
n9948.out[0] (.names)                                            0.261    21.453
n9943.in[0] (.names)                                             1.014    22.467
n9943.out[0] (.names)                                            0.261    22.728
n10356.in[0] (.names)                                            1.014    23.742
n10356.out[0] (.names)                                           0.261    24.003
n10357.in[0] (.names)                                            1.014    25.016
n10357.out[0] (.names)                                           0.261    25.277
n10348.in[0] (.names)                                            1.014    26.291
n10348.out[0] (.names)                                           0.261    26.552
n10345.in[1] (.names)                                            1.014    27.566
n10345.out[0] (.names)                                           0.261    27.827
n10347.in[0] (.names)                                            1.014    28.841
n10347.out[0] (.names)                                           0.261    29.102
n10351.in[0] (.names)                                            1.014    30.116
n10351.out[0] (.names)                                           0.261    30.377
n10352.in[0] (.names)                                            1.014    31.390
n10352.out[0] (.names)                                           0.261    31.651
n10353.in[0] (.names)                                            1.014    32.665
n10353.out[0] (.names)                                           0.261    32.926
n10359.in[3] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n10256.in[2] (.names)                                            1.014    35.215
n10256.out[0] (.names)                                           0.261    35.476
n573.in[1] (.names)                                              1.014    36.490
n573.out[0] (.names)                                             0.261    36.751
n10258.in[1] (.names)                                            1.014    37.765
n10258.out[0] (.names)                                           0.261    38.026
n10263.in[0] (.names)                                            1.014    39.039
n10263.out[0] (.names)                                           0.261    39.300
n10268.in[1] (.names)                                            1.014    40.314
n10268.out[0] (.names)                                           0.261    40.575
n10248.in[0] (.names)                                            1.014    41.589
n10248.out[0] (.names)                                           0.261    41.850
n10249.in[0] (.names)                                            1.014    42.864
n10249.out[0] (.names)                                           0.261    43.125
n10265.in[2] (.names)                                            1.014    44.139
n10265.out[0] (.names)                                           0.261    44.400
n10266.in[0] (.names)                                            1.014    45.413
n10266.out[0] (.names)                                           0.261    45.674
n10237.in[0] (.names)                                            1.014    46.688
n10237.out[0] (.names)                                           0.261    46.949
n10236.in[3] (.names)                                            1.014    47.963
n10236.out[0] (.names)                                           0.261    48.224
n10269.in[0] (.names)                                            1.014    49.238
n10269.out[0] (.names)                                           0.261    49.499
n10093.in[0] (.names)                                            1.014    50.513
n10093.out[0] (.names)                                           0.261    50.774
n10117.in[0] (.names)                                            1.014    51.787
n10117.out[0] (.names)                                           0.261    52.048
n10118.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10118.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n8068.Q[0] (.latch clocked by pclk)
Endpoint  : n464.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8068.clk[0] (.latch)                                            1.014     1.014
n8068.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9957.in[0] (.names)                                             1.014     2.070
n9957.out[0] (.names)                                            0.261     2.331
n9954.in[0] (.names)                                             1.014     3.344
n9954.out[0] (.names)                                            0.261     3.605
n9956.in[0] (.names)                                             1.014     4.619
n9956.out[0] (.names)                                            0.261     4.880
n9958.in[1] (.names)                                             1.014     5.894
n9958.out[0] (.names)                                            0.261     6.155
n9960.in[0] (.names)                                             1.014     7.169
n9960.out[0] (.names)                                            0.261     7.430
n9961.in[1] (.names)                                             1.014     8.444
n9961.out[0] (.names)                                            0.261     8.705
n9962.in[0] (.names)                                             1.014     9.719
n9962.out[0] (.names)                                            0.261     9.980
n9934.in[0] (.names)                                             1.014    10.993
n9934.out[0] (.names)                                            0.261    11.254
n9935.in[1] (.names)                                             1.014    12.268
n9935.out[0] (.names)                                            0.261    12.529
n9552.in[0] (.names)                                             1.014    13.543
n9552.out[0] (.names)                                            0.261    13.804
n9946.in[0] (.names)                                             1.014    14.818
n9946.out[0] (.names)                                            0.261    15.079
n9941.in[0] (.names)                                             1.014    16.093
n9941.out[0] (.names)                                            0.261    16.354
n9938.in[0] (.names)                                             1.014    17.367
n9938.out[0] (.names)                                            0.261    17.628
n9942.in[1] (.names)                                             1.014    18.642
n9942.out[0] (.names)                                            0.261    18.903
n9945.in[0] (.names)                                             1.014    19.917
n9945.out[0] (.names)                                            0.261    20.178
n9948.in[0] (.names)                                             1.014    21.192
n9948.out[0] (.names)                                            0.261    21.453
n9943.in[0] (.names)                                             1.014    22.467
n9943.out[0] (.names)                                            0.261    22.728
n10356.in[0] (.names)                                            1.014    23.742
n10356.out[0] (.names)                                           0.261    24.003
n10357.in[0] (.names)                                            1.014    25.016
n10357.out[0] (.names)                                           0.261    25.277
n10348.in[0] (.names)                                            1.014    26.291
n10348.out[0] (.names)                                           0.261    26.552
n10345.in[1] (.names)                                            1.014    27.566
n10345.out[0] (.names)                                           0.261    27.827
n10347.in[0] (.names)                                            1.014    28.841
n10347.out[0] (.names)                                           0.261    29.102
n10351.in[0] (.names)                                            1.014    30.116
n10351.out[0] (.names)                                           0.261    30.377
n10352.in[0] (.names)                                            1.014    31.390
n10352.out[0] (.names)                                           0.261    31.651
n10353.in[0] (.names)                                            1.014    32.665
n10353.out[0] (.names)                                           0.261    32.926
n10359.in[3] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n10256.in[2] (.names)                                            1.014    35.215
n10256.out[0] (.names)                                           0.261    35.476
n573.in[1] (.names)                                              1.014    36.490
n573.out[0] (.names)                                             0.261    36.751
n10258.in[1] (.names)                                            1.014    37.765
n10258.out[0] (.names)                                           0.261    38.026
n10263.in[0] (.names)                                            1.014    39.039
n10263.out[0] (.names)                                           0.261    39.300
n10268.in[1] (.names)                                            1.014    40.314
n10268.out[0] (.names)                                           0.261    40.575
n10248.in[0] (.names)                                            1.014    41.589
n10248.out[0] (.names)                                           0.261    41.850
n10249.in[0] (.names)                                            1.014    42.864
n10249.out[0] (.names)                                           0.261    43.125
n10395.in[0] (.names)                                            1.014    44.139
n10395.out[0] (.names)                                           0.261    44.400
n10377.in[1] (.names)                                            1.014    45.413
n10377.out[0] (.names)                                           0.261    45.674
n10378.in[2] (.names)                                            1.014    46.688
n10378.out[0] (.names)                                           0.261    46.949
n10381.in[1] (.names)                                            1.014    47.963
n10381.out[0] (.names)                                           0.261    48.224
n8057.in[3] (.names)                                             1.014    49.238
n8057.out[0] (.names)                                            0.261    49.499
n10387.in[2] (.names)                                            1.014    50.513
n10387.out[0] (.names)                                           0.261    50.774
n8108.in[1] (.names)                                             1.014    51.787
n8108.out[0] (.names)                                            0.261    52.048
n464.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n464.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n13455.Q[0] (.latch clocked by pclk)
Endpoint  : n13535.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13455.clk[0] (.latch)                                           1.014     1.014
n13455.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14779.in[0] (.names)                                            1.014     2.070
n14779.out[0] (.names)                                           0.261     2.331
n14783.in[0] (.names)                                            1.014     3.344
n14783.out[0] (.names)                                           0.261     3.605
n13499.in[1] (.names)                                            1.014     4.619
n13499.out[0] (.names)                                           0.261     4.880
n13502.in[1] (.names)                                            1.014     5.894
n13502.out[0] (.names)                                           0.261     6.155
n13503.in[1] (.names)                                            1.014     7.169
n13503.out[0] (.names)                                           0.261     7.430
n13504.in[3] (.names)                                            1.014     8.444
n13504.out[0] (.names)                                           0.261     8.705
n13505.in[2] (.names)                                            1.014     9.719
n13505.out[0] (.names)                                           0.261     9.980
n13487.in[0] (.names)                                            1.014    10.993
n13487.out[0] (.names)                                           0.261    11.254
n13493.in[0] (.names)                                            1.014    12.268
n13493.out[0] (.names)                                           0.261    12.529
n13494.in[0] (.names)                                            1.014    13.543
n13494.out[0] (.names)                                           0.261    13.804
n13495.in[0] (.names)                                            1.014    14.818
n13495.out[0] (.names)                                           0.261    15.079
n13496.in[0] (.names)                                            1.014    16.093
n13496.out[0] (.names)                                           0.261    16.354
n13497.in[0] (.names)                                            1.014    17.367
n13497.out[0] (.names)                                           0.261    17.628
n13508.in[2] (.names)                                            1.014    18.642
n13508.out[0] (.names)                                           0.261    18.903
n13509.in[1] (.names)                                            1.014    19.917
n13509.out[0] (.names)                                           0.261    20.178
n13522.in[1] (.names)                                            1.014    21.192
n13522.out[0] (.names)                                           0.261    21.453
n13523.in[0] (.names)                                            1.014    22.467
n13523.out[0] (.names)                                           0.261    22.728
n13525.in[1] (.names)                                            1.014    23.742
n13525.out[0] (.names)                                           0.261    24.003
n13526.in[0] (.names)                                            1.014    25.016
n13526.out[0] (.names)                                           0.261    25.277
n13528.in[0] (.names)                                            1.014    26.291
n13528.out[0] (.names)                                           0.261    26.552
n13470.in[0] (.names)                                            1.014    27.566
n13470.out[0] (.names)                                           0.261    27.827
n13445.in[0] (.names)                                            1.014    28.841
n13445.out[0] (.names)                                           0.261    29.102
n14535.in[3] (.names)                                            1.014    30.116
n14535.out[0] (.names)                                           0.261    30.377
n14541.in[3] (.names)                                            1.014    31.390
n14541.out[0] (.names)                                           0.261    31.651
n14542.in[2] (.names)                                            1.014    32.665
n14542.out[0] (.names)                                           0.261    32.926
n14544.in[1] (.names)                                            1.014    33.940
n14544.out[0] (.names)                                           0.261    34.201
n14545.in[0] (.names)                                            1.014    35.215
n14545.out[0] (.names)                                           0.261    35.476
n14546.in[0] (.names)                                            1.014    36.490
n14546.out[0] (.names)                                           0.261    36.751
n14547.in[0] (.names)                                            1.014    37.765
n14547.out[0] (.names)                                           0.261    38.026
n14548.in[0] (.names)                                            1.014    39.039
n14548.out[0] (.names)                                           0.261    39.300
n14549.in[0] (.names)                                            1.014    40.314
n14549.out[0] (.names)                                           0.261    40.575
n14552.in[0] (.names)                                            1.014    41.589
n14552.out[0] (.names)                                           0.261    41.850
n14550.in[1] (.names)                                            1.014    42.864
n14550.out[0] (.names)                                           0.261    43.125
n14557.in[0] (.names)                                            1.014    44.139
n14557.out[0] (.names)                                           0.261    44.400
n14559.in[0] (.names)                                            1.014    45.413
n14559.out[0] (.names)                                           0.261    45.674
n13537.in[0] (.names)                                            1.014    46.688
n13537.out[0] (.names)                                           0.261    46.949
n14560.in[1] (.names)                                            1.014    47.963
n14560.out[0] (.names)                                           0.261    48.224
n14562.in[2] (.names)                                            1.014    49.238
n14562.out[0] (.names)                                           0.261    49.499
n13539.in[0] (.names)                                            1.014    50.513
n13539.out[0] (.names)                                           0.261    50.774
n13534.in[0] (.names)                                            1.014    51.787
n13534.out[0] (.names)                                           0.261    52.048
n13535.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13535.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n13455.Q[0] (.latch clocked by pclk)
Endpoint  : n14563.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13455.clk[0] (.latch)                                           1.014     1.014
n13455.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14779.in[0] (.names)                                            1.014     2.070
n14779.out[0] (.names)                                           0.261     2.331
n14783.in[0] (.names)                                            1.014     3.344
n14783.out[0] (.names)                                           0.261     3.605
n13499.in[1] (.names)                                            1.014     4.619
n13499.out[0] (.names)                                           0.261     4.880
n13502.in[1] (.names)                                            1.014     5.894
n13502.out[0] (.names)                                           0.261     6.155
n13503.in[1] (.names)                                            1.014     7.169
n13503.out[0] (.names)                                           0.261     7.430
n13504.in[3] (.names)                                            1.014     8.444
n13504.out[0] (.names)                                           0.261     8.705
n13505.in[2] (.names)                                            1.014     9.719
n13505.out[0] (.names)                                           0.261     9.980
n13487.in[0] (.names)                                            1.014    10.993
n13487.out[0] (.names)                                           0.261    11.254
n13493.in[0] (.names)                                            1.014    12.268
n13493.out[0] (.names)                                           0.261    12.529
n13494.in[0] (.names)                                            1.014    13.543
n13494.out[0] (.names)                                           0.261    13.804
n13495.in[0] (.names)                                            1.014    14.818
n13495.out[0] (.names)                                           0.261    15.079
n13496.in[0] (.names)                                            1.014    16.093
n13496.out[0] (.names)                                           0.261    16.354
n13497.in[0] (.names)                                            1.014    17.367
n13497.out[0] (.names)                                           0.261    17.628
n13508.in[2] (.names)                                            1.014    18.642
n13508.out[0] (.names)                                           0.261    18.903
n13509.in[1] (.names)                                            1.014    19.917
n13509.out[0] (.names)                                           0.261    20.178
n13522.in[1] (.names)                                            1.014    21.192
n13522.out[0] (.names)                                           0.261    21.453
n13523.in[0] (.names)                                            1.014    22.467
n13523.out[0] (.names)                                           0.261    22.728
n13525.in[1] (.names)                                            1.014    23.742
n13525.out[0] (.names)                                           0.261    24.003
n13526.in[0] (.names)                                            1.014    25.016
n13526.out[0] (.names)                                           0.261    25.277
n13528.in[0] (.names)                                            1.014    26.291
n13528.out[0] (.names)                                           0.261    26.552
n13470.in[0] (.names)                                            1.014    27.566
n13470.out[0] (.names)                                           0.261    27.827
n13445.in[0] (.names)                                            1.014    28.841
n13445.out[0] (.names)                                           0.261    29.102
n14535.in[3] (.names)                                            1.014    30.116
n14535.out[0] (.names)                                           0.261    30.377
n14541.in[3] (.names)                                            1.014    31.390
n14541.out[0] (.names)                                           0.261    31.651
n14542.in[2] (.names)                                            1.014    32.665
n14542.out[0] (.names)                                           0.261    32.926
n14544.in[1] (.names)                                            1.014    33.940
n14544.out[0] (.names)                                           0.261    34.201
n14545.in[0] (.names)                                            1.014    35.215
n14545.out[0] (.names)                                           0.261    35.476
n14546.in[0] (.names)                                            1.014    36.490
n14546.out[0] (.names)                                           0.261    36.751
n14547.in[0] (.names)                                            1.014    37.765
n14547.out[0] (.names)                                           0.261    38.026
n14548.in[0] (.names)                                            1.014    39.039
n14548.out[0] (.names)                                           0.261    39.300
n14549.in[0] (.names)                                            1.014    40.314
n14549.out[0] (.names)                                           0.261    40.575
n14552.in[0] (.names)                                            1.014    41.589
n14552.out[0] (.names)                                           0.261    41.850
n14550.in[1] (.names)                                            1.014    42.864
n14550.out[0] (.names)                                           0.261    43.125
n14557.in[0] (.names)                                            1.014    44.139
n14557.out[0] (.names)                                           0.261    44.400
n14559.in[0] (.names)                                            1.014    45.413
n14559.out[0] (.names)                                           0.261    45.674
n13537.in[0] (.names)                                            1.014    46.688
n13537.out[0] (.names)                                           0.261    46.949
n14560.in[1] (.names)                                            1.014    47.963
n14560.out[0] (.names)                                           0.261    48.224
n14562.in[2] (.names)                                            1.014    49.238
n14562.out[0] (.names)                                           0.261    49.499
n13539.in[0] (.names)                                            1.014    50.513
n13539.out[0] (.names)                                           0.261    50.774
n13534.in[0] (.names)                                            1.014    51.787
n13534.out[0] (.names)                                           0.261    52.048
n14563.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14563.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n14475.Q[0] (.latch clocked by pclk)
Endpoint  : n468.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14475.clk[0] (.latch)                                           1.014     1.014
n14475.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14486.in[0] (.names)                                            1.014     3.344
n14486.out[0] (.names)                                           0.261     3.605
n14488.in[0] (.names)                                            1.014     4.619
n14488.out[0] (.names)                                           0.261     4.880
n14489.in[0] (.names)                                            1.014     5.894
n14489.out[0] (.names)                                           0.261     6.155
n14490.in[0] (.names)                                            1.014     7.169
n14490.out[0] (.names)                                           0.261     7.430
n13600.in[1] (.names)                                            1.014     8.444
n13600.out[0] (.names)                                           0.261     8.705
n14502.in[1] (.names)                                            1.014     9.719
n14502.out[0] (.names)                                           0.261     9.980
n14506.in[1] (.names)                                            1.014    10.993
n14506.out[0] (.names)                                           0.261    11.254
n14509.in[1] (.names)                                            1.014    12.268
n14509.out[0] (.names)                                           0.261    12.529
n14510.in[0] (.names)                                            1.014    13.543
n14510.out[0] (.names)                                           0.261    13.804
n14511.in[0] (.names)                                            1.014    14.818
n14511.out[0] (.names)                                           0.261    15.079
n14515.in[0] (.names)                                            1.014    16.093
n14515.out[0] (.names)                                           0.261    16.354
n14521.in[0] (.names)                                            1.014    17.367
n14521.out[0] (.names)                                           0.261    17.628
n13524.in[0] (.names)                                            1.014    18.642
n13524.out[0] (.names)                                           0.261    18.903
n13754.in[2] (.names)                                            1.014    19.917
n13754.out[0] (.names)                                           0.261    20.178
n13425.in[0] (.names)                                            1.014    21.192
n13425.out[0] (.names)                                           0.261    21.453
n13728.in[1] (.names)                                            1.014    22.467
n13728.out[0] (.names)                                           0.261    22.728
n13661.in[1] (.names)                                            1.014    23.742
n13661.out[0] (.names)                                           0.261    24.003
n13654.in[0] (.names)                                            1.014    25.016
n13654.out[0] (.names)                                           0.261    25.277
n13694.in[1] (.names)                                            1.014    26.291
n13694.out[0] (.names)                                           0.261    26.552
n13697.in[0] (.names)                                            1.014    27.566
n13697.out[0] (.names)                                           0.261    27.827
n13698.in[0] (.names)                                            1.014    28.841
n13698.out[0] (.names)                                           0.261    29.102
n13699.in[0] (.names)                                            1.014    30.116
n13699.out[0] (.names)                                           0.261    30.377
n13701.in[2] (.names)                                            1.014    31.390
n13701.out[0] (.names)                                           0.261    31.651
n13705.in[1] (.names)                                            1.014    32.665
n13705.out[0] (.names)                                           0.261    32.926
n13626.in[1] (.names)                                            1.014    33.940
n13626.out[0] (.names)                                           0.261    34.201
n13627.in[0] (.names)                                            1.014    35.215
n13627.out[0] (.names)                                           0.261    35.476
n13628.in[0] (.names)                                            1.014    36.490
n13628.out[0] (.names)                                           0.261    36.751
n13632.in[1] (.names)                                            1.014    37.765
n13632.out[0] (.names)                                           0.261    38.026
n13629.in[0] (.names)                                            1.014    39.039
n13629.out[0] (.names)                                           0.261    39.300
n13630.in[0] (.names)                                            1.014    40.314
n13630.out[0] (.names)                                           0.261    40.575
n13634.in[1] (.names)                                            1.014    41.589
n13634.out[0] (.names)                                           0.261    41.850
n13638.in[0] (.names)                                            1.014    42.864
n13638.out[0] (.names)                                           0.261    43.125
n13639.in[0] (.names)                                            1.014    44.139
n13639.out[0] (.names)                                           0.261    44.400
n13641.in[0] (.names)                                            1.014    45.413
n13641.out[0] (.names)                                           0.261    45.674
n13559.in[0] (.names)                                            1.014    46.688
n13559.out[0] (.names)                                           0.261    46.949
n13586.in[0] (.names)                                            1.014    47.963
n13586.out[0] (.names)                                           0.261    48.224
n13642.in[0] (.names)                                            1.014    49.238
n13642.out[0] (.names)                                           0.261    49.499
n13532.in[0] (.names)                                            1.014    50.513
n13532.out[0] (.names)                                           0.261    50.774
n544.in[0] (.names)                                              1.014    51.787
n544.out[0] (.names)                                             0.261    52.048
n468.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n468.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n15003.Q[0] (.latch clocked by pclk)
Endpoint  : n490.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15003.clk[0] (.latch)                                           1.014     1.014
n15003.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15004.in[0] (.names)                                            1.014     2.070
n15004.out[0] (.names)                                           0.261     2.331
n14974.in[0] (.names)                                            1.014     3.344
n14974.out[0] (.names)                                           0.261     3.605
n14962.in[1] (.names)                                            1.014     4.619
n14962.out[0] (.names)                                           0.261     4.880
n14963.in[1] (.names)                                            1.014     5.894
n14963.out[0] (.names)                                           0.261     6.155
n14955.in[1] (.names)                                            1.014     7.169
n14955.out[0] (.names)                                           0.261     7.430
n15145.in[0] (.names)                                            1.014     8.444
n15145.out[0] (.names)                                           0.261     8.705
n15147.in[0] (.names)                                            1.014     9.719
n15147.out[0] (.names)                                           0.261     9.980
n15148.in[0] (.names)                                            1.014    10.993
n15148.out[0] (.names)                                           0.261    11.254
n15149.in[0] (.names)                                            1.014    12.268
n15149.out[0] (.names)                                           0.261    12.529
n15139.in[0] (.names)                                            1.014    13.543
n15139.out[0] (.names)                                           0.261    13.804
n15136.in[1] (.names)                                            1.014    14.818
n15136.out[0] (.names)                                           0.261    15.079
n15150.in[1] (.names)                                            1.014    16.093
n15150.out[0] (.names)                                           0.261    16.354
n15078.in[1] (.names)                                            1.014    17.367
n15078.out[0] (.names)                                           0.261    17.628
n15079.in[3] (.names)                                            1.014    18.642
n15079.out[0] (.names)                                           0.261    18.903
n15085.in[0] (.names)                                            1.014    19.917
n15085.out[0] (.names)                                           0.261    20.178
n14965.in[1] (.names)                                            1.014    21.192
n14965.out[0] (.names)                                           0.261    21.453
n15103.in[0] (.names)                                            1.014    22.467
n15103.out[0] (.names)                                           0.261    22.728
n15108.in[2] (.names)                                            1.014    23.742
n15108.out[0] (.names)                                           0.261    24.003
n15109.in[0] (.names)                                            1.014    25.016
n15109.out[0] (.names)                                           0.261    25.277
n15110.in[1] (.names)                                            1.014    26.291
n15110.out[0] (.names)                                           0.261    26.552
n15111.in[1] (.names)                                            1.014    27.566
n15111.out[0] (.names)                                           0.261    27.827
n15106.in[0] (.names)                                            1.014    28.841
n15106.out[0] (.names)                                           0.261    29.102
n15107.in[1] (.names)                                            1.014    30.116
n15107.out[0] (.names)                                           0.261    30.377
n15114.in[0] (.names)                                            1.014    31.390
n15114.out[0] (.names)                                           0.261    31.651
n15115.in[0] (.names)                                            1.014    32.665
n15115.out[0] (.names)                                           0.261    32.926
n15116.in[0] (.names)                                            1.014    33.940
n15116.out[0] (.names)                                           0.261    34.201
n15117.in[0] (.names)                                            1.014    35.215
n15117.out[0] (.names)                                           0.261    35.476
n15021.in[0] (.names)                                            1.014    36.490
n15021.out[0] (.names)                                           0.261    36.751
n14991.in[2] (.names)                                            1.014    37.765
n14991.out[0] (.names)                                           0.261    38.026
n14847.in[0] (.names)                                            1.014    39.039
n14847.out[0] (.names)                                           0.261    39.300
n14985.in[0] (.names)                                            1.014    40.314
n14985.out[0] (.names)                                           0.261    40.575
n14986.in[2] (.names)                                            1.014    41.589
n14986.out[0] (.names)                                           0.261    41.850
n451.in[1] (.names)                                              1.014    42.864
n451.out[0] (.names)                                             0.261    43.125
n13516.in[2] (.names)                                            1.014    44.139
n13516.out[0] (.names)                                           0.261    44.400
n13517.in[2] (.names)                                            1.014    45.413
n13517.out[0] (.names)                                           0.261    45.674
n13518.in[1] (.names)                                            1.014    46.688
n13518.out[0] (.names)                                           0.261    46.949
n13519.in[0] (.names)                                            1.014    47.963
n13519.out[0] (.names)                                           0.261    48.224
n13520.in[0] (.names)                                            1.014    49.238
n13520.out[0] (.names)                                           0.261    49.499
n13466.in[0] (.names)                                            1.014    50.513
n13466.out[0] (.names)                                           0.261    50.774
n13439.in[0] (.names)                                            1.014    51.787
n13439.out[0] (.names)                                           0.261    52.048
n490.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n490.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n15370.Q[0] (.latch clocked by pclk)
Endpoint  : n418.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15370.clk[0] (.latch)                                           1.014     1.014
n15370.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16155.in[0] (.names)                                            1.014     2.070
n16155.out[0] (.names)                                           0.261     2.331
n16158.in[0] (.names)                                            1.014     3.344
n16158.out[0] (.names)                                           0.261     3.605
n16159.in[2] (.names)                                            1.014     4.619
n16159.out[0] (.names)                                           0.261     4.880
n16161.in[0] (.names)                                            1.014     5.894
n16161.out[0] (.names)                                           0.261     6.155
n16162.in[0] (.names)                                            1.014     7.169
n16162.out[0] (.names)                                           0.261     7.430
n16151.in[2] (.names)                                            1.014     8.444
n16151.out[0] (.names)                                           0.261     8.705
n16175.in[0] (.names)                                            1.014     9.719
n16175.out[0] (.names)                                           0.261     9.980
n15520.in[1] (.names)                                            1.014    10.993
n15520.out[0] (.names)                                           0.261    11.254
n15522.in[0] (.names)                                            1.014    12.268
n15522.out[0] (.names)                                           0.261    12.529
n15524.in[0] (.names)                                            1.014    13.543
n15524.out[0] (.names)                                           0.261    13.804
n15525.in[0] (.names)                                            1.014    14.818
n15525.out[0] (.names)                                           0.261    15.079
n15526.in[0] (.names)                                            1.014    16.093
n15526.out[0] (.names)                                           0.261    16.354
n15532.in[2] (.names)                                            1.014    17.367
n15532.out[0] (.names)                                           0.261    17.628
n15555.in[0] (.names)                                            1.014    18.642
n15555.out[0] (.names)                                           0.261    18.903
n15557.in[0] (.names)                                            1.014    19.917
n15557.out[0] (.names)                                           0.261    20.178
n15500.in[1] (.names)                                            1.014    21.192
n15500.out[0] (.names)                                           0.261    21.453
n15501.in[2] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15503.in[0] (.names)                                            1.014    23.742
n15503.out[0] (.names)                                           0.261    24.003
n15504.in[0] (.names)                                            1.014    25.016
n15504.out[0] (.names)                                           0.261    25.277
n15450.in[0] (.names)                                            1.014    26.291
n15450.out[0] (.names)                                           0.261    26.552
n15451.in[3] (.names)                                            1.014    27.566
n15451.out[0] (.names)                                           0.261    27.827
n15453.in[3] (.names)                                            1.014    28.841
n15453.out[0] (.names)                                           0.261    29.102
n15456.in[0] (.names)                                            1.014    30.116
n15456.out[0] (.names)                                           0.261    30.377
n15457.in[2] (.names)                                            1.014    31.390
n15457.out[0] (.names)                                           0.261    31.651
n15440.in[1] (.names)                                            1.014    32.665
n15440.out[0] (.names)                                           0.261    32.926
n15458.in[0] (.names)                                            1.014    33.940
n15458.out[0] (.names)                                           0.261    34.201
n15459.in[2] (.names)                                            1.014    35.215
n15459.out[0] (.names)                                           0.261    35.476
n15461.in[0] (.names)                                            1.014    36.490
n15461.out[0] (.names)                                           0.261    36.751
n15463.in[3] (.names)                                            1.014    37.765
n15463.out[0] (.names)                                           0.261    38.026
n15466.in[0] (.names)                                            1.014    39.039
n15466.out[0] (.names)                                           0.261    39.300
n15470.in[1] (.names)                                            1.014    40.314
n15470.out[0] (.names)                                           0.261    40.575
n14806.in[0] (.names)                                            1.014    41.589
n14806.out[0] (.names)                                           0.261    41.850
n15475.in[0] (.names)                                            1.014    42.864
n15475.out[0] (.names)                                           0.261    43.125
n15476.in[0] (.names)                                            1.014    44.139
n15476.out[0] (.names)                                           0.261    44.400
n15481.in[1] (.names)                                            1.014    45.413
n15481.out[0] (.names)                                           0.261    45.674
n14805.in[0] (.names)                                            1.014    46.688
n14805.out[0] (.names)                                           0.261    46.949
n15483.in[2] (.names)                                            1.014    47.963
n15483.out[0] (.names)                                           0.261    48.224
n15485.in[0] (.names)                                            1.014    49.238
n15485.out[0] (.names)                                           0.261    49.499
n15472.in[0] (.names)                                            1.014    50.513
n15472.out[0] (.names)                                           0.261    50.774
n14797.in[0] (.names)                                            1.014    51.787
n14797.out[0] (.names)                                           0.261    52.048
n418.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n418.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n8969.Q[0] (.latch clocked by pclk)
Endpoint  : n9950.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8969.clk[0] (.latch)                                            1.014     1.014
n8969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9787.in[0] (.names)                                             1.014     2.070
n9787.out[0] (.names)                                            0.261     2.331
n9793.in[0] (.names)                                             1.014     3.344
n9793.out[0] (.names)                                            0.261     3.605
n9798.in[0] (.names)                                             1.014     4.619
n9798.out[0] (.names)                                            0.261     4.880
n9799.in[2] (.names)                                             1.014     5.894
n9799.out[0] (.names)                                            0.261     6.155
n9796.in[0] (.names)                                             1.014     7.169
n9796.out[0] (.names)                                            0.261     7.430
n9795.in[0] (.names)                                             1.014     8.444
n9795.out[0] (.names)                                            0.261     8.705
n9786.in[2] (.names)                                             1.014     9.719
n9786.out[0] (.names)                                            0.261     9.980
n9229.in[1] (.names)                                             1.014    10.993
n9229.out[0] (.names)                                            0.261    11.254
n9801.in[1] (.names)                                             1.014    12.268
n9801.out[0] (.names)                                            0.261    12.529
n9802.in[0] (.names)                                             1.014    13.543
n9802.out[0] (.names)                                            0.261    13.804
n9803.in[1] (.names)                                             1.014    14.818
n9803.out[0] (.names)                                            0.261    15.079
n9804.in[2] (.names)                                             1.014    16.093
n9804.out[0] (.names)                                            0.261    16.354
n9805.in[1] (.names)                                             1.014    17.367
n9805.out[0] (.names)                                            0.261    17.628
n9709.in[0] (.names)                                             1.014    18.642
n9709.out[0] (.names)                                            0.261    18.903
n9710.in[1] (.names)                                             1.014    19.917
n9710.out[0] (.names)                                            0.261    20.178
n9702.in[0] (.names)                                             1.014    21.192
n9702.out[0] (.names)                                            0.261    21.453
n9252.in[0] (.names)                                             1.014    22.467
n9252.out[0] (.names)                                            0.261    22.728
n9970.in[0] (.names)                                             1.014    23.742
n9970.out[0] (.names)                                            0.261    24.003
n9972.in[0] (.names)                                             1.014    25.016
n9972.out[0] (.names)                                            0.261    25.277
n9973.in[1] (.names)                                             1.014    26.291
n9973.out[0] (.names)                                            0.261    26.552
n9978.in[0] (.names)                                             1.014    27.566
n9978.out[0] (.names)                                            0.261    27.827
n5819.in[0] (.names)                                             1.014    28.841
n5819.out[0] (.names)                                            0.261    29.102
n8526.in[0] (.names)                                             1.014    30.116
n8526.out[0] (.names)                                            0.261    30.377
n10079.in[0] (.names)                                            1.014    31.390
n10079.out[0] (.names)                                           0.261    31.651
n10020.in[0] (.names)                                            1.014    32.665
n10020.out[0] (.names)                                           0.261    32.926
n10048.in[0] (.names)                                            1.014    33.940
n10048.out[0] (.names)                                           0.261    34.201
n10049.in[0] (.names)                                            1.014    35.215
n10049.out[0] (.names)                                           0.261    35.476
n10050.in[0] (.names)                                            1.014    36.490
n10050.out[0] (.names)                                           0.261    36.751
n10058.in[1] (.names)                                            1.014    37.765
n10058.out[0] (.names)                                           0.261    38.026
n10085.in[2] (.names)                                            1.014    39.039
n10085.out[0] (.names)                                           0.261    39.300
n10042.in[1] (.names)                                            1.014    40.314
n10042.out[0] (.names)                                           0.261    40.575
n10083.in[1] (.names)                                            1.014    41.589
n10083.out[0] (.names)                                           0.261    41.850
n10088.in[0] (.names)                                            1.014    42.864
n10088.out[0] (.names)                                           0.261    43.125
n10089.in[0] (.names)                                            1.014    44.139
n10089.out[0] (.names)                                           0.261    44.400
n8524.in[0] (.names)                                             1.014    45.413
n8524.out[0] (.names)                                            0.261    45.674
n10090.in[0] (.names)                                            1.014    46.688
n10090.out[0] (.names)                                           0.261    46.949
n8531.in[0] (.names)                                             1.014    47.963
n8531.out[0] (.names)                                            0.261    48.224
n10000.in[0] (.names)                                            1.014    49.238
n10000.out[0] (.names)                                           0.261    49.499
n10001.in[0] (.names)                                            1.014    50.513
n10001.out[0] (.names)                                           0.261    50.774
n9980.in[0] (.names)                                             1.014    51.787
n9980.out[0] (.names)                                            0.261    52.048
n9950.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9950.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n14475.Q[0] (.latch clocked by pclk)
Endpoint  : out:n453.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14475.clk[0] (.latch)                                           1.014     1.014
n14475.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14486.in[0] (.names)                                            1.014     3.344
n14486.out[0] (.names)                                           0.261     3.605
n14488.in[0] (.names)                                            1.014     4.619
n14488.out[0] (.names)                                           0.261     4.880
n14489.in[0] (.names)                                            1.014     5.894
n14489.out[0] (.names)                                           0.261     6.155
n14490.in[0] (.names)                                            1.014     7.169
n14490.out[0] (.names)                                           0.261     7.430
n13600.in[1] (.names)                                            1.014     8.444
n13600.out[0] (.names)                                           0.261     8.705
n14502.in[1] (.names)                                            1.014     9.719
n14502.out[0] (.names)                                           0.261     9.980
n14506.in[1] (.names)                                            1.014    10.993
n14506.out[0] (.names)                                           0.261    11.254
n14509.in[1] (.names)                                            1.014    12.268
n14509.out[0] (.names)                                           0.261    12.529
n14510.in[0] (.names)                                            1.014    13.543
n14510.out[0] (.names)                                           0.261    13.804
n14511.in[0] (.names)                                            1.014    14.818
n14511.out[0] (.names)                                           0.261    15.079
n14515.in[0] (.names)                                            1.014    16.093
n14515.out[0] (.names)                                           0.261    16.354
n14516.in[0] (.names)                                            1.014    17.367
n14516.out[0] (.names)                                           0.261    17.628
n14517.in[0] (.names)                                            1.014    18.642
n14517.out[0] (.names)                                           0.261    18.903
n14518.in[1] (.names)                                            1.014    19.917
n14518.out[0] (.names)                                           0.261    20.178
n13591.in[0] (.names)                                            1.014    21.192
n13591.out[0] (.names)                                           0.261    21.453
n14519.in[0] (.names)                                            1.014    22.467
n14519.out[0] (.names)                                           0.261    22.728
n14520.in[0] (.names)                                            1.014    23.742
n14520.out[0] (.names)                                           0.261    24.003
n14385.in[1] (.names)                                            1.014    25.016
n14385.out[0] (.names)                                           0.261    25.277
n14386.in[2] (.names)                                            1.014    26.291
n14386.out[0] (.names)                                           0.261    26.552
n14390.in[1] (.names)                                            1.014    27.566
n14390.out[0] (.names)                                           0.261    27.827
n14392.in[0] (.names)                                            1.014    28.841
n14392.out[0] (.names)                                           0.261    29.102
n14393.in[0] (.names)                                            1.014    30.116
n14393.out[0] (.names)                                           0.261    30.377
n14394.in[0] (.names)                                            1.014    31.390
n14394.out[0] (.names)                                           0.261    31.651
n14395.in[0] (.names)                                            1.014    32.665
n14395.out[0] (.names)                                           0.261    32.926
n14396.in[1] (.names)                                            1.014    33.940
n14396.out[0] (.names)                                           0.261    34.201
n14187.in[0] (.names)                                            1.014    35.215
n14187.out[0] (.names)                                           0.261    35.476
n14188.in[0] (.names)                                            1.014    36.490
n14188.out[0] (.names)                                           0.261    36.751
n13914.in[0] (.names)                                            1.014    37.765
n13914.out[0] (.names)                                           0.261    38.026
n14193.in[0] (.names)                                            1.014    39.039
n14193.out[0] (.names)                                           0.261    39.300
n14194.in[1] (.names)                                            1.014    40.314
n14194.out[0] (.names)                                           0.261    40.575
n14195.in[0] (.names)                                            1.014    41.589
n14195.out[0] (.names)                                           0.261    41.850
n14196.in[0] (.names)                                            1.014    42.864
n14196.out[0] (.names)                                           0.261    43.125
n14197.in[1] (.names)                                            1.014    44.139
n14197.out[0] (.names)                                           0.261    44.400
n14200.in[0] (.names)                                            1.014    45.413
n14200.out[0] (.names)                                           0.261    45.674
n14202.in[0] (.names)                                            1.014    46.688
n14202.out[0] (.names)                                           0.261    46.949
n14204.in[1] (.names)                                            1.014    47.963
n14204.out[0] (.names)                                           0.261    48.224
n14205.in[0] (.names)                                            1.014    49.238
n14205.out[0] (.names)                                           0.261    49.499
n453.in[1] (.names)                                              1.014    50.513
n453.out[0] (.names)                                             0.261    50.774
out:n453.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 28
Startpoint: n7716.Q[0] (.latch clocked by pclk)
Endpoint  : n6938.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7716.clk[0] (.latch)                                            1.014     1.014
n7716.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7717.in[0] (.names)                                             1.014     2.070
n7717.out[0] (.names)                                            0.261     2.331
n7718.in[0] (.names)                                             1.014     3.344
n7718.out[0] (.names)                                            0.261     3.605
n7841.in[2] (.names)                                             1.014     4.619
n7841.out[0] (.names)                                            0.261     4.880
n7842.in[1] (.names)                                             1.014     5.894
n7842.out[0] (.names)                                            0.261     6.155
n7742.in[0] (.names)                                             1.014     7.169
n7742.out[0] (.names)                                            0.261     7.430
n7765.in[0] (.names)                                             1.014     8.444
n7765.out[0] (.names)                                            0.261     8.705
n7837.in[1] (.names)                                             1.014     9.719
n7837.out[0] (.names)                                            0.261     9.980
n7825.in[1] (.names)                                             1.014    10.993
n7825.out[0] (.names)                                            0.261    11.254
n7744.in[0] (.names)                                             1.014    12.268
n7744.out[0] (.names)                                            0.261    12.529
n7776.in[2] (.names)                                             1.014    13.543
n7776.out[0] (.names)                                            0.261    13.804
n7777.in[0] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[0] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7796.in[2] (.names)                                             1.014    17.367
n7796.out[0] (.names)                                            0.261    17.628
n7797.in[1] (.names)                                             1.014    18.642
n7797.out[0] (.names)                                            0.261    18.903
n7798.in[0] (.names)                                             1.014    19.917
n7798.out[0] (.names)                                            0.261    20.178
n7799.in[1] (.names)                                             1.014    21.192
n7799.out[0] (.names)                                            0.261    21.453
n7801.in[2] (.names)                                             1.014    22.467
n7801.out[0] (.names)                                            0.261    22.728
n7802.in[1] (.names)                                             1.014    23.742
n7802.out[0] (.names)                                            0.261    24.003
n7803.in[1] (.names)                                             1.014    25.016
n7803.out[0] (.names)                                            0.261    25.277
n7788.in[0] (.names)                                             1.014    26.291
n7788.out[0] (.names)                                            0.261    26.552
n7784.in[1] (.names)                                             1.014    27.566
n7784.out[0] (.names)                                            0.261    27.827
n7785.in[0] (.names)                                             1.014    28.841
n7785.out[0] (.names)                                            0.261    29.102
n7786.in[0] (.names)                                             1.014    30.116
n7786.out[0] (.names)                                            0.261    30.377
n7789.in[0] (.names)                                             1.014    31.390
n7789.out[0] (.names)                                            0.261    31.651
n7792.in[0] (.names)                                             1.014    32.665
n7792.out[0] (.names)                                            0.261    32.926
n7817.in[1] (.names)                                             1.014    33.940
n7817.out[0] (.names)                                            0.261    34.201
n7819.in[0] (.names)                                             1.014    35.215
n7819.out[0] (.names)                                            0.261    35.476
n7820.in[0] (.names)                                             1.014    36.490
n7820.out[0] (.names)                                            0.261    36.751
n7807.in[1] (.names)                                             1.014    37.765
n7807.out[0] (.names)                                            0.261    38.026
n7808.in[0] (.names)                                             1.014    39.039
n7808.out[0] (.names)                                            0.261    39.300
n7809.in[0] (.names)                                             1.014    40.314
n7809.out[0] (.names)                                            0.261    40.575
n7810.in[1] (.names)                                             1.014    41.589
n7810.out[0] (.names)                                            0.261    41.850
n7485.in[0] (.names)                                             1.014    42.864
n7485.out[0] (.names)                                            0.261    43.125
n7811.in[0] (.names)                                             1.014    44.139
n7811.out[0] (.names)                                            0.261    44.400
n7812.in[0] (.names)                                             1.014    45.413
n7812.out[0] (.names)                                            0.261    45.674
n7814.in[0] (.names)                                             1.014    46.688
n7814.out[0] (.names)                                            0.261    46.949
n7815.in[1] (.names)                                             1.014    47.963
n7815.out[0] (.names)                                            0.261    48.224
n6986.in[1] (.names)                                             1.014    49.238
n6986.out[0] (.names)                                            0.261    49.499
n6937.in[1] (.names)                                             1.014    50.513
n6937.out[0] (.names)                                            0.261    50.774
n6938.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6938.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n743.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1040.in[1] (.names)                                             1.014     2.070
n1040.out[0] (.names)                                            0.261     2.331
n749.in[1] (.names)                                              1.014     3.344
n749.out[0] (.names)                                             0.261     3.605
n750.in[2] (.names)                                              1.014     4.619
n750.out[0] (.names)                                             0.261     4.880
n918.in[0] (.names)                                              1.014     5.894
n918.out[0] (.names)                                             0.261     6.155
n755.in[0] (.names)                                              1.014     7.169
n755.out[0] (.names)                                             0.261     7.430
n886.in[1] (.names)                                              1.014     8.444
n886.out[0] (.names)                                             0.261     8.705
n888.in[1] (.names)                                              1.014     9.719
n888.out[0] (.names)                                             0.261     9.980
n1131.in[2] (.names)                                             1.014    10.993
n1131.out[0] (.names)                                            0.261    11.254
n1132.in[1] (.names)                                             1.014    12.268
n1132.out[0] (.names)                                            0.261    12.529
n1092.in[0] (.names)                                             1.014    13.543
n1092.out[0] (.names)                                            0.261    13.804
n1093.in[2] (.names)                                             1.014    14.818
n1093.out[0] (.names)                                            0.261    15.079
n1072.in[1] (.names)                                             1.014    16.093
n1072.out[0] (.names)                                            0.261    16.354
n1073.in[2] (.names)                                             1.014    17.367
n1073.out[0] (.names)                                            0.261    17.628
n1068.in[0] (.names)                                             1.014    18.642
n1068.out[0] (.names)                                            0.261    18.903
n1071.in[0] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1075.in[1] (.names)                                             1.014    21.192
n1075.out[0] (.names)                                            0.261    21.453
n1076.in[0] (.names)                                             1.014    22.467
n1076.out[0] (.names)                                            0.261    22.728
n1077.in[0] (.names)                                             1.014    23.742
n1077.out[0] (.names)                                            0.261    24.003
n1055.in[0] (.names)                                             1.014    25.016
n1055.out[0] (.names)                                            0.261    25.277
n1062.in[2] (.names)                                             1.014    26.291
n1062.out[0] (.names)                                            0.261    26.552
n1063.in[2] (.names)                                             1.014    27.566
n1063.out[0] (.names)                                            0.261    27.827
n1064.in[0] (.names)                                             1.014    28.841
n1064.out[0] (.names)                                            0.261    29.102
n1065.in[1] (.names)                                             1.014    30.116
n1065.out[0] (.names)                                            0.261    30.377
n1080.in[3] (.names)                                             1.014    31.390
n1080.out[0] (.names)                                            0.261    31.651
n1060.in[1] (.names)                                             1.014    32.665
n1060.out[0] (.names)                                            0.261    32.926
n775.in[0] (.names)                                              1.014    33.940
n775.out[0] (.names)                                             0.261    34.201
n776.in[0] (.names)                                              1.014    35.215
n776.out[0] (.names)                                             0.261    35.476
n779.in[0] (.names)                                              1.014    36.490
n779.out[0] (.names)                                             0.261    36.751
n780.in[0] (.names)                                              1.014    37.765
n780.out[0] (.names)                                             0.261    38.026
n789.in[1] (.names)                                              1.014    39.039
n789.out[0] (.names)                                             0.261    39.300
n794.in[1] (.names)                                              1.014    40.314
n794.out[0] (.names)                                             0.261    40.575
n796.in[1] (.names)                                              1.014    41.589
n796.out[0] (.names)                                             0.261    41.850
n797.in[0] (.names)                                              1.014    42.864
n797.out[0] (.names)                                             0.261    43.125
n798.in[0] (.names)                                              1.014    44.139
n798.out[0] (.names)                                             0.261    44.400
n802.in[3] (.names)                                              1.014    45.413
n802.out[0] (.names)                                             0.261    45.674
n803.in[0] (.names)                                              1.014    46.688
n803.out[0] (.names)                                             0.261    46.949
n805.in[1] (.names)                                              1.014    47.963
n805.out[0] (.names)                                             0.261    48.224
n806.in[0] (.names)                                              1.014    49.238
n806.out[0] (.names)                                             0.261    49.499
n742.in[0] (.names)                                              1.014    50.513
n742.out[0] (.names)                                             0.261    50.774
n743.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n743.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n684.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1040.in[1] (.names)                                             1.014     2.070
n1040.out[0] (.names)                                            0.261     2.331
n749.in[1] (.names)                                              1.014     3.344
n749.out[0] (.names)                                             0.261     3.605
n750.in[2] (.names)                                              1.014     4.619
n750.out[0] (.names)                                             0.261     4.880
n918.in[0] (.names)                                              1.014     5.894
n918.out[0] (.names)                                             0.261     6.155
n755.in[0] (.names)                                              1.014     7.169
n755.out[0] (.names)                                             0.261     7.430
n886.in[1] (.names)                                              1.014     8.444
n886.out[0] (.names)                                             0.261     8.705
n888.in[1] (.names)                                              1.014     9.719
n888.out[0] (.names)                                             0.261     9.980
n1131.in[2] (.names)                                             1.014    10.993
n1131.out[0] (.names)                                            0.261    11.254
n1132.in[1] (.names)                                             1.014    12.268
n1132.out[0] (.names)                                            0.261    12.529
n1092.in[0] (.names)                                             1.014    13.543
n1092.out[0] (.names)                                            0.261    13.804
n1093.in[2] (.names)                                             1.014    14.818
n1093.out[0] (.names)                                            0.261    15.079
n1072.in[1] (.names)                                             1.014    16.093
n1072.out[0] (.names)                                            0.261    16.354
n1073.in[2] (.names)                                             1.014    17.367
n1073.out[0] (.names)                                            0.261    17.628
n1068.in[0] (.names)                                             1.014    18.642
n1068.out[0] (.names)                                            0.261    18.903
n1071.in[0] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1075.in[1] (.names)                                             1.014    21.192
n1075.out[0] (.names)                                            0.261    21.453
n1076.in[0] (.names)                                             1.014    22.467
n1076.out[0] (.names)                                            0.261    22.728
n1077.in[0] (.names)                                             1.014    23.742
n1077.out[0] (.names)                                            0.261    24.003
n1055.in[0] (.names)                                             1.014    25.016
n1055.out[0] (.names)                                            0.261    25.277
n1062.in[2] (.names)                                             1.014    26.291
n1062.out[0] (.names)                                            0.261    26.552
n1063.in[2] (.names)                                             1.014    27.566
n1063.out[0] (.names)                                            0.261    27.827
n1064.in[0] (.names)                                             1.014    28.841
n1064.out[0] (.names)                                            0.261    29.102
n1065.in[1] (.names)                                             1.014    30.116
n1065.out[0] (.names)                                            0.261    30.377
n1080.in[3] (.names)                                             1.014    31.390
n1080.out[0] (.names)                                            0.261    31.651
n1060.in[1] (.names)                                             1.014    32.665
n1060.out[0] (.names)                                            0.261    32.926
n1089.in[1] (.names)                                             1.014    33.940
n1089.out[0] (.names)                                            0.261    34.201
n1020.in[0] (.names)                                             1.014    35.215
n1020.out[0] (.names)                                            0.261    35.476
n637.in[1] (.names)                                              1.014    36.490
n637.out[0] (.names)                                             0.261    36.751
n1022.in[1] (.names)                                             1.014    37.765
n1022.out[0] (.names)                                            0.261    38.026
n1025.in[1] (.names)                                             1.014    39.039
n1025.out[0] (.names)                                            0.261    39.300
n875.in[1] (.names)                                              1.014    40.314
n875.out[0] (.names)                                             0.261    40.575
n876.in[1] (.names)                                              1.014    41.589
n876.out[0] (.names)                                             0.261    41.850
n915.in[0] (.names)                                              1.014    42.864
n915.out[0] (.names)                                             0.261    43.125
n916.in[1] (.names)                                              1.014    44.139
n916.out[0] (.names)                                             0.261    44.400
n917.in[0] (.names)                                              1.014    45.413
n917.out[0] (.names)                                             0.261    45.674
n931.in[1] (.names)                                              1.014    46.688
n931.out[0] (.names)                                             0.261    46.949
n932.in[0] (.names)                                              1.014    47.963
n932.out[0] (.names)                                             0.261    48.224
n933.in[1] (.names)                                              1.014    49.238
n933.out[0] (.names)                                             0.261    49.499
n683.in[0] (.names)                                              1.014    50.513
n683.out[0] (.names)                                             0.261    50.774
n684.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n684.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 31
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n746.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1040.in[1] (.names)                                             1.014     2.070
n1040.out[0] (.names)                                            0.261     2.331
n749.in[1] (.names)                                              1.014     3.344
n749.out[0] (.names)                                             0.261     3.605
n750.in[2] (.names)                                              1.014     4.619
n750.out[0] (.names)                                             0.261     4.880
n918.in[0] (.names)                                              1.014     5.894
n918.out[0] (.names)                                             0.261     6.155
n755.in[0] (.names)                                              1.014     7.169
n755.out[0] (.names)                                             0.261     7.430
n886.in[1] (.names)                                              1.014     8.444
n886.out[0] (.names)                                             0.261     8.705
n888.in[1] (.names)                                              1.014     9.719
n888.out[0] (.names)                                             0.261     9.980
n1131.in[2] (.names)                                             1.014    10.993
n1131.out[0] (.names)                                            0.261    11.254
n1132.in[1] (.names)                                             1.014    12.268
n1132.out[0] (.names)                                            0.261    12.529
n1092.in[0] (.names)                                             1.014    13.543
n1092.out[0] (.names)                                            0.261    13.804
n1093.in[2] (.names)                                             1.014    14.818
n1093.out[0] (.names)                                            0.261    15.079
n1072.in[1] (.names)                                             1.014    16.093
n1072.out[0] (.names)                                            0.261    16.354
n1073.in[2] (.names)                                             1.014    17.367
n1073.out[0] (.names)                                            0.261    17.628
n1068.in[0] (.names)                                             1.014    18.642
n1068.out[0] (.names)                                            0.261    18.903
n1071.in[0] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1075.in[1] (.names)                                             1.014    21.192
n1075.out[0] (.names)                                            0.261    21.453
n1076.in[0] (.names)                                             1.014    22.467
n1076.out[0] (.names)                                            0.261    22.728
n1077.in[0] (.names)                                             1.014    23.742
n1077.out[0] (.names)                                            0.261    24.003
n1055.in[0] (.names)                                             1.014    25.016
n1055.out[0] (.names)                                            0.261    25.277
n1062.in[2] (.names)                                             1.014    26.291
n1062.out[0] (.names)                                            0.261    26.552
n1063.in[2] (.names)                                             1.014    27.566
n1063.out[0] (.names)                                            0.261    27.827
n1064.in[0] (.names)                                             1.014    28.841
n1064.out[0] (.names)                                            0.261    29.102
n1065.in[1] (.names)                                             1.014    30.116
n1065.out[0] (.names)                                            0.261    30.377
n1080.in[3] (.names)                                             1.014    31.390
n1080.out[0] (.names)                                            0.261    31.651
n1060.in[1] (.names)                                             1.014    32.665
n1060.out[0] (.names)                                            0.261    32.926
n1089.in[1] (.names)                                             1.014    33.940
n1089.out[0] (.names)                                            0.261    34.201
n1020.in[0] (.names)                                             1.014    35.215
n1020.out[0] (.names)                                            0.261    35.476
n637.in[1] (.names)                                              1.014    36.490
n637.out[0] (.names)                                             0.261    36.751
n1022.in[1] (.names)                                             1.014    37.765
n1022.out[0] (.names)                                            0.261    38.026
n1025.in[1] (.names)                                             1.014    39.039
n1025.out[0] (.names)                                            0.261    39.300
n875.in[1] (.names)                                              1.014    40.314
n875.out[0] (.names)                                             0.261    40.575
n876.in[1] (.names)                                              1.014    41.589
n876.out[0] (.names)                                             0.261    41.850
n915.in[0] (.names)                                              1.014    42.864
n915.out[0] (.names)                                             0.261    43.125
n916.in[1] (.names)                                              1.014    44.139
n916.out[0] (.names)                                             0.261    44.400
n917.in[0] (.names)                                              1.014    45.413
n917.out[0] (.names)                                             0.261    45.674
n931.in[1] (.names)                                              1.014    46.688
n931.out[0] (.names)                                             0.261    46.949
n932.in[0] (.names)                                              1.014    47.963
n932.out[0] (.names)                                             0.261    48.224
n933.in[1] (.names)                                              1.014    49.238
n933.out[0] (.names)                                             0.261    49.499
n683.in[0] (.names)                                              1.014    50.513
n683.out[0] (.names)                                             0.261    50.774
n746.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n746.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 32
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n920.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1040.in[1] (.names)                                             1.014     2.070
n1040.out[0] (.names)                                            0.261     2.331
n749.in[1] (.names)                                              1.014     3.344
n749.out[0] (.names)                                             0.261     3.605
n750.in[2] (.names)                                              1.014     4.619
n750.out[0] (.names)                                             0.261     4.880
n918.in[0] (.names)                                              1.014     5.894
n918.out[0] (.names)                                             0.261     6.155
n755.in[0] (.names)                                              1.014     7.169
n755.out[0] (.names)                                             0.261     7.430
n886.in[1] (.names)                                              1.014     8.444
n886.out[0] (.names)                                             0.261     8.705
n888.in[1] (.names)                                              1.014     9.719
n888.out[0] (.names)                                             0.261     9.980
n1131.in[2] (.names)                                             1.014    10.993
n1131.out[0] (.names)                                            0.261    11.254
n1132.in[1] (.names)                                             1.014    12.268
n1132.out[0] (.names)                                            0.261    12.529
n1092.in[0] (.names)                                             1.014    13.543
n1092.out[0] (.names)                                            0.261    13.804
n1093.in[2] (.names)                                             1.014    14.818
n1093.out[0] (.names)                                            0.261    15.079
n1072.in[1] (.names)                                             1.014    16.093
n1072.out[0] (.names)                                            0.261    16.354
n1073.in[2] (.names)                                             1.014    17.367
n1073.out[0] (.names)                                            0.261    17.628
n1068.in[0] (.names)                                             1.014    18.642
n1068.out[0] (.names)                                            0.261    18.903
n1071.in[0] (.names)                                             1.014    19.917
n1071.out[0] (.names)                                            0.261    20.178
n1075.in[1] (.names)                                             1.014    21.192
n1075.out[0] (.names)                                            0.261    21.453
n1076.in[0] (.names)                                             1.014    22.467
n1076.out[0] (.names)                                            0.261    22.728
n1077.in[0] (.names)                                             1.014    23.742
n1077.out[0] (.names)                                            0.261    24.003
n1055.in[0] (.names)                                             1.014    25.016
n1055.out[0] (.names)                                            0.261    25.277
n1062.in[2] (.names)                                             1.014    26.291
n1062.out[0] (.names)                                            0.261    26.552
n1063.in[2] (.names)                                             1.014    27.566
n1063.out[0] (.names)                                            0.261    27.827
n1064.in[0] (.names)                                             1.014    28.841
n1064.out[0] (.names)                                            0.261    29.102
n1065.in[1] (.names)                                             1.014    30.116
n1065.out[0] (.names)                                            0.261    30.377
n1080.in[3] (.names)                                             1.014    31.390
n1080.out[0] (.names)                                            0.261    31.651
n1060.in[1] (.names)                                             1.014    32.665
n1060.out[0] (.names)                                            0.261    32.926
n1089.in[1] (.names)                                             1.014    33.940
n1089.out[0] (.names)                                            0.261    34.201
n1020.in[0] (.names)                                             1.014    35.215
n1020.out[0] (.names)                                            0.261    35.476
n637.in[1] (.names)                                              1.014    36.490
n637.out[0] (.names)                                             0.261    36.751
n1022.in[1] (.names)                                             1.014    37.765
n1022.out[0] (.names)                                            0.261    38.026
n1025.in[1] (.names)                                             1.014    39.039
n1025.out[0] (.names)                                            0.261    39.300
n875.in[1] (.names)                                              1.014    40.314
n875.out[0] (.names)                                             0.261    40.575
n876.in[1] (.names)                                              1.014    41.589
n876.out[0] (.names)                                             0.261    41.850
n915.in[0] (.names)                                              1.014    42.864
n915.out[0] (.names)                                             0.261    43.125
n916.in[1] (.names)                                              1.014    44.139
n916.out[0] (.names)                                             0.261    44.400
n917.in[0] (.names)                                              1.014    45.413
n917.out[0] (.names)                                             0.261    45.674
n931.in[1] (.names)                                              1.014    46.688
n931.out[0] (.names)                                             0.261    46.949
n932.in[0] (.names)                                              1.014    47.963
n932.out[0] (.names)                                             0.261    48.224
n933.in[1] (.names)                                              1.014    49.238
n933.out[0] (.names)                                             0.261    49.499
n683.in[0] (.names)                                              1.014    50.513
n683.out[0] (.names)                                             0.261    50.774
n920.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n920.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 33
Startpoint: n6498.Q[0] (.latch clocked by pclk)
Endpoint  : n5914.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6498.clk[0] (.latch)                                            1.014     1.014
n6498.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6499.in[0] (.names)                                             1.014     2.070
n6499.out[0] (.names)                                            0.261     2.331
n6500.in[0] (.names)                                             1.014     3.344
n6500.out[0] (.names)                                            0.261     3.605
n6501.in[0] (.names)                                             1.014     4.619
n6501.out[0] (.names)                                            0.261     4.880
n6502.in[1] (.names)                                             1.014     5.894
n6502.out[0] (.names)                                            0.261     6.155
n6505.in[1] (.names)                                             1.014     7.169
n6505.out[0] (.names)                                            0.261     7.430
n6091.in[0] (.names)                                             1.014     8.444
n6091.out[0] (.names)                                            0.261     8.705
n6097.in[2] (.names)                                             1.014     9.719
n6097.out[0] (.names)                                            0.261     9.980
n6511.in[0] (.names)                                             1.014    10.993
n6511.out[0] (.names)                                            0.261    11.254
n6512.in[0] (.names)                                             1.014    12.268
n6512.out[0] (.names)                                            0.261    12.529
n6515.in[0] (.names)                                             1.014    13.543
n6515.out[0] (.names)                                            0.261    13.804
n6503.in[0] (.names)                                             1.014    14.818
n6503.out[0] (.names)                                            0.261    15.079
n6200.in[0] (.names)                                             1.014    16.093
n6200.out[0] (.names)                                            0.261    16.354
n6201.in[1] (.names)                                             1.014    17.367
n6201.out[0] (.names)                                            0.261    17.628
n6204.in[3] (.names)                                             1.014    18.642
n6204.out[0] (.names)                                            0.261    18.903
n6205.in[0] (.names)                                             1.014    19.917
n6205.out[0] (.names)                                            0.261    20.178
n6206.in[0] (.names)                                             1.014    21.192
n6206.out[0] (.names)                                            0.261    21.453
n6207.in[1] (.names)                                             1.014    22.467
n6207.out[0] (.names)                                            0.261    22.728
n6208.in[2] (.names)                                             1.014    23.742
n6208.out[0] (.names)                                            0.261    24.003
n6209.in[0] (.names)                                             1.014    25.016
n6209.out[0] (.names)                                            0.261    25.277
n6212.in[1] (.names)                                             1.014    26.291
n6212.out[0] (.names)                                            0.261    26.552
n6213.in[0] (.names)                                             1.014    27.566
n6213.out[0] (.names)                                            0.261    27.827
n6061.in[2] (.names)                                             1.014    28.841
n6061.out[0] (.names)                                            0.261    29.102
n6118.in[2] (.names)                                             1.014    30.116
n6118.out[0] (.names)                                            0.261    30.377
n6124.in[2] (.names)                                             1.014    31.390
n6124.out[0] (.names)                                            0.261    31.651
n6125.in[1] (.names)                                             1.014    32.665
n6125.out[0] (.names)                                            0.261    32.926
n6135.in[0] (.names)                                             1.014    33.940
n6135.out[0] (.names)                                            0.261    34.201
n6136.in[0] (.names)                                             1.014    35.215
n6136.out[0] (.names)                                            0.261    35.476
n5842.in[2] (.names)                                             1.014    36.490
n5842.out[0] (.names)                                            0.261    36.751
n6483.in[0] (.names)                                             1.014    37.765
n6483.out[0] (.names)                                            0.261    38.026
n6228.in[0] (.names)                                             1.014    39.039
n6228.out[0] (.names)                                            0.261    39.300
n6484.in[0] (.names)                                             1.014    40.314
n6484.out[0] (.names)                                            0.261    40.575
n6492.in[1] (.names)                                             1.014    41.589
n6492.out[0] (.names)                                            0.261    41.850
n6493.in[0] (.names)                                             1.014    42.864
n6493.out[0] (.names)                                            0.261    43.125
n6494.in[1] (.names)                                             1.014    44.139
n6494.out[0] (.names)                                            0.261    44.400
n6495.in[2] (.names)                                             1.014    45.413
n6495.out[0] (.names)                                            0.261    45.674
n6496.in[0] (.names)                                             1.014    46.688
n6496.out[0] (.names)                                            0.261    46.949
n6486.in[0] (.names)                                             1.014    47.963
n6486.out[0] (.names)                                            0.261    48.224
n5882.in[0] (.names)                                             1.014    49.238
n5882.out[0] (.names)                                            0.261    49.499
n5913.in[1] (.names)                                             1.014    50.513
n5913.out[0] (.names)                                            0.261    50.774
n5914.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5914.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 34
Startpoint: n6498.Q[0] (.latch clocked by pclk)
Endpoint  : n6489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6498.clk[0] (.latch)                                            1.014     1.014
n6498.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6499.in[0] (.names)                                             1.014     2.070
n6499.out[0] (.names)                                            0.261     2.331
n6500.in[0] (.names)                                             1.014     3.344
n6500.out[0] (.names)                                            0.261     3.605
n6501.in[0] (.names)                                             1.014     4.619
n6501.out[0] (.names)                                            0.261     4.880
n6502.in[1] (.names)                                             1.014     5.894
n6502.out[0] (.names)                                            0.261     6.155
n6505.in[1] (.names)                                             1.014     7.169
n6505.out[0] (.names)                                            0.261     7.430
n6091.in[0] (.names)                                             1.014     8.444
n6091.out[0] (.names)                                            0.261     8.705
n6097.in[2] (.names)                                             1.014     9.719
n6097.out[0] (.names)                                            0.261     9.980
n6511.in[0] (.names)                                             1.014    10.993
n6511.out[0] (.names)                                            0.261    11.254
n6512.in[0] (.names)                                             1.014    12.268
n6512.out[0] (.names)                                            0.261    12.529
n6515.in[0] (.names)                                             1.014    13.543
n6515.out[0] (.names)                                            0.261    13.804
n6503.in[0] (.names)                                             1.014    14.818
n6503.out[0] (.names)                                            0.261    15.079
n6200.in[0] (.names)                                             1.014    16.093
n6200.out[0] (.names)                                            0.261    16.354
n6201.in[1] (.names)                                             1.014    17.367
n6201.out[0] (.names)                                            0.261    17.628
n6204.in[3] (.names)                                             1.014    18.642
n6204.out[0] (.names)                                            0.261    18.903
n6205.in[0] (.names)                                             1.014    19.917
n6205.out[0] (.names)                                            0.261    20.178
n6206.in[0] (.names)                                             1.014    21.192
n6206.out[0] (.names)                                            0.261    21.453
n6207.in[1] (.names)                                             1.014    22.467
n6207.out[0] (.names)                                            0.261    22.728
n6208.in[2] (.names)                                             1.014    23.742
n6208.out[0] (.names)                                            0.261    24.003
n6209.in[0] (.names)                                             1.014    25.016
n6209.out[0] (.names)                                            0.261    25.277
n6212.in[1] (.names)                                             1.014    26.291
n6212.out[0] (.names)                                            0.261    26.552
n6213.in[0] (.names)                                             1.014    27.566
n6213.out[0] (.names)                                            0.261    27.827
n6061.in[2] (.names)                                             1.014    28.841
n6061.out[0] (.names)                                            0.261    29.102
n6118.in[2] (.names)                                             1.014    30.116
n6118.out[0] (.names)                                            0.261    30.377
n6124.in[2] (.names)                                             1.014    31.390
n6124.out[0] (.names)                                            0.261    31.651
n6125.in[1] (.names)                                             1.014    32.665
n6125.out[0] (.names)                                            0.261    32.926
n6135.in[0] (.names)                                             1.014    33.940
n6135.out[0] (.names)                                            0.261    34.201
n6136.in[0] (.names)                                             1.014    35.215
n6136.out[0] (.names)                                            0.261    35.476
n5842.in[2] (.names)                                             1.014    36.490
n5842.out[0] (.names)                                            0.261    36.751
n6483.in[0] (.names)                                             1.014    37.765
n6483.out[0] (.names)                                            0.261    38.026
n6228.in[0] (.names)                                             1.014    39.039
n6228.out[0] (.names)                                            0.261    39.300
n6484.in[0] (.names)                                             1.014    40.314
n6484.out[0] (.names)                                            0.261    40.575
n6492.in[1] (.names)                                             1.014    41.589
n6492.out[0] (.names)                                            0.261    41.850
n6493.in[0] (.names)                                             1.014    42.864
n6493.out[0] (.names)                                            0.261    43.125
n6494.in[1] (.names)                                             1.014    44.139
n6494.out[0] (.names)                                            0.261    44.400
n6495.in[2] (.names)                                             1.014    45.413
n6495.out[0] (.names)                                            0.261    45.674
n6496.in[0] (.names)                                             1.014    46.688
n6496.out[0] (.names)                                            0.261    46.949
n6486.in[0] (.names)                                             1.014    47.963
n6486.out[0] (.names)                                            0.261    48.224
n5882.in[0] (.names)                                             1.014    49.238
n5882.out[0] (.names)                                            0.261    49.499
n5913.in[1] (.names)                                             1.014    50.513
n5913.out[0] (.names)                                            0.261    50.774
n6489.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6489.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 35
Startpoint: n6498.Q[0] (.latch clocked by pclk)
Endpoint  : n5927.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6498.clk[0] (.latch)                                            1.014     1.014
n6498.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6499.in[0] (.names)                                             1.014     2.070
n6499.out[0] (.names)                                            0.261     2.331
n6500.in[0] (.names)                                             1.014     3.344
n6500.out[0] (.names)                                            0.261     3.605
n6501.in[0] (.names)                                             1.014     4.619
n6501.out[0] (.names)                                            0.261     4.880
n6502.in[1] (.names)                                             1.014     5.894
n6502.out[0] (.names)                                            0.261     6.155
n6505.in[1] (.names)                                             1.014     7.169
n6505.out[0] (.names)                                            0.261     7.430
n6091.in[0] (.names)                                             1.014     8.444
n6091.out[0] (.names)                                            0.261     8.705
n6097.in[2] (.names)                                             1.014     9.719
n6097.out[0] (.names)                                            0.261     9.980
n6511.in[0] (.names)                                             1.014    10.993
n6511.out[0] (.names)                                            0.261    11.254
n6512.in[0] (.names)                                             1.014    12.268
n6512.out[0] (.names)                                            0.261    12.529
n6515.in[0] (.names)                                             1.014    13.543
n6515.out[0] (.names)                                            0.261    13.804
n6503.in[0] (.names)                                             1.014    14.818
n6503.out[0] (.names)                                            0.261    15.079
n6200.in[0] (.names)                                             1.014    16.093
n6200.out[0] (.names)                                            0.261    16.354
n6201.in[1] (.names)                                             1.014    17.367
n6201.out[0] (.names)                                            0.261    17.628
n6204.in[3] (.names)                                             1.014    18.642
n6204.out[0] (.names)                                            0.261    18.903
n6205.in[0] (.names)                                             1.014    19.917
n6205.out[0] (.names)                                            0.261    20.178
n6206.in[0] (.names)                                             1.014    21.192
n6206.out[0] (.names)                                            0.261    21.453
n6207.in[1] (.names)                                             1.014    22.467
n6207.out[0] (.names)                                            0.261    22.728
n6208.in[2] (.names)                                             1.014    23.742
n6208.out[0] (.names)                                            0.261    24.003
n6209.in[0] (.names)                                             1.014    25.016
n6209.out[0] (.names)                                            0.261    25.277
n6212.in[1] (.names)                                             1.014    26.291
n6212.out[0] (.names)                                            0.261    26.552
n6213.in[0] (.names)                                             1.014    27.566
n6213.out[0] (.names)                                            0.261    27.827
n6061.in[2] (.names)                                             1.014    28.841
n6061.out[0] (.names)                                            0.261    29.102
n6118.in[2] (.names)                                             1.014    30.116
n6118.out[0] (.names)                                            0.261    30.377
n6124.in[2] (.names)                                             1.014    31.390
n6124.out[0] (.names)                                            0.261    31.651
n6125.in[1] (.names)                                             1.014    32.665
n6125.out[0] (.names)                                            0.261    32.926
n6129.in[1] (.names)                                             1.014    33.940
n6129.out[0] (.names)                                            0.261    34.201
n6130.in[0] (.names)                                             1.014    35.215
n6130.out[0] (.names)                                            0.261    35.476
n5813.in[0] (.names)                                             1.014    36.490
n5813.out[0] (.names)                                            0.261    36.751
n6747.in[2] (.names)                                             1.014    37.765
n6747.out[0] (.names)                                            0.261    38.026
n6749.in[1] (.names)                                             1.014    39.039
n6749.out[0] (.names)                                            0.261    39.300
n6750.in[1] (.names)                                             1.014    40.314
n6750.out[0] (.names)                                            0.261    40.575
n6751.in[0] (.names)                                             1.014    41.589
n6751.out[0] (.names)                                            0.261    41.850
n6753.in[1] (.names)                                             1.014    42.864
n6753.out[0] (.names)                                            0.261    43.125
n6754.in[0] (.names)                                             1.014    44.139
n6754.out[0] (.names)                                            0.261    44.400
n5884.in[1] (.names)                                             1.014    45.413
n5884.out[0] (.names)                                            0.261    45.674
n6755.in[0] (.names)                                             1.014    46.688
n6755.out[0] (.names)                                            0.261    46.949
n6756.in[0] (.names)                                             1.014    47.963
n6756.out[0] (.names)                                            0.261    48.224
n5890.in[1] (.names)                                             1.014    49.238
n5890.out[0] (.names)                                            0.261    49.499
n5926.in[0] (.names)                                             1.014    50.513
n5926.out[0] (.names)                                            0.261    50.774
n5927.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5927.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 36
Startpoint: n6759.Q[0] (.latch clocked by pclk)
Endpoint  : n6953.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6759.clk[0] (.latch)                                            1.014     1.014
n6759.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6922.in[0] (.names)                                             1.014     2.070
n6922.out[0] (.names)                                            0.261     2.331
n6840.in[0] (.names)                                             1.014     3.344
n6840.out[0] (.names)                                            0.261     3.605
n6881.in[0] (.names)                                             1.014     4.619
n6881.out[0] (.names)                                            0.261     4.880
n6882.in[1] (.names)                                             1.014     5.894
n6882.out[0] (.names)                                            0.261     6.155
n6883.in[2] (.names)                                             1.014     7.169
n6883.out[0] (.names)                                            0.261     7.430
n6884.in[0] (.names)                                             1.014     8.444
n6884.out[0] (.names)                                            0.261     8.705
n6885.in[0] (.names)                                             1.014     9.719
n6885.out[0] (.names)                                            0.261     9.980
n6886.in[0] (.names)                                             1.014    10.993
n6886.out[0] (.names)                                            0.261    11.254
n6894.in[0] (.names)                                             1.014    12.268
n6894.out[0] (.names)                                            0.261    12.529
n6895.in[1] (.names)                                             1.014    13.543
n6895.out[0] (.names)                                            0.261    13.804
n6897.in[1] (.names)                                             1.014    14.818
n6897.out[0] (.names)                                            0.261    15.079
n6898.in[0] (.names)                                             1.014    16.093
n6898.out[0] (.names)                                            0.261    16.354
n6899.in[0] (.names)                                             1.014    17.367
n6899.out[0] (.names)                                            0.261    17.628
n6900.in[2] (.names)                                             1.014    18.642
n6900.out[0] (.names)                                            0.261    18.903
n6903.in[0] (.names)                                             1.014    19.917
n6903.out[0] (.names)                                            0.261    20.178
n6904.in[1] (.names)                                             1.014    21.192
n6904.out[0] (.names)                                            0.261    21.453
n6905.in[1] (.names)                                             1.014    22.467
n6905.out[0] (.names)                                            0.261    22.728
n6906.in[0] (.names)                                             1.014    23.742
n6906.out[0] (.names)                                            0.261    24.003
n6774.in[0] (.names)                                             1.014    25.016
n6774.out[0] (.names)                                            0.261    25.277
n6911.in[0] (.names)                                             1.014    26.291
n6911.out[0] (.names)                                            0.261    26.552
n6912.in[0] (.names)                                             1.014    27.566
n6912.out[0] (.names)                                            0.261    27.827
n6913.in[0] (.names)                                             1.014    28.841
n6913.out[0] (.names)                                            0.261    29.102
n6914.in[0] (.names)                                             1.014    30.116
n6914.out[0] (.names)                                            0.261    30.377
n6915.in[0] (.names)                                             1.014    31.390
n6915.out[0] (.names)                                            0.261    31.651
n7256.in[0] (.names)                                             1.014    32.665
n7256.out[0] (.names)                                            0.261    32.926
n7032.in[0] (.names)                                             1.014    33.940
n7032.out[0] (.names)                                            0.261    34.201
n7028.in[0] (.names)                                             1.014    35.215
n7028.out[0] (.names)                                            0.261    35.476
n7018.in[0] (.names)                                             1.014    36.490
n7018.out[0] (.names)                                            0.261    36.751
n7019.in[2] (.names)                                             1.014    37.765
n7019.out[0] (.names)                                            0.261    38.026
n7014.in[0] (.names)                                             1.014    39.039
n7014.out[0] (.names)                                            0.261    39.300
n7015.in[2] (.names)                                             1.014    40.314
n7015.out[0] (.names)                                            0.261    40.575
n7016.in[0] (.names)                                             1.014    41.589
n7016.out[0] (.names)                                            0.261    41.850
n7020.in[1] (.names)                                             1.014    42.864
n7020.out[0] (.names)                                            0.261    43.125
n7021.in[0] (.names)                                             1.014    44.139
n7021.out[0] (.names)                                            0.261    44.400
n5836.in[0] (.names)                                             1.014    45.413
n5836.out[0] (.names)                                            0.261    45.674
n7126.in[1] (.names)                                             1.014    46.688
n7126.out[0] (.names)                                            0.261    46.949
n7117.in[0] (.names)                                             1.014    47.963
n7117.out[0] (.names)                                            0.261    48.224
n7118.in[1] (.names)                                             1.014    49.238
n7118.out[0] (.names)                                            0.261    49.499
n6952.in[1] (.names)                                             1.014    50.513
n6952.out[0] (.names)                                            0.261    50.774
n6953.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6953.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 37
Startpoint: n6759.Q[0] (.latch clocked by pclk)
Endpoint  : n13441.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6759.clk[0] (.latch)                                            1.014     1.014
n6759.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6922.in[0] (.names)                                             1.014     2.070
n6922.out[0] (.names)                                            0.261     2.331
n6840.in[0] (.names)                                             1.014     3.344
n6840.out[0] (.names)                                            0.261     3.605
n6881.in[0] (.names)                                             1.014     4.619
n6881.out[0] (.names)                                            0.261     4.880
n6882.in[1] (.names)                                             1.014     5.894
n6882.out[0] (.names)                                            0.261     6.155
n6883.in[2] (.names)                                             1.014     7.169
n6883.out[0] (.names)                                            0.261     7.430
n6884.in[0] (.names)                                             1.014     8.444
n6884.out[0] (.names)                                            0.261     8.705
n6885.in[0] (.names)                                             1.014     9.719
n6885.out[0] (.names)                                            0.261     9.980
n6886.in[0] (.names)                                             1.014    10.993
n6886.out[0] (.names)                                            0.261    11.254
n6894.in[0] (.names)                                             1.014    12.268
n6894.out[0] (.names)                                            0.261    12.529
n6895.in[1] (.names)                                             1.014    13.543
n6895.out[0] (.names)                                            0.261    13.804
n6897.in[1] (.names)                                             1.014    14.818
n6897.out[0] (.names)                                            0.261    15.079
n6898.in[0] (.names)                                             1.014    16.093
n6898.out[0] (.names)                                            0.261    16.354
n6899.in[0] (.names)                                             1.014    17.367
n6899.out[0] (.names)                                            0.261    17.628
n6900.in[2] (.names)                                             1.014    18.642
n6900.out[0] (.names)                                            0.261    18.903
n6903.in[0] (.names)                                             1.014    19.917
n6903.out[0] (.names)                                            0.261    20.178
n6904.in[1] (.names)                                             1.014    21.192
n6904.out[0] (.names)                                            0.261    21.453
n6905.in[1] (.names)                                             1.014    22.467
n6905.out[0] (.names)                                            0.261    22.728
n6906.in[0] (.names)                                             1.014    23.742
n6906.out[0] (.names)                                            0.261    24.003
n6774.in[0] (.names)                                             1.014    25.016
n6774.out[0] (.names)                                            0.261    25.277
n6911.in[0] (.names)                                             1.014    26.291
n6911.out[0] (.names)                                            0.261    26.552
n6912.in[0] (.names)                                             1.014    27.566
n6912.out[0] (.names)                                            0.261    27.827
n6913.in[0] (.names)                                             1.014    28.841
n6913.out[0] (.names)                                            0.261    29.102
n6914.in[0] (.names)                                             1.014    30.116
n6914.out[0] (.names)                                            0.261    30.377
n6915.in[0] (.names)                                             1.014    31.390
n6915.out[0] (.names)                                            0.261    31.651
n14686.in[1] (.names)                                            1.014    32.665
n14686.out[0] (.names)                                           0.261    32.926
n14693.in[0] (.names)                                            1.014    33.940
n14693.out[0] (.names)                                           0.261    34.201
n14696.in[0] (.names)                                            1.014    35.215
n14696.out[0] (.names)                                           0.261    35.476
n14609.in[0] (.names)                                            1.014    36.490
n14609.out[0] (.names)                                           0.261    36.751
n13437.in[0] (.names)                                            1.014    37.765
n13437.out[0] (.names)                                           0.261    38.026
n14708.in[1] (.names)                                            1.014    39.039
n14708.out[0] (.names)                                           0.261    39.300
n14711.in[0] (.names)                                            1.014    40.314
n14711.out[0] (.names)                                           0.261    40.575
n14712.in[0] (.names)                                            1.014    41.589
n14712.out[0] (.names)                                           0.261    41.850
n14706.in[1] (.names)                                            1.014    42.864
n14706.out[0] (.names)                                           0.261    43.125
n14713.in[1] (.names)                                            1.014    44.139
n14713.out[0] (.names)                                           0.261    44.400
n438.in[1] (.names)                                              1.014    45.413
n438.out[0] (.names)                                             0.261    45.674
n14714.in[0] (.names)                                            1.014    46.688
n14714.out[0] (.names)                                           0.261    46.949
n13458.in[2] (.names)                                            1.014    47.963
n13458.out[0] (.names)                                           0.261    48.224
n14707.in[0] (.names)                                            1.014    49.238
n14707.out[0] (.names)                                           0.261    49.499
n13440.in[0] (.names)                                            1.014    50.513
n13440.out[0] (.names)                                           0.261    50.774
n13441.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13441.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 38
Startpoint: n7716.Q[0] (.latch clocked by pclk)
Endpoint  : n6970.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7716.clk[0] (.latch)                                            1.014     1.014
n7716.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7717.in[0] (.names)                                             1.014     2.070
n7717.out[0] (.names)                                            0.261     2.331
n7718.in[0] (.names)                                             1.014     3.344
n7718.out[0] (.names)                                            0.261     3.605
n7841.in[2] (.names)                                             1.014     4.619
n7841.out[0] (.names)                                            0.261     4.880
n7842.in[1] (.names)                                             1.014     5.894
n7842.out[0] (.names)                                            0.261     6.155
n7742.in[0] (.names)                                             1.014     7.169
n7742.out[0] (.names)                                            0.261     7.430
n7765.in[0] (.names)                                             1.014     8.444
n7765.out[0] (.names)                                            0.261     8.705
n7837.in[1] (.names)                                             1.014     9.719
n7837.out[0] (.names)                                            0.261     9.980
n7825.in[1] (.names)                                             1.014    10.993
n7825.out[0] (.names)                                            0.261    11.254
n7744.in[0] (.names)                                             1.014    12.268
n7744.out[0] (.names)                                            0.261    12.529
n7776.in[2] (.names)                                             1.014    13.543
n7776.out[0] (.names)                                            0.261    13.804
n7777.in[0] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[0] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7796.in[2] (.names)                                             1.014    17.367
n7796.out[0] (.names)                                            0.261    17.628
n7797.in[1] (.names)                                             1.014    18.642
n7797.out[0] (.names)                                            0.261    18.903
n7798.in[0] (.names)                                             1.014    19.917
n7798.out[0] (.names)                                            0.261    20.178
n7799.in[1] (.names)                                             1.014    21.192
n7799.out[0] (.names)                                            0.261    21.453
n7801.in[2] (.names)                                             1.014    22.467
n7801.out[0] (.names)                                            0.261    22.728
n7802.in[1] (.names)                                             1.014    23.742
n7802.out[0] (.names)                                            0.261    24.003
n7803.in[1] (.names)                                             1.014    25.016
n7803.out[0] (.names)                                            0.261    25.277
n7788.in[0] (.names)                                             1.014    26.291
n7788.out[0] (.names)                                            0.261    26.552
n7784.in[1] (.names)                                             1.014    27.566
n7784.out[0] (.names)                                            0.261    27.827
n7785.in[0] (.names)                                             1.014    28.841
n7785.out[0] (.names)                                            0.261    29.102
n7786.in[0] (.names)                                             1.014    30.116
n7786.out[0] (.names)                                            0.261    30.377
n7789.in[0] (.names)                                             1.014    31.390
n7789.out[0] (.names)                                            0.261    31.651
n7792.in[0] (.names)                                             1.014    32.665
n7792.out[0] (.names)                                            0.261    32.926
n7817.in[1] (.names)                                             1.014    33.940
n7817.out[0] (.names)                                            0.261    34.201
n7819.in[0] (.names)                                             1.014    35.215
n7819.out[0] (.names)                                            0.261    35.476
n7820.in[0] (.names)                                             1.014    36.490
n7820.out[0] (.names)                                            0.261    36.751
n7807.in[1] (.names)                                             1.014    37.765
n7807.out[0] (.names)                                            0.261    38.026
n7808.in[0] (.names)                                             1.014    39.039
n7808.out[0] (.names)                                            0.261    39.300
n7809.in[0] (.names)                                             1.014    40.314
n7809.out[0] (.names)                                            0.261    40.575
n7810.in[1] (.names)                                             1.014    41.589
n7810.out[0] (.names)                                            0.261    41.850
n7485.in[0] (.names)                                             1.014    42.864
n7485.out[0] (.names)                                            0.261    43.125
n7811.in[0] (.names)                                             1.014    44.139
n7811.out[0] (.names)                                            0.261    44.400
n7812.in[0] (.names)                                             1.014    45.413
n7812.out[0] (.names)                                            0.261    45.674
n7814.in[0] (.names)                                             1.014    46.688
n7814.out[0] (.names)                                            0.261    46.949
n7815.in[1] (.names)                                             1.014    47.963
n7815.out[0] (.names)                                            0.261    48.224
n7816.in[0] (.names)                                             1.014    49.238
n7816.out[0] (.names)                                            0.261    49.499
n6969.in[0] (.names)                                             1.014    50.513
n6969.out[0] (.names)                                            0.261    50.774
n6970.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6970.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 39
Startpoint: n7716.Q[0] (.latch clocked by pclk)
Endpoint  : n7787.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7716.clk[0] (.latch)                                            1.014     1.014
n7716.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7717.in[0] (.names)                                             1.014     2.070
n7717.out[0] (.names)                                            0.261     2.331
n7718.in[0] (.names)                                             1.014     3.344
n7718.out[0] (.names)                                            0.261     3.605
n7841.in[2] (.names)                                             1.014     4.619
n7841.out[0] (.names)                                            0.261     4.880
n7842.in[1] (.names)                                             1.014     5.894
n7842.out[0] (.names)                                            0.261     6.155
n7742.in[0] (.names)                                             1.014     7.169
n7742.out[0] (.names)                                            0.261     7.430
n7765.in[0] (.names)                                             1.014     8.444
n7765.out[0] (.names)                                            0.261     8.705
n7837.in[1] (.names)                                             1.014     9.719
n7837.out[0] (.names)                                            0.261     9.980
n7825.in[1] (.names)                                             1.014    10.993
n7825.out[0] (.names)                                            0.261    11.254
n7744.in[0] (.names)                                             1.014    12.268
n7744.out[0] (.names)                                            0.261    12.529
n7776.in[2] (.names)                                             1.014    13.543
n7776.out[0] (.names)                                            0.261    13.804
n7777.in[0] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[0] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7796.in[2] (.names)                                             1.014    17.367
n7796.out[0] (.names)                                            0.261    17.628
n7797.in[1] (.names)                                             1.014    18.642
n7797.out[0] (.names)                                            0.261    18.903
n7798.in[0] (.names)                                             1.014    19.917
n7798.out[0] (.names)                                            0.261    20.178
n7799.in[1] (.names)                                             1.014    21.192
n7799.out[0] (.names)                                            0.261    21.453
n7801.in[2] (.names)                                             1.014    22.467
n7801.out[0] (.names)                                            0.261    22.728
n7802.in[1] (.names)                                             1.014    23.742
n7802.out[0] (.names)                                            0.261    24.003
n7803.in[1] (.names)                                             1.014    25.016
n7803.out[0] (.names)                                            0.261    25.277
n7788.in[0] (.names)                                             1.014    26.291
n7788.out[0] (.names)                                            0.261    26.552
n7784.in[1] (.names)                                             1.014    27.566
n7784.out[0] (.names)                                            0.261    27.827
n7785.in[0] (.names)                                             1.014    28.841
n7785.out[0] (.names)                                            0.261    29.102
n7786.in[0] (.names)                                             1.014    30.116
n7786.out[0] (.names)                                            0.261    30.377
n7789.in[0] (.names)                                             1.014    31.390
n7789.out[0] (.names)                                            0.261    31.651
n7792.in[0] (.names)                                             1.014    32.665
n7792.out[0] (.names)                                            0.261    32.926
n7817.in[1] (.names)                                             1.014    33.940
n7817.out[0] (.names)                                            0.261    34.201
n7819.in[0] (.names)                                             1.014    35.215
n7819.out[0] (.names)                                            0.261    35.476
n7820.in[0] (.names)                                             1.014    36.490
n7820.out[0] (.names)                                            0.261    36.751
n7807.in[1] (.names)                                             1.014    37.765
n7807.out[0] (.names)                                            0.261    38.026
n7808.in[0] (.names)                                             1.014    39.039
n7808.out[0] (.names)                                            0.261    39.300
n7809.in[0] (.names)                                             1.014    40.314
n7809.out[0] (.names)                                            0.261    40.575
n7810.in[1] (.names)                                             1.014    41.589
n7810.out[0] (.names)                                            0.261    41.850
n7485.in[0] (.names)                                             1.014    42.864
n7485.out[0] (.names)                                            0.261    43.125
n7811.in[0] (.names)                                             1.014    44.139
n7811.out[0] (.names)                                            0.261    44.400
n7812.in[0] (.names)                                             1.014    45.413
n7812.out[0] (.names)                                            0.261    45.674
n7814.in[0] (.names)                                             1.014    46.688
n7814.out[0] (.names)                                            0.261    46.949
n7815.in[1] (.names)                                             1.014    47.963
n7815.out[0] (.names)                                            0.261    48.224
n7816.in[0] (.names)                                             1.014    49.238
n7816.out[0] (.names)                                            0.261    49.499
n6969.in[0] (.names)                                             1.014    50.513
n6969.out[0] (.names)                                            0.261    50.774
n7787.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7787.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 40
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n675.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1040.in[1] (.names)                                             1.014     2.070
n1040.out[0] (.names)                                            0.261     2.331
n749.in[1] (.names)                                              1.014     3.344
n749.out[0] (.names)                                             0.261     3.605
n750.in[2] (.names)                                              1.014     4.619
n750.out[0] (.names)                                             0.261     4.880
n940.in[2] (.names)                                              1.014     5.894
n940.out[0] (.names)                                             0.261     6.155
n952.in[0] (.names)                                              1.014     7.169
n952.out[0] (.names)                                             0.261     7.430
n953.in[0] (.names)                                              1.014     8.444
n953.out[0] (.names)                                             0.261     8.705
n954.in[1] (.names)                                              1.014     9.719
n954.out[0] (.names)                                             0.261     9.980
n958.in[1] (.names)                                              1.014    10.993
n958.out[0] (.names)                                             0.261    11.254
n959.in[0] (.names)                                              1.014    12.268
n959.out[0] (.names)                                             0.261    12.529
n960.in[0] (.names)                                              1.014    13.543
n960.out[0] (.names)                                             0.261    13.804
n961.in[0] (.names)                                              1.014    14.818
n961.out[0] (.names)                                             0.261    15.079
n963.in[0] (.names)                                              1.014    16.093
n963.out[0] (.names)                                             0.261    16.354
n964.in[1] (.names)                                              1.014    17.367
n964.out[0] (.names)                                             0.261    17.628
n966.in[1] (.names)                                              1.014    18.642
n966.out[0] (.names)                                             0.261    18.903
n968.in[0] (.names)                                              1.014    19.917
n968.out[0] (.names)                                             0.261    20.178
n969.in[1] (.names)                                              1.014    21.192
n969.out[0] (.names)                                             0.261    21.453
n972.in[2] (.names)                                              1.014    22.467
n972.out[0] (.names)                                             0.261    22.728
n974.in[0] (.names)                                              1.014    23.742
n974.out[0] (.names)                                             0.261    24.003
n983.in[1] (.names)                                              1.014    25.016
n983.out[0] (.names)                                             0.261    25.277
n986.in[1] (.names)                                              1.014    26.291
n986.out[0] (.names)                                             0.261    26.552
n1003.in[3] (.names)                                             1.014    27.566
n1003.out[0] (.names)                                            0.261    27.827
n993.in[0] (.names)                                              1.014    28.841
n993.out[0] (.names)                                             0.261    29.102
n1004.in[0] (.names)                                             1.014    30.116
n1004.out[0] (.names)                                            0.261    30.377
n984.in[1] (.names)                                              1.014    31.390
n984.out[0] (.names)                                             0.261    31.651
n996.in[0] (.names)                                              1.014    32.665
n996.out[0] (.names)                                             0.261    32.926
n985.in[0] (.names)                                              1.014    33.940
n985.out[0] (.names)                                             0.261    34.201
n970.in[1] (.names)                                              1.014    35.215
n970.out[0] (.names)                                             0.261    35.476
n988.in[3] (.names)                                              1.014    36.490
n988.out[0] (.names)                                             0.261    36.751
n997.in[0] (.names)                                              1.014    37.765
n997.out[0] (.names)                                             0.261    38.026
n998.in[0] (.names)                                              1.014    39.039
n998.out[0] (.names)                                             0.261    39.300
n999.in[0] (.names)                                              1.014    40.314
n999.out[0] (.names)                                             0.261    40.575
n975.in[0] (.names)                                              1.014    41.589
n975.out[0] (.names)                                             0.261    41.850
n976.in[3] (.names)                                              1.014    42.864
n976.out[0] (.names)                                             0.261    43.125
n979.in[1] (.names)                                              1.014    44.139
n979.out[0] (.names)                                             0.261    44.400
n980.in[0] (.names)                                              1.014    45.413
n980.out[0] (.names)                                             0.261    45.674
n981.in[0] (.names)                                              1.014    46.688
n981.out[0] (.names)                                             0.261    46.949
n717.in[0] (.names)                                              1.014    47.963
n717.out[0] (.names)                                             0.261    48.224
n688.in[0] (.names)                                              1.014    49.238
n688.out[0] (.names)                                             0.261    49.499
n674.in[0] (.names)                                              1.014    50.513
n674.out[0] (.names)                                             0.261    50.774
n675.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n675.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 41
Startpoint: n8361.Q[0] (.latch clocked by pclk)
Endpoint  : n416.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8361.clk[0] (.latch)                                            1.014     1.014
n8361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8362.in[0] (.names)                                             1.014     2.070
n8362.out[0] (.names)                                            0.261     2.331
n8363.in[1] (.names)                                             1.014     3.344
n8363.out[0] (.names)                                            0.261     3.605
n8364.in[0] (.names)                                             1.014     4.619
n8364.out[0] (.names)                                            0.261     4.880
n8290.in[0] (.names)                                             1.014     5.894
n8290.out[0] (.names)                                            0.261     6.155
n8291.in[1] (.names)                                             1.014     7.169
n8291.out[0] (.names)                                            0.261     7.430
n8257.in[3] (.names)                                             1.014     8.444
n8257.out[0] (.names)                                            0.261     8.705
n8248.in[1] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8249.in[3] (.names)                                             1.014    10.993
n8249.out[0] (.names)                                            0.261    11.254
n8252.in[2] (.names)                                             1.014    12.268
n8252.out[0] (.names)                                            0.261    12.529
n8253.in[0] (.names)                                             1.014    13.543
n8253.out[0] (.names)                                            0.261    13.804
n8181.in[1] (.names)                                             1.014    14.818
n8181.out[0] (.names)                                            0.261    15.079
n8254.in[1] (.names)                                             1.014    16.093
n8254.out[0] (.names)                                            0.261    16.354
n8204.in[1] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8211.in[0] (.names)                                             1.014    18.642
n8211.out[0] (.names)                                            0.261    18.903
n8220.in[0] (.names)                                             1.014    19.917
n8220.out[0] (.names)                                            0.261    20.178
n8666.in[2] (.names)                                             1.014    21.192
n8666.out[0] (.names)                                            0.261    21.453
n8679.in[3] (.names)                                             1.014    22.467
n8679.out[0] (.names)                                            0.261    22.728
n8680.in[0] (.names)                                             1.014    23.742
n8680.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8685.in[0] (.names)                                             1.014    26.291
n8685.out[0] (.names)                                            0.261    26.552
n8693.in[1] (.names)                                             1.014    27.566
n8693.out[0] (.names)                                            0.261    27.827
n8694.in[0] (.names)                                             1.014    28.841
n8694.out[0] (.names)                                            0.261    29.102
n8652.in[1] (.names)                                             1.014    30.116
n8652.out[0] (.names)                                            0.261    30.377
n8653.in[1] (.names)                                             1.014    31.390
n8653.out[0] (.names)                                            0.261    31.651
n8656.in[1] (.names)                                             1.014    32.665
n8656.out[0] (.names)                                            0.261    32.926
n8658.in[0] (.names)                                             1.014    33.940
n8658.out[0] (.names)                                            0.261    34.201
n8659.in[0] (.names)                                             1.014    35.215
n8659.out[0] (.names)                                            0.261    35.476
n8660.in[0] (.names)                                             1.014    36.490
n8660.out[0] (.names)                                            0.261    36.751
n8638.in[1] (.names)                                             1.014    37.765
n8638.out[0] (.names)                                            0.261    38.026
n8635.in[0] (.names)                                             1.014    39.039
n8635.out[0] (.names)                                            0.261    39.300
n8636.in[1] (.names)                                             1.014    40.314
n8636.out[0] (.names)                                            0.261    40.575
n8611.in[0] (.names)                                             1.014    41.589
n8611.out[0] (.names)                                            0.261    41.850
n8640.in[2] (.names)                                             1.014    42.864
n8640.out[0] (.names)                                            0.261    43.125
n8610.in[1] (.names)                                             1.014    44.139
n8610.out[0] (.names)                                            0.261    44.400
n8641.in[0] (.names)                                             1.014    45.413
n8641.out[0] (.names)                                            0.261    45.674
n8646.in[0] (.names)                                             1.014    46.688
n8646.out[0] (.names)                                            0.261    46.949
n8647.in[1] (.names)                                             1.014    47.963
n8647.out[0] (.names)                                            0.261    48.224
n8648.in[0] (.names)                                             1.014    49.238
n8648.out[0] (.names)                                            0.261    49.499
n8576.in[0] (.names)                                             1.014    50.513
n8576.out[0] (.names)                                            0.261    50.774
n416.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n416.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 42
Startpoint: n8361.Q[0] (.latch clocked by pclk)
Endpoint  : n8571.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8361.clk[0] (.latch)                                            1.014     1.014
n8361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8362.in[0] (.names)                                             1.014     2.070
n8362.out[0] (.names)                                            0.261     2.331
n8363.in[1] (.names)                                             1.014     3.344
n8363.out[0] (.names)                                            0.261     3.605
n8364.in[0] (.names)                                             1.014     4.619
n8364.out[0] (.names)                                            0.261     4.880
n8290.in[0] (.names)                                             1.014     5.894
n8290.out[0] (.names)                                            0.261     6.155
n8291.in[1] (.names)                                             1.014     7.169
n8291.out[0] (.names)                                            0.261     7.430
n8257.in[3] (.names)                                             1.014     8.444
n8257.out[0] (.names)                                            0.261     8.705
n8248.in[1] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8249.in[3] (.names)                                             1.014    10.993
n8249.out[0] (.names)                                            0.261    11.254
n8252.in[2] (.names)                                             1.014    12.268
n8252.out[0] (.names)                                            0.261    12.529
n8253.in[0] (.names)                                             1.014    13.543
n8253.out[0] (.names)                                            0.261    13.804
n8181.in[1] (.names)                                             1.014    14.818
n8181.out[0] (.names)                                            0.261    15.079
n8254.in[1] (.names)                                             1.014    16.093
n8254.out[0] (.names)                                            0.261    16.354
n8204.in[1] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8211.in[0] (.names)                                             1.014    18.642
n8211.out[0] (.names)                                            0.261    18.903
n8220.in[0] (.names)                                             1.014    19.917
n8220.out[0] (.names)                                            0.261    20.178
n8666.in[2] (.names)                                             1.014    21.192
n8666.out[0] (.names)                                            0.261    21.453
n8679.in[3] (.names)                                             1.014    22.467
n8679.out[0] (.names)                                            0.261    22.728
n8680.in[0] (.names)                                             1.014    23.742
n8680.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8685.in[0] (.names)                                             1.014    26.291
n8685.out[0] (.names)                                            0.261    26.552
n8693.in[1] (.names)                                             1.014    27.566
n8693.out[0] (.names)                                            0.261    27.827
n8694.in[0] (.names)                                             1.014    28.841
n8694.out[0] (.names)                                            0.261    29.102
n8652.in[1] (.names)                                             1.014    30.116
n8652.out[0] (.names)                                            0.261    30.377
n8653.in[1] (.names)                                             1.014    31.390
n8653.out[0] (.names)                                            0.261    31.651
n8656.in[1] (.names)                                             1.014    32.665
n8656.out[0] (.names)                                            0.261    32.926
n8658.in[0] (.names)                                             1.014    33.940
n8658.out[0] (.names)                                            0.261    34.201
n8659.in[0] (.names)                                             1.014    35.215
n8659.out[0] (.names)                                            0.261    35.476
n8660.in[0] (.names)                                             1.014    36.490
n8660.out[0] (.names)                                            0.261    36.751
n8638.in[1] (.names)                                             1.014    37.765
n8638.out[0] (.names)                                            0.261    38.026
n8635.in[0] (.names)                                             1.014    39.039
n8635.out[0] (.names)                                            0.261    39.300
n8636.in[1] (.names)                                             1.014    40.314
n8636.out[0] (.names)                                            0.261    40.575
n8611.in[0] (.names)                                             1.014    41.589
n8611.out[0] (.names)                                            0.261    41.850
n8640.in[2] (.names)                                             1.014    42.864
n8640.out[0] (.names)                                            0.261    43.125
n8610.in[1] (.names)                                             1.014    44.139
n8610.out[0] (.names)                                            0.261    44.400
n8641.in[0] (.names)                                             1.014    45.413
n8641.out[0] (.names)                                            0.261    45.674
n8646.in[0] (.names)                                             1.014    46.688
n8646.out[0] (.names)                                            0.261    46.949
n8647.in[1] (.names)                                             1.014    47.963
n8647.out[0] (.names)                                            0.261    48.224
n8648.in[0] (.names)                                             1.014    49.238
n8648.out[0] (.names)                                            0.261    49.499
n8570.in[1] (.names)                                             1.014    50.513
n8570.out[0] (.names)                                            0.261    50.774
n8571.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8571.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 43
Startpoint: n8361.Q[0] (.latch clocked by pclk)
Endpoint  : n9919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8361.clk[0] (.latch)                                            1.014     1.014
n8361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8362.in[0] (.names)                                             1.014     2.070
n8362.out[0] (.names)                                            0.261     2.331
n8363.in[1] (.names)                                             1.014     3.344
n8363.out[0] (.names)                                            0.261     3.605
n8364.in[0] (.names)                                             1.014     4.619
n8364.out[0] (.names)                                            0.261     4.880
n8290.in[0] (.names)                                             1.014     5.894
n8290.out[0] (.names)                                            0.261     6.155
n8291.in[1] (.names)                                             1.014     7.169
n8291.out[0] (.names)                                            0.261     7.430
n8257.in[3] (.names)                                             1.014     8.444
n8257.out[0] (.names)                                            0.261     8.705
n8248.in[1] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8249.in[3] (.names)                                             1.014    10.993
n8249.out[0] (.names)                                            0.261    11.254
n8252.in[2] (.names)                                             1.014    12.268
n8252.out[0] (.names)                                            0.261    12.529
n8253.in[0] (.names)                                             1.014    13.543
n8253.out[0] (.names)                                            0.261    13.804
n8181.in[1] (.names)                                             1.014    14.818
n8181.out[0] (.names)                                            0.261    15.079
n8254.in[1] (.names)                                             1.014    16.093
n8254.out[0] (.names)                                            0.261    16.354
n8204.in[1] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8211.in[0] (.names)                                             1.014    18.642
n8211.out[0] (.names)                                            0.261    18.903
n8220.in[0] (.names)                                             1.014    19.917
n8220.out[0] (.names)                                            0.261    20.178
n8666.in[2] (.names)                                             1.014    21.192
n8666.out[0] (.names)                                            0.261    21.453
n8679.in[3] (.names)                                             1.014    22.467
n8679.out[0] (.names)                                            0.261    22.728
n8680.in[0] (.names)                                             1.014    23.742
n8680.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8685.in[0] (.names)                                             1.014    26.291
n8685.out[0] (.names)                                            0.261    26.552
n8693.in[1] (.names)                                             1.014    27.566
n8693.out[0] (.names)                                            0.261    27.827
n8694.in[0] (.names)                                             1.014    28.841
n8694.out[0] (.names)                                            0.261    29.102
n8652.in[1] (.names)                                             1.014    30.116
n8652.out[0] (.names)                                            0.261    30.377
n8717.in[1] (.names)                                             1.014    31.390
n8717.out[0] (.names)                                            0.261    31.651
n8725.in[1] (.names)                                             1.014    32.665
n8725.out[0] (.names)                                            0.261    32.926
n8726.in[0] (.names)                                             1.014    33.940
n8726.out[0] (.names)                                            0.261    34.201
n8731.in[0] (.names)                                             1.014    35.215
n8731.out[0] (.names)                                            0.261    35.476
n8697.in[1] (.names)                                             1.014    36.490
n8697.out[0] (.names)                                            0.261    36.751
n8698.in[1] (.names)                                             1.014    37.765
n8698.out[0] (.names)                                            0.261    38.026
n8700.in[0] (.names)                                             1.014    39.039
n8700.out[0] (.names)                                            0.261    39.300
n8702.in[0] (.names)                                             1.014    40.314
n8702.out[0] (.names)                                            0.261    40.575
n8123.in[0] (.names)                                             1.014    41.589
n8123.out[0] (.names)                                            0.261    41.850
n9924.in[0] (.names)                                             1.014    42.864
n9924.out[0] (.names)                                            0.261    43.125
n9925.in[0] (.names)                                             1.014    44.139
n9925.out[0] (.names)                                            0.261    44.400
n8037.in[0] (.names)                                             1.014    45.413
n8037.out[0] (.names)                                            0.261    45.674
n9923.in[0] (.names)                                             1.014    46.688
n9923.out[0] (.names)                                            0.261    46.949
n8080.in[0] (.names)                                             1.014    47.963
n8080.out[0] (.names)                                            0.261    48.224
n8521.in[0] (.names)                                             1.014    49.238
n8521.out[0] (.names)                                            0.261    49.499
n9921.in[1] (.names)                                             1.014    50.513
n9921.out[0] (.names)                                            0.261    50.774
n9919.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9919.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 44
Startpoint: n8361.Q[0] (.latch clocked by pclk)
Endpoint  : n4978.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8361.clk[0] (.latch)                                            1.014     1.014
n8361.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8362.in[0] (.names)                                             1.014     2.070
n8362.out[0] (.names)                                            0.261     2.331
n8363.in[1] (.names)                                             1.014     3.344
n8363.out[0] (.names)                                            0.261     3.605
n8364.in[0] (.names)                                             1.014     4.619
n8364.out[0] (.names)                                            0.261     4.880
n8290.in[0] (.names)                                             1.014     5.894
n8290.out[0] (.names)                                            0.261     6.155
n8291.in[1] (.names)                                             1.014     7.169
n8291.out[0] (.names)                                            0.261     7.430
n8257.in[3] (.names)                                             1.014     8.444
n8257.out[0] (.names)                                            0.261     8.705
n8248.in[1] (.names)                                             1.014     9.719
n8248.out[0] (.names)                                            0.261     9.980
n8249.in[3] (.names)                                             1.014    10.993
n8249.out[0] (.names)                                            0.261    11.254
n8252.in[2] (.names)                                             1.014    12.268
n8252.out[0] (.names)                                            0.261    12.529
n8253.in[0] (.names)                                             1.014    13.543
n8253.out[0] (.names)                                            0.261    13.804
n8181.in[1] (.names)                                             1.014    14.818
n8181.out[0] (.names)                                            0.261    15.079
n8254.in[1] (.names)                                             1.014    16.093
n8254.out[0] (.names)                                            0.261    16.354
n8204.in[1] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8211.in[0] (.names)                                             1.014    18.642
n8211.out[0] (.names)                                            0.261    18.903
n8220.in[0] (.names)                                             1.014    19.917
n8220.out[0] (.names)                                            0.261    20.178
n8666.in[2] (.names)                                             1.014    21.192
n8666.out[0] (.names)                                            0.261    21.453
n8679.in[3] (.names)                                             1.014    22.467
n8679.out[0] (.names)                                            0.261    22.728
n8680.in[0] (.names)                                             1.014    23.742
n8680.out[0] (.names)                                            0.261    24.003
n8683.in[1] (.names)                                             1.014    25.016
n8683.out[0] (.names)                                            0.261    25.277
n8685.in[0] (.names)                                             1.014    26.291
n8685.out[0] (.names)                                            0.261    26.552
n8693.in[1] (.names)                                             1.014    27.566
n8693.out[0] (.names)                                            0.261    27.827
n8694.in[0] (.names)                                             1.014    28.841
n8694.out[0] (.names)                                            0.261    29.102
n8652.in[1] (.names)                                             1.014    30.116
n8652.out[0] (.names)                                            0.261    30.377
n8717.in[1] (.names)                                             1.014    31.390
n8717.out[0] (.names)                                            0.261    31.651
n8725.in[1] (.names)                                             1.014    32.665
n8725.out[0] (.names)                                            0.261    32.926
n8726.in[0] (.names)                                             1.014    33.940
n8726.out[0] (.names)                                            0.261    34.201
n8731.in[0] (.names)                                             1.014    35.215
n8731.out[0] (.names)                                            0.261    35.476
n8697.in[1] (.names)                                             1.014    36.490
n8697.out[0] (.names)                                            0.261    36.751
n8698.in[1] (.names)                                             1.014    37.765
n8698.out[0] (.names)                                            0.261    38.026
n8700.in[0] (.names)                                             1.014    39.039
n8700.out[0] (.names)                                            0.261    39.300
n8702.in[0] (.names)                                             1.014    40.314
n8702.out[0] (.names)                                            0.261    40.575
n8734.in[3] (.names)                                             1.014    41.589
n8734.out[0] (.names)                                            0.261    41.850
n8736.in[1] (.names)                                             1.014    42.864
n8736.out[0] (.names)                                            0.261    43.125
n8735.in[0] (.names)                                             1.014    44.139
n8735.out[0] (.names)                                            0.261    44.400
n8740.in[2] (.names)                                             1.014    45.413
n8740.out[0] (.names)                                            0.261    45.674
n8741.in[2] (.names)                                             1.014    46.688
n8741.out[0] (.names)                                            0.261    46.949
n8742.in[0] (.names)                                             1.014    47.963
n8742.out[0] (.names)                                            0.261    48.224
n8743.in[0] (.names)                                             1.014    49.238
n8743.out[0] (.names)                                            0.261    49.499
n8059.in[0] (.names)                                             1.014    50.513
n8059.out[0] (.names)                                            0.261    50.774
n4978.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4978.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 45
Startpoint: n8669.Q[0] (.latch clocked by pclk)
Endpoint  : n429.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8669.clk[0] (.latch)                                            1.014     1.014
n8669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8607.in[0] (.names)                                             1.014     2.070
n8607.out[0] (.names)                                            0.261     2.331
n8585.in[0] (.names)                                             1.014     3.344
n8585.out[0] (.names)                                            0.261     3.605
n8586.in[0] (.names)                                             1.014     4.619
n8586.out[0] (.names)                                            0.261     4.880
n8587.in[0] (.names)                                             1.014     5.894
n8587.out[0] (.names)                                            0.261     6.155
n8582.in[0] (.names)                                             1.014     7.169
n8582.out[0] (.names)                                            0.261     7.430
n8603.in[2] (.names)                                             1.014     8.444
n8603.out[0] (.names)                                            0.261     8.705
n8600.in[0] (.names)                                             1.014     9.719
n8600.out[0] (.names)                                            0.261     9.980
n8601.in[0] (.names)                                             1.014    10.993
n8601.out[0] (.names)                                            0.261    11.254
n8604.in[1] (.names)                                             1.014    12.268
n8604.out[0] (.names)                                            0.261    12.529
n8590.in[0] (.names)                                             1.014    13.543
n8590.out[0] (.names)                                            0.261    13.804
n8624.in[1] (.names)                                             1.014    14.818
n8624.out[0] (.names)                                            0.261    15.079
n8625.in[1] (.names)                                             1.014    16.093
n8625.out[0] (.names)                                            0.261    16.354
n8622.in[0] (.names)                                             1.014    17.367
n8622.out[0] (.names)                                            0.261    17.628
n8623.in[0] (.names)                                             1.014    18.642
n8623.out[0] (.names)                                            0.261    18.903
n8584.in[0] (.names)                                             1.014    19.917
n8584.out[0] (.names)                                            0.261    20.178
n8583.in[0] (.names)                                             1.014    21.192
n8583.out[0] (.names)                                            0.261    21.453
n8599.in[0] (.names)                                             1.014    22.467
n8599.out[0] (.names)                                            0.261    22.728
n8543.in[3] (.names)                                             1.014    23.742
n8543.out[0] (.names)                                            0.261    24.003
n8549.in[3] (.names)                                             1.014    25.016
n8549.out[0] (.names)                                            0.261    25.277
n8592.in[2] (.names)                                             1.014    26.291
n8592.out[0] (.names)                                            0.261    26.552
n8594.in[0] (.names)                                             1.014    27.566
n8594.out[0] (.names)                                            0.261    27.827
n8595.in[1] (.names)                                             1.014    28.841
n8595.out[0] (.names)                                            0.261    29.102
n8581.in[1] (.names)                                             1.014    30.116
n8581.out[0] (.names)                                            0.261    30.377
n8596.in[1] (.names)                                             1.014    31.390
n8596.out[0] (.names)                                            0.261    31.651
n9451.in[0] (.names)                                             1.014    32.665
n9451.out[0] (.names)                                            0.261    32.926
n9453.in[2] (.names)                                             1.014    33.940
n9453.out[0] (.names)                                            0.261    34.201
n9454.in[1] (.names)                                             1.014    35.215
n9454.out[0] (.names)                                            0.261    35.476
n9456.in[1] (.names)                                             1.014    36.490
n9456.out[0] (.names)                                            0.261    36.751
n9432.in[0] (.names)                                             1.014    37.765
n9432.out[0] (.names)                                            0.261    38.026
n9434.in[0] (.names)                                             1.014    39.039
n9434.out[0] (.names)                                            0.261    39.300
n9439.in[0] (.names)                                             1.014    40.314
n9439.out[0] (.names)                                            0.261    40.575
n9462.in[1] (.names)                                             1.014    41.589
n9462.out[0] (.names)                                            0.261    41.850
n9463.in[0] (.names)                                             1.014    42.864
n9463.out[0] (.names)                                            0.261    43.125
n9464.in[1] (.names)                                             1.014    44.139
n9464.out[0] (.names)                                            0.261    44.400
n9465.in[2] (.names)                                             1.014    45.413
n9465.out[0] (.names)                                            0.261    45.674
n9460.in[2] (.names)                                             1.014    46.688
n9460.out[0] (.names)                                            0.261    46.949
n8551.in[0] (.names)                                             1.014    47.963
n8551.out[0] (.names)                                            0.261    48.224
n9466.in[0] (.names)                                             1.014    49.238
n9466.out[0] (.names)                                            0.261    49.499
n5791.in[0] (.names)                                             1.014    50.513
n5791.out[0] (.names)                                            0.261    50.774
n429.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n429.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 46
Startpoint: n9663.Q[0] (.latch clocked by pclk)
Endpoint  : n8936.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9663.clk[0] (.latch)                                            1.014     1.014
n9663.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9630.in[0] (.names)                                             1.014     2.070
n9630.out[0] (.names)                                            0.261     2.331
n9659.in[0] (.names)                                             1.014     3.344
n9659.out[0] (.names)                                            0.261     3.605
n9643.in[0] (.names)                                             1.014     4.619
n9643.out[0] (.names)                                            0.261     4.880
n9468.in[0] (.names)                                             1.014     5.894
n9468.out[0] (.names)                                            0.261     6.155
n9469.in[3] (.names)                                             1.014     7.169
n9469.out[0] (.names)                                            0.261     7.430
n9470.in[2] (.names)                                             1.014     8.444
n9470.out[0] (.names)                                            0.261     8.705
n9471.in[0] (.names)                                             1.014     9.719
n9471.out[0] (.names)                                            0.261     9.980
n9472.in[0] (.names)                                             1.014    10.993
n9472.out[0] (.names)                                            0.261    11.254
n9473.in[0] (.names)                                             1.014    12.268
n9473.out[0] (.names)                                            0.261    12.529
n9474.in[2] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9475.in[0] (.names)                                             1.014    14.818
n9475.out[0] (.names)                                            0.261    15.079
n9605.in[3] (.names)                                             1.014    16.093
n9605.out[0] (.names)                                            0.261    16.354
n9607.in[1] (.names)                                             1.014    17.367
n9607.out[0] (.names)                                            0.261    17.628
n9608.in[0] (.names)                                             1.014    18.642
n9608.out[0] (.names)                                            0.261    18.903
n9610.in[3] (.names)                                             1.014    19.917
n9610.out[0] (.names)                                            0.261    20.178
n9613.in[1] (.names)                                             1.014    21.192
n9613.out[0] (.names)                                            0.261    21.453
n9614.in[0] (.names)                                             1.014    22.467
n9614.out[0] (.names)                                            0.261    22.728
n9615.in[0] (.names)                                             1.014    23.742
n9615.out[0] (.names)                                            0.261    24.003
n9616.in[0] (.names)                                             1.014    25.016
n9616.out[0] (.names)                                            0.261    25.277
n9617.in[1] (.names)                                             1.014    26.291
n9617.out[0] (.names)                                            0.261    26.552
n9426.in[0] (.names)                                             1.014    27.566
n9426.out[0] (.names)                                            0.261    27.827
n9623.in[2] (.names)                                             1.014    28.841
n9623.out[0] (.names)                                            0.261    29.102
n9619.in[0] (.names)                                             1.014    30.116
n9619.out[0] (.names)                                            0.261    30.377
n9622.in[0] (.names)                                             1.014    31.390
n9622.out[0] (.names)                                            0.261    31.651
n8106.in[0] (.names)                                             1.014    32.665
n8106.out[0] (.names)                                            0.261    32.926
n9713.in[0] (.names)                                             1.014    33.940
n9713.out[0] (.names)                                            0.261    34.201
n9715.in[0] (.names)                                             1.014    35.215
n9715.out[0] (.names)                                            0.261    35.476
n9716.in[2] (.names)                                             1.014    36.490
n9716.out[0] (.names)                                            0.261    36.751
n9717.in[0] (.names)                                             1.014    37.765
n9717.out[0] (.names)                                            0.261    38.026
n9718.in[0] (.names)                                             1.014    39.039
n9718.out[0] (.names)                                            0.261    39.300
n9719.in[1] (.names)                                             1.014    40.314
n9719.out[0] (.names)                                            0.261    40.575
n9720.in[2] (.names)                                             1.014    41.589
n9720.out[0] (.names)                                            0.261    41.850
n9721.in[1] (.names)                                             1.014    42.864
n9721.out[0] (.names)                                            0.261    43.125
n9722.in[0] (.names)                                             1.014    44.139
n9722.out[0] (.names)                                            0.261    44.400
n9727.in[2] (.names)                                             1.014    45.413
n9727.out[0] (.names)                                            0.261    45.674
n9696.in[0] (.names)                                             1.014    46.688
n9696.out[0] (.names)                                            0.261    46.949
n9730.in[0] (.names)                                             1.014    47.963
n9730.out[0] (.names)                                            0.261    48.224
n8948.in[0] (.names)                                             1.014    49.238
n8948.out[0] (.names)                                            0.261    49.499
n8935.in[0] (.names)                                             1.014    50.513
n8935.out[0] (.names)                                            0.261    50.774
n8936.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8936.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 47
Startpoint: n8669.Q[0] (.latch clocked by pclk)
Endpoint  : n8331.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8669.clk[0] (.latch)                                            1.014     1.014
n8669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8607.in[0] (.names)                                             1.014     2.070
n8607.out[0] (.names)                                            0.261     2.331
n8585.in[0] (.names)                                             1.014     3.344
n8585.out[0] (.names)                                            0.261     3.605
n8586.in[0] (.names)                                             1.014     4.619
n8586.out[0] (.names)                                            0.261     4.880
n8587.in[0] (.names)                                             1.014     5.894
n8587.out[0] (.names)                                            0.261     6.155
n8582.in[0] (.names)                                             1.014     7.169
n8582.out[0] (.names)                                            0.261     7.430
n8603.in[2] (.names)                                             1.014     8.444
n8603.out[0] (.names)                                            0.261     8.705
n8600.in[0] (.names)                                             1.014     9.719
n8600.out[0] (.names)                                            0.261     9.980
n8601.in[0] (.names)                                             1.014    10.993
n8601.out[0] (.names)                                            0.261    11.254
n8604.in[1] (.names)                                             1.014    12.268
n8604.out[0] (.names)                                            0.261    12.529
n8590.in[0] (.names)                                             1.014    13.543
n8590.out[0] (.names)                                            0.261    13.804
n8624.in[1] (.names)                                             1.014    14.818
n8624.out[0] (.names)                                            0.261    15.079
n8625.in[1] (.names)                                             1.014    16.093
n8625.out[0] (.names)                                            0.261    16.354
n8622.in[0] (.names)                                             1.014    17.367
n8622.out[0] (.names)                                            0.261    17.628
n8623.in[0] (.names)                                             1.014    18.642
n8623.out[0] (.names)                                            0.261    18.903
n8584.in[0] (.names)                                             1.014    19.917
n8584.out[0] (.names)                                            0.261    20.178
n8583.in[0] (.names)                                             1.014    21.192
n8583.out[0] (.names)                                            0.261    21.453
n8599.in[0] (.names)                                             1.014    22.467
n8599.out[0] (.names)                                            0.261    22.728
n8543.in[3] (.names)                                             1.014    23.742
n8543.out[0] (.names)                                            0.261    24.003
n8549.in[3] (.names)                                             1.014    25.016
n8549.out[0] (.names)                                            0.261    25.277
n8592.in[2] (.names)                                             1.014    26.291
n8592.out[0] (.names)                                            0.261    26.552
n8594.in[0] (.names)                                             1.014    27.566
n8594.out[0] (.names)                                            0.261    27.827
n8595.in[1] (.names)                                             1.014    28.841
n8595.out[0] (.names)                                            0.261    29.102
n8581.in[1] (.names)                                             1.014    30.116
n8581.out[0] (.names)                                            0.261    30.377
n8596.in[1] (.names)                                             1.014    31.390
n8596.out[0] (.names)                                            0.261    31.651
n9451.in[0] (.names)                                             1.014    32.665
n9451.out[0] (.names)                                            0.261    32.926
n9453.in[2] (.names)                                             1.014    33.940
n9453.out[0] (.names)                                            0.261    34.201
n9454.in[1] (.names)                                             1.014    35.215
n9454.out[0] (.names)                                            0.261    35.476
n9456.in[1] (.names)                                             1.014    36.490
n9456.out[0] (.names)                                            0.261    36.751
n9432.in[0] (.names)                                             1.014    37.765
n9432.out[0] (.names)                                            0.261    38.026
n9434.in[0] (.names)                                             1.014    39.039
n9434.out[0] (.names)                                            0.261    39.300
n9439.in[0] (.names)                                             1.014    40.314
n9439.out[0] (.names)                                            0.261    40.575
n9462.in[1] (.names)                                             1.014    41.589
n9462.out[0] (.names)                                            0.261    41.850
n9463.in[0] (.names)                                             1.014    42.864
n9463.out[0] (.names)                                            0.261    43.125
n9464.in[1] (.names)                                             1.014    44.139
n9464.out[0] (.names)                                            0.261    44.400
n9465.in[2] (.names)                                             1.014    45.413
n9465.out[0] (.names)                                            0.261    45.674
n9460.in[2] (.names)                                             1.014    46.688
n9460.out[0] (.names)                                            0.261    46.949
n8551.in[0] (.names)                                             1.014    47.963
n8551.out[0] (.names)                                            0.261    48.224
n9466.in[0] (.names)                                             1.014    49.238
n9466.out[0] (.names)                                            0.261    49.499
n8578.in[1] (.names)                                             1.014    50.513
n8578.out[0] (.names)                                            0.261    50.774
n8331.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8331.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 48
Startpoint: n5925.Q[0] (.latch clocked by pclk)
Endpoint  : n5812.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5925.clk[0] (.latch)                                            1.014     1.014
n5925.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11364.in[0] (.names)                                            1.014     2.070
n11364.out[0] (.names)                                           0.261     2.331
n11365.in[0] (.names)                                            1.014     3.344
n11365.out[0] (.names)                                           0.261     3.605
n11366.in[0] (.names)                                            1.014     4.619
n11366.out[0] (.names)                                           0.261     4.880
n10827.in[0] (.names)                                            1.014     5.894
n10827.out[0] (.names)                                           0.261     6.155
n11367.in[1] (.names)                                            1.014     7.169
n11367.out[0] (.names)                                           0.261     7.430
n11368.in[0] (.names)                                            1.014     8.444
n11368.out[0] (.names)                                           0.261     8.705
n11369.in[1] (.names)                                            1.014     9.719
n11369.out[0] (.names)                                           0.261     9.980
n11370.in[1] (.names)                                            1.014    10.993
n11370.out[0] (.names)                                           0.261    11.254
n11373.in[1] (.names)                                            1.014    12.268
n11373.out[0] (.names)                                           0.261    12.529
n11374.in[2] (.names)                                            1.014    13.543
n11374.out[0] (.names)                                           0.261    13.804
n11375.in[0] (.names)                                            1.014    14.818
n11375.out[0] (.names)                                           0.261    15.079
n11376.in[0] (.names)                                            1.014    16.093
n11376.out[0] (.names)                                           0.261    16.354
n11414.in[2] (.names)                                            1.014    17.367
n11414.out[0] (.names)                                           0.261    17.628
n11426.in[2] (.names)                                            1.014    18.642
n11426.out[0] (.names)                                           0.261    18.903
n11427.in[0] (.names)                                            1.014    19.917
n11427.out[0] (.names)                                           0.261    20.178
n11428.in[0] (.names)                                            1.014    21.192
n11428.out[0] (.names)                                           0.261    21.453
n11429.in[0] (.names)                                            1.014    22.467
n11429.out[0] (.names)                                           0.261    22.728
n11430.in[0] (.names)                                            1.014    23.742
n11430.out[0] (.names)                                           0.261    24.003
n11415.in[3] (.names)                                            1.014    25.016
n11415.out[0] (.names)                                           0.261    25.277
n11438.in[2] (.names)                                            1.014    26.291
n11438.out[0] (.names)                                           0.261    26.552
n11439.in[1] (.names)                                            1.014    27.566
n11439.out[0] (.names)                                           0.261    27.827
n11286.in[0] (.names)                                            1.014    28.841
n11286.out[0] (.names)                                           0.261    29.102
n11440.in[0] (.names)                                            1.014    30.116
n11440.out[0] (.names)                                           0.261    30.377
n11441.in[0] (.names)                                            1.014    31.390
n11441.out[0] (.names)                                           0.261    31.651
n10696.in[2] (.names)                                            1.014    32.665
n10696.out[0] (.names)                                           0.261    32.926
n10697.in[2] (.names)                                            1.014    33.940
n10697.out[0] (.names)                                           0.261    34.201
n10698.in[2] (.names)                                            1.014    35.215
n10698.out[0] (.names)                                           0.261    35.476
n10699.in[1] (.names)                                            1.014    36.490
n10699.out[0] (.names)                                           0.261    36.751
n10700.in[0] (.names)                                            1.014    37.765
n10700.out[0] (.names)                                           0.261    38.026
n10701.in[0] (.names)                                            1.014    39.039
n10701.out[0] (.names)                                           0.261    39.300
n10704.in[2] (.names)                                            1.014    40.314
n10704.out[0] (.names)                                           0.261    40.575
n10705.in[1] (.names)                                            1.014    41.589
n10705.out[0] (.names)                                           0.261    41.850
n10706.in[0] (.names)                                            1.014    42.864
n10706.out[0] (.names)                                           0.261    43.125
n10707.in[0] (.names)                                            1.014    44.139
n10707.out[0] (.names)                                           0.261    44.400
n10713.in[0] (.names)                                            1.014    45.413
n10713.out[0] (.names)                                           0.261    45.674
n10714.in[1] (.names)                                            1.014    46.688
n10714.out[0] (.names)                                           0.261    46.949
n10721.in[3] (.names)                                            1.014    47.963
n10721.out[0] (.names)                                           0.261    48.224
n10122.in[0] (.names)                                            1.014    49.238
n10122.out[0] (.names)                                           0.261    49.499
n5811.in[0] (.names)                                             1.014    50.513
n5811.out[0] (.names)                                            0.261    50.774
n5812.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5812.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 49
Startpoint: n9663.Q[0] (.latch clocked by pclk)
Endpoint  : n8575.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9663.clk[0] (.latch)                                            1.014     1.014
n9663.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9630.in[0] (.names)                                             1.014     2.070
n9630.out[0] (.names)                                            0.261     2.331
n9659.in[0] (.names)                                             1.014     3.344
n9659.out[0] (.names)                                            0.261     3.605
n9643.in[0] (.names)                                             1.014     4.619
n9643.out[0] (.names)                                            0.261     4.880
n9468.in[0] (.names)                                             1.014     5.894
n9468.out[0] (.names)                                            0.261     6.155
n9469.in[3] (.names)                                             1.014     7.169
n9469.out[0] (.names)                                            0.261     7.430
n9470.in[2] (.names)                                             1.014     8.444
n9470.out[0] (.names)                                            0.261     8.705
n9471.in[0] (.names)                                             1.014     9.719
n9471.out[0] (.names)                                            0.261     9.980
n9472.in[0] (.names)                                             1.014    10.993
n9472.out[0] (.names)                                            0.261    11.254
n9473.in[0] (.names)                                             1.014    12.268
n9473.out[0] (.names)                                            0.261    12.529
n9474.in[2] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9475.in[0] (.names)                                             1.014    14.818
n9475.out[0] (.names)                                            0.261    15.079
n9605.in[3] (.names)                                             1.014    16.093
n9605.out[0] (.names)                                            0.261    16.354
n9607.in[1] (.names)                                             1.014    17.367
n9607.out[0] (.names)                                            0.261    17.628
n9608.in[0] (.names)                                             1.014    18.642
n9608.out[0] (.names)                                            0.261    18.903
n9610.in[3] (.names)                                             1.014    19.917
n9610.out[0] (.names)                                            0.261    20.178
n9613.in[1] (.names)                                             1.014    21.192
n9613.out[0] (.names)                                            0.261    21.453
n9614.in[0] (.names)                                             1.014    22.467
n9614.out[0] (.names)                                            0.261    22.728
n9615.in[0] (.names)                                             1.014    23.742
n9615.out[0] (.names)                                            0.261    24.003
n9616.in[0] (.names)                                             1.014    25.016
n9616.out[0] (.names)                                            0.261    25.277
n9617.in[1] (.names)                                             1.014    26.291
n9617.out[0] (.names)                                            0.261    26.552
n9426.in[0] (.names)                                             1.014    27.566
n9426.out[0] (.names)                                            0.261    27.827
n9427.in[1] (.names)                                             1.014    28.841
n9427.out[0] (.names)                                            0.261    29.102
n9428.in[0] (.names)                                             1.014    30.116
n9428.out[0] (.names)                                            0.261    30.377
n9406.in[1] (.names)                                             1.014    31.390
n9406.out[0] (.names)                                            0.261    31.651
n9407.in[1] (.names)                                             1.014    32.665
n9407.out[0] (.names)                                            0.261    32.926
n9408.in[2] (.names)                                             1.014    33.940
n9408.out[0] (.names)                                            0.261    34.201
n9292.in[0] (.names)                                             1.014    35.215
n9292.out[0] (.names)                                            0.261    35.476
n9405.in[1] (.names)                                             1.014    36.490
n9405.out[0] (.names)                                            0.261    36.751
n9412.in[1] (.names)                                             1.014    37.765
n9412.out[0] (.names)                                            0.261    38.026
n9413.in[0] (.names)                                             1.014    39.039
n9413.out[0] (.names)                                            0.261    39.300
n9420.in[0] (.names)                                             1.014    40.314
n9420.out[0] (.names)                                            0.261    40.575
n9421.in[0] (.names)                                             1.014    41.589
n9421.out[0] (.names)                                            0.261    41.850
n9415.in[0] (.names)                                             1.014    42.864
n9415.out[0] (.names)                                            0.261    43.125
n9416.in[1] (.names)                                             1.014    44.139
n9416.out[0] (.names)                                            0.261    44.400
n9419.in[1] (.names)                                             1.014    45.413
n9419.out[0] (.names)                                            0.261    45.674
n9422.in[0] (.names)                                             1.014    46.688
n9422.out[0] (.names)                                            0.261    46.949
n8975.in[1] (.names)                                             1.014    47.963
n8975.out[0] (.names)                                            0.261    48.224
n8966.in[0] (.names)                                             1.014    49.238
n8966.out[0] (.names)                                            0.261    49.499
n8574.in[1] (.names)                                             1.014    50.513
n8574.out[0] (.names)                                            0.261    50.774
n8575.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8575.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 50
Startpoint: n9663.Q[0] (.latch clocked by pclk)
Endpoint  : n9424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9663.clk[0] (.latch)                                            1.014     1.014
n9663.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9630.in[0] (.names)                                             1.014     2.070
n9630.out[0] (.names)                                            0.261     2.331
n9659.in[0] (.names)                                             1.014     3.344
n9659.out[0] (.names)                                            0.261     3.605
n9643.in[0] (.names)                                             1.014     4.619
n9643.out[0] (.names)                                            0.261     4.880
n9468.in[0] (.names)                                             1.014     5.894
n9468.out[0] (.names)                                            0.261     6.155
n9469.in[3] (.names)                                             1.014     7.169
n9469.out[0] (.names)                                            0.261     7.430
n9470.in[2] (.names)                                             1.014     8.444
n9470.out[0] (.names)                                            0.261     8.705
n9471.in[0] (.names)                                             1.014     9.719
n9471.out[0] (.names)                                            0.261     9.980
n9472.in[0] (.names)                                             1.014    10.993
n9472.out[0] (.names)                                            0.261    11.254
n9473.in[0] (.names)                                             1.014    12.268
n9473.out[0] (.names)                                            0.261    12.529
n9474.in[2] (.names)                                             1.014    13.543
n9474.out[0] (.names)                                            0.261    13.804
n9475.in[0] (.names)                                             1.014    14.818
n9475.out[0] (.names)                                            0.261    15.079
n9605.in[3] (.names)                                             1.014    16.093
n9605.out[0] (.names)                                            0.261    16.354
n9607.in[1] (.names)                                             1.014    17.367
n9607.out[0] (.names)                                            0.261    17.628
n9608.in[0] (.names)                                             1.014    18.642
n9608.out[0] (.names)                                            0.261    18.903
n9610.in[3] (.names)                                             1.014    19.917
n9610.out[0] (.names)                                            0.261    20.178
n9613.in[1] (.names)                                             1.014    21.192
n9613.out[0] (.names)                                            0.261    21.453
n9614.in[0] (.names)                                             1.014    22.467
n9614.out[0] (.names)                                            0.261    22.728
n9615.in[0] (.names)                                             1.014    23.742
n9615.out[0] (.names)                                            0.261    24.003
n9616.in[0] (.names)                                             1.014    25.016
n9616.out[0] (.names)                                            0.261    25.277
n9617.in[1] (.names)                                             1.014    26.291
n9617.out[0] (.names)                                            0.261    26.552
n9426.in[0] (.names)                                             1.014    27.566
n9426.out[0] (.names)                                            0.261    27.827
n9427.in[1] (.names)                                             1.014    28.841
n9427.out[0] (.names)                                            0.261    29.102
n9428.in[0] (.names)                                             1.014    30.116
n9428.out[0] (.names)                                            0.261    30.377
n9406.in[1] (.names)                                             1.014    31.390
n9406.out[0] (.names)                                            0.261    31.651
n9407.in[1] (.names)                                             1.014    32.665
n9407.out[0] (.names)                                            0.261    32.926
n9408.in[2] (.names)                                             1.014    33.940
n9408.out[0] (.names)                                            0.261    34.201
n9292.in[0] (.names)                                             1.014    35.215
n9292.out[0] (.names)                                            0.261    35.476
n9405.in[1] (.names)                                             1.014    36.490
n9405.out[0] (.names)                                            0.261    36.751
n9412.in[1] (.names)                                             1.014    37.765
n9412.out[0] (.names)                                            0.261    38.026
n9413.in[0] (.names)                                             1.014    39.039
n9413.out[0] (.names)                                            0.261    39.300
n9420.in[0] (.names)                                             1.014    40.314
n9420.out[0] (.names)                                            0.261    40.575
n9421.in[0] (.names)                                             1.014    41.589
n9421.out[0] (.names)                                            0.261    41.850
n9415.in[0] (.names)                                             1.014    42.864
n9415.out[0] (.names)                                            0.261    43.125
n9416.in[1] (.names)                                             1.014    44.139
n9416.out[0] (.names)                                            0.261    44.400
n9419.in[1] (.names)                                             1.014    45.413
n9419.out[0] (.names)                                            0.261    45.674
n9422.in[0] (.names)                                             1.014    46.688
n9422.out[0] (.names)                                            0.261    46.949
n8975.in[1] (.names)                                             1.014    47.963
n8975.out[0] (.names)                                            0.261    48.224
n8966.in[0] (.names)                                             1.014    49.238
n8966.out[0] (.names)                                            0.261    49.499
n8574.in[1] (.names)                                             1.014    50.513
n8574.out[0] (.names)                                            0.261    50.774
n9424.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9424.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 51
Startpoint: n515.Q[0] (.latch clocked by pclk)
Endpoint  : n1302.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n515.clk[0] (.latch)                                             1.014     1.014
n515.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1551.in[0] (.names)                                             1.014     2.070
n1551.out[0] (.names)                                            0.261     2.331
n1494.in[0] (.names)                                             1.014     3.344
n1494.out[0] (.names)                                            0.261     3.605
n1550.in[0] (.names)                                             1.014     4.619
n1550.out[0] (.names)                                            0.261     4.880
n1554.in[0] (.names)                                             1.014     5.894
n1554.out[0] (.names)                                            0.261     6.155
n1555.in[1] (.names)                                             1.014     7.169
n1555.out[0] (.names)                                            0.261     7.430
n1556.in[0] (.names)                                             1.014     8.444
n1556.out[0] (.names)                                            0.261     8.705
n1557.in[1] (.names)                                             1.014     9.719
n1557.out[0] (.names)                                            0.261     9.980
n1541.in[3] (.names)                                             1.014    10.993
n1541.out[0] (.names)                                            0.261    11.254
n1547.in[0] (.names)                                             1.014    12.268
n1547.out[0] (.names)                                            0.261    12.529
n1499.in[0] (.names)                                             1.014    13.543
n1499.out[0] (.names)                                            0.261    13.804
n1500.in[2] (.names)                                             1.014    14.818
n1500.out[0] (.names)                                            0.261    15.079
n1501.in[1] (.names)                                             1.014    16.093
n1501.out[0] (.names)                                            0.261    16.354
n1496.in[0] (.names)                                             1.014    17.367
n1496.out[0] (.names)                                            0.261    17.628
n1498.in[0] (.names)                                             1.014    18.642
n1498.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[0] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1509.in[0] (.names)                                             1.014    22.467
n1509.out[0] (.names)                                            0.261    22.728
n1533.in[0] (.names)                                             1.014    23.742
n1533.out[0] (.names)                                            0.261    24.003
n1537.in[0] (.names)                                             1.014    25.016
n1537.out[0] (.names)                                            0.261    25.277
n1534.in[0] (.names)                                             1.014    26.291
n1534.out[0] (.names)                                            0.261    26.552
n1510.in[0] (.names)                                             1.014    27.566
n1510.out[0] (.names)                                            0.261    27.827
n1419.in[2] (.names)                                             1.014    28.841
n1419.out[0] (.names)                                            0.261    29.102
n1388.in[3] (.names)                                             1.014    30.116
n1388.out[0] (.names)                                            0.261    30.377
n1282.in[2] (.names)                                             1.014    31.390
n1282.out[0] (.names)                                            0.261    31.651
n1283.in[0] (.names)                                             1.014    32.665
n1283.out[0] (.names)                                            0.261    32.926
n1286.in[1] (.names)                                             1.014    33.940
n1286.out[0] (.names)                                            0.261    34.201
n1284.in[0] (.names)                                             1.014    35.215
n1284.out[0] (.names)                                            0.261    35.476
n1279.in[0] (.names)                                             1.014    36.490
n1279.out[0] (.names)                                            0.261    36.751
n1285.in[0] (.names)                                             1.014    37.765
n1285.out[0] (.names)                                            0.261    38.026
n1103.in[1] (.names)                                             1.014    39.039
n1103.out[0] (.names)                                            0.261    39.300
n1281.in[1] (.names)                                             1.014    40.314
n1281.out[0] (.names)                                            0.261    40.575
n1287.in[1] (.names)                                             1.014    41.589
n1287.out[0] (.names)                                            0.261    41.850
n1303.in[1] (.names)                                             1.014    42.864
n1303.out[0] (.names)                                            0.261    43.125
n1294.in[0] (.names)                                             1.014    44.139
n1294.out[0] (.names)                                            0.261    44.400
n1295.in[1] (.names)                                             1.014    45.413
n1295.out[0] (.names)                                            0.261    45.674
n1297.in[1] (.names)                                             1.014    46.688
n1297.out[0] (.names)                                            0.261    46.949
n1300.in[0] (.names)                                             1.014    47.963
n1300.out[0] (.names)                                            0.261    48.224
n1301.in[0] (.names)                                             1.014    49.238
n1301.out[0] (.names)                                            0.261    49.499
n734.in[0] (.names)                                              1.014    50.513
n734.out[0] (.names)                                             0.261    50.774
n1302.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1302.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 52
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n1137.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3772.in[1] (.names)                                             1.014     3.344
n3772.out[0] (.names)                                            0.261     3.605
n3775.in[0] (.names)                                             1.014     4.619
n3775.out[0] (.names)                                            0.261     4.880
n4242.in[0] (.names)                                             1.014     5.894
n4242.out[0] (.names)                                            0.261     6.155
n4003.in[1] (.names)                                             1.014     7.169
n4003.out[0] (.names)                                            0.261     7.430
n4004.in[0] (.names)                                             1.014     8.444
n4004.out[0] (.names)                                            0.261     8.705
n4011.in[0] (.names)                                             1.014     9.719
n4011.out[0] (.names)                                            0.261     9.980
n4012.in[0] (.names)                                             1.014    10.993
n4012.out[0] (.names)                                            0.261    11.254
n4013.in[0] (.names)                                             1.014    12.268
n4013.out[0] (.names)                                            0.261    12.529
n4009.in[2] (.names)                                             1.014    13.543
n4009.out[0] (.names)                                            0.261    13.804
n4017.in[1] (.names)                                             1.014    14.818
n4017.out[0] (.names)                                            0.261    15.079
n4014.in[0] (.names)                                             1.014    16.093
n4014.out[0] (.names)                                            0.261    16.354
n4015.in[1] (.names)                                             1.014    17.367
n4015.out[0] (.names)                                            0.261    17.628
n4024.in[0] (.names)                                             1.014    18.642
n4024.out[0] (.names)                                            0.261    18.903
n4000.in[0] (.names)                                             1.014    19.917
n4000.out[0] (.names)                                            0.261    20.178
n4001.in[0] (.names)                                             1.014    21.192
n4001.out[0] (.names)                                            0.261    21.453
n3986.in[0] (.names)                                             1.014    22.467
n3986.out[0] (.names)                                            0.261    22.728
n4255.in[0] (.names)                                             1.014    23.742
n4255.out[0] (.names)                                            0.261    24.003
n4260.in[0] (.names)                                             1.014    25.016
n4260.out[0] (.names)                                            0.261    25.277
n4262.in[1] (.names)                                             1.014    26.291
n4262.out[0] (.names)                                            0.261    26.552
n4263.in[0] (.names)                                             1.014    27.566
n4263.out[0] (.names)                                            0.261    27.827
n4289.in[3] (.names)                                             1.014    28.841
n4289.out[0] (.names)                                            0.261    29.102
n4294.in[2] (.names)                                             1.014    30.116
n4294.out[0] (.names)                                            0.261    30.377
n4054.in[1] (.names)                                             1.014    31.390
n4054.out[0] (.names)                                            0.261    31.651
n4265.in[0] (.names)                                             1.014    32.665
n4265.out[0] (.names)                                            0.261    32.926
n4266.in[1] (.names)                                             1.014    33.940
n4266.out[0] (.names)                                            0.261    34.201
n4267.in[0] (.names)                                             1.014    35.215
n4267.out[0] (.names)                                            0.261    35.476
n4270.in[2] (.names)                                             1.014    36.490
n4270.out[0] (.names)                                            0.261    36.751
n4271.in[1] (.names)                                             1.014    37.765
n4271.out[0] (.names)                                            0.261    38.026
n4273.in[0] (.names)                                             1.014    39.039
n4273.out[0] (.names)                                            0.261    39.300
n4274.in[0] (.names)                                             1.014    40.314
n4274.out[0] (.names)                                            0.261    40.575
n4275.in[1] (.names)                                             1.014    41.589
n4275.out[0] (.names)                                            0.261    41.850
n1990.in[0] (.names)                                             1.014    42.864
n1990.out[0] (.names)                                            0.261    43.125
n4276.in[1] (.names)                                             1.014    44.139
n4276.out[0] (.names)                                            0.261    44.400
n632.in[0] (.names)                                              1.014    45.413
n632.out[0] (.names)                                             0.261    45.674
n4277.in[0] (.names)                                             1.014    46.688
n4277.out[0] (.names)                                            0.261    46.949
n4278.in[0] (.names)                                             1.014    47.963
n4278.out[0] (.names)                                            0.261    48.224
n1954.in[0] (.names)                                             1.014    49.238
n1954.out[0] (.names)                                            0.261    49.499
n2029.in[0] (.names)                                             1.014    50.513
n2029.out[0] (.names)                                            0.261    50.774
n1137.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1137.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 53
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n2001.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3772.in[1] (.names)                                             1.014     3.344
n3772.out[0] (.names)                                            0.261     3.605
n3775.in[0] (.names)                                             1.014     4.619
n3775.out[0] (.names)                                            0.261     4.880
n4242.in[0] (.names)                                             1.014     5.894
n4242.out[0] (.names)                                            0.261     6.155
n4003.in[1] (.names)                                             1.014     7.169
n4003.out[0] (.names)                                            0.261     7.430
n4004.in[0] (.names)                                             1.014     8.444
n4004.out[0] (.names)                                            0.261     8.705
n4011.in[0] (.names)                                             1.014     9.719
n4011.out[0] (.names)                                            0.261     9.980
n4012.in[0] (.names)                                             1.014    10.993
n4012.out[0] (.names)                                            0.261    11.254
n4013.in[0] (.names)                                             1.014    12.268
n4013.out[0] (.names)                                            0.261    12.529
n4009.in[2] (.names)                                             1.014    13.543
n4009.out[0] (.names)                                            0.261    13.804
n4017.in[1] (.names)                                             1.014    14.818
n4017.out[0] (.names)                                            0.261    15.079
n4014.in[0] (.names)                                             1.014    16.093
n4014.out[0] (.names)                                            0.261    16.354
n4015.in[1] (.names)                                             1.014    17.367
n4015.out[0] (.names)                                            0.261    17.628
n4024.in[0] (.names)                                             1.014    18.642
n4024.out[0] (.names)                                            0.261    18.903
n4000.in[0] (.names)                                             1.014    19.917
n4000.out[0] (.names)                                            0.261    20.178
n4001.in[0] (.names)                                             1.014    21.192
n4001.out[0] (.names)                                            0.261    21.453
n4045.in[2] (.names)                                             1.014    22.467
n4045.out[0] (.names)                                            0.261    22.728
n4046.in[0] (.names)                                             1.014    23.742
n4046.out[0] (.names)                                            0.261    24.003
n4047.in[1] (.names)                                             1.014    25.016
n4047.out[0] (.names)                                            0.261    25.277
n4028.in[0] (.names)                                             1.014    26.291
n4028.out[0] (.names)                                            0.261    26.552
n4029.in[1] (.names)                                             1.014    27.566
n4029.out[0] (.names)                                            0.261    27.827
n4030.in[1] (.names)                                             1.014    28.841
n4030.out[0] (.names)                                            0.261    29.102
n4031.in[0] (.names)                                             1.014    30.116
n4031.out[0] (.names)                                            0.261    30.377
n4032.in[0] (.names)                                             1.014    31.390
n4032.out[0] (.names)                                            0.261    31.651
n4034.in[0] (.names)                                             1.014    32.665
n4034.out[0] (.names)                                            0.261    32.926
n4039.in[1] (.names)                                             1.014    33.940
n4039.out[0] (.names)                                            0.261    34.201
n4040.in[0] (.names)                                             1.014    35.215
n4040.out[0] (.names)                                            0.261    35.476
n4035.in[0] (.names)                                             1.014    36.490
n4035.out[0] (.names)                                            0.261    36.751
n4036.in[0] (.names)                                             1.014    37.765
n4036.out[0] (.names)                                            0.261    38.026
n4042.in[3] (.names)                                             1.014    39.039
n4042.out[0] (.names)                                            0.261    39.300
n4065.in[1] (.names)                                             1.014    40.314
n4065.out[0] (.names)                                            0.261    40.575
n4066.in[1] (.names)                                             1.014    41.589
n4066.out[0] (.names)                                            0.261    41.850
n4067.in[1] (.names)                                             1.014    42.864
n4067.out[0] (.names)                                            0.261    43.125
n2007.in[1] (.names)                                             1.014    44.139
n2007.out[0] (.names)                                            0.261    44.400
n4049.in[2] (.names)                                             1.014    45.413
n4049.out[0] (.names)                                            0.261    45.674
n3847.in[0] (.names)                                             1.014    46.688
n3847.out[0] (.names)                                            0.261    46.949
n4051.in[0] (.names)                                             1.014    47.963
n4051.out[0] (.names)                                            0.261    48.224
n4053.in[0] (.names)                                             1.014    49.238
n4053.out[0] (.names)                                            0.261    49.499
n2000.in[0] (.names)                                             1.014    50.513
n2000.out[0] (.names)                                            0.261    50.774
n2001.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2001.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 54
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n4048.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3772.in[1] (.names)                                             1.014     3.344
n3772.out[0] (.names)                                            0.261     3.605
n3775.in[0] (.names)                                             1.014     4.619
n3775.out[0] (.names)                                            0.261     4.880
n4242.in[0] (.names)                                             1.014     5.894
n4242.out[0] (.names)                                            0.261     6.155
n4003.in[1] (.names)                                             1.014     7.169
n4003.out[0] (.names)                                            0.261     7.430
n4004.in[0] (.names)                                             1.014     8.444
n4004.out[0] (.names)                                            0.261     8.705
n4011.in[0] (.names)                                             1.014     9.719
n4011.out[0] (.names)                                            0.261     9.980
n4012.in[0] (.names)                                             1.014    10.993
n4012.out[0] (.names)                                            0.261    11.254
n4013.in[0] (.names)                                             1.014    12.268
n4013.out[0] (.names)                                            0.261    12.529
n4009.in[2] (.names)                                             1.014    13.543
n4009.out[0] (.names)                                            0.261    13.804
n4017.in[1] (.names)                                             1.014    14.818
n4017.out[0] (.names)                                            0.261    15.079
n4014.in[0] (.names)                                             1.014    16.093
n4014.out[0] (.names)                                            0.261    16.354
n4015.in[1] (.names)                                             1.014    17.367
n4015.out[0] (.names)                                            0.261    17.628
n4024.in[0] (.names)                                             1.014    18.642
n4024.out[0] (.names)                                            0.261    18.903
n4000.in[0] (.names)                                             1.014    19.917
n4000.out[0] (.names)                                            0.261    20.178
n4001.in[0] (.names)                                             1.014    21.192
n4001.out[0] (.names)                                            0.261    21.453
n4045.in[2] (.names)                                             1.014    22.467
n4045.out[0] (.names)                                            0.261    22.728
n4046.in[0] (.names)                                             1.014    23.742
n4046.out[0] (.names)                                            0.261    24.003
n4047.in[1] (.names)                                             1.014    25.016
n4047.out[0] (.names)                                            0.261    25.277
n4028.in[0] (.names)                                             1.014    26.291
n4028.out[0] (.names)                                            0.261    26.552
n4029.in[1] (.names)                                             1.014    27.566
n4029.out[0] (.names)                                            0.261    27.827
n4030.in[1] (.names)                                             1.014    28.841
n4030.out[0] (.names)                                            0.261    29.102
n4031.in[0] (.names)                                             1.014    30.116
n4031.out[0] (.names)                                            0.261    30.377
n4032.in[0] (.names)                                             1.014    31.390
n4032.out[0] (.names)                                            0.261    31.651
n4034.in[0] (.names)                                             1.014    32.665
n4034.out[0] (.names)                                            0.261    32.926
n4039.in[1] (.names)                                             1.014    33.940
n4039.out[0] (.names)                                            0.261    34.201
n4040.in[0] (.names)                                             1.014    35.215
n4040.out[0] (.names)                                            0.261    35.476
n4035.in[0] (.names)                                             1.014    36.490
n4035.out[0] (.names)                                            0.261    36.751
n4036.in[0] (.names)                                             1.014    37.765
n4036.out[0] (.names)                                            0.261    38.026
n4042.in[3] (.names)                                             1.014    39.039
n4042.out[0] (.names)                                            0.261    39.300
n4065.in[1] (.names)                                             1.014    40.314
n4065.out[0] (.names)                                            0.261    40.575
n4066.in[1] (.names)                                             1.014    41.589
n4066.out[0] (.names)                                            0.261    41.850
n4067.in[1] (.names)                                             1.014    42.864
n4067.out[0] (.names)                                            0.261    43.125
n2007.in[1] (.names)                                             1.014    44.139
n2007.out[0] (.names)                                            0.261    44.400
n4049.in[2] (.names)                                             1.014    45.413
n4049.out[0] (.names)                                            0.261    45.674
n3847.in[0] (.names)                                             1.014    46.688
n3847.out[0] (.names)                                            0.261    46.949
n4051.in[0] (.names)                                             1.014    47.963
n4051.out[0] (.names)                                            0.261    48.224
n4053.in[0] (.names)                                             1.014    49.238
n4053.out[0] (.names)                                            0.261    49.499
n2000.in[0] (.names)                                             1.014    50.513
n2000.out[0] (.names)                                            0.261    50.774
n4048.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4048.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 55
Startpoint: n2891.Q[0] (.latch clocked by pclk)
Endpoint  : n2999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2891.clk[0] (.latch)                                            1.014     1.014
n2891.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3220.in[1] (.names)                                             1.014     2.070
n3220.out[0] (.names)                                            0.261     2.331
n3222.in[0] (.names)                                             1.014     3.344
n3222.out[0] (.names)                                            0.261     3.605
n3226.in[1] (.names)                                             1.014     4.619
n3226.out[0] (.names)                                            0.261     4.880
n3228.in[0] (.names)                                             1.014     5.894
n3228.out[0] (.names)                                            0.261     6.155
n3136.in[0] (.names)                                             1.014     7.169
n3136.out[0] (.names)                                            0.261     7.430
n3112.in[0] (.names)                                             1.014     8.444
n3112.out[0] (.names)                                            0.261     8.705
n3139.in[0] (.names)                                             1.014     9.719
n3139.out[0] (.names)                                            0.261     9.980
n3151.in[2] (.names)                                             1.014    10.993
n3151.out[0] (.names)                                            0.261    11.254
n3152.in[0] (.names)                                             1.014    12.268
n3152.out[0] (.names)                                            0.261    12.529
n3153.in[0] (.names)                                             1.014    13.543
n3153.out[0] (.names)                                            0.261    13.804
n3154.in[1] (.names)                                             1.014    14.818
n3154.out[0] (.names)                                            0.261    15.079
n3099.in[1] (.names)                                             1.014    16.093
n3099.out[0] (.names)                                            0.261    16.354
n3100.in[2] (.names)                                             1.014    17.367
n3100.out[0] (.names)                                            0.261    17.628
n3116.in[0] (.names)                                             1.014    18.642
n3116.out[0] (.names)                                            0.261    18.903
n3127.in[1] (.names)                                             1.014    19.917
n3127.out[0] (.names)                                            0.261    20.178
n3128.in[0] (.names)                                             1.014    21.192
n3128.out[0] (.names)                                            0.261    21.453
n3132.in[1] (.names)                                             1.014    22.467
n3132.out[0] (.names)                                            0.261    22.728
n3133.in[0] (.names)                                             1.014    23.742
n3133.out[0] (.names)                                            0.261    24.003
n3134.in[1] (.names)                                             1.014    25.016
n3134.out[0] (.names)                                            0.261    25.277
n3140.in[0] (.names)                                             1.014    26.291
n3140.out[0] (.names)                                            0.261    26.552
n3119.in[1] (.names)                                             1.014    27.566
n3119.out[0] (.names)                                            0.261    27.827
n3121.in[1] (.names)                                             1.014    28.841
n3121.out[0] (.names)                                            0.261    29.102
n3122.in[0] (.names)                                             1.014    30.116
n3122.out[0] (.names)                                            0.261    30.377
n3124.in[2] (.names)                                             1.014    31.390
n3124.out[0] (.names)                                            0.261    31.651
n3061.in[1] (.names)                                             1.014    32.665
n3061.out[0] (.names)                                            0.261    32.926
n3511.in[3] (.names)                                             1.014    33.940
n3511.out[0] (.names)                                            0.261    34.201
n2981.in[1] (.names)                                             1.014    35.215
n2981.out[0] (.names)                                            0.261    35.476
n2982.in[2] (.names)                                             1.014    36.490
n2982.out[0] (.names)                                            0.261    36.751
n2984.in[3] (.names)                                             1.014    37.765
n2984.out[0] (.names)                                            0.261    38.026
n2986.in[0] (.names)                                             1.014    39.039
n2986.out[0] (.names)                                            0.261    39.300
n2987.in[0] (.names)                                             1.014    40.314
n2987.out[0] (.names)                                            0.261    40.575
n2988.in[1] (.names)                                             1.014    41.589
n2988.out[0] (.names)                                            0.261    41.850
n2992.in[1] (.names)                                             1.014    42.864
n2992.out[0] (.names)                                            0.261    43.125
n2993.in[0] (.names)                                             1.014    44.139
n2993.out[0] (.names)                                            0.261    44.400
n2998.in[1] (.names)                                             1.014    45.413
n2998.out[0] (.names)                                            0.261    45.674
n3040.in[2] (.names)                                             1.014    46.688
n3040.out[0] (.names)                                            0.261    46.949
n3042.in[1] (.names)                                             1.014    47.963
n3042.out[0] (.names)                                            0.261    48.224
n3044.in[3] (.names)                                             1.014    49.238
n3044.out[0] (.names)                                            0.261    49.499
n3045.in[0] (.names)                                             1.014    50.513
n3045.out[0] (.names)                                            0.261    50.774
n2999.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2999.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 56
Startpoint: n4368.Q[0] (.latch clocked by pclk)
Endpoint  : n4574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4368.clk[0] (.latch)                                            1.014     1.014
n4368.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5213.in[0] (.names)                                             1.014     4.619
n5213.out[0] (.names)                                            0.261     4.880
n5207.in[0] (.names)                                             1.014     5.894
n5207.out[0] (.names)                                            0.261     6.155
n5204.in[0] (.names)                                             1.014     7.169
n5204.out[0] (.names)                                            0.261     7.430
n5221.in[1] (.names)                                             1.014     8.444
n5221.out[0] (.names)                                            0.261     8.705
n5223.in[2] (.names)                                             1.014     9.719
n5223.out[0] (.names)                                            0.261     9.980
n5201.in[1] (.names)                                             1.014    10.993
n5201.out[0] (.names)                                            0.261    11.254
n5224.in[0] (.names)                                             1.014    12.268
n5224.out[0] (.names)                                            0.261    12.529
n4945.in[1] (.names)                                             1.014    13.543
n4945.out[0] (.names)                                            0.261    13.804
n5225.in[0] (.names)                                             1.014    14.818
n5225.out[0] (.names)                                            0.261    15.079
n5200.in[0] (.names)                                             1.014    16.093
n5200.out[0] (.names)                                            0.261    16.354
n5202.in[0] (.names)                                             1.014    17.367
n5202.out[0] (.names)                                            0.261    17.628
n5209.in[1] (.names)                                             1.014    18.642
n5209.out[0] (.names)                                            0.261    18.903
n5212.in[1] (.names)                                             1.014    19.917
n5212.out[0] (.names)                                            0.261    20.178
n5203.in[0] (.names)                                             1.014    21.192
n5203.out[0] (.names)                                            0.261    21.453
n5205.in[0] (.names)                                             1.014    22.467
n5205.out[0] (.names)                                            0.261    22.728
n5218.in[1] (.names)                                             1.014    23.742
n5218.out[0] (.names)                                            0.261    24.003
n5219.in[1] (.names)                                             1.014    25.016
n5219.out[0] (.names)                                            0.261    25.277
n4966.in[1] (.names)                                             1.014    26.291
n4966.out[0] (.names)                                            0.261    26.552
n5229.in[2] (.names)                                             1.014    27.566
n5229.out[0] (.names)                                            0.261    27.827
n4796.in[0] (.names)                                             1.014    28.841
n4796.out[0] (.names)                                            0.261    29.102
n5233.in[0] (.names)                                             1.014    30.116
n5233.out[0] (.names)                                            0.261    30.377
n5234.in[0] (.names)                                             1.014    31.390
n5234.out[0] (.names)                                            0.261    31.651
n5236.in[2] (.names)                                             1.014    32.665
n5236.out[0] (.names)                                            0.261    32.926
n5239.in[0] (.names)                                             1.014    33.940
n5239.out[0] (.names)                                            0.261    34.201
n5320.in[0] (.names)                                             1.014    35.215
n5320.out[0] (.names)                                            0.261    35.476
n5321.in[1] (.names)                                             1.014    36.490
n5321.out[0] (.names)                                            0.261    36.751
n5322.in[0] (.names)                                             1.014    37.765
n5322.out[0] (.names)                                            0.261    38.026
n5323.in[0] (.names)                                             1.014    39.039
n5323.out[0] (.names)                                            0.261    39.300
n5326.in[3] (.names)                                             1.014    40.314
n5326.out[0] (.names)                                            0.261    40.575
n4579.in[1] (.names)                                             1.014    41.589
n4579.out[0] (.names)                                            0.261    41.850
n5328.in[1] (.names)                                             1.014    42.864
n5328.out[0] (.names)                                            0.261    43.125
n5369.in[0] (.names)                                             1.014    44.139
n5369.out[0] (.names)                                            0.261    44.400
n5370.in[0] (.names)                                             1.014    45.413
n5370.out[0] (.names)                                            0.261    45.674
n5372.in[0] (.names)                                             1.014    46.688
n5372.out[0] (.names)                                            0.261    46.949
n5373.in[0] (.names)                                             1.014    47.963
n5373.out[0] (.names)                                            0.261    48.224
n4604.in[2] (.names)                                             1.014    49.238
n4604.out[0] (.names)                                            0.261    49.499
n4573.in[0] (.names)                                             1.014    50.513
n4573.out[0] (.names)                                            0.261    50.774
n4574.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4574.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 57
Startpoint: n4368.Q[0] (.latch clocked by pclk)
Endpoint  : n5061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4368.clk[0] (.latch)                                            1.014     1.014
n4368.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5213.in[0] (.names)                                             1.014     4.619
n5213.out[0] (.names)                                            0.261     4.880
n5207.in[0] (.names)                                             1.014     5.894
n5207.out[0] (.names)                                            0.261     6.155
n5204.in[0] (.names)                                             1.014     7.169
n5204.out[0] (.names)                                            0.261     7.430
n5221.in[1] (.names)                                             1.014     8.444
n5221.out[0] (.names)                                            0.261     8.705
n5223.in[2] (.names)                                             1.014     9.719
n5223.out[0] (.names)                                            0.261     9.980
n5201.in[1] (.names)                                             1.014    10.993
n5201.out[0] (.names)                                            0.261    11.254
n5224.in[0] (.names)                                             1.014    12.268
n5224.out[0] (.names)                                            0.261    12.529
n4945.in[1] (.names)                                             1.014    13.543
n4945.out[0] (.names)                                            0.261    13.804
n5231.in[2] (.names)                                             1.014    14.818
n5231.out[0] (.names)                                            0.261    15.079
n5246.in[0] (.names)                                             1.014    16.093
n5246.out[0] (.names)                                            0.261    16.354
n5243.in[0] (.names)                                             1.014    17.367
n5243.out[0] (.names)                                            0.261    17.628
n4946.in[0] (.names)                                             1.014    18.642
n4946.out[0] (.names)                                            0.261    18.903
n4947.in[2] (.names)                                             1.014    19.917
n4947.out[0] (.names)                                            0.261    20.178
n4962.in[0] (.names)                                             1.014    21.192
n4962.out[0] (.names)                                            0.261    21.453
n4957.in[0] (.names)                                             1.014    22.467
n4957.out[0] (.names)                                            0.261    22.728
n4959.in[0] (.names)                                             1.014    23.742
n4959.out[0] (.names)                                            0.261    24.003
n4963.in[1] (.names)                                             1.014    25.016
n4963.out[0] (.names)                                            0.261    25.277
n4965.in[2] (.names)                                             1.014    26.291
n4965.out[0] (.names)                                            0.261    26.552
n4967.in[0] (.names)                                             1.014    27.566
n4967.out[0] (.names)                                            0.261    27.827
n4968.in[0] (.names)                                             1.014    28.841
n4968.out[0] (.names)                                            0.261    29.102
n4969.in[0] (.names)                                             1.014    30.116
n4969.out[0] (.names)                                            0.261    30.377
n4970.in[0] (.names)                                             1.014    31.390
n4970.out[0] (.names)                                            0.261    31.651
n4972.in[2] (.names)                                             1.014    32.665
n4972.out[0] (.names)                                            0.261    32.926
n4973.in[2] (.names)                                             1.014    33.940
n4973.out[0] (.names)                                            0.261    34.201
n4976.in[1] (.names)                                             1.014    35.215
n4976.out[0] (.names)                                            0.261    35.476
n4865.in[0] (.names)                                             1.014    36.490
n4865.out[0] (.names)                                            0.261    36.751
n4866.in[1] (.names)                                             1.014    37.765
n4866.out[0] (.names)                                            0.261    38.026
n4927.in[1] (.names)                                             1.014    39.039
n4927.out[0] (.names)                                            0.261    39.300
n4936.in[0] (.names)                                             1.014    40.314
n4936.out[0] (.names)                                            0.261    40.575
n4937.in[0] (.names)                                             1.014    41.589
n4937.out[0] (.names)                                            0.261    41.850
n4940.in[0] (.names)                                             1.014    42.864
n4940.out[0] (.names)                                            0.261    43.125
n4941.in[0] (.names)                                             1.014    44.139
n4941.out[0] (.names)                                            0.261    44.400
n4942.in[2] (.names)                                             1.014    45.413
n4942.out[0] (.names)                                            0.261    45.674
n4594.in[0] (.names)                                             1.014    46.688
n4594.out[0] (.names)                                            0.261    46.949
n4943.in[0] (.names)                                             1.014    47.963
n4943.out[0] (.names)                                            0.261    48.224
n5064.in[0] (.names)                                             1.014    49.238
n5064.out[0] (.names)                                            0.261    49.499
n5067.in[1] (.names)                                             1.014    50.513
n5067.out[0] (.names)                                            0.261    50.774
n5061.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5061.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 58
Startpoint: n4368.Q[0] (.latch clocked by pclk)
Endpoint  : n1942.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4368.clk[0] (.latch)                                            1.014     1.014
n4368.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5213.in[0] (.names)                                             1.014     4.619
n5213.out[0] (.names)                                            0.261     4.880
n5207.in[0] (.names)                                             1.014     5.894
n5207.out[0] (.names)                                            0.261     6.155
n5204.in[0] (.names)                                             1.014     7.169
n5204.out[0] (.names)                                            0.261     7.430
n5221.in[1] (.names)                                             1.014     8.444
n5221.out[0] (.names)                                            0.261     8.705
n5223.in[2] (.names)                                             1.014     9.719
n5223.out[0] (.names)                                            0.261     9.980
n5201.in[1] (.names)                                             1.014    10.993
n5201.out[0] (.names)                                            0.261    11.254
n5224.in[0] (.names)                                             1.014    12.268
n5224.out[0] (.names)                                            0.261    12.529
n4945.in[1] (.names)                                             1.014    13.543
n4945.out[0] (.names)                                            0.261    13.804
n5231.in[2] (.names)                                             1.014    14.818
n5231.out[0] (.names)                                            0.261    15.079
n5246.in[0] (.names)                                             1.014    16.093
n5246.out[0] (.names)                                            0.261    16.354
n5243.in[0] (.names)                                             1.014    17.367
n5243.out[0] (.names)                                            0.261    17.628
n4946.in[0] (.names)                                             1.014    18.642
n4946.out[0] (.names)                                            0.261    18.903
n4947.in[2] (.names)                                             1.014    19.917
n4947.out[0] (.names)                                            0.261    20.178
n4962.in[0] (.names)                                             1.014    21.192
n4962.out[0] (.names)                                            0.261    21.453
n4957.in[0] (.names)                                             1.014    22.467
n4957.out[0] (.names)                                            0.261    22.728
n4959.in[0] (.names)                                             1.014    23.742
n4959.out[0] (.names)                                            0.261    24.003
n4963.in[1] (.names)                                             1.014    25.016
n4963.out[0] (.names)                                            0.261    25.277
n4965.in[2] (.names)                                             1.014    26.291
n4965.out[0] (.names)                                            0.261    26.552
n4967.in[0] (.names)                                             1.014    27.566
n4967.out[0] (.names)                                            0.261    27.827
n4968.in[0] (.names)                                             1.014    28.841
n4968.out[0] (.names)                                            0.261    29.102
n4969.in[0] (.names)                                             1.014    30.116
n4969.out[0] (.names)                                            0.261    30.377
n4970.in[0] (.names)                                             1.014    31.390
n4970.out[0] (.names)                                            0.261    31.651
n5029.in[2] (.names)                                             1.014    32.665
n5029.out[0] (.names)                                            0.261    32.926
n4850.in[2] (.names)                                             1.014    33.940
n4850.out[0] (.names)                                            0.261    34.201
n5031.in[1] (.names)                                             1.014    35.215
n5031.out[0] (.names)                                            0.261    35.476
n5037.in[1] (.names)                                             1.014    36.490
n5037.out[0] (.names)                                            0.261    36.751
n5038.in[0] (.names)                                             1.014    37.765
n5038.out[0] (.names)                                            0.261    38.026
n5015.in[0] (.names)                                             1.014    39.039
n5015.out[0] (.names)                                            0.261    39.300
n5016.in[0] (.names)                                             1.014    40.314
n5016.out[0] (.names)                                            0.261    40.575
n5017.in[0] (.names)                                             1.014    41.589
n5017.out[0] (.names)                                            0.261    41.850
n5019.in[1] (.names)                                             1.014    42.864
n5019.out[0] (.names)                                            0.261    43.125
n5020.in[0] (.names)                                             1.014    44.139
n5020.out[0] (.names)                                            0.261    44.400
n5021.in[0] (.names)                                             1.014    45.413
n5021.out[0] (.names)                                            0.261    45.674
n5023.in[0] (.names)                                             1.014    46.688
n5023.out[0] (.names)                                            0.261    46.949
n4590.in[1] (.names)                                             1.014    47.963
n4590.out[0] (.names)                                            0.261    48.224
n5025.in[0] (.names)                                             1.014    49.238
n5025.out[0] (.names)                                            0.261    49.499
n1941.in[0] (.names)                                             1.014    50.513
n1941.out[0] (.names)                                            0.261    50.774
n1942.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1942.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 59
Startpoint: n4368.Q[0] (.latch clocked by pclk)
Endpoint  : n951.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4368.clk[0] (.latch)                                            1.014     1.014
n4368.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5210.in[0] (.names)                                             1.014     2.070
n5210.out[0] (.names)                                            0.261     2.331
n5211.in[0] (.names)                                             1.014     3.344
n5211.out[0] (.names)                                            0.261     3.605
n5213.in[0] (.names)                                             1.014     4.619
n5213.out[0] (.names)                                            0.261     4.880
n5207.in[0] (.names)                                             1.014     5.894
n5207.out[0] (.names)                                            0.261     6.155
n5204.in[0] (.names)                                             1.014     7.169
n5204.out[0] (.names)                                            0.261     7.430
n5221.in[1] (.names)                                             1.014     8.444
n5221.out[0] (.names)                                            0.261     8.705
n5223.in[2] (.names)                                             1.014     9.719
n5223.out[0] (.names)                                            0.261     9.980
n5201.in[1] (.names)                                             1.014    10.993
n5201.out[0] (.names)                                            0.261    11.254
n5224.in[0] (.names)                                             1.014    12.268
n5224.out[0] (.names)                                            0.261    12.529
n4945.in[1] (.names)                                             1.014    13.543
n4945.out[0] (.names)                                            0.261    13.804
n5231.in[2] (.names)                                             1.014    14.818
n5231.out[0] (.names)                                            0.261    15.079
n5246.in[0] (.names)                                             1.014    16.093
n5246.out[0] (.names)                                            0.261    16.354
n5243.in[0] (.names)                                             1.014    17.367
n5243.out[0] (.names)                                            0.261    17.628
n4946.in[0] (.names)                                             1.014    18.642
n4946.out[0] (.names)                                            0.261    18.903
n4947.in[2] (.names)                                             1.014    19.917
n4947.out[0] (.names)                                            0.261    20.178
n4962.in[0] (.names)                                             1.014    21.192
n4962.out[0] (.names)                                            0.261    21.453
n4957.in[0] (.names)                                             1.014    22.467
n4957.out[0] (.names)                                            0.261    22.728
n4959.in[0] (.names)                                             1.014    23.742
n4959.out[0] (.names)                                            0.261    24.003
n4963.in[1] (.names)                                             1.014    25.016
n4963.out[0] (.names)                                            0.261    25.277
n4965.in[2] (.names)                                             1.014    26.291
n4965.out[0] (.names)                                            0.261    26.552
n4967.in[0] (.names)                                             1.014    27.566
n4967.out[0] (.names)                                            0.261    27.827
n4968.in[0] (.names)                                             1.014    28.841
n4968.out[0] (.names)                                            0.261    29.102
n4969.in[0] (.names)                                             1.014    30.116
n4969.out[0] (.names)                                            0.261    30.377
n4970.in[0] (.names)                                             1.014    31.390
n4970.out[0] (.names)                                            0.261    31.651
n5029.in[2] (.names)                                             1.014    32.665
n5029.out[0] (.names)                                            0.261    32.926
n4850.in[2] (.names)                                             1.014    33.940
n4850.out[0] (.names)                                            0.261    34.201
n5031.in[1] (.names)                                             1.014    35.215
n5031.out[0] (.names)                                            0.261    35.476
n5037.in[1] (.names)                                             1.014    36.490
n5037.out[0] (.names)                                            0.261    36.751
n5038.in[0] (.names)                                             1.014    37.765
n5038.out[0] (.names)                                            0.261    38.026
n5015.in[0] (.names)                                             1.014    39.039
n5015.out[0] (.names)                                            0.261    39.300
n5016.in[0] (.names)                                             1.014    40.314
n5016.out[0] (.names)                                            0.261    40.575
n5017.in[0] (.names)                                             1.014    41.589
n5017.out[0] (.names)                                            0.261    41.850
n5019.in[1] (.names)                                             1.014    42.864
n5019.out[0] (.names)                                            0.261    43.125
n5020.in[0] (.names)                                             1.014    44.139
n5020.out[0] (.names)                                            0.261    44.400
n5021.in[0] (.names)                                             1.014    45.413
n5021.out[0] (.names)                                            0.261    45.674
n5023.in[0] (.names)                                             1.014    46.688
n5023.out[0] (.names)                                            0.261    46.949
n4590.in[1] (.names)                                             1.014    47.963
n4590.out[0] (.names)                                            0.261    48.224
n5025.in[0] (.names)                                             1.014    49.238
n5025.out[0] (.names)                                            0.261    49.499
n4401.in[1] (.names)                                             1.014    50.513
n4401.out[0] (.names)                                            0.261    50.774
n951.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n951.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 60
Startpoint: n515.Q[0] (.latch clocked by pclk)
Endpoint  : n618.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n515.clk[0] (.latch)                                             1.014     1.014
n515.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1551.in[0] (.names)                                             1.014     2.070
n1551.out[0] (.names)                                            0.261     2.331
n1494.in[0] (.names)                                             1.014     3.344
n1494.out[0] (.names)                                            0.261     3.605
n1550.in[0] (.names)                                             1.014     4.619
n1550.out[0] (.names)                                            0.261     4.880
n1554.in[0] (.names)                                             1.014     5.894
n1554.out[0] (.names)                                            0.261     6.155
n1555.in[1] (.names)                                             1.014     7.169
n1555.out[0] (.names)                                            0.261     7.430
n1556.in[0] (.names)                                             1.014     8.444
n1556.out[0] (.names)                                            0.261     8.705
n1557.in[1] (.names)                                             1.014     9.719
n1557.out[0] (.names)                                            0.261     9.980
n1541.in[3] (.names)                                             1.014    10.993
n1541.out[0] (.names)                                            0.261    11.254
n1547.in[0] (.names)                                             1.014    12.268
n1547.out[0] (.names)                                            0.261    12.529
n1499.in[0] (.names)                                             1.014    13.543
n1499.out[0] (.names)                                            0.261    13.804
n1500.in[2] (.names)                                             1.014    14.818
n1500.out[0] (.names)                                            0.261    15.079
n1501.in[1] (.names)                                             1.014    16.093
n1501.out[0] (.names)                                            0.261    16.354
n1496.in[0] (.names)                                             1.014    17.367
n1496.out[0] (.names)                                            0.261    17.628
n1498.in[0] (.names)                                             1.014    18.642
n1498.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[0] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1509.in[0] (.names)                                             1.014    22.467
n1509.out[0] (.names)                                            0.261    22.728
n1533.in[0] (.names)                                             1.014    23.742
n1533.out[0] (.names)                                            0.261    24.003
n1537.in[0] (.names)                                             1.014    25.016
n1537.out[0] (.names)                                            0.261    25.277
n1534.in[0] (.names)                                             1.014    26.291
n1534.out[0] (.names)                                            0.261    26.552
n1510.in[0] (.names)                                             1.014    27.566
n1510.out[0] (.names)                                            0.261    27.827
n1419.in[2] (.names)                                             1.014    28.841
n1419.out[0] (.names)                                            0.261    29.102
n1388.in[3] (.names)                                             1.014    30.116
n1388.out[0] (.names)                                            0.261    30.377
n1282.in[2] (.names)                                             1.014    31.390
n1282.out[0] (.names)                                            0.261    31.651
n1283.in[0] (.names)                                             1.014    32.665
n1283.out[0] (.names)                                            0.261    32.926
n1286.in[1] (.names)                                             1.014    33.940
n1286.out[0] (.names)                                            0.261    34.201
n1284.in[0] (.names)                                             1.014    35.215
n1284.out[0] (.names)                                            0.261    35.476
n1279.in[0] (.names)                                             1.014    36.490
n1279.out[0] (.names)                                            0.261    36.751
n1285.in[0] (.names)                                             1.014    37.765
n1285.out[0] (.names)                                            0.261    38.026
n1103.in[1] (.names)                                             1.014    39.039
n1103.out[0] (.names)                                            0.261    39.300
n1281.in[1] (.names)                                             1.014    40.314
n1281.out[0] (.names)                                            0.261    40.575
n1287.in[1] (.names)                                             1.014    41.589
n1287.out[0] (.names)                                            0.261    41.850
n1303.in[1] (.names)                                             1.014    42.864
n1303.out[0] (.names)                                            0.261    43.125
n1294.in[0] (.names)                                             1.014    44.139
n1294.out[0] (.names)                                            0.261    44.400
n1295.in[1] (.names)                                             1.014    45.413
n1295.out[0] (.names)                                            0.261    45.674
n1297.in[1] (.names)                                             1.014    46.688
n1297.out[0] (.names)                                            0.261    46.949
n1300.in[0] (.names)                                             1.014    47.963
n1300.out[0] (.names)                                            0.261    48.224
n1301.in[0] (.names)                                             1.014    49.238
n1301.out[0] (.names)                                            0.261    49.499
n617.in[1] (.names)                                              1.014    50.513
n617.out[0] (.names)                                             0.261    50.774
n618.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n618.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 61
Startpoint: n515.Q[0] (.latch clocked by pclk)
Endpoint  : n735.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n515.clk[0] (.latch)                                             1.014     1.014
n515.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1551.in[0] (.names)                                             1.014     2.070
n1551.out[0] (.names)                                            0.261     2.331
n1494.in[0] (.names)                                             1.014     3.344
n1494.out[0] (.names)                                            0.261     3.605
n1550.in[0] (.names)                                             1.014     4.619
n1550.out[0] (.names)                                            0.261     4.880
n1554.in[0] (.names)                                             1.014     5.894
n1554.out[0] (.names)                                            0.261     6.155
n1555.in[1] (.names)                                             1.014     7.169
n1555.out[0] (.names)                                            0.261     7.430
n1556.in[0] (.names)                                             1.014     8.444
n1556.out[0] (.names)                                            0.261     8.705
n1557.in[1] (.names)                                             1.014     9.719
n1557.out[0] (.names)                                            0.261     9.980
n1541.in[3] (.names)                                             1.014    10.993
n1541.out[0] (.names)                                            0.261    11.254
n1547.in[0] (.names)                                             1.014    12.268
n1547.out[0] (.names)                                            0.261    12.529
n1499.in[0] (.names)                                             1.014    13.543
n1499.out[0] (.names)                                            0.261    13.804
n1500.in[2] (.names)                                             1.014    14.818
n1500.out[0] (.names)                                            0.261    15.079
n1501.in[1] (.names)                                             1.014    16.093
n1501.out[0] (.names)                                            0.261    16.354
n1496.in[0] (.names)                                             1.014    17.367
n1496.out[0] (.names)                                            0.261    17.628
n1498.in[0] (.names)                                             1.014    18.642
n1498.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[0] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1509.in[0] (.names)                                             1.014    22.467
n1509.out[0] (.names)                                            0.261    22.728
n1533.in[0] (.names)                                             1.014    23.742
n1533.out[0] (.names)                                            0.261    24.003
n1537.in[0] (.names)                                             1.014    25.016
n1537.out[0] (.names)                                            0.261    25.277
n1534.in[0] (.names)                                             1.014    26.291
n1534.out[0] (.names)                                            0.261    26.552
n1510.in[0] (.names)                                             1.014    27.566
n1510.out[0] (.names)                                            0.261    27.827
n1419.in[2] (.names)                                             1.014    28.841
n1419.out[0] (.names)                                            0.261    29.102
n1388.in[3] (.names)                                             1.014    30.116
n1388.out[0] (.names)                                            0.261    30.377
n1282.in[2] (.names)                                             1.014    31.390
n1282.out[0] (.names)                                            0.261    31.651
n1283.in[0] (.names)                                             1.014    32.665
n1283.out[0] (.names)                                            0.261    32.926
n1286.in[1] (.names)                                             1.014    33.940
n1286.out[0] (.names)                                            0.261    34.201
n1284.in[0] (.names)                                             1.014    35.215
n1284.out[0] (.names)                                            0.261    35.476
n1279.in[0] (.names)                                             1.014    36.490
n1279.out[0] (.names)                                            0.261    36.751
n1285.in[0] (.names)                                             1.014    37.765
n1285.out[0] (.names)                                            0.261    38.026
n1103.in[1] (.names)                                             1.014    39.039
n1103.out[0] (.names)                                            0.261    39.300
n1281.in[1] (.names)                                             1.014    40.314
n1281.out[0] (.names)                                            0.261    40.575
n1287.in[1] (.names)                                             1.014    41.589
n1287.out[0] (.names)                                            0.261    41.850
n1303.in[1] (.names)                                             1.014    42.864
n1303.out[0] (.names)                                            0.261    43.125
n1294.in[0] (.names)                                             1.014    44.139
n1294.out[0] (.names)                                            0.261    44.400
n1295.in[1] (.names)                                             1.014    45.413
n1295.out[0] (.names)                                            0.261    45.674
n1297.in[1] (.names)                                             1.014    46.688
n1297.out[0] (.names)                                            0.261    46.949
n1300.in[0] (.names)                                             1.014    47.963
n1300.out[0] (.names)                                            0.261    48.224
n1301.in[0] (.names)                                             1.014    49.238
n1301.out[0] (.names)                                            0.261    49.499
n734.in[0] (.names)                                              1.014    50.513
n734.out[0] (.names)                                             0.261    50.774
n735.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n735.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 62
Startpoint: n5841.Q[0] (.latch clocked by pclk)
Endpoint  : n5916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5841.clk[0] (.latch)                                            1.014     1.014
n5841.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6016.in[1] (.names)                                             1.014     2.070
n6016.out[0] (.names)                                            0.261     2.331
n6017.in[0] (.names)                                             1.014     3.344
n6017.out[0] (.names)                                            0.261     3.605
n6018.in[0] (.names)                                             1.014     4.619
n6018.out[0] (.names)                                            0.261     4.880
n6019.in[1] (.names)                                             1.014     5.894
n6019.out[0] (.names)                                            0.261     6.155
n6021.in[2] (.names)                                             1.014     7.169
n6021.out[0] (.names)                                            0.261     7.430
n6023.in[0] (.names)                                             1.014     8.444
n6023.out[0] (.names)                                            0.261     8.705
n5965.in[0] (.names)                                             1.014     9.719
n5965.out[0] (.names)                                            0.261     9.980
n6010.in[0] (.names)                                             1.014    10.993
n6010.out[0] (.names)                                            0.261    11.254
n5995.in[2] (.names)                                             1.014    12.268
n5995.out[0] (.names)                                            0.261    12.529
n5996.in[1] (.names)                                             1.014    13.543
n5996.out[0] (.names)                                            0.261    13.804
n5997.in[0] (.names)                                             1.014    14.818
n5997.out[0] (.names)                                            0.261    15.079
n5998.in[0] (.names)                                             1.014    16.093
n5998.out[0] (.names)                                            0.261    16.354
n5999.in[1] (.names)                                             1.014    17.367
n5999.out[0] (.names)                                            0.261    17.628
n6004.in[1] (.names)                                             1.014    18.642
n6004.out[0] (.names)                                            0.261    18.903
n6005.in[0] (.names)                                             1.014    19.917
n6005.out[0] (.names)                                            0.261    20.178
n5958.in[0] (.names)                                             1.014    21.192
n5958.out[0] (.names)                                            0.261    21.453
n6001.in[0] (.names)                                             1.014    22.467
n6001.out[0] (.names)                                            0.261    22.728
n6037.in[2] (.names)                                             1.014    23.742
n6037.out[0] (.names)                                            0.261    24.003
n6039.in[2] (.names)                                             1.014    25.016
n6039.out[0] (.names)                                            0.261    25.277
n6040.in[1] (.names)                                             1.014    26.291
n6040.out[0] (.names)                                            0.261    26.552
n6043.in[0] (.names)                                             1.014    27.566
n6043.out[0] (.names)                                            0.261    27.827
n6044.in[0] (.names)                                             1.014    28.841
n6044.out[0] (.names)                                            0.261    29.102
n6033.in[2] (.names)                                             1.014    30.116
n6033.out[0] (.names)                                            0.261    30.377
n6035.in[0] (.names)                                             1.014    31.390
n6035.out[0] (.names)                                            0.261    31.651
n6045.in[0] (.names)                                             1.014    32.665
n6045.out[0] (.names)                                            0.261    32.926
n6048.in[0] (.names)                                             1.014    33.940
n6048.out[0] (.names)                                            0.261    34.201
n6049.in[0] (.names)                                             1.014    35.215
n6049.out[0] (.names)                                            0.261    35.476
n6062.in[0] (.names)                                             1.014    36.490
n6062.out[0] (.names)                                            0.261    36.751
n6064.in[3] (.names)                                             1.014    37.765
n6064.out[0] (.names)                                            0.261    38.026
n6069.in[1] (.names)                                             1.014    39.039
n6069.out[0] (.names)                                            0.261    39.300
n6070.in[1] (.names)                                             1.014    40.314
n6070.out[0] (.names)                                            0.261    40.575
n6071.in[1] (.names)                                             1.014    41.589
n6071.out[0] (.names)                                            0.261    41.850
n569.in[0] (.names)                                              1.014    42.864
n569.out[0] (.names)                                             0.261    43.125
n6074.in[1] (.names)                                             1.014    44.139
n6074.out[0] (.names)                                            0.261    44.400
n6075.in[1] (.names)                                             1.014    45.413
n6075.out[0] (.names)                                            0.261    45.674
n6076.in[0] (.names)                                             1.014    46.688
n6076.out[0] (.names)                                            0.261    46.949
n5901.in[0] (.names)                                             1.014    47.963
n5901.out[0] (.names)                                            0.261    48.224
n5903.in[0] (.names)                                             1.014    49.238
n5903.out[0] (.names)                                            0.261    49.499
n5915.in[0] (.names)                                             1.014    50.513
n5915.out[0] (.names)                                            0.261    50.774
n5916.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5916.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 63
Startpoint: n515.Q[0] (.latch clocked by pclk)
Endpoint  : n612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n515.clk[0] (.latch)                                             1.014     1.014
n515.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1551.in[0] (.names)                                             1.014     2.070
n1551.out[0] (.names)                                            0.261     2.331
n1494.in[0] (.names)                                             1.014     3.344
n1494.out[0] (.names)                                            0.261     3.605
n1550.in[0] (.names)                                             1.014     4.619
n1550.out[0] (.names)                                            0.261     4.880
n1554.in[0] (.names)                                             1.014     5.894
n1554.out[0] (.names)                                            0.261     6.155
n1555.in[1] (.names)                                             1.014     7.169
n1555.out[0] (.names)                                            0.261     7.430
n1556.in[0] (.names)                                             1.014     8.444
n1556.out[0] (.names)                                            0.261     8.705
n1557.in[1] (.names)                                             1.014     9.719
n1557.out[0] (.names)                                            0.261     9.980
n1541.in[3] (.names)                                             1.014    10.993
n1541.out[0] (.names)                                            0.261    11.254
n1547.in[0] (.names)                                             1.014    12.268
n1547.out[0] (.names)                                            0.261    12.529
n1499.in[0] (.names)                                             1.014    13.543
n1499.out[0] (.names)                                            0.261    13.804
n1500.in[2] (.names)                                             1.014    14.818
n1500.out[0] (.names)                                            0.261    15.079
n1501.in[1] (.names)                                             1.014    16.093
n1501.out[0] (.names)                                            0.261    16.354
n1496.in[0] (.names)                                             1.014    17.367
n1496.out[0] (.names)                                            0.261    17.628
n1498.in[0] (.names)                                             1.014    18.642
n1498.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[0] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1509.in[0] (.names)                                             1.014    22.467
n1509.out[0] (.names)                                            0.261    22.728
n1533.in[0] (.names)                                             1.014    23.742
n1533.out[0] (.names)                                            0.261    24.003
n1537.in[0] (.names)                                             1.014    25.016
n1537.out[0] (.names)                                            0.261    25.277
n1534.in[0] (.names)                                             1.014    26.291
n1534.out[0] (.names)                                            0.261    26.552
n1510.in[0] (.names)                                             1.014    27.566
n1510.out[0] (.names)                                            0.261    27.827
n1419.in[2] (.names)                                             1.014    28.841
n1419.out[0] (.names)                                            0.261    29.102
n1388.in[3] (.names)                                             1.014    30.116
n1388.out[0] (.names)                                            0.261    30.377
n1282.in[2] (.names)                                             1.014    31.390
n1282.out[0] (.names)                                            0.261    31.651
n1373.in[1] (.names)                                             1.014    32.665
n1373.out[0] (.names)                                            0.261    32.926
n1374.in[0] (.names)                                             1.014    33.940
n1374.out[0] (.names)                                            0.261    34.201
n1375.in[0] (.names)                                             1.014    35.215
n1375.out[0] (.names)                                            0.261    35.476
n1377.in[1] (.names)                                             1.014    36.490
n1377.out[0] (.names)                                            0.261    36.751
n1382.in[1] (.names)                                             1.014    37.765
n1382.out[0] (.names)                                            0.261    38.026
n1383.in[2] (.names)                                             1.014    39.039
n1383.out[0] (.names)                                            0.261    39.300
n1385.in[1] (.names)                                             1.014    40.314
n1385.out[0] (.names)                                            0.261    40.575
n1420.in[1] (.names)                                             1.014    41.589
n1420.out[0] (.names)                                            0.261    41.850
n634.in[0] (.names)                                              1.014    42.864
n634.out[0] (.names)                                             0.261    43.125
n1430.in[0] (.names)                                             1.014    44.139
n1430.out[0] (.names)                                            0.261    44.400
n1431.in[0] (.names)                                             1.014    45.413
n1431.out[0] (.names)                                            0.261    45.674
n1428.in[0] (.names)                                             1.014    46.688
n1428.out[0] (.names)                                            0.261    46.949
n1429.in[0] (.names)                                             1.014    47.963
n1429.out[0] (.names)                                            0.261    48.224
n1413.in[0] (.names)                                             1.014    49.238
n1413.out[0] (.names)                                            0.261    49.499
n611.in[0] (.names)                                              1.014    50.513
n611.out[0] (.names)                                             0.261    50.774
n612.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n612.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 64
Startpoint: n4237.Q[0] (.latch clocked by pclk)
Endpoint  : n4370.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4237.clk[0] (.latch)                                            1.014     1.014
n4237.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5251.in[0] (.names)                                             1.014     2.070
n5251.out[0] (.names)                                            0.261     2.331
n5252.in[0] (.names)                                             1.014     3.344
n5252.out[0] (.names)                                            0.261     3.605
n4650.in[1] (.names)                                             1.014     4.619
n4650.out[0] (.names)                                            0.261     4.880
n5253.in[1] (.names)                                             1.014     5.894
n5253.out[0] (.names)                                            0.261     6.155
n5254.in[0] (.names)                                             1.014     7.169
n5254.out[0] (.names)                                            0.261     7.430
n5255.in[0] (.names)                                             1.014     8.444
n5255.out[0] (.names)                                            0.261     8.705
n5226.in[0] (.names)                                             1.014     9.719
n5226.out[0] (.names)                                            0.261     9.980
n4695.in[0] (.names)                                             1.014    10.993
n4695.out[0] (.names)                                            0.261    11.254
n4696.in[1] (.names)                                             1.014    12.268
n4696.out[0] (.names)                                            0.261    12.529
n4697.in[0] (.names)                                             1.014    13.543
n4697.out[0] (.names)                                            0.261    13.804
n4698.in[0] (.names)                                             1.014    14.818
n4698.out[0] (.names)                                            0.261    15.079
n4693.in[0] (.names)                                             1.014    16.093
n4693.out[0] (.names)                                            0.261    16.354
n4694.in[0] (.names)                                             1.014    17.367
n4694.out[0] (.names)                                            0.261    17.628
n4700.in[2] (.names)                                             1.014    18.642
n4700.out[0] (.names)                                            0.261    18.903
n4701.in[0] (.names)                                             1.014    19.917
n4701.out[0] (.names)                                            0.261    20.178
n4737.in[0] (.names)                                             1.014    21.192
n4737.out[0] (.names)                                            0.261    21.453
n4676.in[1] (.names)                                             1.014    22.467
n4676.out[0] (.names)                                            0.261    22.728
n4712.in[2] (.names)                                             1.014    23.742
n4712.out[0] (.names)                                            0.261    24.003
n4713.in[0] (.names)                                             1.014    25.016
n4713.out[0] (.names)                                            0.261    25.277
n4714.in[0] (.names)                                             1.014    26.291
n4714.out[0] (.names)                                            0.261    26.552
n4715.in[0] (.names)                                             1.014    27.566
n4715.out[0] (.names)                                            0.261    27.827
n4717.in[1] (.names)                                             1.014    28.841
n4717.out[0] (.names)                                            0.261    29.102
n4718.in[0] (.names)                                             1.014    30.116
n4718.out[0] (.names)                                            0.261    30.377
n4721.in[0] (.names)                                             1.014    31.390
n4721.out[0] (.names)                                            0.261    31.651
n4722.in[0] (.names)                                             1.014    32.665
n4722.out[0] (.names)                                            0.261    32.926
n4704.in[0] (.names)                                             1.014    33.940
n4704.out[0] (.names)                                            0.261    34.201
n4706.in[0] (.names)                                             1.014    35.215
n4706.out[0] (.names)                                            0.261    35.476
n4402.in[0] (.names)                                             1.014    36.490
n4402.out[0] (.names)                                            0.261    36.751
n4727.in[1] (.names)                                             1.014    37.765
n4727.out[0] (.names)                                            0.261    38.026
n4728.in[2] (.names)                                             1.014    39.039
n4728.out[0] (.names)                                            0.261    39.300
n4730.in[0] (.names)                                             1.014    40.314
n4730.out[0] (.names)                                            0.261    40.575
n4596.in[0] (.names)                                             1.014    41.589
n4596.out[0] (.names)                                            0.261    41.850
n5107.in[0] (.names)                                             1.014    42.864
n5107.out[0] (.names)                                            0.261    43.125
n5108.in[0] (.names)                                             1.014    44.139
n5108.out[0] (.names)                                            0.261    44.400
n5109.in[1] (.names)                                             1.014    45.413
n5109.out[0] (.names)                                            0.261    45.674
n5111.in[3] (.names)                                             1.014    46.688
n5111.out[0] (.names)                                            0.261    46.949
n5095.in[0] (.names)                                             1.014    47.963
n5095.out[0] (.names)                                            0.261    48.224
n5077.in[0] (.names)                                             1.014    49.238
n5077.out[0] (.names)                                            0.261    49.499
n4369.in[3] (.names)                                             1.014    50.513
n4369.out[0] (.names)                                            0.261    50.774
n4370.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4370.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 65
Startpoint: n4237.Q[0] (.latch clocked by pclk)
Endpoint  : n5078.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4237.clk[0] (.latch)                                            1.014     1.014
n4237.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5251.in[0] (.names)                                             1.014     2.070
n5251.out[0] (.names)                                            0.261     2.331
n5252.in[0] (.names)                                             1.014     3.344
n5252.out[0] (.names)                                            0.261     3.605
n4650.in[1] (.names)                                             1.014     4.619
n4650.out[0] (.names)                                            0.261     4.880
n5253.in[1] (.names)                                             1.014     5.894
n5253.out[0] (.names)                                            0.261     6.155
n5254.in[0] (.names)                                             1.014     7.169
n5254.out[0] (.names)                                            0.261     7.430
n5255.in[0] (.names)                                             1.014     8.444
n5255.out[0] (.names)                                            0.261     8.705
n5226.in[0] (.names)                                             1.014     9.719
n5226.out[0] (.names)                                            0.261     9.980
n4695.in[0] (.names)                                             1.014    10.993
n4695.out[0] (.names)                                            0.261    11.254
n4696.in[1] (.names)                                             1.014    12.268
n4696.out[0] (.names)                                            0.261    12.529
n4697.in[0] (.names)                                             1.014    13.543
n4697.out[0] (.names)                                            0.261    13.804
n4698.in[0] (.names)                                             1.014    14.818
n4698.out[0] (.names)                                            0.261    15.079
n4693.in[0] (.names)                                             1.014    16.093
n4693.out[0] (.names)                                            0.261    16.354
n4694.in[0] (.names)                                             1.014    17.367
n4694.out[0] (.names)                                            0.261    17.628
n4700.in[2] (.names)                                             1.014    18.642
n4700.out[0] (.names)                                            0.261    18.903
n4701.in[0] (.names)                                             1.014    19.917
n4701.out[0] (.names)                                            0.261    20.178
n4737.in[0] (.names)                                             1.014    21.192
n4737.out[0] (.names)                                            0.261    21.453
n4676.in[1] (.names)                                             1.014    22.467
n4676.out[0] (.names)                                            0.261    22.728
n4712.in[2] (.names)                                             1.014    23.742
n4712.out[0] (.names)                                            0.261    24.003
n4713.in[0] (.names)                                             1.014    25.016
n4713.out[0] (.names)                                            0.261    25.277
n4714.in[0] (.names)                                             1.014    26.291
n4714.out[0] (.names)                                            0.261    26.552
n4715.in[0] (.names)                                             1.014    27.566
n4715.out[0] (.names)                                            0.261    27.827
n4717.in[1] (.names)                                             1.014    28.841
n4717.out[0] (.names)                                            0.261    29.102
n4718.in[0] (.names)                                             1.014    30.116
n4718.out[0] (.names)                                            0.261    30.377
n4721.in[0] (.names)                                             1.014    31.390
n4721.out[0] (.names)                                            0.261    31.651
n4722.in[0] (.names)                                             1.014    32.665
n4722.out[0] (.names)                                            0.261    32.926
n4704.in[0] (.names)                                             1.014    33.940
n4704.out[0] (.names)                                            0.261    34.201
n4706.in[0] (.names)                                             1.014    35.215
n4706.out[0] (.names)                                            0.261    35.476
n4402.in[0] (.names)                                             1.014    36.490
n4402.out[0] (.names)                                            0.261    36.751
n4727.in[1] (.names)                                             1.014    37.765
n4727.out[0] (.names)                                            0.261    38.026
n4728.in[2] (.names)                                             1.014    39.039
n4728.out[0] (.names)                                            0.261    39.300
n4730.in[0] (.names)                                             1.014    40.314
n4730.out[0] (.names)                                            0.261    40.575
n4596.in[0] (.names)                                             1.014    41.589
n4596.out[0] (.names)                                            0.261    41.850
n5107.in[0] (.names)                                             1.014    42.864
n5107.out[0] (.names)                                            0.261    43.125
n5108.in[0] (.names)                                             1.014    44.139
n5108.out[0] (.names)                                            0.261    44.400
n5109.in[1] (.names)                                             1.014    45.413
n5109.out[0] (.names)                                            0.261    45.674
n5111.in[3] (.names)                                             1.014    46.688
n5111.out[0] (.names)                                            0.261    46.949
n5095.in[0] (.names)                                             1.014    47.963
n5095.out[0] (.names)                                            0.261    48.224
n5077.in[0] (.names)                                             1.014    49.238
n5077.out[0] (.names)                                            0.261    49.499
n4369.in[3] (.names)                                             1.014    50.513
n4369.out[0] (.names)                                            0.261    50.774
n5078.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 66
Startpoint: n407.Q[0] (.latch clocked by pclk)
Endpoint  : n677.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n407.clk[0] (.latch)                                             1.014     1.014
n407.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n811.in[0] (.names)                                              1.014     2.070
n811.out[0] (.names)                                             0.261     2.331
n813.in[0] (.names)                                              1.014     3.344
n813.out[0] (.names)                                             0.261     3.605
n816.in[0] (.names)                                              1.014     4.619
n816.out[0] (.names)                                             0.261     4.880
n817.in[0] (.names)                                              1.014     5.894
n817.out[0] (.names)                                             0.261     6.155
n814.in[1] (.names)                                              1.014     7.169
n814.out[0] (.names)                                             0.261     7.430
n820.in[1] (.names)                                              1.014     8.444
n820.out[0] (.names)                                             0.261     8.705
n825.in[1] (.names)                                              1.014     9.719
n825.out[0] (.names)                                             0.261     9.980
n826.in[0] (.names)                                              1.014    10.993
n826.out[0] (.names)                                             0.261    11.254
n823.in[1] (.names)                                              1.014    12.268
n823.out[0] (.names)                                             0.261    12.529
n824.in[1] (.names)                                              1.014    13.543
n824.out[0] (.names)                                             0.261    13.804
n829.in[0] (.names)                                              1.014    14.818
n829.out[0] (.names)                                             0.261    15.079
n830.in[0] (.names)                                              1.014    16.093
n830.out[0] (.names)                                             0.261    16.354
n832.in[0] (.names)                                              1.014    17.367
n832.out[0] (.names)                                             0.261    17.628
n833.in[0] (.names)                                              1.014    18.642
n833.out[0] (.names)                                             0.261    18.903
n834.in[1] (.names)                                              1.014    19.917
n834.out[0] (.names)                                             0.261    20.178
n841.in[0] (.names)                                              1.014    21.192
n841.out[0] (.names)                                             0.261    21.453
n835.in[0] (.names)                                              1.014    22.467
n835.out[0] (.names)                                             0.261    22.728
n836.in[2] (.names)                                              1.014    23.742
n836.out[0] (.names)                                             0.261    24.003
n837.in[0] (.names)                                              1.014    25.016
n837.out[0] (.names)                                             0.261    25.277
n838.in[0] (.names)                                              1.014    26.291
n838.out[0] (.names)                                             0.261    26.552
n845.in[0] (.names)                                              1.014    27.566
n845.out[0] (.names)                                             0.261    27.827
n846.in[0] (.names)                                              1.014    28.841
n846.out[0] (.names)                                             0.261    29.102
n847.in[0] (.names)                                              1.014    30.116
n847.out[0] (.names)                                             0.261    30.377
n848.in[0] (.names)                                              1.014    31.390
n848.out[0] (.names)                                             0.261    31.651
n849.in[1] (.names)                                              1.014    32.665
n849.out[0] (.names)                                             0.261    32.926
n1029.in[2] (.names)                                             1.014    33.940
n1029.out[0] (.names)                                            0.261    34.201
n1261.in[2] (.names)                                             1.014    35.215
n1261.out[0] (.names)                                            0.261    35.476
n1265.in[1] (.names)                                             1.014    36.490
n1265.out[0] (.names)                                            0.261    36.751
n539.in[1] (.names)                                              1.014    37.765
n539.out[0] (.names)                                             0.261    38.026
n1513.in[0] (.names)                                             1.014    39.039
n1513.out[0] (.names)                                            0.261    39.300
n1519.in[0] (.names)                                             1.014    40.314
n1519.out[0] (.names)                                            0.261    40.575
n1521.in[2] (.names)                                             1.014    41.589
n1521.out[0] (.names)                                            0.261    41.850
n1522.in[0] (.names)                                             1.014    42.864
n1522.out[0] (.names)                                            0.261    43.125
n699.in[0] (.names)                                              1.014    44.139
n699.out[0] (.names)                                             0.261    44.400
n1523.in[0] (.names)                                             1.014    45.413
n1523.out[0] (.names)                                            0.261    45.674
n1524.in[1] (.names)                                             1.014    46.688
n1524.out[0] (.names)                                            0.261    46.949
n1530.in[1] (.names)                                             1.014    47.963
n1530.out[0] (.names)                                            0.261    48.224
n1532.in[0] (.names)                                             1.014    49.238
n1532.out[0] (.names)                                            0.261    49.499
n676.in[0] (.names)                                              1.014    50.513
n676.out[0] (.names)                                             0.261    50.774
n677.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n677.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 67
Startpoint: n407.Q[0] (.latch clocked by pclk)
Endpoint  : n477.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n407.clk[0] (.latch)                                             1.014     1.014
n407.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n811.in[0] (.names)                                              1.014     2.070
n811.out[0] (.names)                                             0.261     2.331
n813.in[0] (.names)                                              1.014     3.344
n813.out[0] (.names)                                             0.261     3.605
n816.in[0] (.names)                                              1.014     4.619
n816.out[0] (.names)                                             0.261     4.880
n817.in[0] (.names)                                              1.014     5.894
n817.out[0] (.names)                                             0.261     6.155
n814.in[1] (.names)                                              1.014     7.169
n814.out[0] (.names)                                             0.261     7.430
n820.in[1] (.names)                                              1.014     8.444
n820.out[0] (.names)                                             0.261     8.705
n825.in[1] (.names)                                              1.014     9.719
n825.out[0] (.names)                                             0.261     9.980
n826.in[0] (.names)                                              1.014    10.993
n826.out[0] (.names)                                             0.261    11.254
n823.in[1] (.names)                                              1.014    12.268
n823.out[0] (.names)                                             0.261    12.529
n824.in[1] (.names)                                              1.014    13.543
n824.out[0] (.names)                                             0.261    13.804
n829.in[0] (.names)                                              1.014    14.818
n829.out[0] (.names)                                             0.261    15.079
n830.in[0] (.names)                                              1.014    16.093
n830.out[0] (.names)                                             0.261    16.354
n832.in[0] (.names)                                              1.014    17.367
n832.out[0] (.names)                                             0.261    17.628
n833.in[0] (.names)                                              1.014    18.642
n833.out[0] (.names)                                             0.261    18.903
n834.in[1] (.names)                                              1.014    19.917
n834.out[0] (.names)                                             0.261    20.178
n841.in[0] (.names)                                              1.014    21.192
n841.out[0] (.names)                                             0.261    21.453
n835.in[0] (.names)                                              1.014    22.467
n835.out[0] (.names)                                             0.261    22.728
n836.in[2] (.names)                                              1.014    23.742
n836.out[0] (.names)                                             0.261    24.003
n837.in[0] (.names)                                              1.014    25.016
n837.out[0] (.names)                                             0.261    25.277
n838.in[0] (.names)                                              1.014    26.291
n838.out[0] (.names)                                             0.261    26.552
n845.in[0] (.names)                                              1.014    27.566
n845.out[0] (.names)                                             0.261    27.827
n846.in[0] (.names)                                              1.014    28.841
n846.out[0] (.names)                                             0.261    29.102
n847.in[0] (.names)                                              1.014    30.116
n847.out[0] (.names)                                             0.261    30.377
n848.in[0] (.names)                                              1.014    31.390
n848.out[0] (.names)                                             0.261    31.651
n849.in[1] (.names)                                              1.014    32.665
n849.out[0] (.names)                                             0.261    32.926
n1029.in[2] (.names)                                             1.014    33.940
n1029.out[0] (.names)                                            0.261    34.201
n1261.in[2] (.names)                                             1.014    35.215
n1261.out[0] (.names)                                            0.261    35.476
n1265.in[1] (.names)                                             1.014    36.490
n1265.out[0] (.names)                                            0.261    36.751
n1252.in[0] (.names)                                             1.014    37.765
n1252.out[0] (.names)                                            0.261    38.026
n1254.in[0] (.names)                                             1.014    39.039
n1254.out[0] (.names)                                            0.261    39.300
n1275.in[2] (.names)                                             1.014    40.314
n1275.out[0] (.names)                                            0.261    40.575
n1276.in[3] (.names)                                             1.014    41.589
n1276.out[0] (.names)                                            0.261    41.850
n711.in[1] (.names)                                              1.014    42.864
n711.out[0] (.names)                                             0.261    43.125
n740.in[1] (.names)                                              1.014    44.139
n740.out[0] (.names)                                             0.261    44.400
n1277.in[0] (.names)                                             1.014    45.413
n1277.out[0] (.names)                                            0.261    45.674
n1278.in[1] (.names)                                             1.014    46.688
n1278.out[0] (.names)                                            0.261    46.949
n663.in[0] (.names)                                              1.014    47.963
n663.out[0] (.names)                                             0.261    48.224
n576.in[0] (.names)                                              1.014    49.238
n576.out[0] (.names)                                             0.261    49.499
n673.in[0] (.names)                                              1.014    50.513
n673.out[0] (.names)                                             0.261    50.774
n477.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n477.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 68
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n2025.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3752.in[0] (.names)                                             1.014     3.344
n3752.out[0] (.names)                                            0.261     3.605
n3753.in[0] (.names)                                             1.014     4.619
n3753.out[0] (.names)                                            0.261     4.880
n3749.in[0] (.names)                                             1.014     5.894
n3749.out[0] (.names)                                            0.261     6.155
n3902.in[0] (.names)                                             1.014     7.169
n3902.out[0] (.names)                                            0.261     7.430
n3907.in[3] (.names)                                             1.014     8.444
n3907.out[0] (.names)                                            0.261     8.705
n3908.in[1] (.names)                                             1.014     9.719
n3908.out[0] (.names)                                            0.261     9.980
n3909.in[1] (.names)                                             1.014    10.993
n3909.out[0] (.names)                                            0.261    11.254
n3941.in[0] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3942.in[0] (.names)                                             1.014    13.543
n3942.out[0] (.names)                                            0.261    13.804
n3943.in[1] (.names)                                             1.014    14.818
n3943.out[0] (.names)                                            0.261    15.079
n3945.in[2] (.names)                                             1.014    16.093
n3945.out[0] (.names)                                            0.261    16.354
n3946.in[1] (.names)                                             1.014    17.367
n3946.out[0] (.names)                                            0.261    17.628
n3947.in[0] (.names)                                             1.014    18.642
n3947.out[0] (.names)                                            0.261    18.903
n3948.in[0] (.names)                                             1.014    19.917
n3948.out[0] (.names)                                            0.261    20.178
n3949.in[0] (.names)                                             1.014    21.192
n3949.out[0] (.names)                                            0.261    21.453
n3950.in[0] (.names)                                             1.014    22.467
n3950.out[0] (.names)                                            0.261    22.728
n3926.in[0] (.names)                                             1.014    23.742
n3926.out[0] (.names)                                            0.261    24.003
n3951.in[0] (.names)                                             1.014    25.016
n3951.out[0] (.names)                                            0.261    25.277
n3953.in[0] (.names)                                             1.014    26.291
n3953.out[0] (.names)                                            0.261    26.552
n3911.in[2] (.names)                                             1.014    27.566
n3911.out[0] (.names)                                            0.261    27.827
n3913.in[1] (.names)                                             1.014    28.841
n3913.out[0] (.names)                                            0.261    29.102
n3915.in[0] (.names)                                             1.014    30.116
n3915.out[0] (.names)                                            0.261    30.377
n3921.in[1] (.names)                                             1.014    31.390
n3921.out[0] (.names)                                            0.261    31.651
n3916.in[0] (.names)                                             1.014    32.665
n3916.out[0] (.names)                                            0.261    32.926
n4300.in[2] (.names)                                             1.014    33.940
n4300.out[0] (.names)                                            0.261    34.201
n4358.in[0] (.names)                                             1.014    35.215
n4358.out[0] (.names)                                            0.261    35.476
n4359.in[2] (.names)                                             1.014    36.490
n4359.out[0] (.names)                                            0.261    36.751
n1997.in[0] (.names)                                             1.014    37.765
n1997.out[0] (.names)                                            0.261    38.026
n4361.in[0] (.names)                                             1.014    39.039
n4361.out[0] (.names)                                            0.261    39.300
n4362.in[2] (.names)                                             1.014    40.314
n4362.out[0] (.names)                                            0.261    40.575
n4346.in[0] (.names)                                             1.014    41.589
n4346.out[0] (.names)                                            0.261    41.850
n1945.in[1] (.names)                                             1.014    42.864
n1945.out[0] (.names)                                            0.261    43.125
n4347.in[0] (.names)                                             1.014    44.139
n4347.out[0] (.names)                                            0.261    44.400
n4348.in[3] (.names)                                             1.014    45.413
n4348.out[0] (.names)                                            0.261    45.674
n4349.in[1] (.names)                                             1.014    46.688
n4349.out[0] (.names)                                            0.261    46.949
n2010.in[0] (.names)                                             1.014    47.963
n2010.out[0] (.names)                                            0.261    48.224
n4350.in[0] (.names)                                             1.014    49.238
n4350.out[0] (.names)                                            0.261    49.499
n2024.in[2] (.names)                                             1.014    50.513
n2024.out[0] (.names)                                            0.261    50.774
n2025.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2025.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 69
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n4352.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3752.in[0] (.names)                                             1.014     3.344
n3752.out[0] (.names)                                            0.261     3.605
n3753.in[0] (.names)                                             1.014     4.619
n3753.out[0] (.names)                                            0.261     4.880
n3749.in[0] (.names)                                             1.014     5.894
n3749.out[0] (.names)                                            0.261     6.155
n3902.in[0] (.names)                                             1.014     7.169
n3902.out[0] (.names)                                            0.261     7.430
n3907.in[3] (.names)                                             1.014     8.444
n3907.out[0] (.names)                                            0.261     8.705
n3908.in[1] (.names)                                             1.014     9.719
n3908.out[0] (.names)                                            0.261     9.980
n3909.in[1] (.names)                                             1.014    10.993
n3909.out[0] (.names)                                            0.261    11.254
n3941.in[0] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3942.in[0] (.names)                                             1.014    13.543
n3942.out[0] (.names)                                            0.261    13.804
n3943.in[1] (.names)                                             1.014    14.818
n3943.out[0] (.names)                                            0.261    15.079
n3945.in[2] (.names)                                             1.014    16.093
n3945.out[0] (.names)                                            0.261    16.354
n3946.in[1] (.names)                                             1.014    17.367
n3946.out[0] (.names)                                            0.261    17.628
n3947.in[0] (.names)                                             1.014    18.642
n3947.out[0] (.names)                                            0.261    18.903
n3948.in[0] (.names)                                             1.014    19.917
n3948.out[0] (.names)                                            0.261    20.178
n3949.in[0] (.names)                                             1.014    21.192
n3949.out[0] (.names)                                            0.261    21.453
n3950.in[0] (.names)                                             1.014    22.467
n3950.out[0] (.names)                                            0.261    22.728
n3926.in[0] (.names)                                             1.014    23.742
n3926.out[0] (.names)                                            0.261    24.003
n3951.in[0] (.names)                                             1.014    25.016
n3951.out[0] (.names)                                            0.261    25.277
n3953.in[0] (.names)                                             1.014    26.291
n3953.out[0] (.names)                                            0.261    26.552
n3911.in[2] (.names)                                             1.014    27.566
n3911.out[0] (.names)                                            0.261    27.827
n3913.in[1] (.names)                                             1.014    28.841
n3913.out[0] (.names)                                            0.261    29.102
n3915.in[0] (.names)                                             1.014    30.116
n3915.out[0] (.names)                                            0.261    30.377
n3921.in[1] (.names)                                             1.014    31.390
n3921.out[0] (.names)                                            0.261    31.651
n3916.in[0] (.names)                                             1.014    32.665
n3916.out[0] (.names)                                            0.261    32.926
n4300.in[2] (.names)                                             1.014    33.940
n4300.out[0] (.names)                                            0.261    34.201
n4358.in[0] (.names)                                             1.014    35.215
n4358.out[0] (.names)                                            0.261    35.476
n4359.in[2] (.names)                                             1.014    36.490
n4359.out[0] (.names)                                            0.261    36.751
n1997.in[0] (.names)                                             1.014    37.765
n1997.out[0] (.names)                                            0.261    38.026
n4361.in[0] (.names)                                             1.014    39.039
n4361.out[0] (.names)                                            0.261    39.300
n4362.in[2] (.names)                                             1.014    40.314
n4362.out[0] (.names)                                            0.261    40.575
n4346.in[0] (.names)                                             1.014    41.589
n4346.out[0] (.names)                                            0.261    41.850
n1945.in[1] (.names)                                             1.014    42.864
n1945.out[0] (.names)                                            0.261    43.125
n4347.in[0] (.names)                                             1.014    44.139
n4347.out[0] (.names)                                            0.261    44.400
n4348.in[3] (.names)                                             1.014    45.413
n4348.out[0] (.names)                                            0.261    45.674
n4349.in[1] (.names)                                             1.014    46.688
n4349.out[0] (.names)                                            0.261    46.949
n2010.in[0] (.names)                                             1.014    47.963
n2010.out[0] (.names)                                            0.261    48.224
n4350.in[0] (.names)                                             1.014    49.238
n4350.out[0] (.names)                                            0.261    49.499
n2024.in[2] (.names)                                             1.014    50.513
n2024.out[0] (.names)                                            0.261    50.774
n4352.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4352.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 70
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n3960.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3752.in[0] (.names)                                             1.014     3.344
n3752.out[0] (.names)                                            0.261     3.605
n3753.in[0] (.names)                                             1.014     4.619
n3753.out[0] (.names)                                            0.261     4.880
n3749.in[0] (.names)                                             1.014     5.894
n3749.out[0] (.names)                                            0.261     6.155
n3902.in[0] (.names)                                             1.014     7.169
n3902.out[0] (.names)                                            0.261     7.430
n3907.in[3] (.names)                                             1.014     8.444
n3907.out[0] (.names)                                            0.261     8.705
n3908.in[1] (.names)                                             1.014     9.719
n3908.out[0] (.names)                                            0.261     9.980
n3909.in[1] (.names)                                             1.014    10.993
n3909.out[0] (.names)                                            0.261    11.254
n3941.in[0] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3942.in[0] (.names)                                             1.014    13.543
n3942.out[0] (.names)                                            0.261    13.804
n3943.in[1] (.names)                                             1.014    14.818
n3943.out[0] (.names)                                            0.261    15.079
n3945.in[2] (.names)                                             1.014    16.093
n3945.out[0] (.names)                                            0.261    16.354
n3946.in[1] (.names)                                             1.014    17.367
n3946.out[0] (.names)                                            0.261    17.628
n3947.in[0] (.names)                                             1.014    18.642
n3947.out[0] (.names)                                            0.261    18.903
n3948.in[0] (.names)                                             1.014    19.917
n3948.out[0] (.names)                                            0.261    20.178
n3949.in[0] (.names)                                             1.014    21.192
n3949.out[0] (.names)                                            0.261    21.453
n3950.in[0] (.names)                                             1.014    22.467
n3950.out[0] (.names)                                            0.261    22.728
n3926.in[0] (.names)                                             1.014    23.742
n3926.out[0] (.names)                                            0.261    24.003
n3951.in[0] (.names)                                             1.014    25.016
n3951.out[0] (.names)                                            0.261    25.277
n3953.in[0] (.names)                                             1.014    26.291
n3953.out[0] (.names)                                            0.261    26.552
n3911.in[2] (.names)                                             1.014    27.566
n3911.out[0] (.names)                                            0.261    27.827
n3913.in[1] (.names)                                             1.014    28.841
n3913.out[0] (.names)                                            0.261    29.102
n3915.in[0] (.names)                                             1.014    30.116
n3915.out[0] (.names)                                            0.261    30.377
n3921.in[1] (.names)                                             1.014    31.390
n3921.out[0] (.names)                                            0.261    31.651
n3924.in[2] (.names)                                             1.014    32.665
n3924.out[0] (.names)                                            0.261    32.926
n3927.in[1] (.names)                                             1.014    33.940
n3927.out[0] (.names)                                            0.261    34.201
n3928.in[0] (.names)                                             1.014    35.215
n3928.out[0] (.names)                                            0.261    35.476
n3931.in[3] (.names)                                             1.014    36.490
n3931.out[0] (.names)                                            0.261    36.751
n3956.in[3] (.names)                                             1.014    37.765
n3956.out[0] (.names)                                            0.261    38.026
n3958.in[0] (.names)                                             1.014    39.039
n3958.out[0] (.names)                                            0.261    39.300
n3932.in[1] (.names)                                             1.014    40.314
n3932.out[0] (.names)                                            0.261    40.575
n3963.in[0] (.names)                                             1.014    41.589
n3963.out[0] (.names)                                            0.261    41.850
n3964.in[0] (.names)                                             1.014    42.864
n3964.out[0] (.names)                                            0.261    43.125
n3965.in[0] (.names)                                             1.014    44.139
n3965.out[0] (.names)                                            0.261    44.400
n2021.in[1] (.names)                                             1.014    45.413
n2021.out[0] (.names)                                            0.261    45.674
n1982.in[0] (.names)                                             1.014    46.688
n1982.out[0] (.names)                                            0.261    46.949
n3966.in[1] (.names)                                             1.014    47.963
n3966.out[0] (.names)                                            0.261    48.224
n3967.in[1] (.names)                                             1.014    49.238
n3967.out[0] (.names)                                            0.261    49.499
n3971.in[1] (.names)                                             1.014    50.513
n3971.out[0] (.names)                                            0.261    50.774
n3960.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3960.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 71
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n2028.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3752.in[0] (.names)                                             1.014     3.344
n3752.out[0] (.names)                                            0.261     3.605
n3753.in[0] (.names)                                             1.014     4.619
n3753.out[0] (.names)                                            0.261     4.880
n3749.in[0] (.names)                                             1.014     5.894
n3749.out[0] (.names)                                            0.261     6.155
n3902.in[0] (.names)                                             1.014     7.169
n3902.out[0] (.names)                                            0.261     7.430
n3907.in[3] (.names)                                             1.014     8.444
n3907.out[0] (.names)                                            0.261     8.705
n3908.in[1] (.names)                                             1.014     9.719
n3908.out[0] (.names)                                            0.261     9.980
n3909.in[1] (.names)                                             1.014    10.993
n3909.out[0] (.names)                                            0.261    11.254
n3941.in[0] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3942.in[0] (.names)                                             1.014    13.543
n3942.out[0] (.names)                                            0.261    13.804
n3943.in[1] (.names)                                             1.014    14.818
n3943.out[0] (.names)                                            0.261    15.079
n3945.in[2] (.names)                                             1.014    16.093
n3945.out[0] (.names)                                            0.261    16.354
n3946.in[1] (.names)                                             1.014    17.367
n3946.out[0] (.names)                                            0.261    17.628
n3947.in[0] (.names)                                             1.014    18.642
n3947.out[0] (.names)                                            0.261    18.903
n3948.in[0] (.names)                                             1.014    19.917
n3948.out[0] (.names)                                            0.261    20.178
n3949.in[0] (.names)                                             1.014    21.192
n3949.out[0] (.names)                                            0.261    21.453
n3950.in[0] (.names)                                             1.014    22.467
n3950.out[0] (.names)                                            0.261    22.728
n3926.in[0] (.names)                                             1.014    23.742
n3926.out[0] (.names)                                            0.261    24.003
n3972.in[1] (.names)                                             1.014    25.016
n3972.out[0] (.names)                                            0.261    25.277
n3973.in[0] (.names)                                             1.014    26.291
n3973.out[0] (.names)                                            0.261    26.552
n4211.in[2] (.names)                                             1.014    27.566
n4211.out[0] (.names)                                            0.261    27.827
n4213.in[1] (.names)                                             1.014    28.841
n4213.out[0] (.names)                                            0.261    29.102
n4217.in[1] (.names)                                             1.014    30.116
n4217.out[0] (.names)                                            0.261    30.377
n4218.in[0] (.names)                                             1.014    31.390
n4218.out[0] (.names)                                            0.261    31.651
n4219.in[0] (.names)                                             1.014    32.665
n4219.out[0] (.names)                                            0.261    32.926
n4220.in[0] (.names)                                             1.014    33.940
n4220.out[0] (.names)                                            0.261    34.201
n4221.in[0] (.names)                                             1.014    35.215
n4221.out[0] (.names)                                            0.261    35.476
n4222.in[0] (.names)                                             1.014    36.490
n4222.out[0] (.names)                                            0.261    36.751
n4224.in[0] (.names)                                             1.014    37.765
n4224.out[0] (.names)                                            0.261    38.026
n4225.in[0] (.names)                                             1.014    39.039
n4225.out[0] (.names)                                            0.261    39.300
n4226.in[1] (.names)                                             1.014    40.314
n4226.out[0] (.names)                                            0.261    40.575
n1950.in[0] (.names)                                             1.014    41.589
n1950.out[0] (.names)                                            0.261    41.850
n4227.in[0] (.names)                                             1.014    42.864
n4227.out[0] (.names)                                            0.261    43.125
n4230.in[2] (.names)                                             1.014    44.139
n4230.out[0] (.names)                                            0.261    44.400
n557.in[2] (.names)                                              1.014    45.413
n557.out[0] (.names)                                             0.261    45.674
n4231.in[1] (.names)                                             1.014    46.688
n4231.out[0] (.names)                                            0.261    46.949
n4232.in[1] (.names)                                             1.014    47.963
n4232.out[0] (.names)                                            0.261    48.224
n4233.in[2] (.names)                                             1.014    49.238
n4233.out[0] (.names)                                            0.261    49.499
n2027.in[0] (.names)                                             1.014    50.513
n2027.out[0] (.names)                                            0.261    50.774
n2028.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2028.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 72
Startpoint: n1976.Q[0] (.latch clocked by pclk)
Endpoint  : n4207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1976.clk[0] (.latch)                                            1.014     1.014
n1976.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3751.in[0] (.names)                                             1.014     2.070
n3751.out[0] (.names)                                            0.261     2.331
n3752.in[0] (.names)                                             1.014     3.344
n3752.out[0] (.names)                                            0.261     3.605
n3753.in[0] (.names)                                             1.014     4.619
n3753.out[0] (.names)                                            0.261     4.880
n3749.in[0] (.names)                                             1.014     5.894
n3749.out[0] (.names)                                            0.261     6.155
n3902.in[0] (.names)                                             1.014     7.169
n3902.out[0] (.names)                                            0.261     7.430
n3907.in[3] (.names)                                             1.014     8.444
n3907.out[0] (.names)                                            0.261     8.705
n3908.in[1] (.names)                                             1.014     9.719
n3908.out[0] (.names)                                            0.261     9.980
n3909.in[1] (.names)                                             1.014    10.993
n3909.out[0] (.names)                                            0.261    11.254
n3941.in[0] (.names)                                             1.014    12.268
n3941.out[0] (.names)                                            0.261    12.529
n3942.in[0] (.names)                                             1.014    13.543
n3942.out[0] (.names)                                            0.261    13.804
n3943.in[1] (.names)                                             1.014    14.818
n3943.out[0] (.names)                                            0.261    15.079
n3945.in[2] (.names)                                             1.014    16.093
n3945.out[0] (.names)                                            0.261    16.354
n3946.in[1] (.names)                                             1.014    17.367
n3946.out[0] (.names)                                            0.261    17.628
n3947.in[0] (.names)                                             1.014    18.642
n3947.out[0] (.names)                                            0.261    18.903
n3948.in[0] (.names)                                             1.014    19.917
n3948.out[0] (.names)                                            0.261    20.178
n3949.in[0] (.names)                                             1.014    21.192
n3949.out[0] (.names)                                            0.261    21.453
n3950.in[0] (.names)                                             1.014    22.467
n3950.out[0] (.names)                                            0.261    22.728
n3926.in[0] (.names)                                             1.014    23.742
n3926.out[0] (.names)                                            0.261    24.003
n3972.in[1] (.names)                                             1.014    25.016
n3972.out[0] (.names)                                            0.261    25.277
n3973.in[0] (.names)                                             1.014    26.291
n3973.out[0] (.names)                                            0.261    26.552
n4211.in[2] (.names)                                             1.014    27.566
n4211.out[0] (.names)                                            0.261    27.827
n4213.in[1] (.names)                                             1.014    28.841
n4213.out[0] (.names)                                            0.261    29.102
n4217.in[1] (.names)                                             1.014    30.116
n4217.out[0] (.names)                                            0.261    30.377
n4218.in[0] (.names)                                             1.014    31.390
n4218.out[0] (.names)                                            0.261    31.651
n4219.in[0] (.names)                                             1.014    32.665
n4219.out[0] (.names)                                            0.261    32.926
n4220.in[0] (.names)                                             1.014    33.940
n4220.out[0] (.names)                                            0.261    34.201
n4221.in[0] (.names)                                             1.014    35.215
n4221.out[0] (.names)                                            0.261    35.476
n4222.in[0] (.names)                                             1.014    36.490
n4222.out[0] (.names)                                            0.261    36.751
n4224.in[0] (.names)                                             1.014    37.765
n4224.out[0] (.names)                                            0.261    38.026
n4225.in[0] (.names)                                             1.014    39.039
n4225.out[0] (.names)                                            0.261    39.300
n4226.in[1] (.names)                                             1.014    40.314
n4226.out[0] (.names)                                            0.261    40.575
n1950.in[0] (.names)                                             1.014    41.589
n1950.out[0] (.names)                                            0.261    41.850
n4227.in[0] (.names)                                             1.014    42.864
n4227.out[0] (.names)                                            0.261    43.125
n4230.in[2] (.names)                                             1.014    44.139
n4230.out[0] (.names)                                            0.261    44.400
n557.in[2] (.names)                                              1.014    45.413
n557.out[0] (.names)                                             0.261    45.674
n4231.in[1] (.names)                                             1.014    46.688
n4231.out[0] (.names)                                            0.261    46.949
n4232.in[1] (.names)                                             1.014    47.963
n4232.out[0] (.names)                                            0.261    48.224
n4233.in[2] (.names)                                             1.014    49.238
n4233.out[0] (.names)                                            0.261    49.499
n2027.in[0] (.names)                                             1.014    50.513
n2027.out[0] (.names)                                            0.261    50.774
n4207.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4207.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 73
Startpoint: n13878.Q[0] (.latch clocked by pclk)
Endpoint  : n13412.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13878.clk[0] (.latch)                                           1.014     1.014
n13878.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14349.in[0] (.names)                                            1.014     2.070
n14349.out[0] (.names)                                           0.261     2.331
n14334.in[0] (.names)                                            1.014     3.344
n14334.out[0] (.names)                                           0.261     3.605
n14335.in[0] (.names)                                            1.014     4.619
n14335.out[0] (.names)                                           0.261     4.880
n14341.in[0] (.names)                                            1.014     5.894
n14341.out[0] (.names)                                           0.261     6.155
n14342.in[0] (.names)                                            1.014     7.169
n14342.out[0] (.names)                                           0.261     7.430
n14343.in[0] (.names)                                            1.014     8.444
n14343.out[0] (.names)                                           0.261     8.705
n14344.in[1] (.names)                                            1.014     9.719
n14344.out[0] (.names)                                           0.261     9.980
n14345.in[0] (.names)                                            1.014    10.993
n14345.out[0] (.names)                                           0.261    11.254
n14362.in[1] (.names)                                            1.014    12.268
n14362.out[0] (.names)                                           0.261    12.529
n14363.in[1] (.names)                                            1.014    13.543
n14363.out[0] (.names)                                           0.261    13.804
n14346.in[0] (.names)                                            1.014    14.818
n14346.out[0] (.names)                                           0.261    15.079
n14347.in[0] (.names)                                            1.014    16.093
n14347.out[0] (.names)                                           0.261    16.354
n14356.in[0] (.names)                                            1.014    17.367
n14356.out[0] (.names)                                           0.261    17.628
n14368.in[0] (.names)                                            1.014    18.642
n14368.out[0] (.names)                                           0.261    18.903
n14365.in[0] (.names)                                            1.014    19.917
n14365.out[0] (.names)                                           0.261    20.178
n14032.in[0] (.names)                                            1.014    21.192
n14032.out[0] (.names)                                           0.261    21.453
n14014.in[3] (.names)                                            1.014    22.467
n14014.out[0] (.names)                                           0.261    22.728
n14015.in[0] (.names)                                            1.014    23.742
n14015.out[0] (.names)                                           0.261    24.003
n14012.in[1] (.names)                                            1.014    25.016
n14012.out[0] (.names)                                           0.261    25.277
n14016.in[0] (.names)                                            1.014    26.291
n14016.out[0] (.names)                                           0.261    26.552
n14017.in[0] (.names)                                            1.014    27.566
n14017.out[0] (.names)                                           0.261    27.827
n14018.in[3] (.names)                                            1.014    28.841
n14018.out[0] (.names)                                           0.261    29.102
n14020.in[1] (.names)                                            1.014    30.116
n14020.out[0] (.names)                                           0.261    30.377
n14021.in[1] (.names)                                            1.014    31.390
n14021.out[0] (.names)                                           0.261    31.651
n14022.in[1] (.names)                                            1.014    32.665
n14022.out[0] (.names)                                           0.261    32.926
n14024.in[0] (.names)                                            1.014    33.940
n14024.out[0] (.names)                                           0.261    34.201
n14025.in[0] (.names)                                            1.014    35.215
n14025.out[0] (.names)                                           0.261    35.476
n13926.in[1] (.names)                                            1.014    36.490
n13926.out[0] (.names)                                           0.261    36.751
n14029.in[1] (.names)                                            1.014    37.765
n14029.out[0] (.names)                                           0.261    38.026
n14030.in[0] (.names)                                            1.014    39.039
n14030.out[0] (.names)                                           0.261    39.300
n14055.in[1] (.names)                                            1.014    40.314
n14055.out[0] (.names)                                           0.261    40.575
n14059.in[0] (.names)                                            1.014    41.589
n14059.out[0] (.names)                                           0.261    41.850
n14056.in[2] (.names)                                            1.014    42.864
n14056.out[0] (.names)                                           0.261    43.125
n13939.in[0] (.names)                                            1.014    44.139
n13939.out[0] (.names)                                           0.261    44.400
n14060.in[0] (.names)                                            1.014    45.413
n14060.out[0] (.names)                                           0.261    45.674
n14062.in[1] (.names)                                            1.014    46.688
n14062.out[0] (.names)                                           0.261    46.949
n14063.in[0] (.names)                                            1.014    47.963
n14063.out[0] (.names)                                           0.261    48.224
n14064.in[0] (.names)                                            1.014    49.238
n14064.out[0] (.names)                                           0.261    49.499
n13411.in[0] (.names)                                            1.014    50.513
n13411.out[0] (.names)                                           0.261    50.774
n13412.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13412.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 74
Startpoint: n10404.Q[0] (.latch clocked by pclk)
Endpoint  : n10114.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10404.clk[0] (.latch)                                           1.014     1.014
n10404.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10405.in[0] (.names)                                            1.014     2.070
n10405.out[0] (.names)                                           0.261     2.331
n10152.in[0] (.names)                                            1.014     3.344
n10152.out[0] (.names)                                           0.261     3.605
n10632.in[2] (.names)                                            1.014     4.619
n10632.out[0] (.names)                                           0.261     4.880
n10633.in[0] (.names)                                            1.014     5.894
n10633.out[0] (.names)                                           0.261     6.155
n10639.in[0] (.names)                                            1.014     7.169
n10639.out[0] (.names)                                           0.261     7.430
n10525.in[1] (.names)                                            1.014     8.444
n10525.out[0] (.names)                                           0.261     8.705
n10526.in[1] (.names)                                            1.014     9.719
n10526.out[0] (.names)                                           0.261     9.980
n10530.in[3] (.names)                                            1.014    10.993
n10530.out[0] (.names)                                           0.261    11.254
n10534.in[1] (.names)                                            1.014    12.268
n10534.out[0] (.names)                                           0.261    12.529
n10536.in[0] (.names)                                            1.014    13.543
n10536.out[0] (.names)                                           0.261    13.804
n10537.in[0] (.names)                                            1.014    14.818
n10537.out[0] (.names)                                           0.261    15.079
n10539.in[0] (.names)                                            1.014    16.093
n10539.out[0] (.names)                                           0.261    16.354
n10541.in[0] (.names)                                            1.014    17.367
n10541.out[0] (.names)                                           0.261    17.628
n10542.in[1] (.names)                                            1.014    18.642
n10542.out[0] (.names)                                           0.261    18.903
n10544.in[3] (.names)                                            1.014    19.917
n10544.out[0] (.names)                                           0.261    20.178
n10547.in[1] (.names)                                            1.014    21.192
n10547.out[0] (.names)                                           0.261    21.453
n10549.in[0] (.names)                                            1.014    22.467
n10549.out[0] (.names)                                           0.261    22.728
n10551.in[1] (.names)                                            1.014    23.742
n10551.out[0] (.names)                                           0.261    24.003
n10552.in[0] (.names)                                            1.014    25.016
n10552.out[0] (.names)                                           0.261    25.277
n10553.in[0] (.names)                                            1.014    26.291
n10553.out[0] (.names)                                           0.261    26.552
n10556.in[0] (.names)                                            1.014    27.566
n10556.out[0] (.names)                                           0.261    27.827
n10554.in[0] (.names)                                            1.014    28.841
n10554.out[0] (.names)                                           0.261    29.102
n10555.in[0] (.names)                                            1.014    30.116
n10555.out[0] (.names)                                           0.261    30.377
n10557.in[1] (.names)                                            1.014    31.390
n10557.out[0] (.names)                                           0.261    31.651
n10499.in[1] (.names)                                            1.014    32.665
n10499.out[0] (.names)                                           0.261    32.926
n10559.in[1] (.names)                                            1.014    33.940
n10559.out[0] (.names)                                           0.261    34.201
n10560.in[1] (.names)                                            1.014    35.215
n10560.out[0] (.names)                                           0.261    35.476
n10561.in[0] (.names)                                            1.014    36.490
n10561.out[0] (.names)                                           0.261    36.751
n10562.in[0] (.names)                                            1.014    37.765
n10562.out[0] (.names)                                           0.261    38.026
n10568.in[0] (.names)                                            1.014    39.039
n10568.out[0] (.names)                                           0.261    39.300
n10569.in[2] (.names)                                            1.014    40.314
n10569.out[0] (.names)                                           0.261    40.575
n10570.in[0] (.names)                                            1.014    41.589
n10570.out[0] (.names)                                           0.261    41.850
n10571.in[0] (.names)                                            1.014    42.864
n10571.out[0] (.names)                                           0.261    43.125
n10572.in[0] (.names)                                            1.014    44.139
n10572.out[0] (.names)                                           0.261    44.400
n8066.in[2] (.names)                                             1.014    45.413
n8066.out[0] (.names)                                            0.261    45.674
n10577.in[0] (.names)                                            1.014    46.688
n10577.out[0] (.names)                                           0.261    46.949
n10579.in[0] (.names)                                            1.014    47.963
n10579.out[0] (.names)                                           0.261    48.224
n10111.in[0] (.names)                                            1.014    49.238
n10111.out[0] (.names)                                           0.261    49.499
n10113.in[1] (.names)                                            1.014    50.513
n10113.out[0] (.names)                                           0.261    50.774
n10114.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10114.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 75
Startpoint: n8068.Q[0] (.latch clocked by pclk)
Endpoint  : n531.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8068.clk[0] (.latch)                                            1.014     1.014
n8068.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9957.in[0] (.names)                                             1.014     2.070
n9957.out[0] (.names)                                            0.261     2.331
n9954.in[0] (.names)                                             1.014     3.344
n9954.out[0] (.names)                                            0.261     3.605
n9956.in[0] (.names)                                             1.014     4.619
n9956.out[0] (.names)                                            0.261     4.880
n9958.in[1] (.names)                                             1.014     5.894
n9958.out[0] (.names)                                            0.261     6.155
n9960.in[0] (.names)                                             1.014     7.169
n9960.out[0] (.names)                                            0.261     7.430
n9961.in[1] (.names)                                             1.014     8.444
n9961.out[0] (.names)                                            0.261     8.705
n9962.in[0] (.names)                                             1.014     9.719
n9962.out[0] (.names)                                            0.261     9.980
n9934.in[0] (.names)                                             1.014    10.993
n9934.out[0] (.names)                                            0.261    11.254
n9935.in[1] (.names)                                             1.014    12.268
n9935.out[0] (.names)                                            0.261    12.529
n9552.in[0] (.names)                                             1.014    13.543
n9552.out[0] (.names)                                            0.261    13.804
n9946.in[0] (.names)                                             1.014    14.818
n9946.out[0] (.names)                                            0.261    15.079
n9941.in[0] (.names)                                             1.014    16.093
n9941.out[0] (.names)                                            0.261    16.354
n9938.in[0] (.names)                                             1.014    17.367
n9938.out[0] (.names)                                            0.261    17.628
n9942.in[1] (.names)                                             1.014    18.642
n9942.out[0] (.names)                                            0.261    18.903
n9945.in[0] (.names)                                             1.014    19.917
n9945.out[0] (.names)                                            0.261    20.178
n9948.in[0] (.names)                                             1.014    21.192
n9948.out[0] (.names)                                            0.261    21.453
n9943.in[0] (.names)                                             1.014    22.467
n9943.out[0] (.names)                                            0.261    22.728
n10356.in[0] (.names)                                            1.014    23.742
n10356.out[0] (.names)                                           0.261    24.003
n10357.in[0] (.names)                                            1.014    25.016
n10357.out[0] (.names)                                           0.261    25.277
n10348.in[0] (.names)                                            1.014    26.291
n10348.out[0] (.names)                                           0.261    26.552
n10345.in[1] (.names)                                            1.014    27.566
n10345.out[0] (.names)                                           0.261    27.827
n10347.in[0] (.names)                                            1.014    28.841
n10347.out[0] (.names)                                           0.261    29.102
n10351.in[0] (.names)                                            1.014    30.116
n10351.out[0] (.names)                                           0.261    30.377
n10352.in[0] (.names)                                            1.014    31.390
n10352.out[0] (.names)                                           0.261    31.651
n10353.in[0] (.names)                                            1.014    32.665
n10353.out[0] (.names)                                           0.261    32.926
n10359.in[3] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n10256.in[2] (.names)                                            1.014    35.215
n10256.out[0] (.names)                                           0.261    35.476
n573.in[1] (.names)                                              1.014    36.490
n573.out[0] (.names)                                             0.261    36.751
n10258.in[1] (.names)                                            1.014    37.765
n10258.out[0] (.names)                                           0.261    38.026
n10263.in[0] (.names)                                            1.014    39.039
n10263.out[0] (.names)                                           0.261    39.300
n10268.in[1] (.names)                                            1.014    40.314
n10268.out[0] (.names)                                           0.261    40.575
n10248.in[0] (.names)                                            1.014    41.589
n10248.out[0] (.names)                                           0.261    41.850
n10249.in[0] (.names)                                            1.014    42.864
n10249.out[0] (.names)                                           0.261    43.125
n10265.in[2] (.names)                                            1.014    44.139
n10265.out[0] (.names)                                           0.261    44.400
n10266.in[0] (.names)                                            1.014    45.413
n10266.out[0] (.names)                                           0.261    45.674
n10237.in[0] (.names)                                            1.014    46.688
n10237.out[0] (.names)                                           0.261    46.949
n10236.in[3] (.names)                                            1.014    47.963
n10236.out[0] (.names)                                           0.261    48.224
n10238.in[0] (.names)                                            1.014    49.238
n10238.out[0] (.names)                                           0.261    49.499
n580.in[0] (.names)                                              1.014    50.513
n580.out[0] (.names)                                             0.261    50.774
n531.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n531.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 76
Startpoint: n8068.Q[0] (.latch clocked by pclk)
Endpoint  : n10228.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8068.clk[0] (.latch)                                            1.014     1.014
n8068.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9957.in[0] (.names)                                             1.014     2.070
n9957.out[0] (.names)                                            0.261     2.331
n9954.in[0] (.names)                                             1.014     3.344
n9954.out[0] (.names)                                            0.261     3.605
n9956.in[0] (.names)                                             1.014     4.619
n9956.out[0] (.names)                                            0.261     4.880
n9958.in[1] (.names)                                             1.014     5.894
n9958.out[0] (.names)                                            0.261     6.155
n9960.in[0] (.names)                                             1.014     7.169
n9960.out[0] (.names)                                            0.261     7.430
n9961.in[1] (.names)                                             1.014     8.444
n9961.out[0] (.names)                                            0.261     8.705
n9962.in[0] (.names)                                             1.014     9.719
n9962.out[0] (.names)                                            0.261     9.980
n9934.in[0] (.names)                                             1.014    10.993
n9934.out[0] (.names)                                            0.261    11.254
n9935.in[1] (.names)                                             1.014    12.268
n9935.out[0] (.names)                                            0.261    12.529
n9552.in[0] (.names)                                             1.014    13.543
n9552.out[0] (.names)                                            0.261    13.804
n9946.in[0] (.names)                                             1.014    14.818
n9946.out[0] (.names)                                            0.261    15.079
n9941.in[0] (.names)                                             1.014    16.093
n9941.out[0] (.names)                                            0.261    16.354
n9938.in[0] (.names)                                             1.014    17.367
n9938.out[0] (.names)                                            0.261    17.628
n9942.in[1] (.names)                                             1.014    18.642
n9942.out[0] (.names)                                            0.261    18.903
n9945.in[0] (.names)                                             1.014    19.917
n9945.out[0] (.names)                                            0.261    20.178
n9948.in[0] (.names)                                             1.014    21.192
n9948.out[0] (.names)                                            0.261    21.453
n9943.in[0] (.names)                                             1.014    22.467
n9943.out[0] (.names)                                            0.261    22.728
n10356.in[0] (.names)                                            1.014    23.742
n10356.out[0] (.names)                                           0.261    24.003
n10357.in[0] (.names)                                            1.014    25.016
n10357.out[0] (.names)                                           0.261    25.277
n10348.in[0] (.names)                                            1.014    26.291
n10348.out[0] (.names)                                           0.261    26.552
n10345.in[1] (.names)                                            1.014    27.566
n10345.out[0] (.names)                                           0.261    27.827
n10347.in[0] (.names)                                            1.014    28.841
n10347.out[0] (.names)                                           0.261    29.102
n10351.in[0] (.names)                                            1.014    30.116
n10351.out[0] (.names)                                           0.261    30.377
n10352.in[0] (.names)                                            1.014    31.390
n10352.out[0] (.names)                                           0.261    31.651
n10353.in[0] (.names)                                            1.014    32.665
n10353.out[0] (.names)                                           0.261    32.926
n10359.in[3] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n10256.in[2] (.names)                                            1.014    35.215
n10256.out[0] (.names)                                           0.261    35.476
n573.in[1] (.names)                                              1.014    36.490
n573.out[0] (.names)                                             0.261    36.751
n10258.in[1] (.names)                                            1.014    37.765
n10258.out[0] (.names)                                           0.261    38.026
n10263.in[0] (.names)                                            1.014    39.039
n10263.out[0] (.names)                                           0.261    39.300
n10268.in[1] (.names)                                            1.014    40.314
n10268.out[0] (.names)                                           0.261    40.575
n10248.in[0] (.names)                                            1.014    41.589
n10248.out[0] (.names)                                           0.261    41.850
n10249.in[0] (.names)                                            1.014    42.864
n10249.out[0] (.names)                                           0.261    43.125
n10265.in[2] (.names)                                            1.014    44.139
n10265.out[0] (.names)                                           0.261    44.400
n10266.in[0] (.names)                                            1.014    45.413
n10266.out[0] (.names)                                           0.261    45.674
n10237.in[0] (.names)                                            1.014    46.688
n10237.out[0] (.names)                                           0.261    46.949
n10236.in[3] (.names)                                            1.014    47.963
n10236.out[0] (.names)                                           0.261    48.224
n10238.in[0] (.names)                                            1.014    49.238
n10238.out[0] (.names)                                           0.261    49.499
n580.in[0] (.names)                                              1.014    50.513
n580.out[0] (.names)                                             0.261    50.774
n10228.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10228.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 77
Startpoint: n8068.Q[0] (.latch clocked by pclk)
Endpoint  : n10094.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8068.clk[0] (.latch)                                            1.014     1.014
n8068.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9957.in[0] (.names)                                             1.014     2.070
n9957.out[0] (.names)                                            0.261     2.331
n9954.in[0] (.names)                                             1.014     3.344
n9954.out[0] (.names)                                            0.261     3.605
n9956.in[0] (.names)                                             1.014     4.619
n9956.out[0] (.names)                                            0.261     4.880
n9958.in[1] (.names)                                             1.014     5.894
n9958.out[0] (.names)                                            0.261     6.155
n9960.in[0] (.names)                                             1.014     7.169
n9960.out[0] (.names)                                            0.261     7.430
n9961.in[1] (.names)                                             1.014     8.444
n9961.out[0] (.names)                                            0.261     8.705
n9962.in[0] (.names)                                             1.014     9.719
n9962.out[0] (.names)                                            0.261     9.980
n9934.in[0] (.names)                                             1.014    10.993
n9934.out[0] (.names)                                            0.261    11.254
n9935.in[1] (.names)                                             1.014    12.268
n9935.out[0] (.names)                                            0.261    12.529
n9552.in[0] (.names)                                             1.014    13.543
n9552.out[0] (.names)                                            0.261    13.804
n9946.in[0] (.names)                                             1.014    14.818
n9946.out[0] (.names)                                            0.261    15.079
n9941.in[0] (.names)                                             1.014    16.093
n9941.out[0] (.names)                                            0.261    16.354
n9938.in[0] (.names)                                             1.014    17.367
n9938.out[0] (.names)                                            0.261    17.628
n9942.in[1] (.names)                                             1.014    18.642
n9942.out[0] (.names)                                            0.261    18.903
n9945.in[0] (.names)                                             1.014    19.917
n9945.out[0] (.names)                                            0.261    20.178
n9948.in[0] (.names)                                             1.014    21.192
n9948.out[0] (.names)                                            0.261    21.453
n9943.in[0] (.names)                                             1.014    22.467
n9943.out[0] (.names)                                            0.261    22.728
n10356.in[0] (.names)                                            1.014    23.742
n10356.out[0] (.names)                                           0.261    24.003
n10357.in[0] (.names)                                            1.014    25.016
n10357.out[0] (.names)                                           0.261    25.277
n10348.in[0] (.names)                                            1.014    26.291
n10348.out[0] (.names)                                           0.261    26.552
n10345.in[1] (.names)                                            1.014    27.566
n10345.out[0] (.names)                                           0.261    27.827
n10347.in[0] (.names)                                            1.014    28.841
n10347.out[0] (.names)                                           0.261    29.102
n10351.in[0] (.names)                                            1.014    30.116
n10351.out[0] (.names)                                           0.261    30.377
n10352.in[0] (.names)                                            1.014    31.390
n10352.out[0] (.names)                                           0.261    31.651
n10353.in[0] (.names)                                            1.014    32.665
n10353.out[0] (.names)                                           0.261    32.926
n10359.in[3] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n10256.in[2] (.names)                                            1.014    35.215
n10256.out[0] (.names)                                           0.261    35.476
n573.in[1] (.names)                                              1.014    36.490
n573.out[0] (.names)                                             0.261    36.751
n10258.in[1] (.names)                                            1.014    37.765
n10258.out[0] (.names)                                           0.261    38.026
n10263.in[0] (.names)                                            1.014    39.039
n10263.out[0] (.names)                                           0.261    39.300
n10268.in[1] (.names)                                            1.014    40.314
n10268.out[0] (.names)                                           0.261    40.575
n10248.in[0] (.names)                                            1.014    41.589
n10248.out[0] (.names)                                           0.261    41.850
n10249.in[0] (.names)                                            1.014    42.864
n10249.out[0] (.names)                                           0.261    43.125
n10265.in[2] (.names)                                            1.014    44.139
n10265.out[0] (.names)                                           0.261    44.400
n10266.in[0] (.names)                                            1.014    45.413
n10266.out[0] (.names)                                           0.261    45.674
n10237.in[0] (.names)                                            1.014    46.688
n10237.out[0] (.names)                                           0.261    46.949
n10236.in[3] (.names)                                            1.014    47.963
n10236.out[0] (.names)                                           0.261    48.224
n10269.in[0] (.names)                                            1.014    49.238
n10269.out[0] (.names)                                           0.261    49.499
n10093.in[0] (.names)                                            1.014    50.513
n10093.out[0] (.names)                                           0.261    50.774
n10094.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10094.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 78
Startpoint: n12966.Q[0] (.latch clocked by pclk)
Endpoint  : n12189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12966.clk[0] (.latch)                                           1.014     1.014
n12966.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12968.in[0] (.names)                                            1.014     2.070
n12968.out[0] (.names)                                           0.261     2.331
n12969.in[1] (.names)                                            1.014     3.344
n12969.out[0] (.names)                                           0.261     3.605
n12971.in[3] (.names)                                            1.014     4.619
n12971.out[0] (.names)                                           0.261     4.880
n12973.in[1] (.names)                                            1.014     5.894
n12973.out[0] (.names)                                           0.261     6.155
n12919.in[0] (.names)                                            1.014     7.169
n12919.out[0] (.names)                                           0.261     7.430
n12920.in[3] (.names)                                            1.014     8.444
n12920.out[0] (.names)                                           0.261     8.705
n12921.in[1] (.names)                                            1.014     9.719
n12921.out[0] (.names)                                           0.261     9.980
n12915.in[0] (.names)                                            1.014    10.993
n12915.out[0] (.names)                                           0.261    11.254
n12916.in[0] (.names)                                            1.014    12.268
n12916.out[0] (.names)                                           0.261    12.529
n12922.in[0] (.names)                                            1.014    13.543
n12922.out[0] (.names)                                           0.261    13.804
n12923.in[0] (.names)                                            1.014    14.818
n12923.out[0] (.names)                                           0.261    15.079
n12924.in[0] (.names)                                            1.014    16.093
n12924.out[0] (.names)                                           0.261    16.354
n12928.in[0] (.names)                                            1.014    17.367
n12928.out[0] (.names)                                           0.261    17.628
n12929.in[0] (.names)                                            1.014    18.642
n12929.out[0] (.names)                                           0.261    18.903
n12930.in[1] (.names)                                            1.014    19.917
n12930.out[0] (.names)                                           0.261    20.178
n12932.in[0] (.names)                                            1.014    21.192
n12932.out[0] (.names)                                           0.261    21.453
n12933.in[1] (.names)                                            1.014    22.467
n12933.out[0] (.names)                                           0.261    22.728
n12934.in[0] (.names)                                            1.014    23.742
n12934.out[0] (.names)                                           0.261    24.003
n12935.in[0] (.names)                                            1.014    25.016
n12935.out[0] (.names)                                           0.261    25.277
n12936.in[0] (.names)                                            1.014    26.291
n12936.out[0] (.names)                                           0.261    26.552
n12937.in[1] (.names)                                            1.014    27.566
n12937.out[0] (.names)                                           0.261    27.827
n12464.in[1] (.names)                                            1.014    28.841
n12464.out[0] (.names)                                           0.261    29.102
n12465.in[2] (.names)                                            1.014    30.116
n12465.out[0] (.names)                                           0.261    30.377
n12468.in[1] (.names)                                            1.014    31.390
n12468.out[0] (.names)                                           0.261    31.651
n12470.in[1] (.names)                                            1.014    32.665
n12470.out[0] (.names)                                           0.261    32.926
n12481.in[1] (.names)                                            1.014    33.940
n12481.out[0] (.names)                                           0.261    34.201
n12482.in[2] (.names)                                            1.014    35.215
n12482.out[0] (.names)                                           0.261    35.476
n12483.in[0] (.names)                                            1.014    36.490
n12483.out[0] (.names)                                           0.261    36.751
n12484.in[1] (.names)                                            1.014    37.765
n12484.out[0] (.names)                                           0.261    38.026
n12485.in[1] (.names)                                            1.014    39.039
n12485.out[0] (.names)                                           0.261    39.300
n12486.in[1] (.names)                                            1.014    40.314
n12486.out[0] (.names)                                           0.261    40.575
n12488.in[1] (.names)                                            1.014    41.589
n12488.out[0] (.names)                                           0.261    41.850
n12489.in[0] (.names)                                            1.014    42.864
n12489.out[0] (.names)                                           0.261    43.125
n12490.in[0] (.names)                                            1.014    44.139
n12490.out[0] (.names)                                           0.261    44.400
n12491.in[0] (.names)                                            1.014    45.413
n12491.out[0] (.names)                                           0.261    45.674
n12494.in[0] (.names)                                            1.014    46.688
n12494.out[0] (.names)                                           0.261    46.949
n5808.in[1] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n12174.in[1] (.names)                                            1.014    49.238
n12174.out[0] (.names)                                           0.261    49.499
n12188.in[0] (.names)                                            1.014    50.513
n12188.out[0] (.names)                                           0.261    50.774
n12189.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12189.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 79
Startpoint: n12203.Q[0] (.latch clocked by pclk)
Endpoint  : n851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12203.clk[0] (.latch)                                           1.014     1.014
n12203.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12903.in[0] (.names)                                            1.014     2.070
n12903.out[0] (.names)                                           0.261     2.331
n12904.in[1] (.names)                                            1.014     3.344
n12904.out[0] (.names)                                           0.261     3.605
n12905.in[0] (.names)                                            1.014     4.619
n12905.out[0] (.names)                                           0.261     4.880
n12906.in[0] (.names)                                            1.014     5.894
n12906.out[0] (.names)                                           0.261     6.155
n12907.in[0] (.names)                                            1.014     7.169
n12907.out[0] (.names)                                           0.261     7.430
n12910.in[0] (.names)                                            1.014     8.444
n12910.out[0] (.names)                                           0.261     8.705
n12911.in[0] (.names)                                            1.014     9.719
n12911.out[0] (.names)                                           0.261     9.980
n12912.in[0] (.names)                                            1.014    10.993
n12912.out[0] (.names)                                           0.261    11.254
n12875.in[1] (.names)                                            1.014    12.268
n12875.out[0] (.names)                                           0.261    12.529
n12876.in[0] (.names)                                            1.014    13.543
n12876.out[0] (.names)                                           0.261    13.804
n12877.in[0] (.names)                                            1.014    14.818
n12877.out[0] (.names)                                           0.261    15.079
n12878.in[0] (.names)                                            1.014    16.093
n12878.out[0] (.names)                                           0.261    16.354
n12890.in[0] (.names)                                            1.014    17.367
n12890.out[0] (.names)                                           0.261    17.628
n12855.in[0] (.names)                                            1.014    18.642
n12855.out[0] (.names)                                           0.261    18.903
n12857.in[0] (.names)                                            1.014    19.917
n12857.out[0] (.names)                                           0.261    20.178
n12860.in[0] (.names)                                            1.014    21.192
n12860.out[0] (.names)                                           0.261    21.453
n12861.in[0] (.names)                                            1.014    22.467
n12861.out[0] (.names)                                           0.261    22.728
n12862.in[0] (.names)                                            1.014    23.742
n12862.out[0] (.names)                                           0.261    24.003
n12866.in[1] (.names)                                            1.014    25.016
n12866.out[0] (.names)                                           0.261    25.277
n12403.in[2] (.names)                                            1.014    26.291
n12403.out[0] (.names)                                           0.261    26.552
n12404.in[1] (.names)                                            1.014    27.566
n12404.out[0] (.names)                                           0.261    27.827
n12405.in[0] (.names)                                            1.014    28.841
n12405.out[0] (.names)                                           0.261    29.102
n12409.in[2] (.names)                                            1.014    30.116
n12409.out[0] (.names)                                           0.261    30.377
n12410.in[0] (.names)                                            1.014    31.390
n12410.out[0] (.names)                                           0.261    31.651
n12411.in[0] (.names)                                            1.014    32.665
n12411.out[0] (.names)                                           0.261    32.926
n12384.in[0] (.names)                                            1.014    33.940
n12384.out[0] (.names)                                           0.261    34.201
n12385.in[0] (.names)                                            1.014    35.215
n12385.out[0] (.names)                                           0.261    35.476
n12415.in[1] (.names)                                            1.014    36.490
n12415.out[0] (.names)                                           0.261    36.751
n12336.in[0] (.names)                                            1.014    37.765
n12336.out[0] (.names)                                           0.261    38.026
n12416.in[0] (.names)                                            1.014    39.039
n12416.out[0] (.names)                                           0.261    39.300
n12419.in[2] (.names)                                            1.014    40.314
n12419.out[0] (.names)                                           0.261    40.575
n12421.in[2] (.names)                                            1.014    41.589
n12421.out[0] (.names)                                           0.261    41.850
n12422.in[1] (.names)                                            1.014    42.864
n12422.out[0] (.names)                                           0.261    43.125
n12423.in[0] (.names)                                            1.014    44.139
n12423.out[0] (.names)                                           0.261    44.400
n545.in[2] (.names)                                              1.014    45.413
n545.out[0] (.names)                                             0.261    45.674
n12424.in[0] (.names)                                            1.014    46.688
n12424.out[0] (.names)                                           0.261    46.949
n12349.in[1] (.names)                                            1.014    47.963
n12349.out[0] (.names)                                           0.261    48.224
n12351.in[1] (.names)                                            1.014    49.238
n12351.out[0] (.names)                                           0.261    49.499
n12186.in[2] (.names)                                            1.014    50.513
n12186.out[0] (.names)                                           0.261    50.774
n851.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n851.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 80
Startpoint: n12203.Q[0] (.latch clocked by pclk)
Endpoint  : n12357.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12203.clk[0] (.latch)                                           1.014     1.014
n12203.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12903.in[0] (.names)                                            1.014     2.070
n12903.out[0] (.names)                                           0.261     2.331
n12904.in[1] (.names)                                            1.014     3.344
n12904.out[0] (.names)                                           0.261     3.605
n12905.in[0] (.names)                                            1.014     4.619
n12905.out[0] (.names)                                           0.261     4.880
n12906.in[0] (.names)                                            1.014     5.894
n12906.out[0] (.names)                                           0.261     6.155
n12907.in[0] (.names)                                            1.014     7.169
n12907.out[0] (.names)                                           0.261     7.430
n12910.in[0] (.names)                                            1.014     8.444
n12910.out[0] (.names)                                           0.261     8.705
n12911.in[0] (.names)                                            1.014     9.719
n12911.out[0] (.names)                                           0.261     9.980
n12912.in[0] (.names)                                            1.014    10.993
n12912.out[0] (.names)                                           0.261    11.254
n12875.in[1] (.names)                                            1.014    12.268
n12875.out[0] (.names)                                           0.261    12.529
n12876.in[0] (.names)                                            1.014    13.543
n12876.out[0] (.names)                                           0.261    13.804
n12877.in[0] (.names)                                            1.014    14.818
n12877.out[0] (.names)                                           0.261    15.079
n12878.in[0] (.names)                                            1.014    16.093
n12878.out[0] (.names)                                           0.261    16.354
n12890.in[0] (.names)                                            1.014    17.367
n12890.out[0] (.names)                                           0.261    17.628
n12855.in[0] (.names)                                            1.014    18.642
n12855.out[0] (.names)                                           0.261    18.903
n12857.in[0] (.names)                                            1.014    19.917
n12857.out[0] (.names)                                           0.261    20.178
n12860.in[0] (.names)                                            1.014    21.192
n12860.out[0] (.names)                                           0.261    21.453
n12861.in[0] (.names)                                            1.014    22.467
n12861.out[0] (.names)                                           0.261    22.728
n12862.in[0] (.names)                                            1.014    23.742
n12862.out[0] (.names)                                           0.261    24.003
n12866.in[1] (.names)                                            1.014    25.016
n12866.out[0] (.names)                                           0.261    25.277
n12403.in[2] (.names)                                            1.014    26.291
n12403.out[0] (.names)                                           0.261    26.552
n12404.in[1] (.names)                                            1.014    27.566
n12404.out[0] (.names)                                           0.261    27.827
n12405.in[0] (.names)                                            1.014    28.841
n12405.out[0] (.names)                                           0.261    29.102
n12409.in[2] (.names)                                            1.014    30.116
n12409.out[0] (.names)                                           0.261    30.377
n12410.in[0] (.names)                                            1.014    31.390
n12410.out[0] (.names)                                           0.261    31.651
n12411.in[0] (.names)                                            1.014    32.665
n12411.out[0] (.names)                                           0.261    32.926
n12384.in[0] (.names)                                            1.014    33.940
n12384.out[0] (.names)                                           0.261    34.201
n12385.in[0] (.names)                                            1.014    35.215
n12385.out[0] (.names)                                           0.261    35.476
n12415.in[1] (.names)                                            1.014    36.490
n12415.out[0] (.names)                                           0.261    36.751
n12336.in[0] (.names)                                            1.014    37.765
n12336.out[0] (.names)                                           0.261    38.026
n12416.in[0] (.names)                                            1.014    39.039
n12416.out[0] (.names)                                           0.261    39.300
n12419.in[2] (.names)                                            1.014    40.314
n12419.out[0] (.names)                                           0.261    40.575
n12421.in[2] (.names)                                            1.014    41.589
n12421.out[0] (.names)                                           0.261    41.850
n12422.in[1] (.names)                                            1.014    42.864
n12422.out[0] (.names)                                           0.261    43.125
n12423.in[0] (.names)                                            1.014    44.139
n12423.out[0] (.names)                                           0.261    44.400
n545.in[2] (.names)                                              1.014    45.413
n545.out[0] (.names)                                             0.261    45.674
n12424.in[0] (.names)                                            1.014    46.688
n12424.out[0] (.names)                                           0.261    46.949
n12349.in[1] (.names)                                            1.014    47.963
n12349.out[0] (.names)                                           0.261    48.224
n12351.in[1] (.names)                                            1.014    49.238
n12351.out[0] (.names)                                           0.261    49.499
n12186.in[2] (.names)                                            1.014    50.513
n12186.out[0] (.names)                                           0.261    50.774
n12357.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12357.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 81
Startpoint: n12203.Q[0] (.latch clocked by pclk)
Endpoint  : n12232.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12203.clk[0] (.latch)                                           1.014     1.014
n12203.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12903.in[0] (.names)                                            1.014     2.070
n12903.out[0] (.names)                                           0.261     2.331
n12904.in[1] (.names)                                            1.014     3.344
n12904.out[0] (.names)                                           0.261     3.605
n12905.in[0] (.names)                                            1.014     4.619
n12905.out[0] (.names)                                           0.261     4.880
n12906.in[0] (.names)                                            1.014     5.894
n12906.out[0] (.names)                                           0.261     6.155
n12907.in[0] (.names)                                            1.014     7.169
n12907.out[0] (.names)                                           0.261     7.430
n12910.in[0] (.names)                                            1.014     8.444
n12910.out[0] (.names)                                           0.261     8.705
n12911.in[0] (.names)                                            1.014     9.719
n12911.out[0] (.names)                                           0.261     9.980
n12912.in[0] (.names)                                            1.014    10.993
n12912.out[0] (.names)                                           0.261    11.254
n12875.in[1] (.names)                                            1.014    12.268
n12875.out[0] (.names)                                           0.261    12.529
n12876.in[0] (.names)                                            1.014    13.543
n12876.out[0] (.names)                                           0.261    13.804
n12877.in[0] (.names)                                            1.014    14.818
n12877.out[0] (.names)                                           0.261    15.079
n12878.in[0] (.names)                                            1.014    16.093
n12878.out[0] (.names)                                           0.261    16.354
n12890.in[0] (.names)                                            1.014    17.367
n12890.out[0] (.names)                                           0.261    17.628
n12855.in[0] (.names)                                            1.014    18.642
n12855.out[0] (.names)                                           0.261    18.903
n12857.in[0] (.names)                                            1.014    19.917
n12857.out[0] (.names)                                           0.261    20.178
n12860.in[0] (.names)                                            1.014    21.192
n12860.out[0] (.names)                                           0.261    21.453
n12861.in[0] (.names)                                            1.014    22.467
n12861.out[0] (.names)                                           0.261    22.728
n12862.in[0] (.names)                                            1.014    23.742
n12862.out[0] (.names)                                           0.261    24.003
n12866.in[1] (.names)                                            1.014    25.016
n12866.out[0] (.names)                                           0.261    25.277
n12403.in[2] (.names)                                            1.014    26.291
n12403.out[0] (.names)                                           0.261    26.552
n12404.in[1] (.names)                                            1.014    27.566
n12404.out[0] (.names)                                           0.261    27.827
n12405.in[0] (.names)                                            1.014    28.841
n12405.out[0] (.names)                                           0.261    29.102
n12409.in[2] (.names)                                            1.014    30.116
n12409.out[0] (.names)                                           0.261    30.377
n12410.in[0] (.names)                                            1.014    31.390
n12410.out[0] (.names)                                           0.261    31.651
n12411.in[0] (.names)                                            1.014    32.665
n12411.out[0] (.names)                                           0.261    32.926
n12384.in[0] (.names)                                            1.014    33.940
n12384.out[0] (.names)                                           0.261    34.201
n12385.in[0] (.names)                                            1.014    35.215
n12385.out[0] (.names)                                           0.261    35.476
n12415.in[1] (.names)                                            1.014    36.490
n12415.out[0] (.names)                                           0.261    36.751
n12336.in[0] (.names)                                            1.014    37.765
n12336.out[0] (.names)                                           0.261    38.026
n12416.in[0] (.names)                                            1.014    39.039
n12416.out[0] (.names)                                           0.261    39.300
n12419.in[2] (.names)                                            1.014    40.314
n12419.out[0] (.names)                                           0.261    40.575
n12421.in[2] (.names)                                            1.014    41.589
n12421.out[0] (.names)                                           0.261    41.850
n12422.in[1] (.names)                                            1.014    42.864
n12422.out[0] (.names)                                           0.261    43.125
n12423.in[0] (.names)                                            1.014    44.139
n12423.out[0] (.names)                                           0.261    44.400
n545.in[2] (.names)                                              1.014    45.413
n545.out[0] (.names)                                             0.261    45.674
n12424.in[0] (.names)                                            1.014    46.688
n12424.out[0] (.names)                                           0.261    46.949
n12349.in[1] (.names)                                            1.014    47.963
n12349.out[0] (.names)                                           0.261    48.224
n12351.in[1] (.names)                                            1.014    49.238
n12351.out[0] (.names)                                           0.261    49.499
n12363.in[1] (.names)                                            1.014    50.513
n12363.out[0] (.names)                                           0.261    50.774
n12232.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12232.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 82
Startpoint: n13455.Q[0] (.latch clocked by pclk)
Endpoint  : n383.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13455.clk[0] (.latch)                                           1.014     1.014
n13455.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14779.in[0] (.names)                                            1.014     2.070
n14779.out[0] (.names)                                           0.261     2.331
n14783.in[0] (.names)                                            1.014     3.344
n14783.out[0] (.names)                                           0.261     3.605
n13499.in[1] (.names)                                            1.014     4.619
n13499.out[0] (.names)                                           0.261     4.880
n13502.in[1] (.names)                                            1.014     5.894
n13502.out[0] (.names)                                           0.261     6.155
n13503.in[1] (.names)                                            1.014     7.169
n13503.out[0] (.names)                                           0.261     7.430
n13504.in[3] (.names)                                            1.014     8.444
n13504.out[0] (.names)                                           0.261     8.705
n13505.in[2] (.names)                                            1.014     9.719
n13505.out[0] (.names)                                           0.261     9.980
n13487.in[0] (.names)                                            1.014    10.993
n13487.out[0] (.names)                                           0.261    11.254
n13493.in[0] (.names)                                            1.014    12.268
n13493.out[0] (.names)                                           0.261    12.529
n13494.in[0] (.names)                                            1.014    13.543
n13494.out[0] (.names)                                           0.261    13.804
n13495.in[0] (.names)                                            1.014    14.818
n13495.out[0] (.names)                                           0.261    15.079
n13496.in[0] (.names)                                            1.014    16.093
n13496.out[0] (.names)                                           0.261    16.354
n13497.in[0] (.names)                                            1.014    17.367
n13497.out[0] (.names)                                           0.261    17.628
n13508.in[2] (.names)                                            1.014    18.642
n13508.out[0] (.names)                                           0.261    18.903
n13509.in[1] (.names)                                            1.014    19.917
n13509.out[0] (.names)                                           0.261    20.178
n13522.in[1] (.names)                                            1.014    21.192
n13522.out[0] (.names)                                           0.261    21.453
n13523.in[0] (.names)                                            1.014    22.467
n13523.out[0] (.names)                                           0.261    22.728
n13525.in[1] (.names)                                            1.014    23.742
n13525.out[0] (.names)                                           0.261    24.003
n13526.in[0] (.names)                                            1.014    25.016
n13526.out[0] (.names)                                           0.261    25.277
n13528.in[0] (.names)                                            1.014    26.291
n13528.out[0] (.names)                                           0.261    26.552
n13470.in[0] (.names)                                            1.014    27.566
n13470.out[0] (.names)                                           0.261    27.827
n13445.in[0] (.names)                                            1.014    28.841
n13445.out[0] (.names)                                           0.261    29.102
n14535.in[3] (.names)                                            1.014    30.116
n14535.out[0] (.names)                                           0.261    30.377
n14541.in[3] (.names)                                            1.014    31.390
n14541.out[0] (.names)                                           0.261    31.651
n14542.in[2] (.names)                                            1.014    32.665
n14542.out[0] (.names)                                           0.261    32.926
n14544.in[1] (.names)                                            1.014    33.940
n14544.out[0] (.names)                                           0.261    34.201
n14545.in[0] (.names)                                            1.014    35.215
n14545.out[0] (.names)                                           0.261    35.476
n14546.in[0] (.names)                                            1.014    36.490
n14546.out[0] (.names)                                           0.261    36.751
n14547.in[0] (.names)                                            1.014    37.765
n14547.out[0] (.names)                                           0.261    38.026
n14548.in[0] (.names)                                            1.014    39.039
n14548.out[0] (.names)                                           0.261    39.300
n14549.in[0] (.names)                                            1.014    40.314
n14549.out[0] (.names)                                           0.261    40.575
n14552.in[0] (.names)                                            1.014    41.589
n14552.out[0] (.names)                                           0.261    41.850
n14550.in[1] (.names)                                            1.014    42.864
n14550.out[0] (.names)                                           0.261    43.125
n14557.in[0] (.names)                                            1.014    44.139
n14557.out[0] (.names)                                           0.261    44.400
n14559.in[0] (.names)                                            1.014    45.413
n14559.out[0] (.names)                                           0.261    45.674
n13537.in[0] (.names)                                            1.014    46.688
n13537.out[0] (.names)                                           0.261    46.949
n14560.in[1] (.names)                                            1.014    47.963
n14560.out[0] (.names)                                           0.261    48.224
n14562.in[2] (.names)                                            1.014    49.238
n14562.out[0] (.names)                                           0.261    49.499
n13539.in[0] (.names)                                            1.014    50.513
n13539.out[0] (.names)                                           0.261    50.774
n383.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n383.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 83
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n13405.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13481.in[0] (.names)                                            1.014     2.070
n13481.out[0] (.names)                                           0.261     2.331
n13484.in[0] (.names)                                            1.014     3.344
n13484.out[0] (.names)                                           0.261     3.605
n435.in[0] (.names)                                              1.014     4.619
n435.out[0] (.names)                                             0.261     4.880
n14791.in[0] (.names)                                            1.014     5.894
n14791.out[0] (.names)                                           0.261     6.155
n14794.in[1] (.names)                                            1.014     7.169
n14794.out[0] (.names)                                           0.261     7.430
n14718.in[1] (.names)                                            1.014     8.444
n14718.out[0] (.names)                                           0.261     8.705
n14730.in[0] (.names)                                            1.014     9.719
n14730.out[0] (.names)                                           0.261     9.980
n14731.in[2] (.names)                                            1.014    10.993
n14731.out[0] (.names)                                           0.261    11.254
n14735.in[0] (.names)                                            1.014    12.268
n14735.out[0] (.names)                                           0.261    12.529
n14621.in[0] (.names)                                            1.014    13.543
n14621.out[0] (.names)                                           0.261    13.804
n14721.in[2] (.names)                                            1.014    14.818
n14721.out[0] (.names)                                           0.261    15.079
n14716.in[0] (.names)                                            1.014    16.093
n14716.out[0] (.names)                                           0.261    16.354
n14719.in[0] (.names)                                            1.014    17.367
n14719.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n421.in[1] (.names)                                              1.014    19.917
n421.out[0] (.names)                                             0.261    20.178
n15894.in[1] (.names)                                            1.014    21.192
n15894.out[0] (.names)                                           0.261    21.453
n15895.in[0] (.names)                                            1.014    22.467
n15895.out[0] (.names)                                           0.261    22.728
n15896.in[0] (.names)                                            1.014    23.742
n15896.out[0] (.names)                                           0.261    24.003
n15902.in[2] (.names)                                            1.014    25.016
n15902.out[0] (.names)                                           0.261    25.277
n15903.in[0] (.names)                                            1.014    26.291
n15903.out[0] (.names)                                           0.261    26.552
n15904.in[0] (.names)                                            1.014    27.566
n15904.out[0] (.names)                                           0.261    27.827
n15968.in[2] (.names)                                            1.014    28.841
n15968.out[0] (.names)                                           0.261    29.102
n15946.in[0] (.names)                                            1.014    30.116
n15946.out[0] (.names)                                           0.261    30.377
n15969.in[0] (.names)                                            1.014    31.390
n15969.out[0] (.names)                                           0.261    31.651
n15971.in[2] (.names)                                            1.014    32.665
n15971.out[0] (.names)                                           0.261    32.926
n15928.in[0] (.names)                                            1.014    33.940
n15928.out[0] (.names)                                           0.261    34.201
n15947.in[2] (.names)                                            1.014    35.215
n15947.out[0] (.names)                                           0.261    35.476
n15954.in[1] (.names)                                            1.014    36.490
n15954.out[0] (.names)                                           0.261    36.751
n15956.in[2] (.names)                                            1.014    37.765
n15956.out[0] (.names)                                           0.261    38.026
n15957.in[1] (.names)                                            1.014    39.039
n15957.out[0] (.names)                                           0.261    39.300
n15974.in[0] (.names)                                            1.014    40.314
n15974.out[0] (.names)                                           0.261    40.575
n15975.in[0] (.names)                                            1.014    41.589
n15975.out[0] (.names)                                           0.261    41.850
n15926.in[0] (.names)                                            1.014    42.864
n15926.out[0] (.names)                                           0.261    43.125
n15925.in[2] (.names)                                            1.014    44.139
n15925.out[0] (.names)                                           0.261    44.400
n443.in[0] (.names)                                              1.014    45.413
n443.out[0] (.names)                                             0.261    45.674
n15927.in[0] (.names)                                            1.014    46.688
n15927.out[0] (.names)                                           0.261    46.949
n15932.in[0] (.names)                                            1.014    47.963
n15932.out[0] (.names)                                           0.261    48.224
n13413.in[1] (.names)                                            1.014    49.238
n13413.out[0] (.names)                                           0.261    49.499
n13404.in[0] (.names)                                            1.014    50.513
n13404.out[0] (.names)                                           0.261    50.774
n13405.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13405.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 84
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n15372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13481.in[0] (.names)                                            1.014     2.070
n13481.out[0] (.names)                                           0.261     2.331
n13484.in[0] (.names)                                            1.014     3.344
n13484.out[0] (.names)                                           0.261     3.605
n435.in[0] (.names)                                              1.014     4.619
n435.out[0] (.names)                                             0.261     4.880
n14791.in[0] (.names)                                            1.014     5.894
n14791.out[0] (.names)                                           0.261     6.155
n14794.in[1] (.names)                                            1.014     7.169
n14794.out[0] (.names)                                           0.261     7.430
n14718.in[1] (.names)                                            1.014     8.444
n14718.out[0] (.names)                                           0.261     8.705
n14730.in[0] (.names)                                            1.014     9.719
n14730.out[0] (.names)                                           0.261     9.980
n14731.in[2] (.names)                                            1.014    10.993
n14731.out[0] (.names)                                           0.261    11.254
n14735.in[0] (.names)                                            1.014    12.268
n14735.out[0] (.names)                                           0.261    12.529
n14621.in[0] (.names)                                            1.014    13.543
n14621.out[0] (.names)                                           0.261    13.804
n14721.in[2] (.names)                                            1.014    14.818
n14721.out[0] (.names)                                           0.261    15.079
n14716.in[0] (.names)                                            1.014    16.093
n14716.out[0] (.names)                                           0.261    16.354
n14719.in[0] (.names)                                            1.014    17.367
n14719.out[0] (.names)                                           0.261    17.628
n14723.in[0] (.names)                                            1.014    18.642
n14723.out[0] (.names)                                           0.261    18.903
n421.in[1] (.names)                                              1.014    19.917
n421.out[0] (.names)                                             0.261    20.178
n15894.in[1] (.names)                                            1.014    21.192
n15894.out[0] (.names)                                           0.261    21.453
n15895.in[0] (.names)                                            1.014    22.467
n15895.out[0] (.names)                                           0.261    22.728
n15896.in[0] (.names)                                            1.014    23.742
n15896.out[0] (.names)                                           0.261    24.003
n15902.in[2] (.names)                                            1.014    25.016
n15902.out[0] (.names)                                           0.261    25.277
n15903.in[0] (.names)                                            1.014    26.291
n15903.out[0] (.names)                                           0.261    26.552
n15904.in[0] (.names)                                            1.014    27.566
n15904.out[0] (.names)                                           0.261    27.827
n15968.in[2] (.names)                                            1.014    28.841
n15968.out[0] (.names)                                           0.261    29.102
n15946.in[0] (.names)                                            1.014    30.116
n15946.out[0] (.names)                                           0.261    30.377
n15969.in[0] (.names)                                            1.014    31.390
n15969.out[0] (.names)                                           0.261    31.651
n15971.in[2] (.names)                                            1.014    32.665
n15971.out[0] (.names)                                           0.261    32.926
n15928.in[0] (.names)                                            1.014    33.940
n15928.out[0] (.names)                                           0.261    34.201
n15947.in[2] (.names)                                            1.014    35.215
n15947.out[0] (.names)                                           0.261    35.476
n15954.in[1] (.names)                                            1.014    36.490
n15954.out[0] (.names)                                           0.261    36.751
n15956.in[2] (.names)                                            1.014    37.765
n15956.out[0] (.names)                                           0.261    38.026
n15958.in[2] (.names)                                            1.014    39.039
n15958.out[0] (.names)                                           0.261    39.300
n15949.in[0] (.names)                                            1.014    40.314
n15949.out[0] (.names)                                           0.261    40.575
n15961.in[0] (.names)                                            1.014    41.589
n15961.out[0] (.names)                                           0.261    41.850
n15948.in[0] (.names)                                            1.014    42.864
n15948.out[0] (.names)                                           0.261    43.125
n13421.in[0] (.names)                                            1.014    44.139
n13421.out[0] (.names)                                           0.261    44.400
n15960.in[1] (.names)                                            1.014    45.413
n15960.out[0] (.names)                                           0.261    45.674
n15962.in[0] (.names)                                            1.014    46.688
n15962.out[0] (.names)                                           0.261    46.949
n15963.in[1] (.names)                                            1.014    47.963
n15963.out[0] (.names)                                           0.261    48.224
n14826.in[0] (.names)                                            1.014    49.238
n14826.out[0] (.names)                                           0.261    49.499
n15371.in[0] (.names)                                            1.014    50.513
n15371.out[0] (.names)                                           0.261    50.774
n15372.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15372.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 85
Startpoint: n1039.Q[0] (.latch clocked by pclk)
Endpoint  : n1039.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
n1039.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6517.in[1] (.names)                                             1.014     2.070
n6517.out[0] (.names)                                            0.261     2.331
n6576.in[1] (.names)                                             1.014     3.344
n6576.out[0] (.names)                                            0.261     3.605
n6612.in[1] (.names)                                             1.014     4.619
n6612.out[0] (.names)                                            0.261     4.880
n6711.in[1] (.names)                                             1.014     5.894
n6711.out[0] (.names)                                            0.261     6.155
n6712.in[0] (.names)                                             1.014     7.169
n6712.out[0] (.names)                                            0.261     7.430
n6713.in[0] (.names)                                             1.014     8.444
n6713.out[0] (.names)                                            0.261     8.705
n6716.in[1] (.names)                                             1.014     9.719
n6716.out[0] (.names)                                            0.261     9.980
n6721.in[0] (.names)                                             1.014    10.993
n6721.out[0] (.names)                                            0.261    11.254
n6722.in[2] (.names)                                             1.014    12.268
n6722.out[0] (.names)                                            0.261    12.529
n6723.in[1] (.names)                                             1.014    13.543
n6723.out[0] (.names)                                            0.261    13.804
n5949.in[0] (.names)                                             1.014    14.818
n5949.out[0] (.names)                                            0.261    15.079
n5940.in[1] (.names)                                             1.014    16.093
n5940.out[0] (.names)                                            0.261    16.354
n5942.in[0] (.names)                                             1.014    17.367
n5942.out[0] (.names)                                            0.261    17.628
n5943.in[0] (.names)                                             1.014    18.642
n5943.out[0] (.names)                                            0.261    18.903
n5945.in[0] (.names)                                             1.014    19.917
n5945.out[0] (.names)                                            0.261    20.178
n5834.in[1] (.names)                                             1.014    21.192
n5834.out[0] (.names)                                            0.261    21.453
n6388.in[2] (.names)                                             1.014    22.467
n6388.out[0] (.names)                                            0.261    22.728
n6395.in[0] (.names)                                             1.014    23.742
n6395.out[0] (.names)                                            0.261    24.003
n6396.in[0] (.names)                                             1.014    25.016
n6396.out[0] (.names)                                            0.261    25.277
n6398.in[0] (.names)                                             1.014    26.291
n6398.out[0] (.names)                                            0.261    26.552
n6399.in[0] (.names)                                             1.014    27.566
n6399.out[0] (.names)                                            0.261    27.827
n6401.in[1] (.names)                                             1.014    28.841
n6401.out[0] (.names)                                            0.261    29.102
n6391.in[2] (.names)                                             1.014    30.116
n6391.out[0] (.names)                                            0.261    30.377
n6393.in[0] (.names)                                             1.014    31.390
n6393.out[0] (.names)                                            0.261    31.651
n6402.in[2] (.names)                                             1.014    32.665
n6402.out[0] (.names)                                            0.261    32.926
n6403.in[0] (.names)                                             1.014    33.940
n6403.out[0] (.names)                                            0.261    34.201
n6404.in[2] (.names)                                             1.014    35.215
n6404.out[0] (.names)                                            0.261    35.476
n6408.in[0] (.names)                                             1.014    36.490
n6408.out[0] (.names)                                            0.261    36.751
n6409.in[1] (.names)                                             1.014    37.765
n6409.out[0] (.names)                                            0.261    38.026
n6410.in[0] (.names)                                             1.014    39.039
n6410.out[0] (.names)                                            0.261    39.300
n6429.in[0] (.names)                                             1.014    40.314
n6429.out[0] (.names)                                            0.261    40.575
n6430.in[1] (.names)                                             1.014    41.589
n6430.out[0] (.names)                                            0.261    41.850
n6425.in[1] (.names)                                             1.014    42.864
n6425.out[0] (.names)                                            0.261    43.125
n6414.in[0] (.names)                                             1.014    44.139
n6414.out[0] (.names)                                            0.261    44.400
n6415.in[1] (.names)                                             1.014    45.413
n6415.out[0] (.names)                                            0.261    45.674
n6416.in[1] (.names)                                             1.014    46.688
n6416.out[0] (.names)                                            0.261    46.949
n6417.in[0] (.names)                                             1.014    47.963
n6417.out[0] (.names)                                            0.261    48.224
n6418.in[0] (.names)                                             1.014    49.238
n6418.out[0] (.names)                                            0.261    49.499
n5910.in[1] (.names)                                             1.014    50.513
n5910.out[0] (.names)                                            0.261    50.774
n1039.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1039.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 86
Startpoint: n13878.Q[0] (.latch clocked by pclk)
Endpoint  : n469.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13878.clk[0] (.latch)                                           1.014     1.014
n13878.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14349.in[0] (.names)                                            1.014     2.070
n14349.out[0] (.names)                                           0.261     2.331
n14334.in[0] (.names)                                            1.014     3.344
n14334.out[0] (.names)                                           0.261     3.605
n14335.in[0] (.names)                                            1.014     4.619
n14335.out[0] (.names)                                           0.261     4.880
n14341.in[0] (.names)                                            1.014     5.894
n14341.out[0] (.names)                                           0.261     6.155
n14342.in[0] (.names)                                            1.014     7.169
n14342.out[0] (.names)                                           0.261     7.430
n14343.in[0] (.names)                                            1.014     8.444
n14343.out[0] (.names)                                           0.261     8.705
n14344.in[1] (.names)                                            1.014     9.719
n14344.out[0] (.names)                                           0.261     9.980
n14345.in[0] (.names)                                            1.014    10.993
n14345.out[0] (.names)                                           0.261    11.254
n14362.in[1] (.names)                                            1.014    12.268
n14362.out[0] (.names)                                           0.261    12.529
n14363.in[1] (.names)                                            1.014    13.543
n14363.out[0] (.names)                                           0.261    13.804
n14346.in[0] (.names)                                            1.014    14.818
n14346.out[0] (.names)                                           0.261    15.079
n14347.in[0] (.names)                                            1.014    16.093
n14347.out[0] (.names)                                           0.261    16.354
n14356.in[0] (.names)                                            1.014    17.367
n14356.out[0] (.names)                                           0.261    17.628
n14368.in[0] (.names)                                            1.014    18.642
n14368.out[0] (.names)                                           0.261    18.903
n14365.in[0] (.names)                                            1.014    19.917
n14365.out[0] (.names)                                           0.261    20.178
n14032.in[0] (.names)                                            1.014    21.192
n14032.out[0] (.names)                                           0.261    21.453
n14014.in[3] (.names)                                            1.014    22.467
n14014.out[0] (.names)                                           0.261    22.728
n14015.in[0] (.names)                                            1.014    23.742
n14015.out[0] (.names)                                           0.261    24.003
n14012.in[1] (.names)                                            1.014    25.016
n14012.out[0] (.names)                                           0.261    25.277
n14016.in[0] (.names)                                            1.014    26.291
n14016.out[0] (.names)                                           0.261    26.552
n14017.in[0] (.names)                                            1.014    27.566
n14017.out[0] (.names)                                           0.261    27.827
n14018.in[3] (.names)                                            1.014    28.841
n14018.out[0] (.names)                                           0.261    29.102
n14020.in[1] (.names)                                            1.014    30.116
n14020.out[0] (.names)                                           0.261    30.377
n14021.in[1] (.names)                                            1.014    31.390
n14021.out[0] (.names)                                           0.261    31.651
n14022.in[1] (.names)                                            1.014    32.665
n14022.out[0] (.names)                                           0.261    32.926
n14024.in[0] (.names)                                            1.014    33.940
n14024.out[0] (.names)                                           0.261    34.201
n14025.in[0] (.names)                                            1.014    35.215
n14025.out[0] (.names)                                           0.261    35.476
n13926.in[1] (.names)                                            1.014    36.490
n13926.out[0] (.names)                                           0.261    36.751
n14029.in[1] (.names)                                            1.014    37.765
n14029.out[0] (.names)                                           0.261    38.026
n14030.in[0] (.names)                                            1.014    39.039
n14030.out[0] (.names)                                           0.261    39.300
n14055.in[1] (.names)                                            1.014    40.314
n14055.out[0] (.names)                                           0.261    40.575
n14059.in[0] (.names)                                            1.014    41.589
n14059.out[0] (.names)                                           0.261    41.850
n14056.in[2] (.names)                                            1.014    42.864
n14056.out[0] (.names)                                           0.261    43.125
n13939.in[0] (.names)                                            1.014    44.139
n13939.out[0] (.names)                                           0.261    44.400
n14060.in[0] (.names)                                            1.014    45.413
n14060.out[0] (.names)                                           0.261    45.674
n14062.in[1] (.names)                                            1.014    46.688
n14062.out[0] (.names)                                           0.261    46.949
n14063.in[0] (.names)                                            1.014    47.963
n14063.out[0] (.names)                                           0.261    48.224
n13468.in[0] (.names)                                            1.014    49.238
n13468.out[0] (.names)                                           0.261    49.499
n13428.in[0] (.names)                                            1.014    50.513
n13428.out[0] (.names)                                           0.261    50.774
n469.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n469.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 87
Startpoint: n14475.Q[0] (.latch clocked by pclk)
Endpoint  : n13533.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14475.clk[0] (.latch)                                           1.014     1.014
n14475.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14486.in[0] (.names)                                            1.014     3.344
n14486.out[0] (.names)                                           0.261     3.605
n14488.in[0] (.names)                                            1.014     4.619
n14488.out[0] (.names)                                           0.261     4.880
n14489.in[0] (.names)                                            1.014     5.894
n14489.out[0] (.names)                                           0.261     6.155
n14490.in[0] (.names)                                            1.014     7.169
n14490.out[0] (.names)                                           0.261     7.430
n13600.in[1] (.names)                                            1.014     8.444
n13600.out[0] (.names)                                           0.261     8.705
n14502.in[1] (.names)                                            1.014     9.719
n14502.out[0] (.names)                                           0.261     9.980
n14506.in[1] (.names)                                            1.014    10.993
n14506.out[0] (.names)                                           0.261    11.254
n14509.in[1] (.names)                                            1.014    12.268
n14509.out[0] (.names)                                           0.261    12.529
n14510.in[0] (.names)                                            1.014    13.543
n14510.out[0] (.names)                                           0.261    13.804
n14511.in[0] (.names)                                            1.014    14.818
n14511.out[0] (.names)                                           0.261    15.079
n14515.in[0] (.names)                                            1.014    16.093
n14515.out[0] (.names)                                           0.261    16.354
n14521.in[0] (.names)                                            1.014    17.367
n14521.out[0] (.names)                                           0.261    17.628
n13524.in[0] (.names)                                            1.014    18.642
n13524.out[0] (.names)                                           0.261    18.903
n13754.in[2] (.names)                                            1.014    19.917
n13754.out[0] (.names)                                           0.261    20.178
n13425.in[0] (.names)                                            1.014    21.192
n13425.out[0] (.names)                                           0.261    21.453
n13728.in[1] (.names)                                            1.014    22.467
n13728.out[0] (.names)                                           0.261    22.728
n13661.in[1] (.names)                                            1.014    23.742
n13661.out[0] (.names)                                           0.261    24.003
n13654.in[0] (.names)                                            1.014    25.016
n13654.out[0] (.names)                                           0.261    25.277
n13694.in[1] (.names)                                            1.014    26.291
n13694.out[0] (.names)                                           0.261    26.552
n13697.in[0] (.names)                                            1.014    27.566
n13697.out[0] (.names)                                           0.261    27.827
n13698.in[0] (.names)                                            1.014    28.841
n13698.out[0] (.names)                                           0.261    29.102
n13699.in[0] (.names)                                            1.014    30.116
n13699.out[0] (.names)                                           0.261    30.377
n13701.in[2] (.names)                                            1.014    31.390
n13701.out[0] (.names)                                           0.261    31.651
n13705.in[1] (.names)                                            1.014    32.665
n13705.out[0] (.names)                                           0.261    32.926
n13626.in[1] (.names)                                            1.014    33.940
n13626.out[0] (.names)                                           0.261    34.201
n13627.in[0] (.names)                                            1.014    35.215
n13627.out[0] (.names)                                           0.261    35.476
n13628.in[0] (.names)                                            1.014    36.490
n13628.out[0] (.names)                                           0.261    36.751
n13632.in[1] (.names)                                            1.014    37.765
n13632.out[0] (.names)                                           0.261    38.026
n13629.in[0] (.names)                                            1.014    39.039
n13629.out[0] (.names)                                           0.261    39.300
n13630.in[0] (.names)                                            1.014    40.314
n13630.out[0] (.names)                                           0.261    40.575
n13634.in[1] (.names)                                            1.014    41.589
n13634.out[0] (.names)                                           0.261    41.850
n13638.in[0] (.names)                                            1.014    42.864
n13638.out[0] (.names)                                           0.261    43.125
n13639.in[0] (.names)                                            1.014    44.139
n13639.out[0] (.names)                                           0.261    44.400
n13641.in[0] (.names)                                            1.014    45.413
n13641.out[0] (.names)                                           0.261    45.674
n13559.in[0] (.names)                                            1.014    46.688
n13559.out[0] (.names)                                           0.261    46.949
n13586.in[0] (.names)                                            1.014    47.963
n13586.out[0] (.names)                                           0.261    48.224
n13642.in[0] (.names)                                            1.014    49.238
n13642.out[0] (.names)                                           0.261    49.499
n13532.in[0] (.names)                                            1.014    50.513
n13532.out[0] (.names)                                           0.261    50.774
n13533.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13533.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 88
Startpoint: n448.Q[0] (.latch clocked by pclk)
Endpoint  : n13878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n448.clk[0] (.latch)                                             1.014     1.014
n448.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n14275.in[0] (.names)                                            1.014     2.070
n14275.out[0] (.names)                                           0.261     2.331
n14245.in[0] (.names)                                            1.014     3.344
n14245.out[0] (.names)                                           0.261     3.605
n14246.in[0] (.names)                                            1.014     4.619
n14246.out[0] (.names)                                           0.261     4.880
n13872.in[0] (.names)                                            1.014     5.894
n13872.out[0] (.names)                                           0.261     6.155
n13873.in[2] (.names)                                            1.014     7.169
n13873.out[0] (.names)                                           0.261     7.430
n13901.in[0] (.names)                                            1.014     8.444
n13901.out[0] (.names)                                           0.261     8.705
n13902.in[0] (.names)                                            1.014     9.719
n13902.out[0] (.names)                                           0.261     9.980
n13903.in[0] (.names)                                            1.014    10.993
n13903.out[0] (.names)                                           0.261    11.254
n13891.in[1] (.names)                                            1.014    12.268
n13891.out[0] (.names)                                           0.261    12.529
n13905.in[1] (.names)                                            1.014    13.543
n13905.out[0] (.names)                                           0.261    13.804
n13906.in[0] (.names)                                            1.014    14.818
n13906.out[0] (.names)                                           0.261    15.079
n13907.in[0] (.names)                                            1.014    16.093
n13907.out[0] (.names)                                           0.261    16.354
n13877.in[0] (.names)                                            1.014    17.367
n13877.out[0] (.names)                                           0.261    17.628
n13879.in[0] (.names)                                            1.014    18.642
n13879.out[0] (.names)                                           0.261    18.903
n13880.in[2] (.names)                                            1.014    19.917
n13880.out[0] (.names)                                           0.261    20.178
n13881.in[0] (.names)                                            1.014    21.192
n13881.out[0] (.names)                                           0.261    21.453
n13882.in[0] (.names)                                            1.014    22.467
n13882.out[0] (.names)                                           0.261    22.728
n13883.in[0] (.names)                                            1.014    23.742
n13883.out[0] (.names)                                           0.261    24.003
n13910.in[0] (.names)                                            1.014    25.016
n13910.out[0] (.names)                                           0.261    25.277
n13911.in[0] (.names)                                            1.014    26.291
n13911.out[0] (.names)                                           0.261    26.552
n13918.in[1] (.names)                                            1.014    27.566
n13918.out[0] (.names)                                           0.261    27.827
n13866.in[1] (.names)                                            1.014    28.841
n13866.out[0] (.names)                                           0.261    29.102
n13919.in[0] (.names)                                            1.014    30.116
n13919.out[0] (.names)                                           0.261    30.377
n14098.in[0] (.names)                                            1.014    31.390
n14098.out[0] (.names)                                           0.261    31.651
n14099.in[0] (.names)                                            1.014    32.665
n14099.out[0] (.names)                                           0.261    32.926
n14082.in[0] (.names)                                            1.014    33.940
n14082.out[0] (.names)                                           0.261    34.201
n14084.in[0] (.names)                                            1.014    35.215
n14084.out[0] (.names)                                           0.261    35.476
n14105.in[1] (.names)                                            1.014    36.490
n14105.out[0] (.names)                                           0.261    36.751
n14106.in[0] (.names)                                            1.014    37.765
n14106.out[0] (.names)                                           0.261    38.026
n13887.in[0] (.names)                                            1.014    39.039
n13887.out[0] (.names)                                           0.261    39.300
n14107.in[0] (.names)                                            1.014    40.314
n14107.out[0] (.names)                                           0.261    40.575
n14102.in[1] (.names)                                            1.014    41.589
n14102.out[0] (.names)                                           0.261    41.850
n13921.in[0] (.names)                                            1.014    42.864
n13921.out[0] (.names)                                           0.261    43.125
n14115.in[0] (.names)                                            1.014    44.139
n14115.out[0] (.names)                                           0.261    44.400
n14116.in[1] (.names)                                            1.014    45.413
n14116.out[0] (.names)                                           0.261    45.674
n14117.in[0] (.names)                                            1.014    46.688
n14117.out[0] (.names)                                           0.261    46.949
n14351.in[1] (.names)                                            1.014    47.963
n14351.out[0] (.names)                                           0.261    48.224
n14358.in[0] (.names)                                            1.014    49.238
n14358.out[0] (.names)                                           0.261    49.499
n14359.in[0] (.names)                                            1.014    50.513
n14359.out[0] (.names)                                           0.261    50.774
n13878.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13878.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 89
Startpoint: n14475.Q[0] (.latch clocked by pclk)
Endpoint  : n13473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14475.clk[0] (.latch)                                           1.014     1.014
n14475.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14486.in[0] (.names)                                            1.014     3.344
n14486.out[0] (.names)                                           0.261     3.605
n14488.in[0] (.names)                                            1.014     4.619
n14488.out[0] (.names)                                           0.261     4.880
n14489.in[0] (.names)                                            1.014     5.894
n14489.out[0] (.names)                                           0.261     6.155
n14490.in[0] (.names)                                            1.014     7.169
n14490.out[0] (.names)                                           0.261     7.430
n13600.in[1] (.names)                                            1.014     8.444
n13600.out[0] (.names)                                           0.261     8.705
n14502.in[1] (.names)                                            1.014     9.719
n14502.out[0] (.names)                                           0.261     9.980
n14506.in[1] (.names)                                            1.014    10.993
n14506.out[0] (.names)                                           0.261    11.254
n14509.in[1] (.names)                                            1.014    12.268
n14509.out[0] (.names)                                           0.261    12.529
n14510.in[0] (.names)                                            1.014    13.543
n14510.out[0] (.names)                                           0.261    13.804
n14511.in[0] (.names)                                            1.014    14.818
n14511.out[0] (.names)                                           0.261    15.079
n14515.in[0] (.names)                                            1.014    16.093
n14515.out[0] (.names)                                           0.261    16.354
n14516.in[0] (.names)                                            1.014    17.367
n14516.out[0] (.names)                                           0.261    17.628
n14517.in[0] (.names)                                            1.014    18.642
n14517.out[0] (.names)                                           0.261    18.903
n14518.in[1] (.names)                                            1.014    19.917
n14518.out[0] (.names)                                           0.261    20.178
n13591.in[0] (.names)                                            1.014    21.192
n13591.out[0] (.names)                                           0.261    21.453
n14519.in[0] (.names)                                            1.014    22.467
n14519.out[0] (.names)                                           0.261    22.728
n14520.in[0] (.names)                                            1.014    23.742
n14520.out[0] (.names)                                           0.261    24.003
n14385.in[1] (.names)                                            1.014    25.016
n14385.out[0] (.names)                                           0.261    25.277
n14386.in[2] (.names)                                            1.014    26.291
n14386.out[0] (.names)                                           0.261    26.552
n14390.in[1] (.names)                                            1.014    27.566
n14390.out[0] (.names)                                           0.261    27.827
n14392.in[0] (.names)                                            1.014    28.841
n14392.out[0] (.names)                                           0.261    29.102
n14393.in[0] (.names)                                            1.014    30.116
n14393.out[0] (.names)                                           0.261    30.377
n14394.in[0] (.names)                                            1.014    31.390
n14394.out[0] (.names)                                           0.261    31.651
n14395.in[0] (.names)                                            1.014    32.665
n14395.out[0] (.names)                                           0.261    32.926
n14396.in[1] (.names)                                            1.014    33.940
n14396.out[0] (.names)                                           0.261    34.201
n14187.in[0] (.names)                                            1.014    35.215
n14187.out[0] (.names)                                           0.261    35.476
n14188.in[0] (.names)                                            1.014    36.490
n14188.out[0] (.names)                                           0.261    36.751
n13914.in[0] (.names)                                            1.014    37.765
n13914.out[0] (.names)                                           0.261    38.026
n14193.in[0] (.names)                                            1.014    39.039
n14193.out[0] (.names)                                           0.261    39.300
n14194.in[1] (.names)                                            1.014    40.314
n14194.out[0] (.names)                                           0.261    40.575
n14195.in[0] (.names)                                            1.014    41.589
n14195.out[0] (.names)                                           0.261    41.850
n14196.in[0] (.names)                                            1.014    42.864
n14196.out[0] (.names)                                           0.261    43.125
n14197.in[1] (.names)                                            1.014    44.139
n14197.out[0] (.names)                                           0.261    44.400
n14200.in[0] (.names)                                            1.014    45.413
n14200.out[0] (.names)                                           0.261    45.674
n14202.in[0] (.names)                                            1.014    46.688
n14202.out[0] (.names)                                           0.261    46.949
n14204.in[1] (.names)                                            1.014    47.963
n14204.out[0] (.names)                                           0.261    48.224
n14205.in[0] (.names)                                            1.014    49.238
n14205.out[0] (.names)                                           0.261    49.499
n13472.in[0] (.names)                                            1.014    50.513
n13472.out[0] (.names)                                           0.261    50.774
n13473.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13473.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 90
Startpoint: n14475.Q[0] (.latch clocked by pclk)
Endpoint  : n13577.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14475.clk[0] (.latch)                                           1.014     1.014
n14475.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14483.in[0] (.names)                                            1.014     2.070
n14483.out[0] (.names)                                           0.261     2.331
n14486.in[0] (.names)                                            1.014     3.344
n14486.out[0] (.names)                                           0.261     3.605
n14488.in[0] (.names)                                            1.014     4.619
n14488.out[0] (.names)                                           0.261     4.880
n14489.in[0] (.names)                                            1.014     5.894
n14489.out[0] (.names)                                           0.261     6.155
n14490.in[0] (.names)                                            1.014     7.169
n14490.out[0] (.names)                                           0.261     7.430
n13600.in[1] (.names)                                            1.014     8.444
n13600.out[0] (.names)                                           0.261     8.705
n14502.in[1] (.names)                                            1.014     9.719
n14502.out[0] (.names)                                           0.261     9.980
n14506.in[1] (.names)                                            1.014    10.993
n14506.out[0] (.names)                                           0.261    11.254
n14509.in[1] (.names)                                            1.014    12.268
n14509.out[0] (.names)                                           0.261    12.529
n14510.in[0] (.names)                                            1.014    13.543
n14510.out[0] (.names)                                           0.261    13.804
n14511.in[0] (.names)                                            1.014    14.818
n14511.out[0] (.names)                                           0.261    15.079
n14515.in[0] (.names)                                            1.014    16.093
n14515.out[0] (.names)                                           0.261    16.354
n14516.in[0] (.names)                                            1.014    17.367
n14516.out[0] (.names)                                           0.261    17.628
n14517.in[0] (.names)                                            1.014    18.642
n14517.out[0] (.names)                                           0.261    18.903
n14518.in[1] (.names)                                            1.014    19.917
n14518.out[0] (.names)                                           0.261    20.178
n13591.in[0] (.names)                                            1.014    21.192
n13591.out[0] (.names)                                           0.261    21.453
n14519.in[0] (.names)                                            1.014    22.467
n14519.out[0] (.names)                                           0.261    22.728
n14520.in[0] (.names)                                            1.014    23.742
n14520.out[0] (.names)                                           0.261    24.003
n14385.in[1] (.names)                                            1.014    25.016
n14385.out[0] (.names)                                           0.261    25.277
n14386.in[2] (.names)                                            1.014    26.291
n14386.out[0] (.names)                                           0.261    26.552
n14390.in[1] (.names)                                            1.014    27.566
n14390.out[0] (.names)                                           0.261    27.827
n14392.in[0] (.names)                                            1.014    28.841
n14392.out[0] (.names)                                           0.261    29.102
n14393.in[0] (.names)                                            1.014    30.116
n14393.out[0] (.names)                                           0.261    30.377
n14394.in[0] (.names)                                            1.014    31.390
n14394.out[0] (.names)                                           0.261    31.651
n14395.in[0] (.names)                                            1.014    32.665
n14395.out[0] (.names)                                           0.261    32.926
n14396.in[1] (.names)                                            1.014    33.940
n14396.out[0] (.names)                                           0.261    34.201
n14187.in[0] (.names)                                            1.014    35.215
n14187.out[0] (.names)                                           0.261    35.476
n14188.in[0] (.names)                                            1.014    36.490
n14188.out[0] (.names)                                           0.261    36.751
n13914.in[0] (.names)                                            1.014    37.765
n13914.out[0] (.names)                                           0.261    38.026
n14193.in[0] (.names)                                            1.014    39.039
n14193.out[0] (.names)                                           0.261    39.300
n14194.in[1] (.names)                                            1.014    40.314
n14194.out[0] (.names)                                           0.261    40.575
n14195.in[0] (.names)                                            1.014    41.589
n14195.out[0] (.names)                                           0.261    41.850
n14196.in[0] (.names)                                            1.014    42.864
n14196.out[0] (.names)                                           0.261    43.125
n14197.in[1] (.names)                                            1.014    44.139
n14197.out[0] (.names)                                           0.261    44.400
n14200.in[0] (.names)                                            1.014    45.413
n14200.out[0] (.names)                                           0.261    45.674
n14202.in[0] (.names)                                            1.014    46.688
n14202.out[0] (.names)                                           0.261    46.949
n14204.in[1] (.names)                                            1.014    47.963
n14204.out[0] (.names)                                           0.261    48.224
n14205.in[0] (.names)                                            1.014    49.238
n14205.out[0] (.names)                                           0.261    49.499
n13472.in[0] (.names)                                            1.014    50.513
n13472.out[0] (.names)                                           0.261    50.774
n13577.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13577.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 91
Startpoint: n509.Q[0] (.latch clocked by pclk)
Endpoint  : n13447.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n509.clk[0] (.latch)                                             1.014     1.014
n509.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n13933.in[0] (.names)                                            1.014     2.070
n13933.out[0] (.names)                                           0.261     2.331
n13934.in[0] (.names)                                            1.014     3.344
n13934.out[0] (.names)                                           0.261     3.605
n13935.in[0] (.names)                                            1.014     4.619
n13935.out[0] (.names)                                           0.261     4.880
n13936.in[0] (.names)                                            1.014     5.894
n13936.out[0] (.names)                                           0.261     6.155
n13937.in[0] (.names)                                            1.014     7.169
n13937.out[0] (.names)                                           0.261     7.430
n14140.in[0] (.names)                                            1.014     8.444
n14140.out[0] (.names)                                           0.261     8.705
n14141.in[0] (.names)                                            1.014     9.719
n14141.out[0] (.names)                                           0.261     9.980
n14137.in[0] (.names)                                            1.014    10.993
n14137.out[0] (.names)                                           0.261    11.254
n14138.in[1] (.names)                                            1.014    12.268
n14138.out[0] (.names)                                           0.261    12.529
n14139.in[0] (.names)                                            1.014    13.543
n14139.out[0] (.names)                                           0.261    13.804
n14142.in[1] (.names)                                            1.014    14.818
n14142.out[0] (.names)                                           0.261    15.079
n13859.in[1] (.names)                                            1.014    16.093
n13859.out[0] (.names)                                           0.261    16.354
n14315.in[0] (.names)                                            1.014    17.367
n14315.out[0] (.names)                                           0.261    17.628
n14312.in[0] (.names)                                            1.014    18.642
n14312.out[0] (.names)                                           0.261    18.903
n14313.in[2] (.names)                                            1.014    19.917
n14313.out[0] (.names)                                           0.261    20.178
n14068.in[0] (.names)                                            1.014    21.192
n14068.out[0] (.names)                                           0.261    21.453
n14160.in[1] (.names)                                            1.014    22.467
n14160.out[0] (.names)                                           0.261    22.728
n14165.in[1] (.names)                                            1.014    23.742
n14165.out[0] (.names)                                           0.261    24.003
n14163.in[0] (.names)                                            1.014    25.016
n14163.out[0] (.names)                                           0.261    25.277
n14164.in[0] (.names)                                            1.014    26.291
n14164.out[0] (.names)                                           0.261    26.552
n14167.in[0] (.names)                                            1.014    27.566
n14167.out[0] (.names)                                           0.261    27.827
n14178.in[1] (.names)                                            1.014    28.841
n14178.out[0] (.names)                                           0.261    29.102
n14180.in[0] (.names)                                            1.014    30.116
n14180.out[0] (.names)                                           0.261    30.377
n14181.in[0] (.names)                                            1.014    31.390
n14181.out[0] (.names)                                           0.261    31.651
n14234.in[0] (.names)                                            1.014    32.665
n14234.out[0] (.names)                                           0.261    32.926
n14237.in[0] (.names)                                            1.014    33.940
n14237.out[0] (.names)                                           0.261    34.201
n14232.in[0] (.names)                                            1.014    35.215
n14232.out[0] (.names)                                           0.261    35.476
n14233.in[1] (.names)                                            1.014    36.490
n14233.out[0] (.names)                                           0.261    36.751
n14235.in[1] (.names)                                            1.014    37.765
n14235.out[0] (.names)                                           0.261    38.026
n14236.in[0] (.names)                                            1.014    39.039
n14236.out[0] (.names)                                           0.261    39.300
n14238.in[0] (.names)                                            1.014    40.314
n14238.out[0] (.names)                                           0.261    40.575
n14239.in[0] (.names)                                            1.014    41.589
n14239.out[0] (.names)                                           0.261    41.850
n14183.in[1] (.names)                                            1.014    42.864
n14183.out[0] (.names)                                           0.261    43.125
n13406.in[0] (.names)                                            1.014    44.139
n13406.out[0] (.names)                                           0.261    44.400
n14209.in[0] (.names)                                            1.014    45.413
n14209.out[0] (.names)                                           0.261    45.674
n14242.in[0] (.names)                                            1.014    46.688
n14242.out[0] (.names)                                           0.261    46.949
n14243.in[0] (.names)                                            1.014    47.963
n14243.out[0] (.names)                                           0.261    48.224
n13540.in[1] (.names)                                            1.014    49.238
n13540.out[0] (.names)                                           0.261    49.499
n13446.in[1] (.names)                                            1.014    50.513
n13446.out[0] (.names)                                           0.261    50.774
n13447.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13447.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 92
Startpoint: n13878.Q[0] (.latch clocked by pclk)
Endpoint  : n14355.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13878.clk[0] (.latch)                                           1.014     1.014
n13878.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14349.in[0] (.names)                                            1.014     2.070
n14349.out[0] (.names)                                           0.261     2.331
n14334.in[0] (.names)                                            1.014     3.344
n14334.out[0] (.names)                                           0.261     3.605
n14335.in[0] (.names)                                            1.014     4.619
n14335.out[0] (.names)                                           0.261     4.880
n14341.in[0] (.names)                                            1.014     5.894
n14341.out[0] (.names)                                           0.261     6.155
n14342.in[0] (.names)                                            1.014     7.169
n14342.out[0] (.names)                                           0.261     7.430
n14343.in[0] (.names)                                            1.014     8.444
n14343.out[0] (.names)                                           0.261     8.705
n14344.in[1] (.names)                                            1.014     9.719
n14344.out[0] (.names)                                           0.261     9.980
n14345.in[0] (.names)                                            1.014    10.993
n14345.out[0] (.names)                                           0.261    11.254
n14362.in[1] (.names)                                            1.014    12.268
n14362.out[0] (.names)                                           0.261    12.529
n14363.in[1] (.names)                                            1.014    13.543
n14363.out[0] (.names)                                           0.261    13.804
n14346.in[0] (.names)                                            1.014    14.818
n14346.out[0] (.names)                                           0.261    15.079
n14347.in[0] (.names)                                            1.014    16.093
n14347.out[0] (.names)                                           0.261    16.354
n14356.in[0] (.names)                                            1.014    17.367
n14356.out[0] (.names)                                           0.261    17.628
n14368.in[0] (.names)                                            1.014    18.642
n14368.out[0] (.names)                                           0.261    18.903
n14365.in[0] (.names)                                            1.014    19.917
n14365.out[0] (.names)                                           0.261    20.178
n14032.in[0] (.names)                                            1.014    21.192
n14032.out[0] (.names)                                           0.261    21.453
n14014.in[3] (.names)                                            1.014    22.467
n14014.out[0] (.names)                                           0.261    22.728
n14015.in[0] (.names)                                            1.014    23.742
n14015.out[0] (.names)                                           0.261    24.003
n14012.in[1] (.names)                                            1.014    25.016
n14012.out[0] (.names)                                           0.261    25.277
n14016.in[0] (.names)                                            1.014    26.291
n14016.out[0] (.names)                                           0.261    26.552
n14017.in[0] (.names)                                            1.014    27.566
n14017.out[0] (.names)                                           0.261    27.827
n14018.in[3] (.names)                                            1.014    28.841
n14018.out[0] (.names)                                           0.261    29.102
n14020.in[1] (.names)                                            1.014    30.116
n14020.out[0] (.names)                                           0.261    30.377
n14021.in[1] (.names)                                            1.014    31.390
n14021.out[0] (.names)                                           0.261    31.651
n14022.in[1] (.names)                                            1.014    32.665
n14022.out[0] (.names)                                           0.261    32.926
n14024.in[0] (.names)                                            1.014    33.940
n14024.out[0] (.names)                                           0.261    34.201
n14025.in[0] (.names)                                            1.014    35.215
n14025.out[0] (.names)                                           0.261    35.476
n13926.in[1] (.names)                                            1.014    36.490
n13926.out[0] (.names)                                           0.261    36.751
n14029.in[1] (.names)                                            1.014    37.765
n14029.out[0] (.names)                                           0.261    38.026
n14030.in[0] (.names)                                            1.014    39.039
n14030.out[0] (.names)                                           0.261    39.300
n14055.in[1] (.names)                                            1.014    40.314
n14055.out[0] (.names)                                           0.261    40.575
n14059.in[0] (.names)                                            1.014    41.589
n14059.out[0] (.names)                                           0.261    41.850
n14056.in[2] (.names)                                            1.014    42.864
n14056.out[0] (.names)                                           0.261    43.125
n13939.in[0] (.names)                                            1.014    44.139
n13939.out[0] (.names)                                           0.261    44.400
n13940.in[1] (.names)                                            1.014    45.413
n13940.out[0] (.names)                                           0.261    45.674
n14379.in[0] (.names)                                            1.014    46.688
n14379.out[0] (.names)                                           0.261    46.949
n14380.in[0] (.names)                                            1.014    47.963
n14380.out[0] (.names)                                           0.261    48.224
n14352.in[0] (.names)                                            1.014    49.238
n14352.out[0] (.names)                                           0.261    49.499
n14354.in[0] (.names)                                            1.014    50.513
n14354.out[0] (.names)                                           0.261    50.774
n14355.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14355.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 93
Startpoint: n15003.Q[0] (.latch clocked by pclk)
Endpoint  : n13467.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15003.clk[0] (.latch)                                           1.014     1.014
n15003.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15004.in[0] (.names)                                            1.014     2.070
n15004.out[0] (.names)                                           0.261     2.331
n14974.in[0] (.names)                                            1.014     3.344
n14974.out[0] (.names)                                           0.261     3.605
n14962.in[1] (.names)                                            1.014     4.619
n14962.out[0] (.names)                                           0.261     4.880
n14963.in[1] (.names)                                            1.014     5.894
n14963.out[0] (.names)                                           0.261     6.155
n14955.in[1] (.names)                                            1.014     7.169
n14955.out[0] (.names)                                           0.261     7.430
n15145.in[0] (.names)                                            1.014     8.444
n15145.out[0] (.names)                                           0.261     8.705
n15147.in[0] (.names)                                            1.014     9.719
n15147.out[0] (.names)                                           0.261     9.980
n15148.in[0] (.names)                                            1.014    10.993
n15148.out[0] (.names)                                           0.261    11.254
n15149.in[0] (.names)                                            1.014    12.268
n15149.out[0] (.names)                                           0.261    12.529
n15139.in[0] (.names)                                            1.014    13.543
n15139.out[0] (.names)                                           0.261    13.804
n15136.in[1] (.names)                                            1.014    14.818
n15136.out[0] (.names)                                           0.261    15.079
n15150.in[1] (.names)                                            1.014    16.093
n15150.out[0] (.names)                                           0.261    16.354
n15078.in[1] (.names)                                            1.014    17.367
n15078.out[0] (.names)                                           0.261    17.628
n15079.in[3] (.names)                                            1.014    18.642
n15079.out[0] (.names)                                           0.261    18.903
n15085.in[0] (.names)                                            1.014    19.917
n15085.out[0] (.names)                                           0.261    20.178
n14965.in[1] (.names)                                            1.014    21.192
n14965.out[0] (.names)                                           0.261    21.453
n15103.in[0] (.names)                                            1.014    22.467
n15103.out[0] (.names)                                           0.261    22.728
n15108.in[2] (.names)                                            1.014    23.742
n15108.out[0] (.names)                                           0.261    24.003
n15109.in[0] (.names)                                            1.014    25.016
n15109.out[0] (.names)                                           0.261    25.277
n15110.in[1] (.names)                                            1.014    26.291
n15110.out[0] (.names)                                           0.261    26.552
n15111.in[1] (.names)                                            1.014    27.566
n15111.out[0] (.names)                                           0.261    27.827
n15106.in[0] (.names)                                            1.014    28.841
n15106.out[0] (.names)                                           0.261    29.102
n15107.in[1] (.names)                                            1.014    30.116
n15107.out[0] (.names)                                           0.261    30.377
n15114.in[0] (.names)                                            1.014    31.390
n15114.out[0] (.names)                                           0.261    31.651
n15115.in[0] (.names)                                            1.014    32.665
n15115.out[0] (.names)                                           0.261    32.926
n15116.in[0] (.names)                                            1.014    33.940
n15116.out[0] (.names)                                           0.261    34.201
n15117.in[0] (.names)                                            1.014    35.215
n15117.out[0] (.names)                                           0.261    35.476
n15021.in[0] (.names)                                            1.014    36.490
n15021.out[0] (.names)                                           0.261    36.751
n14991.in[2] (.names)                                            1.014    37.765
n14991.out[0] (.names)                                           0.261    38.026
n14847.in[0] (.names)                                            1.014    39.039
n14847.out[0] (.names)                                           0.261    39.300
n14985.in[0] (.names)                                            1.014    40.314
n14985.out[0] (.names)                                           0.261    40.575
n14986.in[2] (.names)                                            1.014    41.589
n14986.out[0] (.names)                                           0.261    41.850
n451.in[1] (.names)                                              1.014    42.864
n451.out[0] (.names)                                             0.261    43.125
n13516.in[2] (.names)                                            1.014    44.139
n13516.out[0] (.names)                                           0.261    44.400
n13517.in[2] (.names)                                            1.014    45.413
n13517.out[0] (.names)                                           0.261    45.674
n13518.in[1] (.names)                                            1.014    46.688
n13518.out[0] (.names)                                           0.261    46.949
n13519.in[0] (.names)                                            1.014    47.963
n13519.out[0] (.names)                                           0.261    48.224
n13520.in[0] (.names)                                            1.014    49.238
n13520.out[0] (.names)                                           0.261    49.499
n13466.in[0] (.names)                                            1.014    50.513
n13466.out[0] (.names)                                           0.261    50.774
n13467.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13467.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 94
Startpoint: n15370.Q[0] (.latch clocked by pclk)
Endpoint  : n15473.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15370.clk[0] (.latch)                                           1.014     1.014
n15370.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16155.in[0] (.names)                                            1.014     2.070
n16155.out[0] (.names)                                           0.261     2.331
n16158.in[0] (.names)                                            1.014     3.344
n16158.out[0] (.names)                                           0.261     3.605
n16159.in[2] (.names)                                            1.014     4.619
n16159.out[0] (.names)                                           0.261     4.880
n16161.in[0] (.names)                                            1.014     5.894
n16161.out[0] (.names)                                           0.261     6.155
n16162.in[0] (.names)                                            1.014     7.169
n16162.out[0] (.names)                                           0.261     7.430
n16151.in[2] (.names)                                            1.014     8.444
n16151.out[0] (.names)                                           0.261     8.705
n16175.in[0] (.names)                                            1.014     9.719
n16175.out[0] (.names)                                           0.261     9.980
n15520.in[1] (.names)                                            1.014    10.993
n15520.out[0] (.names)                                           0.261    11.254
n15522.in[0] (.names)                                            1.014    12.268
n15522.out[0] (.names)                                           0.261    12.529
n15524.in[0] (.names)                                            1.014    13.543
n15524.out[0] (.names)                                           0.261    13.804
n15525.in[0] (.names)                                            1.014    14.818
n15525.out[0] (.names)                                           0.261    15.079
n15526.in[0] (.names)                                            1.014    16.093
n15526.out[0] (.names)                                           0.261    16.354
n15532.in[2] (.names)                                            1.014    17.367
n15532.out[0] (.names)                                           0.261    17.628
n15555.in[0] (.names)                                            1.014    18.642
n15555.out[0] (.names)                                           0.261    18.903
n15557.in[0] (.names)                                            1.014    19.917
n15557.out[0] (.names)                                           0.261    20.178
n15500.in[1] (.names)                                            1.014    21.192
n15500.out[0] (.names)                                           0.261    21.453
n15501.in[2] (.names)                                            1.014    22.467
n15501.out[0] (.names)                                           0.261    22.728
n15503.in[0] (.names)                                            1.014    23.742
n15503.out[0] (.names)                                           0.261    24.003
n15504.in[0] (.names)                                            1.014    25.016
n15504.out[0] (.names)                                           0.261    25.277
n15450.in[0] (.names)                                            1.014    26.291
n15450.out[0] (.names)                                           0.261    26.552
n15451.in[3] (.names)                                            1.014    27.566
n15451.out[0] (.names)                                           0.261    27.827
n15453.in[3] (.names)                                            1.014    28.841
n15453.out[0] (.names)                                           0.261    29.102
n15456.in[0] (.names)                                            1.014    30.116
n15456.out[0] (.names)                                           0.261    30.377
n15457.in[2] (.names)                                            1.014    31.390
n15457.out[0] (.names)                                           0.261    31.651
n15440.in[1] (.names)                                            1.014    32.665
n15440.out[0] (.names)                                           0.261    32.926
n15458.in[0] (.names)                                            1.014    33.940
n15458.out[0] (.names)                                           0.261    34.201
n15459.in[2] (.names)                                            1.014    35.215
n15459.out[0] (.names)                                           0.261    35.476
n15461.in[0] (.names)                                            1.014    36.490
n15461.out[0] (.names)                                           0.261    36.751
n15463.in[3] (.names)                                            1.014    37.765
n15463.out[0] (.names)                                           0.261    38.026
n15466.in[0] (.names)                                            1.014    39.039
n15466.out[0] (.names)                                           0.261    39.300
n15470.in[1] (.names)                                            1.014    40.314
n15470.out[0] (.names)                                           0.261    40.575
n14806.in[0] (.names)                                            1.014    41.589
n14806.out[0] (.names)                                           0.261    41.850
n15475.in[0] (.names)                                            1.014    42.864
n15475.out[0] (.names)                                           0.261    43.125
n15476.in[0] (.names)                                            1.014    44.139
n15476.out[0] (.names)                                           0.261    44.400
n15481.in[1] (.names)                                            1.014    45.413
n15481.out[0] (.names)                                           0.261    45.674
n14805.in[0] (.names)                                            1.014    46.688
n14805.out[0] (.names)                                           0.261    46.949
n15483.in[2] (.names)                                            1.014    47.963
n15483.out[0] (.names)                                           0.261    48.224
n15485.in[0] (.names)                                            1.014    49.238
n15485.out[0] (.names)                                           0.261    49.499
n15472.in[0] (.names)                                            1.014    50.513
n15472.out[0] (.names)                                           0.261    50.774
n15473.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15473.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 95
Startpoint: n15370.Q[0] (.latch clocked by pclk)
Endpoint  : n15378.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15370.clk[0] (.latch)                                           1.014     1.014
n15370.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16155.in[0] (.names)                                            1.014     2.070
n16155.out[0] (.names)                                           0.261     2.331
n16158.in[0] (.names)                                            1.014     3.344
n16158.out[0] (.names)                                           0.261     3.605
n16159.in[2] (.names)                                            1.014     4.619
n16159.out[0] (.names)                                           0.261     4.880
n16161.in[0] (.names)                                            1.014     5.894
n16161.out[0] (.names)                                           0.261     6.155
n16162.in[0] (.names)                                            1.014     7.169
n16162.out[0] (.names)                                           0.261     7.430
n16151.in[2] (.names)                                            1.014     8.444
n16151.out[0] (.names)                                           0.261     8.705
n16175.in[0] (.names)                                            1.014     9.719
n16175.out[0] (.names)                                           0.261     9.980
n15520.in[1] (.names)                                            1.014    10.993
n15520.out[0] (.names)                                           0.261    11.254
n15522.in[0] (.names)                                            1.014    12.268
n15522.out[0] (.names)                                           0.261    12.529
n15524.in[0] (.names)                                            1.014    13.543
n15524.out[0] (.names)                                           0.261    13.804
n15525.in[0] (.names)                                            1.014    14.818
n15525.out[0] (.names)                                           0.261    15.079
n15526.in[0] (.names)                                            1.014    16.093
n15526.out[0] (.names)                                           0.261    16.354
n15532.in[2] (.names)                                            1.014    17.367
n15532.out[0] (.names)                                           0.261    17.628
n15555.in[0] (.names)                                            1.014    18.642
n15555.out[0] (.names)                                           0.261    18.903
n15557.in[0] (.names)                                            1.014    19.917
n15557.out[0] (.names)                                           0.261    20.178
n15500.in[1] (.names)                                            1.014    21.192
n15500.out[0] (.names)                                           0.261    21.453
n15558.in[1] (.names)                                            1.014    22.467
n15558.out[0] (.names)                                           0.261    22.728
n15553.in[1] (.names)                                            1.014    23.742
n15553.out[0] (.names)                                           0.261    24.003
n15554.in[0] (.names)                                            1.014    25.016
n15554.out[0] (.names)                                           0.261    25.277
n15556.in[1] (.names)                                            1.014    26.291
n15556.out[0] (.names)                                           0.261    26.552
n15527.in[2] (.names)                                            1.014    27.566
n15527.out[0] (.names)                                           0.261    27.827
n15528.in[1] (.names)                                            1.014    28.841
n15528.out[0] (.names)                                           0.261    29.102
n15531.in[0] (.names)                                            1.014    30.116
n15531.out[0] (.names)                                           0.261    30.377
n15529.in[0] (.names)                                            1.014    31.390
n15529.out[0] (.names)                                           0.261    31.651
n15533.in[2] (.names)                                            1.014    32.665
n15533.out[0] (.names)                                           0.261    32.926
n15534.in[0] (.names)                                            1.014    33.940
n15534.out[0] (.names)                                           0.261    34.201
n15535.in[1] (.names)                                            1.014    35.215
n15535.out[0] (.names)                                           0.261    35.476
n15695.in[2] (.names)                                            1.014    36.490
n15695.out[0] (.names)                                           0.261    36.751
n15740.in[0] (.names)                                            1.014    37.765
n15740.out[0] (.names)                                           0.261    38.026
n15741.in[1] (.names)                                            1.014    39.039
n15741.out[0] (.names)                                           0.261    39.300
n15688.in[1] (.names)                                            1.014    40.314
n15688.out[0] (.names)                                           0.261    40.575
n15689.in[0] (.names)                                            1.014    41.589
n15689.out[0] (.names)                                           0.261    41.850
n15691.in[2] (.names)                                            1.014    42.864
n15691.out[0] (.names)                                           0.261    43.125
n13409.in[1] (.names)                                            1.014    44.139
n13409.out[0] (.names)                                           0.261    44.400
n15692.in[0] (.names)                                            1.014    45.413
n15692.out[0] (.names)                                           0.261    45.674
n14802.in[0] (.names)                                            1.014    46.688
n14802.out[0] (.names)                                           0.261    46.949
n15694.in[0] (.names)                                            1.014    47.963
n15694.out[0] (.names)                                           0.261    48.224
n15659.in[0] (.names)                                            1.014    49.238
n15659.out[0] (.names)                                           0.261    49.499
n15377.in[0] (.names)                                            1.014    50.513
n15377.out[0] (.names)                                           0.261    50.774
n15378.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15378.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 96
Startpoint: n12153.Q[0] (.latch clocked by pclk)
Endpoint  : n11499.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12153.clk[0] (.latch)                                           1.014     1.014
n12153.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13147.in[0] (.names)                                            1.014     2.070
n13147.out[0] (.names)                                           0.261     2.331
n13151.in[1] (.names)                                            1.014     3.344
n13151.out[0] (.names)                                           0.261     3.605
n13325.in[0] (.names)                                            1.014     4.619
n13325.out[0] (.names)                                           0.261     4.880
n13161.in[1] (.names)                                            1.014     5.894
n13161.out[0] (.names)                                           0.261     6.155
n13328.in[1] (.names)                                            1.014     7.169
n13328.out[0] (.names)                                           0.261     7.430
n13329.in[0] (.names)                                            1.014     8.444
n13329.out[0] (.names)                                           0.261     8.705
n13314.in[0] (.names)                                            1.014     9.719
n13314.out[0] (.names)                                           0.261     9.980
n13291.in[0] (.names)                                            1.014    10.993
n13291.out[0] (.names)                                           0.261    11.254
n13288.in[0] (.names)                                            1.014    12.268
n13288.out[0] (.names)                                           0.261    12.529
n13289.in[0] (.names)                                            1.014    13.543
n13289.out[0] (.names)                                           0.261    13.804
n13290.in[1] (.names)                                            1.014    14.818
n13290.out[0] (.names)                                           0.261    15.079
n13173.in[1] (.names)                                            1.014    16.093
n13173.out[0] (.names)                                           0.261    16.354
n13174.in[3] (.names)                                            1.014    17.367
n13174.out[0] (.names)                                           0.261    17.628
n13176.in[3] (.names)                                            1.014    18.642
n13176.out[0] (.names)                                           0.261    18.903
n13177.in[1] (.names)                                            1.014    19.917
n13177.out[0] (.names)                                           0.261    20.178
n13170.in[1] (.names)                                            1.014    21.192
n13170.out[0] (.names)                                           0.261    21.453
n13171.in[1] (.names)                                            1.014    22.467
n13171.out[0] (.names)                                           0.261    22.728
n13192.in[0] (.names)                                            1.014    23.742
n13192.out[0] (.names)                                           0.261    24.003
n13194.in[0] (.names)                                            1.014    25.016
n13194.out[0] (.names)                                           0.261    25.277
n13196.in[1] (.names)                                            1.014    26.291
n13196.out[0] (.names)                                           0.261    26.552
n13199.in[0] (.names)                                            1.014    27.566
n13199.out[0] (.names)                                           0.261    27.827
n13200.in[0] (.names)                                            1.014    28.841
n13200.out[0] (.names)                                           0.261    29.102
n13201.in[2] (.names)                                            1.014    30.116
n13201.out[0] (.names)                                           0.261    30.377
n13203.in[1] (.names)                                            1.014    31.390
n13203.out[0] (.names)                                           0.261    31.651
n13204.in[0] (.names)                                            1.014    32.665
n13204.out[0] (.names)                                           0.261    32.926
n11707.in[0] (.names)                                            1.014    33.940
n11707.out[0] (.names)                                           0.261    34.201
n13187.in[0] (.names)                                            1.014    35.215
n13187.out[0] (.names)                                           0.261    35.476
n13205.in[0] (.names)                                            1.014    36.490
n13205.out[0] (.names)                                           0.261    36.751
n13216.in[3] (.names)                                            1.014    37.765
n13216.out[0] (.names)                                           0.261    38.026
n13217.in[1] (.names)                                            1.014    39.039
n13217.out[0] (.names)                                           0.261    39.300
n13219.in[1] (.names)                                            1.014    40.314
n13219.out[0] (.names)                                           0.261    40.575
n13220.in[0] (.names)                                            1.014    41.589
n13220.out[0] (.names)                                           0.261    41.850
n13221.in[0] (.names)                                            1.014    42.864
n13221.out[0] (.names)                                           0.261    43.125
n13224.in[2] (.names)                                            1.014    44.139
n13224.out[0] (.names)                                           0.261    44.400
n13225.in[0] (.names)                                            1.014    45.413
n13225.out[0] (.names)                                           0.261    45.674
n13210.in[1] (.names)                                            1.014    46.688
n13210.out[0] (.names)                                           0.261    46.949
n13211.in[1] (.names)                                            1.014    47.963
n13211.out[0] (.names)                                           0.261    48.224
n12175.in[0] (.names)                                            1.014    49.238
n12175.out[0] (.names)                                           0.261    49.499
n11498.in[0] (.names)                                            1.014    50.513
n11498.out[0] (.names)                                           0.261    50.774
n11499.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11499.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 97
Startpoint: n10404.Q[0] (.latch clocked by pclk)
Endpoint  : n10582.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10404.clk[0] (.latch)                                           1.014     1.014
n10404.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10405.in[0] (.names)                                            1.014     2.070
n10405.out[0] (.names)                                           0.261     2.331
n10152.in[0] (.names)                                            1.014     3.344
n10152.out[0] (.names)                                           0.261     3.605
n10632.in[2] (.names)                                            1.014     4.619
n10632.out[0] (.names)                                           0.261     4.880
n10633.in[0] (.names)                                            1.014     5.894
n10633.out[0] (.names)                                           0.261     6.155
n10639.in[0] (.names)                                            1.014     7.169
n10639.out[0] (.names)                                           0.261     7.430
n10525.in[1] (.names)                                            1.014     8.444
n10525.out[0] (.names)                                           0.261     8.705
n10526.in[1] (.names)                                            1.014     9.719
n10526.out[0] (.names)                                           0.261     9.980
n10530.in[3] (.names)                                            1.014    10.993
n10530.out[0] (.names)                                           0.261    11.254
n10534.in[1] (.names)                                            1.014    12.268
n10534.out[0] (.names)                                           0.261    12.529
n10536.in[0] (.names)                                            1.014    13.543
n10536.out[0] (.names)                                           0.261    13.804
n10537.in[0] (.names)                                            1.014    14.818
n10537.out[0] (.names)                                           0.261    15.079
n10539.in[0] (.names)                                            1.014    16.093
n10539.out[0] (.names)                                           0.261    16.354
n10541.in[0] (.names)                                            1.014    17.367
n10541.out[0] (.names)                                           0.261    17.628
n10542.in[1] (.names)                                            1.014    18.642
n10542.out[0] (.names)                                           0.261    18.903
n10544.in[3] (.names)                                            1.014    19.917
n10544.out[0] (.names)                                           0.261    20.178
n10547.in[1] (.names)                                            1.014    21.192
n10547.out[0] (.names)                                           0.261    21.453
n10549.in[0] (.names)                                            1.014    22.467
n10549.out[0] (.names)                                           0.261    22.728
n10551.in[1] (.names)                                            1.014    23.742
n10551.out[0] (.names)                                           0.261    24.003
n10552.in[0] (.names)                                            1.014    25.016
n10552.out[0] (.names)                                           0.261    25.277
n10553.in[0] (.names)                                            1.014    26.291
n10553.out[0] (.names)                                           0.261    26.552
n10556.in[0] (.names)                                            1.014    27.566
n10556.out[0] (.names)                                           0.261    27.827
n10554.in[0] (.names)                                            1.014    28.841
n10554.out[0] (.names)                                           0.261    29.102
n10555.in[0] (.names)                                            1.014    30.116
n10555.out[0] (.names)                                           0.261    30.377
n10557.in[1] (.names)                                            1.014    31.390
n10557.out[0] (.names)                                           0.261    31.651
n10499.in[1] (.names)                                            1.014    32.665
n10499.out[0] (.names)                                           0.261    32.926
n10559.in[1] (.names)                                            1.014    33.940
n10559.out[0] (.names)                                           0.261    34.201
n10560.in[1] (.names)                                            1.014    35.215
n10560.out[0] (.names)                                           0.261    35.476
n10561.in[0] (.names)                                            1.014    36.490
n10561.out[0] (.names)                                           0.261    36.751
n10562.in[0] (.names)                                            1.014    37.765
n10562.out[0] (.names)                                           0.261    38.026
n10568.in[0] (.names)                                            1.014    39.039
n10568.out[0] (.names)                                           0.261    39.300
n10569.in[2] (.names)                                            1.014    40.314
n10569.out[0] (.names)                                           0.261    40.575
n10570.in[0] (.names)                                            1.014    41.589
n10570.out[0] (.names)                                           0.261    41.850
n10571.in[0] (.names)                                            1.014    42.864
n10571.out[0] (.names)                                           0.261    43.125
n10572.in[0] (.names)                                            1.014    44.139
n10572.out[0] (.names)                                           0.261    44.400
n8066.in[2] (.names)                                             1.014    45.413
n8066.out[0] (.names)                                            0.261    45.674
n10574.in[0] (.names)                                            1.014    46.688
n10574.out[0] (.names)                                           0.261    46.949
n10576.in[1] (.names)                                            1.014    47.963
n10576.out[0] (.names)                                           0.261    48.224
n10580.in[0] (.names)                                            1.014    49.238
n10580.out[0] (.names)                                           0.261    49.499
n10581.in[1] (.names)                                            1.014    50.513
n10581.out[0] (.names)                                           0.261    50.774
n10582.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10582.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 98
Startpoint: n10404.Q[0] (.latch clocked by pclk)
Endpoint  : n10106.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10404.clk[0] (.latch)                                           1.014     1.014
n10404.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10405.in[0] (.names)                                            1.014     2.070
n10405.out[0] (.names)                                           0.261     2.331
n10152.in[0] (.names)                                            1.014     3.344
n10152.out[0] (.names)                                           0.261     3.605
n10632.in[2] (.names)                                            1.014     4.619
n10632.out[0] (.names)                                           0.261     4.880
n10633.in[0] (.names)                                            1.014     5.894
n10633.out[0] (.names)                                           0.261     6.155
n10639.in[0] (.names)                                            1.014     7.169
n10639.out[0] (.names)                                           0.261     7.430
n10525.in[1] (.names)                                            1.014     8.444
n10525.out[0] (.names)                                           0.261     8.705
n10641.in[0] (.names)                                            1.014     9.719
n10641.out[0] (.names)                                           0.261     9.980
n10640.in[0] (.names)                                            1.014    10.993
n10640.out[0] (.names)                                           0.261    11.254
n10540.in[0] (.names)                                            1.014    12.268
n10540.out[0] (.names)                                           0.261    12.529
n10634.in[1] (.names)                                            1.014    13.543
n10634.out[0] (.names)                                           0.261    13.804
n10635.in[0] (.names)                                            1.014    14.818
n10635.out[0] (.names)                                           0.261    15.079
n10636.in[0] (.names)                                            1.014    16.093
n10636.out[0] (.names)                                           0.261    16.354
n10243.in[1] (.names)                                            1.014    17.367
n10243.out[0] (.names)                                           0.261    17.628
n10638.in[0] (.names)                                            1.014    18.642
n10638.out[0] (.names)                                           0.261    18.903
n10643.in[1] (.names)                                            1.014    19.917
n10643.out[0] (.names)                                           0.261    20.178
n10467.in[0] (.names)                                            1.014    21.192
n10467.out[0] (.names)                                           0.261    21.453
n10468.in[3] (.names)                                            1.014    22.467
n10468.out[0] (.names)                                           0.261    22.728
n10464.in[1] (.names)                                            1.014    23.742
n10464.out[0] (.names)                                           0.261    24.003
n10465.in[1] (.names)                                            1.014    25.016
n10465.out[0] (.names)                                           0.261    25.277
n10476.in[1] (.names)                                            1.014    26.291
n10476.out[0] (.names)                                           0.261    26.552
n10479.in[0] (.names)                                            1.014    27.566
n10479.out[0] (.names)                                           0.261    27.827
n10480.in[0] (.names)                                            1.014    28.841
n10480.out[0] (.names)                                           0.261    29.102
n10452.in[0] (.names)                                            1.014    30.116
n10452.out[0] (.names)                                           0.261    30.377
n10613.in[0] (.names)                                            1.014    31.390
n10613.out[0] (.names)                                           0.261    31.651
n10615.in[0] (.names)                                            1.014    32.665
n10615.out[0] (.names)                                           0.261    32.926
n10616.in[0] (.names)                                            1.014    33.940
n10616.out[0] (.names)                                           0.261    34.201
n10617.in[0] (.names)                                            1.014    35.215
n10617.out[0] (.names)                                           0.261    35.476
n10618.in[0] (.names)                                            1.014    36.490
n10618.out[0] (.names)                                           0.261    36.751
n8099.in[0] (.names)                                             1.014    37.765
n8099.out[0] (.names)                                            0.261    38.026
n10621.in[0] (.names)                                            1.014    39.039
n10621.out[0] (.names)                                           0.261    39.300
n10622.in[2] (.names)                                            1.014    40.314
n10622.out[0] (.names)                                           0.261    40.575
n10623.in[0] (.names)                                            1.014    41.589
n10623.out[0] (.names)                                           0.261    41.850
n10624.in[0] (.names)                                            1.014    42.864
n10624.out[0] (.names)                                           0.261    43.125
n10628.in[0] (.names)                                            1.014    44.139
n10628.out[0] (.names)                                           0.261    44.400
n10627.in[0] (.names)                                            1.014    45.413
n10627.out[0] (.names)                                           0.261    45.674
n10403.in[0] (.names)                                            1.014    46.688
n10403.out[0] (.names)                                           0.261    46.949
n10629.in[1] (.names)                                            1.014    47.963
n10629.out[0] (.names)                                           0.261    48.224
n10095.in[1] (.names)                                            1.014    49.238
n10095.out[0] (.names)                                           0.261    49.499
n10105.in[1] (.names)                                            1.014    50.513
n10105.out[0] (.names)                                           0.261    50.774
n10106.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10106.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 99
Startpoint: n11296.Q[0] (.latch clocked by pclk)
Endpoint  : n5831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11296.clk[0] (.latch)                                           1.014     1.014
n11296.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11297.in[0] (.names)                                            1.014     2.070
n11297.out[0] (.names)                                           0.261     2.331
n11299.in[0] (.names)                                            1.014     3.344
n11299.out[0] (.names)                                           0.261     3.605
n11254.in[0] (.names)                                            1.014     4.619
n11254.out[0] (.names)                                           0.261     4.880
n10776.in[0] (.names)                                            1.014     5.894
n10776.out[0] (.names)                                           0.261     6.155
n11202.in[1] (.names)                                            1.014     7.169
n11202.out[0] (.names)                                           0.261     7.430
n11196.in[0] (.names)                                            1.014     8.444
n11196.out[0] (.names)                                           0.261     8.705
n11213.in[1] (.names)                                            1.014     9.719
n11213.out[0] (.names)                                           0.261     9.980
n11242.in[3] (.names)                                            1.014    10.993
n11242.out[0] (.names)                                           0.261    11.254
n11243.in[1] (.names)                                            1.014    12.268
n11243.out[0] (.names)                                           0.261    12.529
n11244.in[0] (.names)                                            1.014    13.543
n11244.out[0] (.names)                                           0.261    13.804
n11245.in[1] (.names)                                            1.014    14.818
n11245.out[0] (.names)                                           0.261    15.079
n10782.in[0] (.names)                                            1.014    16.093
n10782.out[0] (.names)                                           0.261    16.354
n10784.in[1] (.names)                                            1.014    17.367
n10784.out[0] (.names)                                           0.261    17.628
n10785.in[0] (.names)                                            1.014    18.642
n10785.out[0] (.names)                                           0.261    18.903
n10786.in[0] (.names)                                            1.014    19.917
n10786.out[0] (.names)                                           0.261    20.178
n10797.in[2] (.names)                                            1.014    21.192
n10797.out[0] (.names)                                           0.261    21.453
n10798.in[0] (.names)                                            1.014    22.467
n10798.out[0] (.names)                                           0.261    22.728
n10789.in[1] (.names)                                            1.014    23.742
n10789.out[0] (.names)                                           0.261    24.003
n10799.in[0] (.names)                                            1.014    25.016
n10799.out[0] (.names)                                           0.261    25.277
n10801.in[2] (.names)                                            1.014    26.291
n10801.out[0] (.names)                                           0.261    26.552
n10808.in[0] (.names)                                            1.014    27.566
n10808.out[0] (.names)                                           0.261    27.827
n10809.in[0] (.names)                                            1.014    28.841
n10809.out[0] (.names)                                           0.261    29.102
n10810.in[0] (.names)                                            1.014    30.116
n10810.out[0] (.names)                                           0.261    30.377
n10818.in[2] (.names)                                            1.014    31.390
n10818.out[0] (.names)                                           0.261    31.651
n10819.in[1] (.names)                                            1.014    32.665
n10819.out[0] (.names)                                           0.261    32.926
n10820.in[0] (.names)                                            1.014    33.940
n10820.out[0] (.names)                                           0.261    34.201
n11068.in[1] (.names)                                            1.014    35.215
n11068.out[0] (.names)                                           0.261    35.476
n11070.in[2] (.names)                                            1.014    36.490
n11070.out[0] (.names)                                           0.261    36.751
n11130.in[0] (.names)                                            1.014    37.765
n11130.out[0] (.names)                                           0.261    38.026
n11129.in[0] (.names)                                            1.014    39.039
n11129.out[0] (.names)                                           0.261    39.300
n11140.in[0] (.names)                                            1.014    40.314
n11140.out[0] (.names)                                           0.261    40.575
n11133.in[0] (.names)                                            1.014    41.589
n11133.out[0] (.names)                                           0.261    41.850
n11131.in[0] (.names)                                            1.014    42.864
n11131.out[0] (.names)                                           0.261    43.125
n8060.in[1] (.names)                                             1.014    44.139
n8060.out[0] (.names)                                            0.261    44.400
n11135.in[3] (.names)                                            1.014    45.413
n11135.out[0] (.names)                                           0.261    45.674
n11136.in[0] (.names)                                            1.014    46.688
n11136.out[0] (.names)                                           0.261    46.949
n11141.in[2] (.names)                                            1.014    47.963
n11141.out[0] (.names)                                           0.261    48.224
n11142.in[0] (.names)                                            1.014    49.238
n11142.out[0] (.names)                                           0.261    49.499
n5830.in[0] (.names)                                             1.014    50.513
n5830.out[0] (.names)                                            0.261    50.774
n5831.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5831.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 100
Startpoint: n11296.Q[0] (.latch clocked by pclk)
Endpoint  : n11372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11296.clk[0] (.latch)                                           1.014     1.014
n11296.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11297.in[0] (.names)                                            1.014     2.070
n11297.out[0] (.names)                                           0.261     2.331
n11299.in[0] (.names)                                            1.014     3.344
n11299.out[0] (.names)                                           0.261     3.605
n11254.in[0] (.names)                                            1.014     4.619
n11254.out[0] (.names)                                           0.261     4.880
n10776.in[0] (.names)                                            1.014     5.894
n10776.out[0] (.names)                                           0.261     6.155
n11202.in[1] (.names)                                            1.014     7.169
n11202.out[0] (.names)                                           0.261     7.430
n11196.in[0] (.names)                                            1.014     8.444
n11196.out[0] (.names)                                           0.261     8.705
n11213.in[1] (.names)                                            1.014     9.719
n11213.out[0] (.names)                                           0.261     9.980
n11242.in[3] (.names)                                            1.014    10.993
n11242.out[0] (.names)                                           0.261    11.254
n11243.in[1] (.names)                                            1.014    12.268
n11243.out[0] (.names)                                           0.261    12.529
n11244.in[0] (.names)                                            1.014    13.543
n11244.out[0] (.names)                                           0.261    13.804
n11245.in[1] (.names)                                            1.014    14.818
n11245.out[0] (.names)                                           0.261    15.079
n10782.in[0] (.names)                                            1.014    16.093
n10782.out[0] (.names)                                           0.261    16.354
n11224.in[1] (.names)                                            1.014    17.367
n11224.out[0] (.names)                                           0.261    17.628
n11226.in[2] (.names)                                            1.014    18.642
n11226.out[0] (.names)                                           0.261    18.903
n11227.in[0] (.names)                                            1.014    19.917
n11227.out[0] (.names)                                           0.261    20.178
n10894.in[1] (.names)                                            1.014    21.192
n10894.out[0] (.names)                                           0.261    21.453
n10895.in[1] (.names)                                            1.014    22.467
n10895.out[0] (.names)                                           0.261    22.728
n10898.in[0] (.names)                                            1.014    23.742
n10898.out[0] (.names)                                           0.261    24.003
n10899.in[0] (.names)                                            1.014    25.016
n10899.out[0] (.names)                                           0.261    25.277
n10901.in[0] (.names)                                            1.014    26.291
n10901.out[0] (.names)                                           0.261    26.552
n10893.in[0] (.names)                                            1.014    27.566
n10893.out[0] (.names)                                           0.261    27.827
n10873.in[1] (.names)                                            1.014    28.841
n10873.out[0] (.names)                                           0.261    29.102
n10838.in[1] (.names)                                            1.014    30.116
n10838.out[0] (.names)                                           0.261    30.377
n10849.in[0] (.names)                                            1.014    31.390
n10849.out[0] (.names)                                           0.261    31.651
n10845.in[0] (.names)                                            1.014    32.665
n10845.out[0] (.names)                                           0.261    32.926
n10848.in[0] (.names)                                            1.014    33.940
n10848.out[0] (.names)                                           0.261    34.201
n10952.in[2] (.names)                                            1.014    35.215
n10952.out[0] (.names)                                           0.261    35.476
n8046.in[0] (.names)                                             1.014    36.490
n8046.out[0] (.names)                                            0.261    36.751
n10954.in[0] (.names)                                            1.014    37.765
n10954.out[0] (.names)                                           0.261    38.026
n10959.in[1] (.names)                                            1.014    39.039
n10959.out[0] (.names)                                           0.261    39.300
n10103.in[1] (.names)                                            1.014    40.314
n10103.out[0] (.names)                                           0.261    40.575
n10962.in[0] (.names)                                            1.014    41.589
n10962.out[0] (.names)                                           0.261    41.850
n10964.in[0] (.names)                                            1.014    42.864
n10964.out[0] (.names)                                           0.261    43.125
n11334.in[3] (.names)                                            1.014    44.139
n11334.out[0] (.names)                                           0.261    44.400
n11390.in[2] (.names)                                            1.014    45.413
n11390.out[0] (.names)                                           0.261    45.674
n11392.in[0] (.names)                                            1.014    46.688
n11392.out[0] (.names)                                           0.261    46.949
n11394.in[2] (.names)                                            1.014    47.963
n11394.out[0] (.names)                                           0.261    48.224
n11395.in[0] (.names)                                            1.014    49.238
n11395.out[0] (.names)                                           0.261    49.499
n11371.in[0] (.names)                                            1.014    50.513
n11371.out[0] (.names)                                           0.261    50.774
n11372.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11372.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#End of timing report
