#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2748c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2723160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x273b860 .functor NOT 1, L_0x27717a0, C4<0>, C4<0>, C4<0>;
L_0x2771580 .functor XOR 5, L_0x27713b0, L_0x27714e0, C4<00000>, C4<00000>;
L_0x2771690 .functor XOR 5, L_0x2771580, L_0x27715f0, C4<00000>, C4<00000>;
v0x276da30_0 .net *"_ivl_10", 4 0, L_0x27715f0;  1 drivers
v0x276db30_0 .net *"_ivl_12", 4 0, L_0x2771690;  1 drivers
v0x276dc10_0 .net *"_ivl_2", 4 0, L_0x2771310;  1 drivers
v0x276dcd0_0 .net *"_ivl_4", 4 0, L_0x27713b0;  1 drivers
v0x276ddb0_0 .net *"_ivl_6", 4 0, L_0x27714e0;  1 drivers
v0x276dee0_0 .net *"_ivl_8", 4 0, L_0x2771580;  1 drivers
v0x276dfc0_0 .var "clk", 0 0;
v0x276e060_0 .var/2u "stats1", 159 0;
v0x276e120_0 .var/2u "strobe", 0 0;
v0x276e270_0 .net "sum_dut", 4 0, L_0x2771030;  1 drivers
v0x276e330_0 .net "sum_ref", 4 0, L_0x276ea40;  1 drivers
v0x276e3d0_0 .net "tb_match", 0 0, L_0x27717a0;  1 drivers
v0x276e470_0 .net "tb_mismatch", 0 0, L_0x273b860;  1 drivers
v0x276e530_0 .net "x", 3 0, v0x2769e90_0;  1 drivers
v0x276e5f0_0 .net "y", 3 0, v0x2769f50_0;  1 drivers
L_0x2771310 .concat [ 5 0 0 0], L_0x276ea40;
L_0x27713b0 .concat [ 5 0 0 0], L_0x276ea40;
L_0x27714e0 .concat [ 5 0 0 0], L_0x2771030;
L_0x27715f0 .concat [ 5 0 0 0], L_0x276ea40;
L_0x27717a0 .cmp/eeq 5, L_0x2771310, L_0x2771690;
S_0x2746b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2723160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x27304b0_0 .net *"_ivl_0", 4 0, L_0x276e730;  1 drivers
L_0x7fe2d9724018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x272d4a0_0 .net *"_ivl_3", 0 0, L_0x7fe2d9724018;  1 drivers
v0x2737c40_0 .net *"_ivl_4", 4 0, L_0x276e8c0;  1 drivers
L_0x7fe2d9724060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27471f0_0 .net *"_ivl_7", 0 0, L_0x7fe2d9724060;  1 drivers
v0x2744240_0 .net "sum", 4 0, L_0x276ea40;  alias, 1 drivers
v0x27307d0_0 .net "x", 3 0, v0x2769e90_0;  alias, 1 drivers
v0x272d7f0_0 .net "y", 3 0, v0x2769f50_0;  alias, 1 drivers
L_0x276e730 .concat [ 4 1 0 0], v0x2769e90_0, L_0x7fe2d9724018;
L_0x276e8c0 .concat [ 4 1 0 0], v0x2769f50_0, L_0x7fe2d9724060;
L_0x276ea40 .arith/sum 5, L_0x276e730, L_0x276e8c0;
S_0x2769be0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2723160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2769db0_0 .net "clk", 0 0, v0x276dfc0_0;  1 drivers
v0x2769e90_0 .var "x", 3 0;
v0x2769f50_0 .var "y", 3 0;
E_0x2736c30/0 .event negedge, v0x2769db0_0;
E_0x2736c30/1 .event posedge, v0x2769db0_0;
E_0x2736c30 .event/or E_0x2736c30/0, E_0x2736c30/1;
S_0x276a030 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2723160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x276d210_0 .net *"_ivl_44", 0 0, L_0x2771190;  1 drivers
o0x7fe2d976de28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x276d310_0 name=_ivl_47
v0x276d3f0_0 .net "carry", 4 0, L_0x2771930;  1 drivers
v0x276d4b0_0 .net "sum", 4 0, L_0x2771030;  alias, 1 drivers
v0x276d590_0 .net "x", 3 0, v0x2769e90_0;  alias, 1 drivers
v0x276d6a0_0 .net "y", 3 0, v0x2769f50_0;  alias, 1 drivers
L_0x276f140 .part v0x2769e90_0, 0, 1;
L_0x276f270 .part v0x2769f50_0, 0, 1;
L_0x276f9a0 .part v0x2769e90_0, 1, 1;
L_0x276fad0 .part v0x2769f50_0, 1, 1;
L_0x276fc30 .part L_0x2771930, 0, 1;
L_0x27702d0 .part v0x2769e90_0, 2, 1;
L_0x2770440 .part v0x2769f50_0, 2, 1;
L_0x2770570 .part L_0x2771930, 1, 1;
L_0x2770c50 .part v0x2769e90_0, 3, 1;
L_0x2770d80 .part v0x2769f50_0, 3, 1;
L_0x2770f90 .part L_0x2771930, 2, 1;
LS_0x2771030_0_0 .concat8 [ 1 1 1 1], L_0x276eb80, L_0x276f4a0, L_0x276fdd0, L_0x2770760;
LS_0x2771030_0_4 .concat8 [ 1 0 0 0], L_0x2771190;
L_0x2771030 .concat8 [ 4 1 0 0], LS_0x2771030_0_0, LS_0x2771030_0_4;
L_0x2771190 .part L_0x2771930, 3, 1;
LS_0x2771930_0_0 .concat [ 1 1 1 1], L_0x276f030, L_0x276f890, L_0x27701c0, L_0x2770b40;
LS_0x2771930_0_4 .concat [ 1 0 0 0], o0x7fe2d976de28;
L_0x2771930 .concat [ 4 1 0 0], LS_0x2771930_0_0, LS_0x2771930_0_4;
S_0x276a1c0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x276a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x274a660 .functor XOR 1, L_0x276f140, L_0x276f270, C4<0>, C4<0>;
L_0x7fe2d97240a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x276eb80 .functor XOR 1, L_0x274a660, L_0x7fe2d97240a8, C4<0>, C4<0>;
L_0x276ec40 .functor AND 1, L_0x276f140, L_0x276f270, C4<1>, C4<1>;
L_0x276ed80 .functor AND 1, L_0x276f140, L_0x7fe2d97240a8, C4<1>, C4<1>;
L_0x276ee70 .functor OR 1, L_0x276ec40, L_0x276ed80, C4<0>, C4<0>;
L_0x276ef80 .functor AND 1, L_0x276f270, L_0x7fe2d97240a8, C4<1>, C4<1>;
L_0x276f030 .functor OR 1, L_0x276ee70, L_0x276ef80, C4<0>, C4<0>;
v0x276a400_0 .net *"_ivl_0", 0 0, L_0x274a660;  1 drivers
v0x276a500_0 .net *"_ivl_10", 0 0, L_0x276ef80;  1 drivers
v0x276a5e0_0 .net *"_ivl_4", 0 0, L_0x276ec40;  1 drivers
v0x276a6d0_0 .net *"_ivl_6", 0 0, L_0x276ed80;  1 drivers
v0x276a7b0_0 .net *"_ivl_8", 0 0, L_0x276ee70;  1 drivers
v0x276a8e0_0 .net "a", 0 0, L_0x276f140;  1 drivers
v0x276a9a0_0 .net "b", 0 0, L_0x276f270;  1 drivers
v0x276aa60_0 .net "cin", 0 0, L_0x7fe2d97240a8;  1 drivers
v0x276ab20_0 .net "cout", 0 0, L_0x276f030;  1 drivers
v0x276ac70_0 .net "sum", 0 0, L_0x276eb80;  1 drivers
S_0x276add0 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x276a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x276f430 .functor XOR 1, L_0x276f9a0, L_0x276fad0, C4<0>, C4<0>;
L_0x276f4a0 .functor XOR 1, L_0x276f430, L_0x276fc30, C4<0>, C4<0>;
L_0x276f540 .functor AND 1, L_0x276f9a0, L_0x276fad0, C4<1>, C4<1>;
L_0x276f5e0 .functor AND 1, L_0x276f9a0, L_0x276fc30, C4<1>, C4<1>;
L_0x276f6d0 .functor OR 1, L_0x276f540, L_0x276f5e0, C4<0>, C4<0>;
L_0x276f7e0 .functor AND 1, L_0x276fad0, L_0x276fc30, C4<1>, C4<1>;
L_0x276f890 .functor OR 1, L_0x276f6d0, L_0x276f7e0, C4<0>, C4<0>;
v0x276b030_0 .net *"_ivl_0", 0 0, L_0x276f430;  1 drivers
v0x276b110_0 .net *"_ivl_10", 0 0, L_0x276f7e0;  1 drivers
v0x276b1f0_0 .net *"_ivl_4", 0 0, L_0x276f540;  1 drivers
v0x276b2e0_0 .net *"_ivl_6", 0 0, L_0x276f5e0;  1 drivers
v0x276b3c0_0 .net *"_ivl_8", 0 0, L_0x276f6d0;  1 drivers
v0x276b4f0_0 .net "a", 0 0, L_0x276f9a0;  1 drivers
v0x276b5b0_0 .net "b", 0 0, L_0x276fad0;  1 drivers
v0x276b670_0 .net "cin", 0 0, L_0x276fc30;  1 drivers
v0x276b730_0 .net "cout", 0 0, L_0x276f890;  1 drivers
v0x276b880_0 .net "sum", 0 0, L_0x276f4a0;  1 drivers
S_0x276b9e0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x276a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x276fd60 .functor XOR 1, L_0x27702d0, L_0x2770440, C4<0>, C4<0>;
L_0x276fdd0 .functor XOR 1, L_0x276fd60, L_0x2770570, C4<0>, C4<0>;
L_0x276fe70 .functor AND 1, L_0x27702d0, L_0x2770440, C4<1>, C4<1>;
L_0x276ff10 .functor AND 1, L_0x27702d0, L_0x2770570, C4<1>, C4<1>;
L_0x2770000 .functor OR 1, L_0x276fe70, L_0x276ff10, C4<0>, C4<0>;
L_0x2770110 .functor AND 1, L_0x2770440, L_0x2770570, C4<1>, C4<1>;
L_0x27701c0 .functor OR 1, L_0x2770000, L_0x2770110, C4<0>, C4<0>;
v0x276bc50_0 .net *"_ivl_0", 0 0, L_0x276fd60;  1 drivers
v0x276bd30_0 .net *"_ivl_10", 0 0, L_0x2770110;  1 drivers
v0x276be10_0 .net *"_ivl_4", 0 0, L_0x276fe70;  1 drivers
v0x276bf00_0 .net *"_ivl_6", 0 0, L_0x276ff10;  1 drivers
v0x276bfe0_0 .net *"_ivl_8", 0 0, L_0x2770000;  1 drivers
v0x276c110_0 .net "a", 0 0, L_0x27702d0;  1 drivers
v0x276c1d0_0 .net "b", 0 0, L_0x2770440;  1 drivers
v0x276c290_0 .net "cin", 0 0, L_0x2770570;  1 drivers
v0x276c350_0 .net "cout", 0 0, L_0x27701c0;  1 drivers
v0x276c4a0_0 .net "sum", 0 0, L_0x276fdd0;  1 drivers
S_0x276c600 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x276a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27706f0 .functor XOR 1, L_0x2770c50, L_0x2770d80, C4<0>, C4<0>;
L_0x2770760 .functor XOR 1, L_0x27706f0, L_0x2770f90, C4<0>, C4<0>;
L_0x27707d0 .functor AND 1, L_0x2770c50, L_0x2770d80, C4<1>, C4<1>;
L_0x2770890 .functor AND 1, L_0x2770c50, L_0x2770f90, C4<1>, C4<1>;
L_0x2770980 .functor OR 1, L_0x27707d0, L_0x2770890, C4<0>, C4<0>;
L_0x2770a90 .functor AND 1, L_0x2770d80, L_0x2770f90, C4<1>, C4<1>;
L_0x2770b40 .functor OR 1, L_0x2770980, L_0x2770a90, C4<0>, C4<0>;
v0x276c840_0 .net *"_ivl_0", 0 0, L_0x27706f0;  1 drivers
v0x276c940_0 .net *"_ivl_10", 0 0, L_0x2770a90;  1 drivers
v0x276ca20_0 .net *"_ivl_4", 0 0, L_0x27707d0;  1 drivers
v0x276cb10_0 .net *"_ivl_6", 0 0, L_0x2770890;  1 drivers
v0x276cbf0_0 .net *"_ivl_8", 0 0, L_0x2770980;  1 drivers
v0x276cd20_0 .net "a", 0 0, L_0x2770c50;  1 drivers
v0x276cde0_0 .net "b", 0 0, L_0x2770d80;  1 drivers
v0x276cea0_0 .net "cin", 0 0, L_0x2770f90;  1 drivers
v0x276cf60_0 .net "cout", 0 0, L_0x2770b40;  1 drivers
v0x276d0b0_0 .net "sum", 0 0, L_0x2770760;  1 drivers
S_0x276d830 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2723160;
 .timescale -12 -12;
E_0x27370e0 .event anyedge, v0x276e120_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x276e120_0;
    %nor/r;
    %assign/vec4 v0x276e120_0, 0;
    %wait E_0x27370e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2769be0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2736c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2769f50_0, 0;
    %assign/vec4 v0x2769e90_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2723160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x276dfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x276e120_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2723160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x276dfc0_0;
    %inv;
    %store/vec4 v0x276dfc0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2723160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2769db0_0, v0x276e470_0, v0x276e530_0, v0x276e5f0_0, v0x276e330_0, v0x276e270_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2723160;
T_5 ;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x276e060_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2723160;
T_6 ;
    %wait E_0x2736c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x276e060_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x276e060_0, 4, 32;
    %load/vec4 v0x276e3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x276e060_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x276e060_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x276e060_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x276e330_0;
    %load/vec4 v0x276e330_0;
    %load/vec4 v0x276e270_0;
    %xor;
    %load/vec4 v0x276e330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x276e060_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x276e060_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x276e060_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/m2014_q4j/iter1/response1/top_module.sv";
