// Seed: 1426212990
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = 1;
  id_22(
      1
  );
  assign id_7 = id_20;
  wire id_23 = id_2;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1'd0;
  wire id_13, id_14;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_13,
      id_7,
      id_5,
      id_9,
      id_14,
      id_14,
      id_12,
      id_2,
      id_13,
      id_3,
      id_2,
      id_14,
      id_2,
      id_13,
      id_6,
      id_5,
      id_14,
      id_3,
      id_14
  );
  always_ff id_11 <= 1;
endmodule
