

================================================================
== Vivado HLS Report for 'rx_axis_words7131'
================================================================
* Date:           Tue Jun 19 00:08:19 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        datamover
* Solution:       production
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.50|      3.59|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1027|  1027|  1027|  1027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         3|          2|          2|   512|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    161|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    141|
|Register         |        -|      -|     118|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     118|    302|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |data_length_V_1_1_i_s_fu_282_p2   |     +    |      0|  0|  18|          11|           3|
    |data_length_V_1_i_i_s_fu_270_p2   |     +    |      0|  0|  18|          11|           2|
    |i_fu_255_p2                       |     +    |      0|  0|  17|          10|           1|
    |r_V_fu_221_p2                     |     +    |      0|  0|  20|           2|          13|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_143                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_181                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_89                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op52_read_state3     |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_i_i_i_fu_249_p2     |   icmp   |      0|  0|  13|          10|          11|
    |tmp_5_i_i_i_i_i_fu_264_p2         |   icmp   |      0|  0|  13|          11|           1|
    |tmp_6_1_i_i_i_i_i_fu_276_p2       |   icmp   |      0|  0|  13|          11|           1|
    |tmp_i_i_i_i_i_fu_231_p2           |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |final_burst_length_V_4_fu_237_p3  |  select  |      0|  0|  12|           1|          11|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 161|          93|          69|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  33|          6|    1|          6|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_mux_i_i_i_i_i_i_phi_fu_182_p4          |   9|          2|   10|         20|
    |ap_phi_mux_p_094_1_i_i_i_i_i_phi_fu_205_p4    |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter1_p_1_1_i_i_i_i_i_reg_190  |  15|          3|   32|         96|
    |axis_V_V_TDATA_blk_n                          |   9|          2|    1|          2|
    |i_i_i_i_i_i_reg_178                           |   9|          2|   10|         20|
    |p_098_1_i_i_i_i_i_fu_110                      |  15|          3|   11|         33|
    |rx_buffer_V_offset1_out_blk_n                 |   9|          2|    1|          2|
    |rx_buffer_V_offset_out_blk_n                  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 141|         29|  133|        314|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   5|   0|    5|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_1_1_i_i_i_i_i_reg_190  |  32|   0|   32|          0|
    |exitcond1_i_i_i_i_i_reg_336                   |   1|   0|    1|          0|
    |i_i_i_i_i_i_reg_178                           |  10|   0|   10|          0|
    |i_reg_340                                     |  10|   0|   10|          0|
    |p_098_1_i_i_i_i_i_fu_110                      |  11|   0|   11|          0|
    |tmp_5_i_i_i_i_i_reg_345                       |   1|   0|    1|          0|
    |tmp_6_1_i_i_i_i_i_reg_354                     |   1|   0|    1|          0|
    |tmp_V_reg_349                                 |  32|   0|   32|          0|
    |tmp_i_i_i_i_i_reg_331                         |   1|   0|    1|          0|
    |tmp_reg_326                                   |  11|   0|   11|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 118|   0|  118|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    rx_axis_words7131    | return value |
|ap_return                       | out |   20| ap_ctrl_hs |    rx_axis_words7131    | return value |
|axis_V_V_TDATA                  |  in |   32|    axis    |         axis_V_V        |    pointer   |
|axis_V_V_TVALID                 |  in |    1|    axis    |         axis_V_V        |    pointer   |
|axis_V_V_TREADY                 | out |    1|    axis    |         axis_V_V        |    pointer   |
|loop_count_V                    |  in |   12|   ap_none  |       loop_count_V      |    scalar    |
|final_burst_length_V            |  in |   11|   ap_none  |   final_burst_length_V  |    scalar    |
|val_assign                      |  in |   12|   ap_none  |        val_assign       |    scalar    |
|cache_V1_address0               | out |    9|  ap_memory |         cache_V1        |     array    |
|cache_V1_ce0                    | out |    1|  ap_memory |         cache_V1        |     array    |
|cache_V1_we0                    | out |    1|  ap_memory |         cache_V1        |     array    |
|cache_V1_d0                     | out |   64|  ap_memory |         cache_V1        |     array    |
|rx_buffer_V_offset              |  in |    1|   ap_none  |    rx_buffer_V_offset   |    scalar    |
|rx_buffer_V_offset_out_din      | out |    1|   ap_fifo  |  rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset_out_full_n   |  in |    1|   ap_fifo  |  rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset_out_write    | out |    1|   ap_fifo  |  rx_buffer_V_offset_out |    pointer   |
|rx_buffer_V_offset1             |  in |   29|   ap_none  |   rx_buffer_V_offset1   |    scalar    |
|rx_buffer_V_offset1_out_din     | out |   29|   ap_fifo  | rx_buffer_V_offset1_out |    pointer   |
|rx_buffer_V_offset1_out_full_n  |  in |    1|   ap_fifo  | rx_buffer_V_offset1_out |    pointer   |
|rx_buffer_V_offset1_out_write   | out |    1|   ap_fifo  | rx_buffer_V_offset1_out |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

