Manage idleness in SMT cores to get best performances on non-idle logical processors.
