0.7
2020.2
Nov  8 2024
22:36:57
C:/Design RTL/and_gate.v,1751270321,verilog,,C:/Design RTL/project_1and/project_1and.srcs/sim_1/new/and_gate_tb.v,,and_gate,,,,,,,,
C:/Design RTL/project_1and/project_1and.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Design RTL/project_1and/project_1and.srcs/sim_1/new/and_gate_tb.v,1751270473,verilog,,,,and_gate_tb,,,,,,,,
