-- BEGIN Added by all-cabal-hashes-tool
x-package-hashes:
    MD5:ab80b965d825c12bdb187caa174c1aa6
    SHA1:1b94c2dce7b0eab2c8c5ec958875cd4fe4b659b4
    SHA256:de1e28b4cfde42f09f94a7bc26a3d786175e7c666fa4e7163bf2496edf39bb88
    SHA512:845abd69c84a37c888cafd31bf3db7462fefdfffb798524ad5f8810ed22a127d1394d72d982641db589e1155bdfad08529aa2dd75faff7290ee322c17c50208d
    Skein512_512:a70a21d83f9601ea35bccf0b7da545f4dc1de90f6be4491bc869e448da12cf09a1e76b458f58d6a5de33e886b789208cf8209448ca7518dd3c2c0fceae575de3

x-package-locations:
    https://hackage.haskell.org/package/verilog-0.0.4/verilog-0.0.4.tar.gz
    https://s3.amazonaws.com/hackage.fpcomplete.com/package/verilog-0.0.4.tar.gz

x-package-size: 35618
-- END Added by all-cabal-hashes-tool

name:    verilog
version: 0.0.4

category: Language, Hardware, Embedded

synopsis: Verilog parser and DSL.

description:
  A parser and DSL supporting a small subset of Verilog-95.
  Intended for machine generated, synthesizable code.

author:     Tom Hawkins <tomahawkins@gmail.com>
maintainer: Tom Hawkins <tomahawkins@gmail.com>

license:      BSD3
license-file: LICENSE

homepage: http://github.com/tomahawkins/verilog

build-type:    Simple
cabal-version: >= 1.8

library
  build-tools:
    alex  >= 3 && < 4,
    happy >= 1 && < 2
  build-depends:
    base       >= 4.0   && < 5.0,
    array      >= 0.4   && < 5.0,
    monadLib   >= 3.7   && < 4.0

  exposed-modules:
    Data.BitVec
    Language.Verilog
    Language.Verilog.AST
    Language.Verilog.DSL
    Language.Verilog.Parser
    Language.Verilog.Parser.Lex
    Language.Verilog.Parser.Parse
    Language.Verilog.Parser.Preprocess
    Language.Verilog.Parser.Tokens

  extensions:

  ghc-options: -W -fprof-auto

source-repository head
  type:     git
  location: git://github.com/tomahawkins/verilog.git

