;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <1, @-30
	SPL <1, @-30
	SPL <1, @-30
	JMN -207, @-126
	ADD 10, 20
	SUB <0, -0
	SUB <121, 89
	JMP 0, <2
	SUB @121, 106
	SUB 12, <200
	SUB @0, @2
	JMP <-821, -403
	SUB @0, @2
	JMP <-821, -403
	SUB 82, @40
	SUB 0, 300
	DJN 0, <0
	DJN 701, @320
	ADD 30, 5
	ADD -830, 5
	SUB 82, @40
	SUB 701, <320
	SUB 0, -0
	SPL 0, <2
	SUB @0, @2
	DJN -1, @-20
	JMZ 0, <2
	SUB @-821, -403
	JMP 0, <2
	JMN 0, <2
	SUB <0, -0
	ADD -830, 5
	SLT 530, 5
	ADD 210, 60
	SUB @0, @2
	JMP <-821, -403
	SUB 300, 30
	SLT 530, 5
	SLT 530, 5
	CMP 30, 5
	CMP -207, <-120
	ADD 30, 5
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	SPL <1, @-30
