{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762605174999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762605174999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 18:02:54 2025 " "Processing started: Sat Nov 08 18:02:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762605174999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762605174999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EVM -c EVM " "Command: quartus_map --read_settings_files=on --write_settings_files=off EVM -c EVM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762605174999 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762605175238 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EVM.v(21) " "Verilog HDL information at EVM.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1762605175295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "evm.v 1 1 " "Found 1 design units, including 1 entities, in source file evm.v" { { "Info" "ISGN_ENTITY_NAME" "1 EVM " "Found entity 1: EVM" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762605175296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762605175296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EVM " "Elaborating entity \"EVM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762605175315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 EVM.v(40) " "Verilog HDL assignment warning at EVM.v(40): truncated value with size 32 to match size of target (3)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EVM.v(44) " "Verilog HDL assignment warning at EVM.v(44): truncated value with size 32 to match size of target (8)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EVM.v(46) " "Verilog HDL assignment warning at EVM.v(46): truncated value with size 32 to match size of target (8)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EVM.v(47) " "Verilog HDL assignment warning at EVM.v(47): truncated value with size 32 to match size of target (8)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EVM.v(48) " "Verilog HDL assignment warning at EVM.v(48): truncated value with size 32 to match size of target (8)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EVM.v(49) " "Verilog HDL assignment warning at EVM.v(49): truncated value with size 32 to match size of target (8)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "EVM.v(45) " "Verilog HDL Case Statement information at EVM.v(45): all case item expressions in this case statement are onehot" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EVM.v(57) " "Verilog HDL assignment warning at EVM.v(57): truncated value with size 32 to match size of target (1)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EVM.v(58) " "Verilog HDL assignment warning at EVM.v(58): truncated value with size 32 to match size of target (8)" {  } { { "EVM.v" "" { Text "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/EVM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1762605175316 "|EVM"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/output_files/EVM.map.smsg " "Generated suppressed messages file F:/M.Tech/Sem1 Lab/Projects/ADSD/New folder/output_files/EVM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1762605175774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1762605175999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762605175999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1762605176036 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1762605176036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1762605176036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1762605176036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762605176051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 18:02:56 2025 " "Processing ended: Sat Nov 08 18:02:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762605176051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762605176051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762605176051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762605176051 ""}
