

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s'
================================================================
* Date:           Mon Aug 12 14:00:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.431 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770| 2.139 us | 2.139 us |  770|  770|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |      768|      768|       129|        128|          1|     6|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      533|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|     2002|     -|
|Register             |        -|      -|     2189|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     2189|     2535|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |h_fu_369_p2                           |     +    |      0|  0|   4|           3|           1|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage100_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage101_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage102_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage103_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage104_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage105_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage106_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage107_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage108_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage109_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage110_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage111_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage112_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage113_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage114_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage115_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage116_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage117_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage118_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage119_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage120_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage121_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage122_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage123_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage124_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage125_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage126_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage127_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage53_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage54_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage55_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage56_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage57_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage58_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage59_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage60_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage61_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage62_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage63_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage64_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage65_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage66_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage67_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage68_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage69_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage70_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage71_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage72_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage73_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage74_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage75_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage76_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage77_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage78_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage79_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage80_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage81_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage82_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage83_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage84_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage85_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage86_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage87_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage88_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage89_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage90_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage91_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage92_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage93_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage94_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage95_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage96_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage97_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage98_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage99_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state100_pp0_stage98_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state101_pp0_stage99_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state102_pp0_stage100_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state103_pp0_stage101_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state104_pp0_stage102_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state105_pp0_stage103_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state106_pp0_stage104_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state107_pp0_stage105_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state108_pp0_stage106_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state109_pp0_stage107_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state110_pp0_stage108_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state111_pp0_stage109_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state112_pp0_stage110_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state113_pp0_stage111_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state114_pp0_stage112_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state115_pp0_stage113_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state116_pp0_stage114_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state117_pp0_stage115_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state118_pp0_stage116_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state119_pp0_stage117_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state120_pp0_stage118_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state121_pp0_stage119_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state122_pp0_stage120_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state123_pp0_stage121_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state124_pp0_stage122_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state125_pp0_stage123_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state126_pp0_stage124_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state127_pp0_stage125_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state128_pp0_stage126_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state129_pp0_stage127_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage10_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state130_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage12_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage14_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage16_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage18_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage20_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage22_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage24_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage26_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp0_stage28_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage30_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state34_pp0_stage32_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state51_pp0_stage49_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state52_pp0_stage50_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53_pp0_stage51_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state54_pp0_stage52_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state55_pp0_stage53_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state56_pp0_stage54_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state57_pp0_stage55_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state58_pp0_stage56_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage57_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state60_pp0_stage58_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state61_pp0_stage59_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state62_pp0_stage60_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state63_pp0_stage61_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state64_pp0_stage62_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state65_pp0_stage63_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state66_pp0_stage64_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state67_pp0_stage65_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state68_pp0_stage66_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state69_pp0_stage67_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state70_pp0_stage68_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state71_pp0_stage69_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state72_pp0_stage70_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state73_pp0_stage71_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage72_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state75_pp0_stage73_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state76_pp0_stage74_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state77_pp0_stage75_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state78_pp0_stage76_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state79_pp0_stage77_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state80_pp0_stage78_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state81_pp0_stage79_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state82_pp0_stage80_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state83_pp0_stage81_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state84_pp0_stage82_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state85_pp0_stage83_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state86_pp0_stage84_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state87_pp0_stage85_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state88_pp0_stage86_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state89_pp0_stage87_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state90_pp0_stage88_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state91_pp0_stage89_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state92_pp0_stage90_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state93_pp0_stage91_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state94_pp0_stage92_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state95_pp0_stage93_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state96_pp0_stage94_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state97_pp0_stage95_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state98_pp0_stage96_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state99_pp0_stage97_iter0    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op154             |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op163             |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_363_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage11_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage13_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage15_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage17_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage19_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage21_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage23_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage25_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state29_pp0_stage27_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage29_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33_pp0_stage31_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage33_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state36_pp0_stage34_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state37_pp0_stage35_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage36_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage37_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state40_pp0_stage38_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage39_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage40_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state43_pp0_stage41_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state44_pp0_stage42_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state45_pp0_stage43_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state46_pp0_stage44_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state47_pp0_stage45_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state48_pp0_stage46_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state49_pp0_stage47_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state50_pp0_stage48_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage7_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 533|         266|         265|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  589|        131|    1|        131|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_316_p4  |    9|          2|    3|          6|
    |h_0_reg_312                   |    9|          2|    3|          6|
    |image_V_data_0_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_1_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_2_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_3_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_4_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_5_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_6_V_blk_n        |    9|          2|    1|          2|
    |image_V_data_7_V_blk_n        |    9|          2|    1|          2|
    |real_start                    |    9|          2|    1|          2|
    |resized_V_data_0_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_0_V_din        |  153|         34|    8|        272|
    |resized_V_data_1_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_1_V_din        |  153|         34|    8|        272|
    |resized_V_data_2_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_2_V_din        |  153|         34|    8|        272|
    |resized_V_data_3_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_3_V_din        |  153|         34|    8|        272|
    |resized_V_data_4_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_4_V_din        |  153|         34|    8|        272|
    |resized_V_data_5_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_5_V_din        |  153|         34|    8|        272|
    |resized_V_data_6_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_6_V_din        |  153|         34|    8|        272|
    |resized_V_data_7_V_blk_n      |    9|          2|    1|          2|
    |resized_V_data_7_V_din        |  153|         34|    8|        272|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 2002|        445|   90|       2357|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |  130|   0|  130|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |data_in_row_0_data_0_V_reg_384    |    8|   0|    8|          0|
    |data_in_row_0_data_1_V_reg_389    |    8|   0|    8|          0|
    |data_in_row_0_data_2_V_reg_394    |    8|   0|    8|          0|
    |data_in_row_0_data_3_V_reg_399    |    8|   0|    8|          0|
    |data_in_row_0_data_4_V_reg_404    |    8|   0|    8|          0|
    |data_in_row_0_data_5_V_reg_409    |    8|   0|    8|          0|
    |data_in_row_0_data_6_V_reg_414    |    8|   0|    8|          0|
    |data_in_row_0_data_7_V_reg_419    |    8|   0|    8|          0|
    |data_in_row_10_data_0_V_reg_784   |    8|   0|    8|          0|
    |data_in_row_10_data_1_V_reg_789   |    8|   0|    8|          0|
    |data_in_row_10_data_2_V_reg_794   |    8|   0|    8|          0|
    |data_in_row_10_data_3_V_reg_799   |    8|   0|    8|          0|
    |data_in_row_10_data_4_V_reg_804   |    8|   0|    8|          0|
    |data_in_row_10_data_5_V_reg_809   |    8|   0|    8|          0|
    |data_in_row_10_data_6_V_reg_814   |    8|   0|    8|          0|
    |data_in_row_10_data_7_V_reg_819   |    8|   0|    8|          0|
    |data_in_row_11_data_0_V_reg_824   |    8|   0|    8|          0|
    |data_in_row_11_data_1_V_reg_829   |    8|   0|    8|          0|
    |data_in_row_11_data_2_V_reg_834   |    8|   0|    8|          0|
    |data_in_row_11_data_3_V_reg_839   |    8|   0|    8|          0|
    |data_in_row_11_data_4_V_reg_844   |    8|   0|    8|          0|
    |data_in_row_11_data_5_V_reg_849   |    8|   0|    8|          0|
    |data_in_row_11_data_6_V_reg_854   |    8|   0|    8|          0|
    |data_in_row_11_data_7_V_reg_859   |    8|   0|    8|          0|
    |data_in_row_12_data_0_V_reg_864   |    8|   0|    8|          0|
    |data_in_row_12_data_1_V_reg_869   |    8|   0|    8|          0|
    |data_in_row_12_data_2_V_reg_874   |    8|   0|    8|          0|
    |data_in_row_12_data_3_V_reg_879   |    8|   0|    8|          0|
    |data_in_row_12_data_4_V_reg_884   |    8|   0|    8|          0|
    |data_in_row_12_data_5_V_reg_889   |    8|   0|    8|          0|
    |data_in_row_12_data_6_V_reg_894   |    8|   0|    8|          0|
    |data_in_row_12_data_7_V_reg_899   |    8|   0|    8|          0|
    |data_in_row_13_data_0_V_reg_904   |    8|   0|    8|          0|
    |data_in_row_13_data_1_V_reg_909   |    8|   0|    8|          0|
    |data_in_row_13_data_2_V_reg_914   |    8|   0|    8|          0|
    |data_in_row_13_data_3_V_reg_919   |    8|   0|    8|          0|
    |data_in_row_13_data_4_V_reg_924   |    8|   0|    8|          0|
    |data_in_row_13_data_5_V_reg_929   |    8|   0|    8|          0|
    |data_in_row_13_data_6_V_reg_934   |    8|   0|    8|          0|
    |data_in_row_13_data_7_V_reg_939   |    8|   0|    8|          0|
    |data_in_row_14_data_0_V_reg_944   |    8|   0|    8|          0|
    |data_in_row_14_data_1_V_reg_949   |    8|   0|    8|          0|
    |data_in_row_14_data_2_V_reg_954   |    8|   0|    8|          0|
    |data_in_row_14_data_3_V_reg_959   |    8|   0|    8|          0|
    |data_in_row_14_data_4_V_reg_964   |    8|   0|    8|          0|
    |data_in_row_14_data_5_V_reg_969   |    8|   0|    8|          0|
    |data_in_row_14_data_6_V_reg_974   |    8|   0|    8|          0|
    |data_in_row_14_data_7_V_reg_979   |    8|   0|    8|          0|
    |data_in_row_15_data_0_V_reg_984   |    8|   0|    8|          0|
    |data_in_row_15_data_1_V_reg_989   |    8|   0|    8|          0|
    |data_in_row_15_data_2_V_reg_994   |    8|   0|    8|          0|
    |data_in_row_15_data_3_V_reg_999   |    8|   0|    8|          0|
    |data_in_row_15_data_4_V_reg_1004  |    8|   0|    8|          0|
    |data_in_row_15_data_5_V_reg_1009  |    8|   0|    8|          0|
    |data_in_row_15_data_6_V_reg_1014  |    8|   0|    8|          0|
    |data_in_row_15_data_7_V_reg_1019  |    8|   0|    8|          0|
    |data_in_row_16_data_0_V_reg_1024  |    8|   0|    8|          0|
    |data_in_row_16_data_1_V_reg_1029  |    8|   0|    8|          0|
    |data_in_row_16_data_2_V_reg_1034  |    8|   0|    8|          0|
    |data_in_row_16_data_3_V_reg_1039  |    8|   0|    8|          0|
    |data_in_row_16_data_4_V_reg_1044  |    8|   0|    8|          0|
    |data_in_row_16_data_5_V_reg_1049  |    8|   0|    8|          0|
    |data_in_row_16_data_6_V_reg_1054  |    8|   0|    8|          0|
    |data_in_row_16_data_7_V_reg_1059  |    8|   0|    8|          0|
    |data_in_row_17_data_0_V_reg_1064  |    8|   0|    8|          0|
    |data_in_row_17_data_1_V_reg_1069  |    8|   0|    8|          0|
    |data_in_row_17_data_2_V_reg_1074  |    8|   0|    8|          0|
    |data_in_row_17_data_3_V_reg_1079  |    8|   0|    8|          0|
    |data_in_row_17_data_4_V_reg_1084  |    8|   0|    8|          0|
    |data_in_row_17_data_5_V_reg_1089  |    8|   0|    8|          0|
    |data_in_row_17_data_6_V_reg_1094  |    8|   0|    8|          0|
    |data_in_row_17_data_7_V_reg_1099  |    8|   0|    8|          0|
    |data_in_row_18_data_0_V_reg_1104  |    8|   0|    8|          0|
    |data_in_row_18_data_1_V_reg_1109  |    8|   0|    8|          0|
    |data_in_row_18_data_2_V_reg_1114  |    8|   0|    8|          0|
    |data_in_row_18_data_3_V_reg_1119  |    8|   0|    8|          0|
    |data_in_row_18_data_4_V_reg_1124  |    8|   0|    8|          0|
    |data_in_row_18_data_5_V_reg_1129  |    8|   0|    8|          0|
    |data_in_row_18_data_6_V_reg_1134  |    8|   0|    8|          0|
    |data_in_row_18_data_7_V_reg_1139  |    8|   0|    8|          0|
    |data_in_row_19_data_0_V_reg_1144  |    8|   0|    8|          0|
    |data_in_row_19_data_1_V_reg_1149  |    8|   0|    8|          0|
    |data_in_row_19_data_2_V_reg_1154  |    8|   0|    8|          0|
    |data_in_row_19_data_3_V_reg_1159  |    8|   0|    8|          0|
    |data_in_row_19_data_4_V_reg_1164  |    8|   0|    8|          0|
    |data_in_row_19_data_5_V_reg_1169  |    8|   0|    8|          0|
    |data_in_row_19_data_6_V_reg_1174  |    8|   0|    8|          0|
    |data_in_row_19_data_7_V_reg_1179  |    8|   0|    8|          0|
    |data_in_row_1_data_0_V_reg_424    |    8|   0|    8|          0|
    |data_in_row_1_data_1_V_reg_429    |    8|   0|    8|          0|
    |data_in_row_1_data_2_V_reg_434    |    8|   0|    8|          0|
    |data_in_row_1_data_3_V_reg_439    |    8|   0|    8|          0|
    |data_in_row_1_data_4_V_reg_444    |    8|   0|    8|          0|
    |data_in_row_1_data_5_V_reg_449    |    8|   0|    8|          0|
    |data_in_row_1_data_6_V_reg_454    |    8|   0|    8|          0|
    |data_in_row_1_data_7_V_reg_459    |    8|   0|    8|          0|
    |data_in_row_20_data_0_V_reg_1184  |    8|   0|    8|          0|
    |data_in_row_20_data_1_V_reg_1189  |    8|   0|    8|          0|
    |data_in_row_20_data_2_V_reg_1194  |    8|   0|    8|          0|
    |data_in_row_20_data_3_V_reg_1199  |    8|   0|    8|          0|
    |data_in_row_20_data_4_V_reg_1204  |    8|   0|    8|          0|
    |data_in_row_20_data_5_V_reg_1209  |    8|   0|    8|          0|
    |data_in_row_20_data_6_V_reg_1214  |    8|   0|    8|          0|
    |data_in_row_20_data_7_V_reg_1219  |    8|   0|    8|          0|
    |data_in_row_21_data_0_V_reg_1224  |    8|   0|    8|          0|
    |data_in_row_21_data_1_V_reg_1229  |    8|   0|    8|          0|
    |data_in_row_21_data_2_V_reg_1234  |    8|   0|    8|          0|
    |data_in_row_21_data_3_V_reg_1239  |    8|   0|    8|          0|
    |data_in_row_21_data_4_V_reg_1244  |    8|   0|    8|          0|
    |data_in_row_21_data_5_V_reg_1249  |    8|   0|    8|          0|
    |data_in_row_21_data_6_V_reg_1254  |    8|   0|    8|          0|
    |data_in_row_21_data_7_V_reg_1259  |    8|   0|    8|          0|
    |data_in_row_22_data_0_V_reg_1264  |    8|   0|    8|          0|
    |data_in_row_22_data_1_V_reg_1269  |    8|   0|    8|          0|
    |data_in_row_22_data_2_V_reg_1274  |    8|   0|    8|          0|
    |data_in_row_22_data_3_V_reg_1279  |    8|   0|    8|          0|
    |data_in_row_22_data_4_V_reg_1284  |    8|   0|    8|          0|
    |data_in_row_22_data_5_V_reg_1289  |    8|   0|    8|          0|
    |data_in_row_22_data_6_V_reg_1294  |    8|   0|    8|          0|
    |data_in_row_22_data_7_V_reg_1299  |    8|   0|    8|          0|
    |data_in_row_23_data_0_V_reg_1304  |    8|   0|    8|          0|
    |data_in_row_23_data_1_V_reg_1309  |    8|   0|    8|          0|
    |data_in_row_23_data_2_V_reg_1314  |    8|   0|    8|          0|
    |data_in_row_23_data_3_V_reg_1319  |    8|   0|    8|          0|
    |data_in_row_23_data_4_V_reg_1324  |    8|   0|    8|          0|
    |data_in_row_23_data_5_V_reg_1329  |    8|   0|    8|          0|
    |data_in_row_23_data_6_V_reg_1334  |    8|   0|    8|          0|
    |data_in_row_23_data_7_V_reg_1339  |    8|   0|    8|          0|
    |data_in_row_24_data_0_V_reg_1344  |    8|   0|    8|          0|
    |data_in_row_24_data_1_V_reg_1349  |    8|   0|    8|          0|
    |data_in_row_24_data_2_V_reg_1354  |    8|   0|    8|          0|
    |data_in_row_24_data_3_V_reg_1359  |    8|   0|    8|          0|
    |data_in_row_24_data_4_V_reg_1364  |    8|   0|    8|          0|
    |data_in_row_24_data_5_V_reg_1369  |    8|   0|    8|          0|
    |data_in_row_24_data_6_V_reg_1374  |    8|   0|    8|          0|
    |data_in_row_24_data_7_V_reg_1379  |    8|   0|    8|          0|
    |data_in_row_25_data_0_V_reg_1384  |    8|   0|    8|          0|
    |data_in_row_25_data_1_V_reg_1389  |    8|   0|    8|          0|
    |data_in_row_25_data_2_V_reg_1394  |    8|   0|    8|          0|
    |data_in_row_25_data_3_V_reg_1399  |    8|   0|    8|          0|
    |data_in_row_25_data_4_V_reg_1404  |    8|   0|    8|          0|
    |data_in_row_25_data_5_V_reg_1409  |    8|   0|    8|          0|
    |data_in_row_25_data_6_V_reg_1414  |    8|   0|    8|          0|
    |data_in_row_25_data_7_V_reg_1419  |    8|   0|    8|          0|
    |data_in_row_26_data_0_V_reg_1424  |    8|   0|    8|          0|
    |data_in_row_26_data_1_V_reg_1429  |    8|   0|    8|          0|
    |data_in_row_26_data_2_V_reg_1434  |    8|   0|    8|          0|
    |data_in_row_26_data_3_V_reg_1439  |    8|   0|    8|          0|
    |data_in_row_26_data_4_V_reg_1444  |    8|   0|    8|          0|
    |data_in_row_26_data_5_V_reg_1449  |    8|   0|    8|          0|
    |data_in_row_26_data_6_V_reg_1454  |    8|   0|    8|          0|
    |data_in_row_26_data_7_V_reg_1459  |    8|   0|    8|          0|
    |data_in_row_27_data_0_V_reg_1464  |    8|   0|    8|          0|
    |data_in_row_27_data_1_V_reg_1469  |    8|   0|    8|          0|
    |data_in_row_27_data_2_V_reg_1474  |    8|   0|    8|          0|
    |data_in_row_27_data_3_V_reg_1479  |    8|   0|    8|          0|
    |data_in_row_27_data_4_V_reg_1484  |    8|   0|    8|          0|
    |data_in_row_27_data_5_V_reg_1489  |    8|   0|    8|          0|
    |data_in_row_27_data_6_V_reg_1494  |    8|   0|    8|          0|
    |data_in_row_27_data_7_V_reg_1499  |    8|   0|    8|          0|
    |data_in_row_28_data_0_V_reg_1504  |    8|   0|    8|          0|
    |data_in_row_28_data_1_V_reg_1509  |    8|   0|    8|          0|
    |data_in_row_28_data_2_V_reg_1514  |    8|   0|    8|          0|
    |data_in_row_28_data_3_V_reg_1519  |    8|   0|    8|          0|
    |data_in_row_28_data_4_V_reg_1524  |    8|   0|    8|          0|
    |data_in_row_28_data_5_V_reg_1529  |    8|   0|    8|          0|
    |data_in_row_28_data_6_V_reg_1534  |    8|   0|    8|          0|
    |data_in_row_28_data_7_V_reg_1539  |    8|   0|    8|          0|
    |data_in_row_29_data_0_V_reg_1544  |    8|   0|    8|          0|
    |data_in_row_29_data_1_V_reg_1549  |    8|   0|    8|          0|
    |data_in_row_29_data_2_V_reg_1554  |    8|   0|    8|          0|
    |data_in_row_29_data_3_V_reg_1559  |    8|   0|    8|          0|
    |data_in_row_29_data_4_V_reg_1564  |    8|   0|    8|          0|
    |data_in_row_29_data_5_V_reg_1569  |    8|   0|    8|          0|
    |data_in_row_29_data_6_V_reg_1574  |    8|   0|    8|          0|
    |data_in_row_29_data_7_V_reg_1579  |    8|   0|    8|          0|
    |data_in_row_2_data_0_V_reg_464    |    8|   0|    8|          0|
    |data_in_row_2_data_1_V_reg_469    |    8|   0|    8|          0|
    |data_in_row_2_data_2_V_reg_474    |    8|   0|    8|          0|
    |data_in_row_2_data_3_V_reg_479    |    8|   0|    8|          0|
    |data_in_row_2_data_4_V_reg_484    |    8|   0|    8|          0|
    |data_in_row_2_data_5_V_reg_489    |    8|   0|    8|          0|
    |data_in_row_2_data_6_V_reg_494    |    8|   0|    8|          0|
    |data_in_row_2_data_7_V_reg_499    |    8|   0|    8|          0|
    |data_in_row_30_data_0_V_reg_1584  |    8|   0|    8|          0|
    |data_in_row_30_data_1_V_reg_1589  |    8|   0|    8|          0|
    |data_in_row_30_data_2_V_reg_1594  |    8|   0|    8|          0|
    |data_in_row_30_data_3_V_reg_1599  |    8|   0|    8|          0|
    |data_in_row_30_data_4_V_reg_1604  |    8|   0|    8|          0|
    |data_in_row_30_data_5_V_reg_1609  |    8|   0|    8|          0|
    |data_in_row_30_data_6_V_reg_1614  |    8|   0|    8|          0|
    |data_in_row_30_data_7_V_reg_1619  |    8|   0|    8|          0|
    |data_in_row_31_data_0_V_reg_1624  |    8|   0|    8|          0|
    |data_in_row_31_data_1_V_reg_1629  |    8|   0|    8|          0|
    |data_in_row_31_data_2_V_reg_1634  |    8|   0|    8|          0|
    |data_in_row_31_data_3_V_reg_1639  |    8|   0|    8|          0|
    |data_in_row_31_data_4_V_reg_1644  |    8|   0|    8|          0|
    |data_in_row_31_data_5_V_reg_1649  |    8|   0|    8|          0|
    |data_in_row_31_data_6_V_reg_1654  |    8|   0|    8|          0|
    |data_in_row_31_data_7_V_reg_1659  |    8|   0|    8|          0|
    |data_in_row_3_data_0_V_reg_504    |    8|   0|    8|          0|
    |data_in_row_3_data_1_V_reg_509    |    8|   0|    8|          0|
    |data_in_row_3_data_2_V_reg_514    |    8|   0|    8|          0|
    |data_in_row_3_data_3_V_reg_519    |    8|   0|    8|          0|
    |data_in_row_3_data_4_V_reg_524    |    8|   0|    8|          0|
    |data_in_row_3_data_5_V_reg_529    |    8|   0|    8|          0|
    |data_in_row_3_data_6_V_reg_534    |    8|   0|    8|          0|
    |data_in_row_3_data_7_V_reg_539    |    8|   0|    8|          0|
    |data_in_row_4_data_0_V_reg_544    |    8|   0|    8|          0|
    |data_in_row_4_data_1_V_reg_549    |    8|   0|    8|          0|
    |data_in_row_4_data_2_V_reg_554    |    8|   0|    8|          0|
    |data_in_row_4_data_3_V_reg_559    |    8|   0|    8|          0|
    |data_in_row_4_data_4_V_reg_564    |    8|   0|    8|          0|
    |data_in_row_4_data_5_V_reg_569    |    8|   0|    8|          0|
    |data_in_row_4_data_6_V_reg_574    |    8|   0|    8|          0|
    |data_in_row_4_data_7_V_reg_579    |    8|   0|    8|          0|
    |data_in_row_5_data_0_V_reg_584    |    8|   0|    8|          0|
    |data_in_row_5_data_1_V_reg_589    |    8|   0|    8|          0|
    |data_in_row_5_data_2_V_reg_594    |    8|   0|    8|          0|
    |data_in_row_5_data_3_V_reg_599    |    8|   0|    8|          0|
    |data_in_row_5_data_4_V_reg_604    |    8|   0|    8|          0|
    |data_in_row_5_data_5_V_reg_609    |    8|   0|    8|          0|
    |data_in_row_5_data_6_V_reg_614    |    8|   0|    8|          0|
    |data_in_row_5_data_7_V_reg_619    |    8|   0|    8|          0|
    |data_in_row_6_data_0_V_reg_624    |    8|   0|    8|          0|
    |data_in_row_6_data_1_V_reg_629    |    8|   0|    8|          0|
    |data_in_row_6_data_2_V_reg_634    |    8|   0|    8|          0|
    |data_in_row_6_data_3_V_reg_639    |    8|   0|    8|          0|
    |data_in_row_6_data_4_V_reg_644    |    8|   0|    8|          0|
    |data_in_row_6_data_5_V_reg_649    |    8|   0|    8|          0|
    |data_in_row_6_data_6_V_reg_654    |    8|   0|    8|          0|
    |data_in_row_6_data_7_V_reg_659    |    8|   0|    8|          0|
    |data_in_row_7_data_0_V_reg_664    |    8|   0|    8|          0|
    |data_in_row_7_data_1_V_reg_669    |    8|   0|    8|          0|
    |data_in_row_7_data_2_V_reg_674    |    8|   0|    8|          0|
    |data_in_row_7_data_3_V_reg_679    |    8|   0|    8|          0|
    |data_in_row_7_data_4_V_reg_684    |    8|   0|    8|          0|
    |data_in_row_7_data_5_V_reg_689    |    8|   0|    8|          0|
    |data_in_row_7_data_6_V_reg_694    |    8|   0|    8|          0|
    |data_in_row_7_data_7_V_reg_699    |    8|   0|    8|          0|
    |data_in_row_8_data_0_V_reg_704    |    8|   0|    8|          0|
    |data_in_row_8_data_1_V_reg_709    |    8|   0|    8|          0|
    |data_in_row_8_data_2_V_reg_714    |    8|   0|    8|          0|
    |data_in_row_8_data_3_V_reg_719    |    8|   0|    8|          0|
    |data_in_row_8_data_4_V_reg_724    |    8|   0|    8|          0|
    |data_in_row_8_data_5_V_reg_729    |    8|   0|    8|          0|
    |data_in_row_8_data_6_V_reg_734    |    8|   0|    8|          0|
    |data_in_row_8_data_7_V_reg_739    |    8|   0|    8|          0|
    |data_in_row_9_data_0_V_reg_744    |    8|   0|    8|          0|
    |data_in_row_9_data_1_V_reg_749    |    8|   0|    8|          0|
    |data_in_row_9_data_2_V_reg_754    |    8|   0|    8|          0|
    |data_in_row_9_data_3_V_reg_759    |    8|   0|    8|          0|
    |data_in_row_9_data_4_V_reg_764    |    8|   0|    8|          0|
    |data_in_row_9_data_5_V_reg_769    |    8|   0|    8|          0|
    |data_in_row_9_data_6_V_reg_774    |    8|   0|    8|          0|
    |data_in_row_9_data_7_V_reg_779    |    8|   0|    8|          0|
    |h_0_reg_312                       |    3|   0|    3|          0|
    |h_reg_379                         |    3|   0|    3|          0|
    |icmp_ln16_reg_375                 |    1|   0|    1|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 2189|   0| 2189|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|start_full_n               |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|start_out                  | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|start_write                | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<8, 2, 0, 0, 0>, 8u>, config30> | return value |
|image_V_data_0_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_read      | out |    1|   ap_fifo  |                       image_V_data_0_V                       |    pointer   |
|image_V_data_1_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_read      | out |    1|   ap_fifo  |                       image_V_data_1_V                       |    pointer   |
|image_V_data_2_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_read      | out |    1|   ap_fifo  |                       image_V_data_2_V                       |    pointer   |
|image_V_data_3_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_3_V                       |    pointer   |
|image_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_3_V                       |    pointer   |
|image_V_data_3_V_read      | out |    1|   ap_fifo  |                       image_V_data_3_V                       |    pointer   |
|image_V_data_4_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_4_V                       |    pointer   |
|image_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_4_V                       |    pointer   |
|image_V_data_4_V_read      | out |    1|   ap_fifo  |                       image_V_data_4_V                       |    pointer   |
|image_V_data_5_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_5_V                       |    pointer   |
|image_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_5_V                       |    pointer   |
|image_V_data_5_V_read      | out |    1|   ap_fifo  |                       image_V_data_5_V                       |    pointer   |
|image_V_data_6_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_6_V                       |    pointer   |
|image_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_6_V                       |    pointer   |
|image_V_data_6_V_read      | out |    1|   ap_fifo  |                       image_V_data_6_V                       |    pointer   |
|image_V_data_7_V_dout      |  in |    8|   ap_fifo  |                       image_V_data_7_V                       |    pointer   |
|image_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                       image_V_data_7_V                       |    pointer   |
|image_V_data_7_V_read      | out |    1|   ap_fifo  |                       image_V_data_7_V                       |    pointer   |
|resized_V_data_0_V_din     | out |    8|   ap_fifo  |                      resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_write   | out |    1|   ap_fifo  |                      resized_V_data_0_V                      |    pointer   |
|resized_V_data_1_V_din     | out |    8|   ap_fifo  |                      resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_write   | out |    1|   ap_fifo  |                      resized_V_data_1_V                      |    pointer   |
|resized_V_data_2_V_din     | out |    8|   ap_fifo  |                      resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_write   | out |    1|   ap_fifo  |                      resized_V_data_2_V                      |    pointer   |
|resized_V_data_3_V_din     | out |    8|   ap_fifo  |                      resized_V_data_3_V                      |    pointer   |
|resized_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_3_V                      |    pointer   |
|resized_V_data_3_V_write   | out |    1|   ap_fifo  |                      resized_V_data_3_V                      |    pointer   |
|resized_V_data_4_V_din     | out |    8|   ap_fifo  |                      resized_V_data_4_V                      |    pointer   |
|resized_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_4_V                      |    pointer   |
|resized_V_data_4_V_write   | out |    1|   ap_fifo  |                      resized_V_data_4_V                      |    pointer   |
|resized_V_data_5_V_din     | out |    8|   ap_fifo  |                      resized_V_data_5_V                      |    pointer   |
|resized_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_5_V                      |    pointer   |
|resized_V_data_5_V_write   | out |    1|   ap_fifo  |                      resized_V_data_5_V                      |    pointer   |
|resized_V_data_6_V_din     | out |    8|   ap_fifo  |                      resized_V_data_6_V                      |    pointer   |
|resized_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_6_V                      |    pointer   |
|resized_V_data_6_V_write   | out |    1|   ap_fifo  |                      resized_V_data_6_V                      |    pointer   |
|resized_V_data_7_V_din     | out |    8|   ap_fifo  |                      resized_V_data_7_V                      |    pointer   |
|resized_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                      resized_V_data_7_V                      |    pointer   |
|resized_V_data_7_V_write   | out |    1|   ap_fifo  |                      resized_V_data_7_V                      |    pointer   |
+---------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

