Those are the Verilog modules!
please put them inside the same directory as the test benches to make them operate!
Loop.v should be the Top Module and DPD.v DLF.v TDC_ENCODER.v and Per.v are beneath it.
tdc.vs and DCO.v are objects we don't synthesize and we don't put them in the hierarchical 
