// Seed: 2549174906
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_6;
  assign id_5 = id_2;
  assign id_5 = id_6 == 1'b0;
endmodule
