#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Nov 28 16:42:23 2022
# Process ID: 70089
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_tmp.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/kernel_2mm_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top kernel_2mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top kernel_2mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 70661 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.738 ; gain = 201.531 ; free physical = 39022 ; free virtual = 229816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_2mm' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:79]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo__parameterized0' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized5' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized6' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized4' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized7' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo__parameterized1' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized8' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized8' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized5' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_tmp' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39723' bound to instance 'c_LSQ_tmp' of component 'LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:11567]
INFO: [Synth 8-6157] synthesizing module 'LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_tmp' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_tmp' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_tmp' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_tmp' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_tmp' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_tmp' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 6 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
WARNING: [Synth 8-3848] Net alpha_ready_out in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:23]
WARNING: [Synth 8-3848] Net beta_ready_out in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:26]
WARNING: [Synth 8-3848] Net tmp_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:34]
WARNING: [Synth 8-3848] Net tmp_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:35]
WARNING: [Synth 8-3848] Net A_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:44]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:45]
WARNING: [Synth 8-3848] Net B_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:54]
WARNING: [Synth 8-3848] Net B_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:55]
WARNING: [Synth 8-3848] Net D_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:64]
WARNING: [Synth 8-3848] Net D_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:65]
WARNING: [Synth 8-3848] Net C_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:74]
WARNING: [Synth 8-3848] Net C_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:75]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:182]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3908]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3904]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3909]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3905]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3930]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3926]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3931]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3927]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3974]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3970]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3975]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3971]
INFO: [Synth 8-256] done synthesizing module 'kernel_2mm' (51#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/kernel_2mm_optimized.vhd:79]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[5]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[4]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port alpha_ready_out
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port beta_ready_out
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_we1
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[31]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[30]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[29]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[28]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[27]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[26]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[25]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[24]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[23]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[22]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[21]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[20]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[19]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[18]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[17]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[16]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2267.516 ; gain = 489.309 ; free physical = 38571 ; free virtual = 229370
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2273.445 ; gain = 495.238 ; free physical = 38568 ; free virtual = 229367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2273.445 ; gain = 495.238 ; free physical = 38568 ; free virtual = 229367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2273.445 ; gain = 0.000 ; free physical = 38513 ; free virtual = 229312
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.285 ; gain = 0.000 ; free physical = 38373 ; free virtual = 229172
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2430.285 ; gain = 0.000 ; free physical = 38372 ; free virtual = 229170
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2430.285 ; gain = 652.078 ; free physical = 38082 ; free virtual = 228881
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2430.285 ; gain = 652.078 ; free physical = 38080 ; free virtual = 228878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2430.285 ; gain = 652.078 ; free physical = 38075 ; free virtual = 228874
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/LSQ_tmp.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 2430.285 ; gain = 652.078 ; free physical = 36868 ; free virtual = 227678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_tmp__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_tmp__GB3 |           1|     20511|
|5     |LSQ_tmp__GC0            |           1|     13258|
|6     |kernel_2mm__GCB0        |           1|     28571|
|7     |kernel_2mm__GCB1        |           1|     11286|
|8     |kernel_2mm__GCB2        |           1|     11704|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 14    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 14    
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 223   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 41    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1224  
+---Multipliers : 
	                32x32  Multipliers := 12    
+---RAMs : 
	              128 Bit         RAMs := 2     
	               96 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               11 Bit         RAMs := 1     
	               10 Bit         RAMs := 1     
	                9 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
	                3 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 183   
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 718   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_tmp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               11 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                3 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	                9 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge_notehb__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module merge_notehb__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               10 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_15/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_20/multiply_unit/q0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_20/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A''*B)'.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_20/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_20/multiply_unit/a_reg_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q2_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q2_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_42/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_42/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_42/multiply_unit/q1_reg is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: register mul_42/multiply_unit/q1_reg is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_42/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q2_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q2_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q1_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'Buffer_58/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_58/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_58/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_58/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_58/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_58/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_58/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_58/fifo/Head_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'forkC_47/generateBlocks[2].regblock/reg_value_reg' (FDP) to 'forkC_47/generateBlocks[4].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'Buffer_27/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_27/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_27/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_27/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_27/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_27/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_27/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_27/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'forkC_46/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_46/generateBlocks[2].regblock/reg_value_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phiC_44/tehb1/full_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[4]' (FDE) to 'MC_A/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[3]' (FDE) to 'MC_A/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[2]' (FDE) to 'MC_A/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[7]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[1]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[6]' (FDE) to 'MC_A/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[10]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[5]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[9]' (FDE) to 'MC_A/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[13]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[8]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[12]' (FDE) to 'MC_A/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[16]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[11]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[15]' (FDE) to 'MC_A/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[19]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[14]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[18]' (FDE) to 'MC_A/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[22]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[17]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[21]' (FDE) to 'MC_A/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[25]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[20]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[24]' (FDE) to 'MC_A/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[28]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[23]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[27]' (FDE) to 'MC_A/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[30]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[26]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[31]' (FDE) to 'MC_A/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[0] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_54/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_54/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_54/multiply_unit/b_reg_reg is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: register mul_54/multiply_unit/q1_reg is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: register mul_54/multiply_unit/q1_reg is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_54/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q2_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q2_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q1_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q2_reg.
WARNING: [Synth 8-3917] design kernel_2mm__GCB1 has port O72[0] driven by constant 1
WARNING: [Synth 8-3917] design kernel_2mm__GCB1 has port O73[0] driven by constant 1
WARNING: [Synth 8-3917] design kernel_2mm__GCB1 has port O74[0] driven by constant 1
WARNING: [Synth 8-3917] design kernel_2mm__GCB1 has port O82[0] driven by constant 1
WARNING: [Synth 8-3917] design kernel_2mm__GCB1 has port O83[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Buffer_53/tehb1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_41/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_41/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_41/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_41/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_41/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'forkC_52/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_52/generateBlocks[2].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[4]' (FDCE) to 'phi_37/tehb1/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[5]' (FDCE) to 'phi_37/tehb1/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[6]' (FDCE) to 'phi_37/tehb1/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[7]' (FDCE) to 'phi_37/tehb1/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[8]' (FDCE) to 'phi_37/tehb1/data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[9]' (FDCE) to 'phi_37/tehb1/data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[10]' (FDCE) to 'phi_37/tehb1/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[11]' (FDCE) to 'phi_37/tehb1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[12]' (FDCE) to 'phi_37/tehb1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[13]' (FDCE) to 'phi_37/tehb1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[14]' (FDCE) to 'phi_37/tehb1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[15]' (FDCE) to 'phi_37/tehb1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[16]' (FDCE) to 'phi_37/tehb1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[17]' (FDCE) to 'phi_37/tehb1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[18]' (FDCE) to 'phi_37/tehb1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[19]' (FDCE) to 'phi_37/tehb1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[20]' (FDCE) to 'phi_37/tehb1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[21]' (FDCE) to 'phi_37/tehb1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[22]' (FDCE) to 'phi_37/tehb1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[23]' (FDCE) to 'phi_37/tehb1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[24]' (FDCE) to 'phi_37/tehb1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[25]' (FDCE) to 'phi_37/tehb1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[26]' (FDCE) to 'phi_37/tehb1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[27]' (FDCE) to 'phi_37/tehb1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[28]' (FDCE) to 'phi_37/tehb1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[29]' (FDCE) to 'phi_37/tehb1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'phi_37/tehb1/data_reg_reg[30]' (FDCE) to 'phi_37/tehb1/data_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phi_37/tehb1/data_reg_reg[31] )
WARNING: [Synth 8-3917] design kernel_2mm__GCB2 has port O88[1] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:51 . Memory (MB): peak = 2430.285 ; gain = 652.078 ; free physical = 29148 ; free virtual = 220068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+---------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+---------------------------+-----------+----------------------+---------------+
|Buffer_19        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_20        | fifo/Memory_reg           | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|Buffer_3         | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_27        | fifo/Memory_reg           | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|Buffer_28        | fifo/Memory_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|Buffer_58        | fifo/Memory_reg           | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_41/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_59/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_35/fifo/Memory_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_7/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_2mm__GCB2 | Buffer_8/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
+-----------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kernel_2mm__GCB0 | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB0 | (A''*B2)'           | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB0 | (PCIN>>17)+(A''*B)' | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (PCIN>>17)+(A2*B)'  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB0 | (PCIN>>17)+(A2*B)'  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB1 | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB1 | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB1 | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_tmp__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_tmp__GB3 |           1|     17991|
|5     |LSQ_tmp__GC0            |           1|      5533|
|6     |kernel_2mm__GCB0        |           1|     13789|
|7     |kernel_2mm__GCB1        |           1|      2183|
|8     |kernel_2mm__GCB2        |           1|      3572|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:02:06 . Memory (MB): peak = 2430.285 ; gain = 652.078 ; free physical = 26614 ; free virtual = 217678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[4]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[5]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[6]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[7]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[8]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[9]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[10]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[11]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[12]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[13]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[14]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[15]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[16]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[17]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[18]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[19]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[20]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[21]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[22]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[23]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[24]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[25]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[26]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[27]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[28]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[29]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_2/Buffer_5/tehb1/data_reg_reg[30]' (FDCE) to 'i_2/Buffer_5/tehb1/data_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\Buffer_5/tehb1/data_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_1/forkC_53/generateBlocks[2].regblock/reg_value_reg' (FDP) to 'i_1/forkC_53/generateBlocks[3].regblock/reg_value_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:37 . Memory (MB): peak = 2461.930 ; gain = 683.723 ; free physical = 24486 ; free virtual = 215598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------+---------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+---------------------------+-----------+----------------------+---------------+
|Buffer_19        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_20        | fifo/Memory_reg           | Implied   | 2 x 1                | RAM16X1D x 1	 | 
|Buffer_3         | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_27        | fifo/Memory_reg           | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|Buffer_28        | fifo/Memory_reg           | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|Buffer_58        | fifo/Memory_reg           | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_41/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_59/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_35/fifo/Memory_reg | Implied   | 4 x 1                | RAM16X1D x 1	 | 
|kernel_2mm__GCB1 | Buffer_7/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_2mm__GCB2 | Buffer_8/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
+-----------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|     27214|
|2     |LOAD_QUEUE_LSQ_tmp__GB2 |           1|      9795|
|3     |LOAD_QUEUE_LSQ_tmp__GB3 |           1|     17510|
|4     |LSQ_tmp__GC0            |           1|      5533|
|5     |kernel_2mm_GT0          |           1|     34971|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:263]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:04 ; elapsed = 00:03:06 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 20412 ; free virtual = 211504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|      9516|
|2     |LOAD_QUEUE_LSQ_tmp__GB2 |           1|      3224|
|3     |LOAD_QUEUE_LSQ_tmp__GB3 |           1|      5543|
|4     |LSQ_tmp__GC0            |           1|      2631|
|5     |kernel_2mm_GT0          |           1|     14903|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:263]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:03:16 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 19395 ; free virtual = 210602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:03:16 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 19354 ; free virtual = 210562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:03:20 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 18721 ; free virtual = 209944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:03:21 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 18792 ; free virtual = 210015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 18990 ; free virtual = 210214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 19019 ; free virtual = 210243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1217|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_4 |     4|
|4     |DSP48E1_5 |     3|
|5     |DSP48E1_6 |     1|
|6     |DSP48E1_7 |     3|
|7     |LUT1      |   100|
|8     |LUT2      |  1794|
|9     |LUT3      |  1813|
|10    |LUT4      |  6322|
|11    |LUT5      |  6036|
|12    |LUT6      |  9469|
|13    |MUXF7     |  1245|
|14    |MUXF8     |   105|
|15    |RAM16X1D  |     7|
|16    |RAM32M    |    24|
|17    |FDCE      |  3500|
|18    |FDPE      |   162|
|19    |FDRE      |  4019|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------------+------+
|      |Instance                           |Module                                  |Cells |
+------+-----------------------------------+----------------------------------------+------+
|1     |top                                |                                        | 35825|
|2     |  phi_n16                          |merge_132                               |    65|
|3     |    tehb1                          |TEHB_183                                |    65|
|4     |  Buffer_21                        |elasticBuffer__parameterized1_9         |    98|
|5     |    oehb1                          |OEHB_508                                |    33|
|6     |    tehb1                          |TEHB_509                                |    65|
|7     |  Buffer_24                        |TEHB_12                                 |    33|
|8     |  Buffer_58                        |transpFIFO__parameterized2              |    31|
|9     |    fifo                           |elasticFifoInner__parameterized4        |    31|
|10    |  Buffer_1                         |elasticBuffer__parameterized1           |   134|
|11    |    oehb1                          |OEHB_522                                |    69|
|12    |    tehb1                          |TEHB_523                                |    65|
|13    |  Buffer_10                        |elasticBuffer__parameterized1_0         |   100|
|14    |    oehb1                          |OEHB_520                                |    35|
|15    |    tehb1                          |TEHB_521                                |    65|
|16    |  Buffer_11                        |elasticBuffer__parameterized1_1         |   102|
|17    |    oehb1                          |OEHB_518                                |    35|
|18    |    tehb1                          |TEHB_519                                |    67|
|19    |  Buffer_12                        |elasticBuffer__parameterized1_2         |   166|
|20    |    oehb1                          |OEHB_516                                |    99|
|21    |    tehb1                          |TEHB_517                                |    67|
|22    |  Buffer_13                        |elasticBuffer__parameterized1_3         |    25|
|23    |    oehb1                          |OEHB_514                                |    18|
|24    |    tehb1                          |TEHB_515                                |     7|
|25    |  Buffer_14                        |elasticBuffer__parameterized1_4         |   100|
|26    |    oehb1                          |OEHB_512                                |    33|
|27    |    tehb1                          |TEHB_513                                |    67|
|28    |  Buffer_15                        |TEHB                                    |    66|
|29    |  Buffer_16                        |TEHB_5                                  |    66|
|30    |  Buffer_17                        |TEHB_6                                  |    69|
|31    |  Buffer_18                        |TEHB_7                                  |    66|
|32    |  Buffer_19                        |transpFIFO                              |    80|
|33    |    fifo                           |elasticFifoInner                        |    80|
|34    |  Buffer_2                         |elasticBuffer__parameterized1_8         |   201|
|35    |    oehb1                          |OEHB_510                                |    40|
|36    |    tehb1                          |TEHB_511                                |    65|
|37    |  Buffer_20                        |transpFIFO__parameterized0              |    17|
|38    |    fifo                           |elasticFifoInner__parameterized0        |    17|
|39    |  Buffer_22                        |elasticBuffer__parameterized1_10        |   102|
|40    |    oehb1                          |OEHB_506                                |    36|
|41    |    tehb1                          |TEHB_507                                |    66|
|42    |  Buffer_23                        |elasticBuffer__parameterized1_11        |   137|
|43    |    oehb1                          |OEHB_504                                |    72|
|44    |    tehb1                          |TEHB_505                                |    65|
|45    |  Buffer_25                        |elasticBuffer__parameterized1_13        |   101|
|46    |    oehb1                          |OEHB_502                                |    35|
|47    |    tehb1                          |TEHB_503                                |    66|
|48    |  Buffer_26                        |elasticBuffer__parameterized1_14        |   138|
|49    |    oehb1                          |OEHB_500                                |    72|
|50    |    tehb1                          |TEHB_501                                |    66|
|51    |  Buffer_27                        |nontranspFifo                           |    38|
|52    |    fifo                           |elasticFifoInner__parameterized2        |    33|
|53    |    tehb                           |TEHB__parameterized0_499                |     5|
|54    |  Buffer_28                        |nontranspFifo__parameterized0           |    28|
|55    |    fifo                           |elasticFifoInner__parameterized3        |    23|
|56    |    tehb                           |TEHB__parameterized0_498                |     5|
|57    |  Buffer_29                        |elasticBuffer__parameterized2           |    18|
|58    |    oehb1                          |OEHB__parameterized0_496                |    12|
|59    |    tehb1                          |TEHB__parameterized0_497                |     6|
|60    |  Buffer_3                         |transpFIFO__parameterized1              |    54|
|61    |    fifo                           |elasticFifoInner__parameterized1_495    |    54|
|62    |  Buffer_30                        |elasticBuffer__parameterized2_15        |    22|
|63    |    oehb1                          |OEHB__parameterized0_493                |    16|
|64    |    tehb1                          |TEHB__parameterized0_494                |     6|
|65    |  Buffer_31                        |TEHB__parameterized0                    |     9|
|66    |  Buffer_32                        |elasticBuffer__parameterized1_16        |   100|
|67    |    oehb1                          |OEHB_491                                |    35|
|68    |    tehb1                          |TEHB_492                                |    65|
|69    |  Buffer_33                        |elasticBuffer__parameterized2_17        |    18|
|70    |    oehb1                          |OEHB__parameterized0_489                |    11|
|71    |    tehb1                          |TEHB__parameterized0_490                |     7|
|72    |  Buffer_34                        |elasticBuffer__parameterized1_18        |   131|
|73    |    oehb1                          |OEHB_487                                |    66|
|74    |    tehb1                          |TEHB_488                                |    65|
|75    |  Buffer_35                        |transpFIFO__parameterized3              |    20|
|76    |    fifo                           |elasticFifoInner__parameterized5        |    20|
|77    |  Buffer_36                        |elasticBuffer__parameterized1_19        |   130|
|78    |    oehb1                          |OEHB_485                                |    65|
|79    |    tehb1                          |TEHB_486                                |    65|
|80    |  Buffer_37                        |elasticBuffer__parameterized1_20        |   105|
|81    |    oehb1                          |OEHB_483                                |    40|
|82    |    tehb1                          |TEHB_484                                |    65|
|83    |  Buffer_38                        |elasticBuffer__parameterized1_21        |    21|
|84    |    oehb1                          |OEHB_481                                |    12|
|85    |    tehb1                          |TEHB_482                                |     9|
|86    |  Buffer_39                        |elasticBuffer__parameterized1_22        |   103|
|87    |    oehb1                          |OEHB_479                                |    35|
|88    |    tehb1                          |TEHB_480                                |    68|
|89    |  Buffer_4                         |elasticBuffer__parameterized2_23        |    52|
|90    |    oehb1                          |OEHB__parameterized0_477                |    46|
|91    |    tehb1                          |TEHB__parameterized0_478                |     6|
|92    |  Buffer_40                        |elasticBuffer__parameterized1_24        |   137|
|93    |    oehb1                          |OEHB_475                                |    68|
|94    |    tehb1                          |TEHB_476                                |    69|
|95    |  Buffer_41                        |nontranspFifo__parameterized1           |    45|
|96    |    fifo                           |elasticFifoInner__parameterized7        |    39|
|97    |    tehb                           |TEHB__parameterized0_474                |     6|
|98    |  Buffer_42                        |TEHB__parameterized0_25                 |    13|
|99    |  Buffer_43                        |elasticBuffer__parameterized1_26        |   102|
|100   |    oehb1                          |OEHB_472                                |    35|
|101   |    tehb1                          |TEHB_473                                |    67|
|102   |  Buffer_44                        |TEHB__parameterized0_27                 |    15|
|103   |  Buffer_45                        |elasticBuffer__parameterized2_28        |    17|
|104   |    oehb1                          |OEHB__parameterized0_470                |    12|
|105   |    tehb1                          |TEHB__parameterized0_471                |     5|
|106   |  Buffer_46                        |elasticBuffer__parameterized2_29        |     5|
|107   |    oehb1                          |OEHB__parameterized0_468                |     4|
|108   |    tehb1                          |TEHB__parameterized0_469                |     1|
|109   |  Buffer_47                        |elasticBuffer__parameterized2_30        |     3|
|110   |    oehb1                          |OEHB__parameterized0_466                |     1|
|111   |    tehb1                          |TEHB__parameterized0_467                |     2|
|112   |  Buffer_48                        |TEHB__parameterized0_31                 |     1|
|113   |  Buffer_49                        |elasticBuffer__parameterized2_32        |     4|
|114   |    oehb1                          |OEHB__parameterized0_464                |     1|
|115   |    tehb1                          |TEHB__parameterized0_465                |     3|
|116   |  Buffer_5                         |elasticBuffer__parameterized1_33        |    35|
|117   |    oehb1                          |OEHB_462                                |    21|
|118   |    tehb1                          |TEHB_463                                |    14|
|119   |  Buffer_50                        |TEHB__parameterized0_34                 |     1|
|120   |  Buffer_51                        |elasticBuffer__parameterized2_35        |     2|
|121   |    oehb1                          |OEHB__parameterized0_460                |     1|
|122   |    tehb1                          |TEHB__parameterized0_461                |     1|
|123   |  Buffer_52                        |elasticBuffer__parameterized2_36        |     6|
|124   |    oehb1                          |OEHB__parameterized0_458                |     3|
|125   |    tehb1                          |TEHB__parameterized0_459                |     3|
|126   |  Buffer_53                        |elasticBuffer__parameterized2_37        |     5|
|127   |    oehb1                          |OEHB__parameterized0_456                |     4|
|128   |    tehb1                          |TEHB__parameterized0_457                |     1|
|129   |  Buffer_54                        |elasticBuffer__parameterized2_38        |     5|
|130   |    oehb1                          |OEHB__parameterized0_454                |     3|
|131   |    tehb1                          |TEHB__parameterized0_455                |     2|
|132   |  Buffer_55                        |elasticBuffer__parameterized2_39        |     7|
|133   |    oehb1                          |OEHB__parameterized0_452                |     5|
|134   |    tehb1                          |TEHB__parameterized0_453                |     2|
|135   |  Buffer_56                        |TEHB__parameterized0_40                 |     2|
|136   |  Buffer_57                        |elasticBuffer__parameterized2_41        |     4|
|137   |    oehb1                          |OEHB__parameterized0_450                |     2|
|138   |    tehb1                          |TEHB__parameterized0_451                |     2|
|139   |  Buffer_59                        |transpFIFO__parameterized5              |    17|
|140   |    fifo                           |elasticFifoInner__parameterized8        |    17|
|141   |  Buffer_6                         |elasticBuffer__parameterized1_42        |   104|
|142   |    oehb1                          |OEHB_448                                |    39|
|143   |    tehb1                          |TEHB_449                                |    65|
|144   |  Buffer_7                         |transpFIFO__parameterized4              |    54|
|145   |    fifo                           |elasticFifoInner__parameterized6        |    54|
|146   |  Buffer_8                         |transpFIFO__parameterized1_43           |    57|
|147   |    fifo                           |elasticFifoInner__parameterized1        |    57|
|148   |  Buffer_9                         |elasticBuffer__parameterized1_44        |   101|
|149   |    oehb1                          |OEHB_446                                |    36|
|150   |    tehb1                          |TEHB_447                                |    65|
|151   |  MC_A                             |MemCont__parameterized0                 |    69|
|152   |    read_arbiter                   |read_memory_arbiter__parameterized0_444 |    69|
|153   |      data                         |read_data_signals__parameterized0_445   |    69|
|154   |  MC_B                             |MemCont__parameterized0_45              |   177|
|155   |    read_arbiter                   |read_memory_arbiter__parameterized0_442 |    67|
|156   |      data                         |read_data_signals__parameterized0_443   |    67|
|157   |  MC_C                             |MemCont__parameterized0_46              |   181|
|158   |    read_arbiter                   |read_memory_arbiter__parameterized0_440 |    66|
|159   |      data                         |read_data_signals__parameterized0_441   |    66|
|160   |  MC_D                             |MemCont__parameterized0_47              |   207|
|161   |    read_arbiter                   |read_memory_arbiter__parameterized0     |    98|
|162   |      data                         |read_data_signals__parameterized0       |    98|
|163   |  MC_tmp                           |MemCont                                 |   241|
|164   |    read_arbiter                   |read_memory_arbiter                     |   132|
|165   |      data                         |read_data_signals                       |   132|
|166   |  add_21                           |add_op                                  |    41|
|167   |    join_write_temp                |join__parameterized0_438                |     1|
|168   |      allPValidAndGate             |andN_439                                |     1|
|169   |  add_22                           |add_op_48                               |    30|
|170   |    join_write_temp                |join__parameterized0_436                |     1|
|171   |      allPValidAndGate             |andN_437                                |     1|
|172   |  add_28                           |add_op_49                               |    25|
|173   |    join_write_temp                |join__parameterized0_434                |     1|
|174   |      allPValidAndGate             |andN_435                                |     1|
|175   |  add_31                           |add_op_50                               |    24|
|176   |    join_write_temp                |join__parameterized0_432                |     1|
|177   |      allPValidAndGate             |andN_433                                |     1|
|178   |  add_55                           |add_op_51                               |    41|
|179   |    join_write_temp                |join__parameterized0_430                |     1|
|180   |      allPValidAndGate             |andN_431                                |     1|
|181   |  add_56                           |add_op_52                               |    39|
|182   |    join_write_temp                |join__parameterized0_428                |     1|
|183   |      allPValidAndGate             |andN_429                                |     1|
|184   |  add_62                           |add_op_53                               |     2|
|185   |    join_write_temp                |join__parameterized0_426                |     1|
|186   |      allPValidAndGate             |andN_427                                |     1|
|187   |  add_65                           |add_op_54                               |    26|
|188   |    join_write_temp                |join__parameterized0_424                |     1|
|189   |      allPValidAndGate             |andN_425                                |     1|
|190   |  alpha                            |start_node                              |   139|
|191   |    startBuff                      |elasticBuffer_421                       |   135|
|192   |      oehb1                        |OEHB_422                                |    68|
|193   |      tehb1                        |TEHB_423                                |    67|
|194   |  beta                             |start_node_55                           |   139|
|195   |    startBuff                      |elasticBuffer                           |   135|
|196   |      oehb1                        |OEHB                                    |    68|
|197   |      tehb1                        |TEHB_420                                |    67|
|198   |  branch_13                        |branch                                  |     2|
|199   |    br                             |branchSimple                            |     2|
|200   |  branch_7                         |branch_56                               |     2|
|201   |    j                              |\join                                   |     2|
|202   |  c_LSQ_tmp                        |LSQ_tmp                                 | 25279|
|203   |    LOAD_PORT_LSQ_tmp              |LOAD_PORT_LSQ_tmp                       |    16|
|204   |    STORE_ADDR_PORT_LSQ_tmp        |STORE_DATA_PORT_LSQ_tmp                 |    18|
|205   |    STORE_DATA_PORT_LSQ_tmp        |STORE_DATA_PORT_LSQ_tmp_419             |    15|
|206   |    loadQ                          |LOAD_QUEUE_LSQ_tmp                      | 13417|
|207   |    storeQ                         |STORE_QUEUE_LSQ_tmp                     | 11813|
|208   |  forkC_43                         |fork__parameterized0                    |    16|
|209   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_416             |     3|
|210   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_417             |     4|
|211   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_418             |     9|
|212   |  forkC_44                         |fork__parameterized0_57                 |    16|
|213   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_413             |     3|
|214   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_414             |     6|
|215   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_415             |     7|
|216   |  forkC_45                         |\fork                                   |    24|
|217   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_410             |     8|
|218   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_411             |     6|
|219   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_412             |    10|
|220   |  forkC_46                         |fork__parameterized1                    |    12|
|221   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_407             |     6|
|222   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_408             |     3|
|223   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_409             |     3|
|224   |  forkC_47                         |fork__parameterized7                    |    10|
|225   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_402             |     2|
|226   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_403             |     2|
|227   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_404             |     1|
|228   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_405             |     2|
|229   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_406             |     3|
|230   |  forkC_48                         |fork__parameterized0_58                 |     7|
|231   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_399             |     4|
|232   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_400             |     1|
|233   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_401             |     2|
|234   |  forkC_49                         |fork__parameterized0_59                 |    18|
|235   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_396             |     3|
|236   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_397             |     4|
|237   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_398             |    11|
|238   |  forkC_50                         |fork__parameterized0_60                 |    10|
|239   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_393             |     1|
|240   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_394             |     5|
|241   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_395             |     4|
|242   |  forkC_51                         |fork_61                                 |     9|
|243   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_390             |     2|
|244   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_391             |     2|
|245   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_392             |     5|
|246   |  forkC_52                         |fork__parameterized7_62                 |    17|
|247   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_386             |     6|
|248   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_387             |     5|
|249   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_388             |     3|
|250   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_389             |     3|
|251   |  forkC_53                         |fork__parameterized1_63                 |    14|
|252   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_382             |     3|
|253   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_383             |     3|
|254   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_384             |     2|
|255   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_385             |     6|
|256   |  forkC_54                         |fork__parameterized0_64                 |    50|
|257   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_379             |    36|
|258   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_380             |    10|
|259   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_381             |     4|
|260   |  fork_0                           |fork__parameterized3                    |     6|
|261   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_377             |     4|
|262   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_378             |     2|
|263   |  fork_1                           |fork__parameterized5                    |     9|
|264   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_374             |     4|
|265   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_375             |     3|
|266   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_376             |     2|
|267   |  fork_10                          |fork__parameterized3_65                 |     3|
|268   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_372             |     1|
|269   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_373             |     2|
|270   |  fork_11                          |fork__parameterized3_66                 |     6|
|271   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_370             |     2|
|272   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_371             |     4|
|273   |  fork_13                          |fork__parameterized3_67                 |     8|
|274   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_368             |     6|
|275   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_369             |     2|
|276   |  fork_14                          |fork__parameterized3_68                 |     7|
|277   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_366             |     5|
|278   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_367             |     2|
|279   |  fork_15                          |fork__parameterized3_69                 |     9|
|280   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_364             |     6|
|281   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_365             |     3|
|282   |  fork_18                          |fork__parameterized3_70                 |    11|
|283   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_362             |     6|
|284   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_363             |     5|
|285   |  fork_19                          |fork__parameterized3_71                 |     2|
|286   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_360             |     1|
|287   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_361             |     1|
|288   |  fork_20                          |fork__parameterized3_72                 |    12|
|289   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_358             |     7|
|290   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_359             |     5|
|291   |  fork_22                          |fork__parameterized3_73                 |     7|
|292   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_356             |     4|
|293   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_357             |     3|
|294   |  fork_23                          |fork__parameterized3_74                 |     2|
|295   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_354             |     1|
|296   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_355             |     1|
|297   |  fork_24                          |fork__parameterized3_75                 |    16|
|298   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_352             |    11|
|299   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_353             |     5|
|300   |  fork_25                          |fork__parameterized3_76                 |    17|
|301   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_350             |     3|
|302   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_351             |    14|
|303   |  fork_27                          |fork__parameterized3_77                 |     8|
|304   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_348             |     3|
|305   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_349             |     5|
|306   |  fork_28                          |fork__parameterized3_78                 |     7|
|307   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_346             |     2|
|308   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_347             |     5|
|309   |  fork_3                           |fork__parameterized3_79                 |    11|
|310   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_344             |     7|
|311   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_345             |     4|
|312   |  fork_30                          |fork_80                                 |     9|
|313   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_340             |     2|
|314   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_341             |     3|
|315   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_342             |     1|
|316   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_343             |     3|
|317   |  fork_31                          |fork__parameterized1_81                 |    12|
|318   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_335             |     4|
|319   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_336             |     2|
|320   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_337             |     2|
|321   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_338             |     2|
|322   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_339             |     2|
|323   |  fork_32                          |fork__parameterized4                    |    11|
|324   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_328             |     1|
|325   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_329             |     2|
|326   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_330             |     1|
|327   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_331             |     1|
|328   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_332             |     3|
|329   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_333             |     1|
|330   |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_334             |     2|
|331   |  fork_33                          |fork__parameterized4_82                 |    21|
|332   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_321             |     2|
|333   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_322             |     1|
|334   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_323             |     5|
|335   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_324             |     1|
|336   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_325             |     1|
|337   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_326             |    10|
|338   |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_327             |     1|
|339   |  fork_34                          |fork__parameterized1_83                 |     9|
|340   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_316             |     2|
|341   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_317             |     2|
|342   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_318             |     2|
|343   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_319             |     1|
|344   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_320             |     2|
|345   |  fork_35                          |fork_84                                 |    13|
|346   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_312             |     2|
|347   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_313             |     2|
|348   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_314             |     4|
|349   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_315             |     5|
|350   |  fork_36                          |fork__parameterized0_85                 |     5|
|351   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_309             |     2|
|352   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_310             |     1|
|353   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_311             |     2|
|354   |  fork_37                          |fork_86                                 |    12|
|355   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_305             |     4|
|356   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_306             |     3|
|357   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_307             |     1|
|358   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_308             |     4|
|359   |  fork_38                          |fork__parameterized7_87                 |    29|
|360   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_299             |     8|
|361   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_300             |     4|
|362   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_301             |     6|
|363   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_302             |     1|
|364   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_303             |     4|
|365   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_304             |     6|
|366   |  fork_39                          |fork__parameterized7_88                 |    10|
|367   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_293             |     3|
|368   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_294             |     1|
|369   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_295             |     1|
|370   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_296             |     2|
|371   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_297             |     2|
|372   |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_298             |     1|
|373   |  fork_4                           |fork__parameterized3_89                 |     4|
|374   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_291             |     2|
|375   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_292             |     2|
|376   |  fork_40                          |fork__parameterized1_90                 |    17|
|377   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_286             |     3|
|378   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_287             |     3|
|379   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_288             |     3|
|380   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_289             |     4|
|381   |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_290             |     4|
|382   |  fork_41                          |fork_91                                 |    11|
|383   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_282             |     1|
|384   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_283             |     2|
|385   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_284             |     4|
|386   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_285             |     4|
|387   |  fork_5                           |fork__parameterized3_92                 |    42|
|388   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_280             |     5|
|389   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_281             |    37|
|390   |  fork_58                          |fork__parameterized6                    |     2|
|391   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_278             |     1|
|392   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_279             |     1|
|393   |  fork_6                           |fork__parameterized3_93                 |     6|
|394   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_276             |     5|
|395   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_277             |     1|
|396   |  fork_61                          |fork__parameterized6_94                 |     3|
|397   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_274             |     2|
|398   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_275             |     1|
|399   |  fork_7                           |fork__parameterized5_95                 |    11|
|400   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_271             |     1|
|401   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_272             |     5|
|402   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_273             |     5|
|403   |  fork_9                           |fork__parameterized3_96                 |     6|
|404   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_269             |     2|
|405   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_270             |     4|
|406   |  getelementptr_27                 |getelementptr_op                        |     1|
|407   |    join_write_temp                |join__parameterized0_268                |     1|
|408   |  getelementptr_48                 |getelementptr_op_97                     |     1|
|409   |    join_write_temp                |join__parameterized0_267                |     1|
|410   |  icmp_23                          |icmp_ult_op                             |     8|
|411   |    join_write_temp                |join__parameterized0_265                |     1|
|412   |      allPValidAndGate             |andN_266                                |     1|
|413   |  icmp_29                          |icmp_ult_op_98                          |     8|
|414   |    join_write_temp                |join__parameterized0_263                |     1|
|415   |      allPValidAndGate             |andN_264                                |     1|
|416   |  icmp_32                          |icmp_ult_op_99                          |     8|
|417   |    join_write_temp                |join__parameterized0_261                |     1|
|418   |      allPValidAndGate             |andN_262                                |     1|
|419   |  icmp_57                          |icmp_ult_op_100                         |     1|
|420   |    join_write_temp                |join__parameterized0_259                |     1|
|421   |      allPValidAndGate             |andN_260                                |     1|
|422   |  icmp_63                          |icmp_ult_op_101                         |     1|
|423   |    join_write_temp                |join__parameterized0_257                |     1|
|424   |      allPValidAndGate             |andN_258                                |     1|
|425   |  icmp_66                          |icmp_ult_op_102                         |     7|
|426   |    join_write_temp                |join__parameterized0_255                |     1|
|427   |      allPValidAndGate             |andN_256                                |     1|
|428   |  load_14                          |mc_load_op                              |   107|
|429   |    Buffer_1                       |TEHB_253                                |    69|
|430   |    Buffer_2                       |TEHB_254                                |    38|
|431   |  load_19                          |mc_load_op_103                          |   158|
|432   |    Buffer_1                       |TEHB_251                                |   121|
|433   |    Buffer_2                       |TEHB_252                                |    37|
|434   |  load_41                          |mc_load_op_104                          |   109|
|435   |    Buffer_1                       |TEHB_249                                |    73|
|436   |    Buffer_2                       |TEHB_250                                |    36|
|437   |  load_53                          |mc_load_op_105                          |   165|
|438   |    Buffer_1                       |TEHB_247                                |    97|
|439   |    Buffer_2                       |TEHB_248                                |    68|
|440   |  load_7                           |mc_load_op_106                          |   136|
|441   |    Buffer_1                       |TEHB_245                                |    98|
|442   |    Buffer_2                       |TEHB_246                                |    38|
|443   |  mul_15                           |mul_op                                  |    29|
|444   |    buff                           |delay_buffer_240                        |     6|
|445   |    \join                          |join__parameterized0_241                |     1|
|446   |      allPValidAndGate             |andN_244                                |     1|
|447   |    multiply_unit                  |mul_4_stage_242                         |    20|
|448   |    oehb                           |OEHB__parameterized0_243                |     2|
|449   |  mul_20                           |mul_op_107                              |    45|
|450   |    buff                           |delay_buffer_235                        |     6|
|451   |    \join                          |join__parameterized0_236                |     1|
|452   |      allPValidAndGate             |andN_239                                |     1|
|453   |    multiply_unit                  |mul_4_stage_237                         |    37|
|454   |    oehb                           |OEHB__parameterized0_238                |     1|
|455   |  mul_42                           |mul_op_108                              |    80|
|456   |    buff                           |delay_buffer_230                        |     6|
|457   |    \join                          |join__parameterized0_231                |     1|
|458   |      allPValidAndGate             |andN_234                                |     1|
|459   |    multiply_unit                  |mul_4_stage_232                         |    69|
|460   |    oehb                           |OEHB__parameterized0_233                |     4|
|461   |  mul_54                           |mul_op_109                              |    48|
|462   |    buff                           |delay_buffer                            |     5|
|463   |    \join                          |join__parameterized0_227                |     1|
|464   |      allPValidAndGate             |andN_229                                |     1|
|465   |    multiply_unit                  |mul_4_stage                             |    37|
|466   |    oehb                           |OEHB__parameterized0_228                |     5|
|467   |  phiC_33                          |cntrlMerge                              |    23|
|468   |    fork_C1                        |fork__parameterized2_223                |     3|
|469   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_225             |     2|
|470   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_226             |     1|
|471   |    oehb1                          |TEHB__parameterized0_224                |    20|
|472   |  phiC_34                          |cntrlMerge_110                          |    51|
|473   |    fork_C1                        |fork__parameterized2_219                |    13|
|474   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_221             |     3|
|475   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_222             |    10|
|476   |    oehb1                          |TEHB__parameterized0_220                |    38|
|477   |  phiC_35                          |cntrlMerge_111                          |   165|
|478   |    fork_C1                        |fork__parameterized2_215                |    14|
|479   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_217             |     5|
|480   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_218             |     9|
|481   |    oehb1                          |TEHB__parameterized0_216                |   151|
|482   |  phiC_36                          |merge__parameterized1                   |     1|
|483   |    tehb1                          |TEHB__parameterized0_214                |     1|
|484   |  phiC_37                          |merge__parameterized1_112               |     1|
|485   |    tehb1                          |TEHB__parameterized0_213                |     1|
|486   |  phiC_38                          |merge__parameterized1_113               |     3|
|487   |    tehb1                          |TEHB__parameterized0_212                |     3|
|488   |  phiC_39                          |cntrlMerge_114                          |    28|
|489   |    fork_C1                        |fork__parameterized2_208                |    21|
|490   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_210             |     5|
|491   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_211             |    16|
|492   |    oehb1                          |TEHB__parameterized0_209                |     7|
|493   |  phiC_40                          |cntrlMerge_115                          |    25|
|494   |    fork_C1                        |fork__parameterized2_204                |     4|
|495   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_206             |     3|
|496   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_207             |     1|
|497   |    oehb1                          |TEHB__parameterized0_205                |    21|
|498   |  phiC_41                          |cntrlMerge_116                          |    39|
|499   |    fork_C1                        |fork__parameterized2                    |     3|
|500   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock                 |     1|
|501   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_203             |     2|
|502   |    oehb1                          |TEHB__parameterized0_202                |    36|
|503   |  phiC_42                          |merge__parameterized1_117               |     1|
|504   |    tehb1                          |TEHB__parameterized0_201                |     1|
|505   |  phiC_43                          |merge__parameterized1_118               |     3|
|506   |    tehb1                          |TEHB__parameterized0_200                |     3|
|507   |  phi_1                            |mux                                     |    67|
|508   |    tehb1                          |TEHB_199                                |    67|
|509   |  phi_10                           |mux_119                                 |   132|
|510   |    tehb1                          |TEHB_198                                |   132|
|511   |  phi_3                            |mux_120                                 |    98|
|512   |    tehb1                          |TEHB_197                                |    98|
|513   |  phi_35                           |mux_121                                 |    66|
|514   |    tehb1                          |TEHB_196                                |    66|
|515   |  phi_37                           |mux_122                                 |     9|
|516   |    tehb1                          |TEHB_195                                |     9|
|517   |  phi_44                           |mux_123                                 |    66|
|518   |    tehb1                          |TEHB_194                                |    66|
|519   |  phi_45                           |mux_124                                 |   231|
|520   |    tehb1                          |TEHB_193                                |   231|
|521   |  phi_9                            |mux_125                                 |    66|
|522   |    tehb1                          |TEHB_192                                |    66|
|523   |  phi_n0                           |merge                                   |   101|
|524   |    tehb1                          |TEHB_191                                |   101|
|525   |  phi_n1                           |merge_126                               |   100|
|526   |    tehb1                          |TEHB_190                                |   100|
|527   |  phi_n10                          |merge__parameterized0                   |    68|
|528   |    tehb1                          |TEHB_189                                |    68|
|529   |  phi_n11                          |merge__parameterized0_127               |    65|
|530   |    tehb1                          |TEHB_188                                |    65|
|531   |  phi_n12                          |merge__parameterized0_128               |    65|
|532   |    tehb1                          |TEHB_187                                |    65|
|533   |  phi_n13                          |merge_129                               |   152|
|534   |    tehb1                          |TEHB_186                                |   152|
|535   |  phi_n14                          |merge_130                               |    69|
|536   |    tehb1                          |TEHB_185                                |    69|
|537   |  phi_n15                          |merge_131                               |    69|
|538   |    tehb1                          |TEHB_184                                |    69|
|539   |  phi_n17                          |merge__parameterized0_133               |    65|
|540   |    tehb1                          |TEHB_182                                |    65|
|541   |  phi_n18                          |merge_134                               |   100|
|542   |    tehb1                          |TEHB_181                                |   100|
|543   |  phi_n19                          |merge__parameterized0_135               |    97|
|544   |    tehb1                          |TEHB_180                                |    97|
|545   |  phi_n2                           |merge__parameterized0_136               |    96|
|546   |    tehb1                          |TEHB_179                                |    96|
|547   |  phi_n20                          |merge__parameterized0_137               |    67|
|548   |    tehb1                          |TEHB_178                                |    67|
|549   |  phi_n21                          |merge__parameterized0_138               |    65|
|550   |    tehb1                          |TEHB_177                                |    65|
|551   |  phi_n22                          |merge_139                               |   185|
|552   |    tehb1                          |TEHB_176                                |   185|
|553   |  phi_n23                          |merge_140                               |    66|
|554   |    tehb1                          |TEHB_175                                |    66|
|555   |  phi_n24                          |merge__parameterized0_141               |    66|
|556   |    tehb1                          |TEHB_174                                |    66|
|557   |  phi_n25                          |merge__parameterized0_142               |    14|
|558   |    tehb1                          |TEHB_173                                |    14|
|559   |  phi_n26                          |merge__parameterized0_143               |    67|
|560   |    tehb1                          |TEHB_172                                |    67|
|561   |  phi_n27                          |merge__parameterized0_144               |    66|
|562   |    tehb1                          |TEHB_171                                |    66|
|563   |  phi_n28                          |merge__parameterized0_145               |    66|
|564   |    tehb1                          |TEHB_170                                |    66|
|565   |  phi_n29                          |merge_146                               |   156|
|566   |    tehb1                          |TEHB_169                                |   156|
|567   |  phi_n3                           |merge__parameterized0_147               |    65|
|568   |    tehb1                          |TEHB_168                                |    65|
|569   |  phi_n30                          |merge_148                               |    13|
|570   |    tehb1                          |TEHB_167                                |    13|
|571   |  phi_n31                          |merge_149                               |    66|
|572   |    tehb1                          |TEHB_166                                |    66|
|573   |  phi_n32                          |merge__parameterized0_150               |    69|
|574   |    tehb1                          |TEHB_165                                |    69|
|575   |  phi_n4                           |merge__parameterized0_151               |    65|
|576   |    tehb1                          |TEHB_164                                |    65|
|577   |  phi_n5                           |merge_152                               |   185|
|578   |    tehb1                          |TEHB_163                                |   185|
|579   |  phi_n6                           |merge_153                               |   101|
|580   |    tehb1                          |TEHB_162                                |   101|
|581   |  phi_n7                           |merge_154                               |    69|
|582   |    tehb1                          |TEHB_161                                |    69|
|583   |  phi_n8                           |merge__parameterized0_155               |   183|
|584   |    tehb1                          |TEHB_160                                |   183|
|585   |  phi_n9                           |merge__parameterized0_156               |   136|
|586   |    tehb1                          |TEHB_159                                |   136|
|587   |  ret_0                            |ret_op                                  |    66|
|588   |    tehb                           |TEHB_158                                |    66|
|589   |  start_0                          |start_node__parameterized0              |     9|
|590   |    startBuff                      |elasticBuffer__parameterized0           |     5|
|591   |      oehb1                        |OEHB__parameterized0                    |     1|
|592   |      tehb1                        |TEHB__parameterized0_157                |     4|
|593   |  store_1                          |mc_store_op                             |     1|
|594   |    join_write                     |join__parameterized0                    |     1|
|595   |      allPValidAndGate             |andN                                    |     1|
+------+-----------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:03:22 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 19023 ; free virtual = 210246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 400 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:03:20 . Memory (MB): peak = 2473.848 ; gain = 538.801 ; free physical = 22983 ; free virtual = 214295
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:03:27 . Memory (MB): peak = 2473.848 ; gain = 695.641 ; free physical = 22968 ; free virtual = 214274
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2473.848 ; gain = 0.000 ; free physical = 23211 ; free virtual = 214508
INFO: [Netlist 29-17] Analyzing 2610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/Dynamatic/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2517.953 ; gain = 0.000 ; free physical = 22964 ; free virtual = 214214
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
383 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:03:54 . Memory (MB): peak = 2517.953 ; gain = 1021.777 ; free physical = 23051 ; free virtual = 214341
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:46:27 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_2mm
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 22698 |     0 |    101400 | 22.38 |
|   LUT as Logic             | 22588 |     0 |    101400 | 22.28 |
|   LUT as Memory            |   110 |     0 |     35000 |  0.31 |
|     LUT as Distributed RAM |   110 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  7681 |     0 |    202800 |  3.79 |
|   Register as Flip Flop    |  7681 |     0 |    202800 |  3.79 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1245 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   105 |     0 |     25350 |  0.41 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 162   |          Yes |           - |          Set |
| 3500  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 4019  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |       600 |  2.00 |
|   DSP48E1 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9469 |                 LUT |
| LUT4     | 6322 |                 LUT |
| LUT5     | 6036 |                 LUT |
| FDRE     | 4019 |        Flop & Latch |
| FDCE     | 3500 |        Flop & Latch |
| LUT3     | 1813 |                 LUT |
| LUT2     | 1794 |                 LUT |
| MUXF7    | 1245 |               MuxFx |
| CARRY4   | 1217 |          CarryLogic |
| FDPE     |  162 |        Flop & Latch |
| RAMD32   |  158 |  Distributed Memory |
| MUXF8    |  105 |               MuxFx |
| LUT1     |  100 |                 LUT |
| RAMS32   |   48 |  Distributed Memory |
| DSP48E1  |   12 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:46:36 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.718ns  (required time - arrival time)
  Source:                 Buffer_49/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            phi_10/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 2.120ns (28.844%)  route 5.230ns (71.156%))
  Logic Levels:           19  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7898, unset)         0.672     0.672    Buffer_49/oehb1/clk
                         FDCE                                         r  Buffer_49/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 f  Buffer_49/oehb1/validArray_reg[0]/Q
                         net (fo=9, unplaced)         0.584     1.465    Buffer_4/oehb1/branchC_52_pValidArray_0
                         LUT5 (Prop_lut5_I0_O)        0.153     1.618 f  Buffer_4/oehb1/data_reg[0]_i_3/O
                         net (fo=2, unplaced)         0.351     1.969    forkC_44/generateBlocks[1].regblock/phiC_34_pValidArray_1
                         LUT6 (Prop_lut6_I0_O)        0.053     2.022 f  forkC_44/generateBlocks[1].regblock/full_reg_i_2__29/O
                         net (fo=9, unplaced)         0.381     2.403    phiC_34/fork_C1/generateBlocks[0].regblock/oehb1_valid
                         LUT2 (Prop_lut2_I1_O)        0.053     2.456 f  phiC_34/fork_C1/generateBlocks[0].regblock/reg_value_i_2__29/O
                         net (fo=10, unplaced)        0.383     2.839    phiC_35/oehb1/data_reg_reg[0]_3
                         LUT6 (Prop_lut6_I3_O)        0.053     2.892 r  phiC_35/oehb1/Memory_reg_0_15_0_0_i_1__0/O
                         net (fo=98, unplaced)        0.439     3.331    phiC_35/oehb1/data_reg_reg[0]_0
                         LUT6 (Prop_lut6_I1_O)        0.053     3.384 r  phiC_35/oehb1/A_address1[0]_INST_0_i_1/O
                         net (fo=4, unplaced)         0.271     3.655    add_22/dataInArray[0][0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     3.995 r  add_22/data_reg_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     4.003    add_22/data_reg_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.063 r  add_22/data_reg_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.063    add_22/data_reg_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.123 r  add_22/data_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.123    add_22/data_reg_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.183 r  add_22/data_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.183    add_22/data_reg_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.243 r  add_22/data_reg_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.243    add_22/data_reg_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.303 r  add_22/data_reg_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.303    add_22/data_reg_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     4.492 f  add_22/data_reg_reg[27]_i_1/O[3]
                         net (fo=3, unplaced)         0.376     4.868    add_22/data_reg_reg[31][26]
                         LUT2 (Prop_lut2_I1_O)        0.142     5.010 r  add_22/reg_value_i_7__6/O
                         net (fo=1, unplaced)         0.000     5.010    icmp_23/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.320 r  icmp_23/reg_value_reg_i_2/CO[3]
                         net (fo=29, unplaced)        0.587     5.907    forkC_46/generateBlocks[0].regblock/dataOutArray[0][0]
                         LUT4 (Prop_lut4_I2_O)        0.053     5.960 f  forkC_46/generateBlocks[0].regblock/reg_value_i_7__2/O
                         net (fo=1, unplaced)         0.340     6.300    fork_33/generateBlocks[5].regblock/fork_33_nReadyArray_4
                         LUT6 (Prop_lut6_I5_O)        0.053     6.353 r  fork_33/generateBlocks[5].regblock/reg_value_i_3__3/O
                         net (fo=3, unplaced)         0.358     6.711    fork_33/generateBlocks[2].regblock/reg_value_i_3__20_0
                         LUT6 (Prop_lut6_I3_O)        0.053     6.764 r  fork_33/generateBlocks[2].regblock/full_reg_i_6/O
                         net (fo=5, unplaced)         0.368     7.132    fork_33/generateBlocks[2].regblock/forkStop_6
                         LUT4 (Prop_lut4_I0_O)        0.053     7.185 f  fork_33/generateBlocks[2].regblock/full_reg_i_2__20/O
                         net (fo=5, unplaced)         0.368     7.553    phiC_35/oehb1/data_reg_reg[0]_2
                         LUT6 (Prop_lut6_I4_O)        0.053     7.606 r  phiC_35/oehb1/data_reg[31]_i_1__3/O
                         net (fo=32, unplaced)        0.416     8.022    phi_10/tehb1/E[0]
                         FDCE                                         r  phi_10/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7898, unset)         0.638     4.638    phi_10/tehb1/clk
                         FDCE                                         r  phi_10/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    phi_10/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 -3.718    




report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.840 ; gain = 197.887 ; free physical = 22484 ; free virtual = 213693
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.406 ; gain = 114.566 ; free physical = 21909 ; free virtual = 213144

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a17b8343

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2830.406 ; gain = 0.000 ; free physical = 21871 ; free virtual = 213106

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1551d62aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.387 ; gain = 0.004 ; free physical = 20992 ; free virtual = 212226
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b476ed7f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.387 ; gain = 0.004 ; free physical = 20961 ; free virtual = 212199
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13d2a5933

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2884.387 ; gain = 0.004 ; free physical = 20862 ; free virtual = 212184
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 13d2a5933

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2884.387 ; gain = 0.004 ; free physical = 20831 ; free virtual = 212153
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13d2a5933

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.387 ; gain = 0.004 ; free physical = 20737 ; free virtual = 212058
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13d2a5933

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2884.387 ; gain = 0.004 ; free physical = 20708 ; free virtual = 212030
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               2  |               2  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 20563 ; free virtual = 211805
Ending Logic Optimization Task | Checksum: 1c5ccc260

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.387 ; gain = 0.004 ; free physical = 20533 ; free virtual = 211775

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c5ccc260

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 20463 ; free virtual = 211718

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c5ccc260

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 20478 ; free virtual = 211737

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 20473 ; free virtual = 211733
Ending Netlist Obfuscation Task | Checksum: 1c5ccc260

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.387 ; gain = 0.000 ; free physical = 20489 ; free virtual = 211751
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2884.387 ; gain = 168.547 ; free physical = 20455 ; free virtual = 211720
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.406 ; gain = 0.000 ; free physical = 19404 ; free virtual = 210626
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3c9322b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2916.406 ; gain = 0.000 ; free physical = 19404 ; free virtual = 210626
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.406 ; gain = 0.000 ; free physical = 19383 ; free virtual = 210605

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d6d665fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.406 ; gain = 0.000 ; free physical = 18727 ; free virtual = 210044

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ebfb53c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2949.398 ; gain = 32.992 ; free physical = 18084 ; free virtual = 209453

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ebfb53c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2949.398 ; gain = 32.992 ; free physical = 18071 ; free virtual = 209442
Phase 1 Placer Initialization | Checksum: 18ebfb53c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2949.398 ; gain = 32.992 ; free physical = 18045 ; free virtual = 209426

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1189e2ef8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2996.930 ; gain = 80.523 ; free physical = 17755 ; free virtual = 209152

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 224 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1062 nets or cells. Created 1000 new cells, deleted 62 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell mul_54/multiply_unit/q2_reg. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2999.898 ; gain = 0.000 ; free physical = 18436 ; free virtual = 209886
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2999.898 ; gain = 0.000 ; free physical = 18400 ; free virtual = 209850

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             62  |                  1062  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           15  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1015  |             62  |                  1063  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a68ad0d3

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18446 ; free virtual = 209901
Phase 2.2 Global Placement Core | Checksum: b63dfb79

Time (s): cpu = 00:02:22 ; elapsed = 00:00:58 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18276 ; free virtual = 209782
Phase 2 Global Placement | Checksum: b63dfb79

Time (s): cpu = 00:02:22 ; elapsed = 00:00:58 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18291 ; free virtual = 209797

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e7648397

Time (s): cpu = 00:02:29 ; elapsed = 00:01:00 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18488 ; free virtual = 209989

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f5356903

Time (s): cpu = 00:02:42 ; elapsed = 00:01:06 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18605 ; free virtual = 210101

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ed76f4d4

Time (s): cpu = 00:02:43 ; elapsed = 00:01:06 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18474 ; free virtual = 209969

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 120c58b06

Time (s): cpu = 00:02:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18462 ; free virtual = 209957

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ebbbd0f6

Time (s): cpu = 00:02:57 ; elapsed = 00:01:14 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 18210 ; free virtual = 209726

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 174d05016

Time (s): cpu = 00:03:11 ; elapsed = 00:01:27 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 17986 ; free virtual = 209571

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e47f71c5

Time (s): cpu = 00:03:13 ; elapsed = 00:01:28 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 17957 ; free virtual = 209563

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15f9a2617

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 17948 ; free virtual = 209554

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cd089c3a

Time (s): cpu = 00:03:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 17516 ; free virtual = 209156
Phase 3 Detail Placement | Checksum: 1cd089c3a

Time (s): cpu = 00:03:35 ; elapsed = 00:01:40 . Memory (MB): peak = 2999.898 ; gain = 83.492 ; free physical = 17509 ; free virtual = 209149

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12568e94a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12568e94a

Time (s): cpu = 00:03:49 ; elapsed = 00:01:45 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 16967 ; free virtual = 208589
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.149. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ac184878

Time (s): cpu = 00:05:02 ; elapsed = 00:02:45 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 20693 ; free virtual = 212311
Phase 4.1 Post Commit Optimization | Checksum: ac184878

Time (s): cpu = 00:05:03 ; elapsed = 00:02:45 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 20700 ; free virtual = 212318

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ac184878

Time (s): cpu = 00:05:03 ; elapsed = 00:02:45 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 20685 ; free virtual = 212303

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ac184878

Time (s): cpu = 00:05:03 ; elapsed = 00:02:46 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 20669 ; free virtual = 212287

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3049.703 ; gain = 0.000 ; free physical = 20661 ; free virtual = 212279
Phase 4.4 Final Placement Cleanup | Checksum: eb5ded37

Time (s): cpu = 00:05:04 ; elapsed = 00:02:46 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 20585 ; free virtual = 212203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb5ded37

Time (s): cpu = 00:05:04 ; elapsed = 00:02:46 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 20585 ; free virtual = 212203
Ending Placer Task | Checksum: cb69ddc4

Time (s): cpu = 00:05:04 ; elapsed = 00:02:46 . Memory (MB): peak = 3049.703 ; gain = 133.297 ; free physical = 20585 ; free virtual = 212203
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:10 ; elapsed = 00:02:54 . Memory (MB): peak = 3049.703 ; gain = 165.316 ; free physical = 20755 ; free virtual = 212373
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7cda4ce2 ConstDB: 0 ShapeSum: 4e8f90e2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "beta_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "beta_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 11db48205

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3157.707 ; gain = 12.656 ; free physical = 20281 ; free virtual = 211899
Post Restoration Checksum: NetGraph: f3e4eefc NumContArr: 29cf9309 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11db48205

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3197.516 ; gain = 52.465 ; free physical = 20233 ; free virtual = 211851

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11db48205

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3211.516 ; gain = 66.465 ; free physical = 20196 ; free virtual = 211814

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11db48205

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3211.516 ; gain = 66.465 ; free physical = 20187 ; free virtual = 211806
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 272d746a2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3240.531 ; gain = 95.480 ; free physical = 20007 ; free virtual = 211624
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.990 | TNS=-16990.261| WHS=-0.174 | THS=-100.100|

Phase 2 Router Initialization | Checksum: 2584d20f0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3251.531 ; gain = 106.480 ; free physical = 20029 ; free virtual = 211645

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26156
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26156
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 12fffba0a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3251.531 ; gain = 106.480 ; free physical = 20088 ; free virtual = 211684
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 177cfa10d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:35 . Memory (MB): peak = 3271.531 ; gain = 126.480 ; free physical = 20002 ; free virtual = 211600
INFO: [Route 35-580] Design has 507 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                        Buffer_11/oehb1/data_reg_reg[15]/D|
|                      clk |                      clk |                                                                         Buffer_11/tehb1/data_reg_reg[1]/D|
|                      clk |                      clk |                                                                         Buffer_11/oehb1/data_reg_reg[6]/D|
|                      clk |                      clk |                                                                         Buffer_11/oehb1/data_reg_reg[5]/D|
|                      clk |                      clk |                                                                        Buffer_11/oehb1/data_reg_reg[12]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 177cfa10d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:35 . Memory (MB): peak = 3271.531 ; gain = 126.480 ; free physical = 19998 ; free virtual = 211595

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 28998
 Number of Nodes with overlaps = 10578
 Number of Nodes with overlaps = 4127
 Number of Nodes with overlaps = 2009
 Number of Nodes with overlaps = 1076
 Number of Nodes with overlaps = 661
 Number of Nodes with overlaps = 364
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.979 | TNS=-22497.921| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 100feebea

Time (s): cpu = 00:30:57 ; elapsed = 00:14:42 . Memory (MB): peak = 3313.531 ; gain = 168.480 ; free physical = 33894 ; free virtual = 225190

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 444
 Number of Nodes with overlaps = 574
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.104 | TNS=-22369.097| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e993f13e

Time (s): cpu = 00:46:38 ; elapsed = 00:23:11 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38110 ; free virtual = 229034
Phase 4 Rip-up And Reroute | Checksum: e993f13e

Time (s): cpu = 00:46:38 ; elapsed = 00:23:11 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38105 ; free virtual = 229029

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c6b5cabd

Time (s): cpu = 00:46:41 ; elapsed = 00:23:12 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38112 ; free virtual = 229036
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.841 | TNS=-21995.065| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 164f6e57f

Time (s): cpu = 00:46:42 ; elapsed = 00:23:13 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38104 ; free virtual = 229028

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164f6e57f

Time (s): cpu = 00:46:42 ; elapsed = 00:23:13 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38104 ; free virtual = 229028
Phase 5 Delay and Skew Optimization | Checksum: 164f6e57f

Time (s): cpu = 00:46:42 ; elapsed = 00:23:13 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38104 ; free virtual = 229028

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 166e04540

Time (s): cpu = 00:46:45 ; elapsed = 00:23:14 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38103 ; free virtual = 229027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.841 | TNS=-21912.034| WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 166e04540

Time (s): cpu = 00:46:45 ; elapsed = 00:23:14 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38098 ; free virtual = 229022
Phase 6 Post Hold Fix | Checksum: 166e04540

Time (s): cpu = 00:46:45 ; elapsed = 00:23:14 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38094 ; free virtual = 229018

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.03622 %
  Global Horizontal Routing Utilization  = 10.381 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 89.1329%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y210 -> INT_R_X39Y217
   INT_L_X32Y202 -> INT_R_X39Y209
South Dir 8x8 Area, Max Cong = 87.0777%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y194 -> INT_R_X39Y201
East Dir 16x16 Area, Max Cong = 88.8155%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y202 -> INT_R_X47Y217
   INT_L_X32Y186 -> INT_R_X47Y201
West Dir 2x2 Area, Max Cong = 90.0735%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y214 -> INT_R_X33Y215
   INT_L_X36Y212 -> INT_R_X37Y213
   INT_L_X36Y210 -> INT_R_X37Y211
   INT_L_X36Y208 -> INT_R_X37Y209
   INT_L_X36Y206 -> INT_R_X37Y207

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.8 Sparse Ratio: 0.875
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.529412 Sparse Ratio: 3.75

Phase 7 Route finalize | Checksum: 11dc7e2b2

Time (s): cpu = 00:46:46 ; elapsed = 00:23:15 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38090 ; free virtual = 229014

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11dc7e2b2

Time (s): cpu = 00:46:46 ; elapsed = 00:23:15 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38097 ; free virtual = 229021

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1241b07b5

Time (s): cpu = 00:46:48 ; elapsed = 00:23:17 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38098 ; free virtual = 229022

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.841 | TNS=-21912.034| WHS=0.064  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1241b07b5

Time (s): cpu = 00:46:49 ; elapsed = 00:23:18 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38097 ; free virtual = 229021
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:46:49 ; elapsed = 00:23:18 . Memory (MB): peak = 3317.531 ; gain = 172.480 ; free physical = 38159 ; free virtual = 229083

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:46:55 ; elapsed = 00:23:26 . Memory (MB): peak = 3317.531 ; gain = 267.828 ; free physical = 38159 ; free virtual = 229083
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 17:13:13 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_2mm
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 23444 |     0 |    101400 | 23.12 |
|   LUT as Logic             | 23334 |     0 |    101400 | 23.01 |
|   LUT as Memory            |   110 |     0 |     35000 |  0.31 |
|     LUT as Distributed RAM |   110 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  7696 |     0 |    202800 |  3.79 |
|   Register as Flip Flop    |  7696 |     0 |    202800 |  3.79 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1245 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   105 |     0 |     25350 |  0.41 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 162   |          Yes |           - |          Set |
| 3500  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 4034  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  7014 |     0 |     25350 | 27.67 |
|   SLICEL                                   |  4318 |     0 |           |       |
|   SLICEM                                   |  2696 |     0 |           |       |
| LUT as Logic                               | 23334 |     0 |    101400 | 23.01 |
|   using O5 output only                     |     3 |       |           |       |
|   using O6 output only                     | 21133 |       |           |       |
|   using O5 and O6                          |  2198 |       |           |       |
| LUT as Memory                              |   110 |     0 |     35000 |  0.31 |
|   LUT as Distributed RAM                   |   110 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    96 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  7696 |     0 |    202800 |  3.79 |
|   Register driven from within the Slice    |  4425 |       |           |       |
|   Register driven from outside the Slice   |  3271 |       |           |       |
|     LUT in front of the register is unused |  1506 |       |           |       |
|     LUT in front of the register is used   |  1765 |       |           |       |
| Unique Control Sets                        |   248 |       |     25350 |  0.98 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |       600 |  2.00 |
|   DSP48E1 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9469 |                 LUT |
| LUT4     | 6324 |                 LUT |
| LUT5     | 6034 |                 LUT |
| FDRE     | 4034 |        Flop & Latch |
| FDCE     | 3500 |        Flop & Latch |
| LUT3     | 1813 |                 LUT |
| LUT2     | 1794 |                 LUT |
| MUXF7    | 1245 |               MuxFx |
| CARRY4   | 1217 |          CarryLogic |
| FDPE     |  162 |        Flop & Latch |
| RAMD32   |  158 |  Distributed Memory |
| MUXF8    |  105 |               MuxFx |
| LUT1     |   98 |                 LUT |
| RAMS32   |   48 |  Distributed Memory |
| DSP48E1  |   12 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 17:13:15 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 c_LSQ_tmp/storeQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_tmp/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.069ns (27.052%)  route 5.579ns (72.948%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 5.394 - 4.000 ) 
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7913, unset)         1.574     1.574    c_LSQ_tmp/storeQ/clk
    SLICE_X45Y209        FDRE                                         r  c_LSQ_tmp/storeQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.269     1.843 r  c_LSQ_tmp/storeQ/head_reg[1]/Q
                         net (fo=100, routed)         0.958     2.801    c_LSQ_tmp/storeQ/storeQ_io_storeHead[1]
    SLICE_X44Y203        LUT6 (Prop_lut6_I2_O)        0.053     2.854 f  c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.668     3.523    c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_4_n_0
    SLICE_X46Y205        LUT6 (Prop_lut6_I2_O)        0.053     3.576 r  c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_1/O
                         net (fo=17, routed)          0.813     4.389    c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_1_n_0
    SLICE_X53Y208        LUT6 (Prop_lut6_I3_O)        0.053     4.442 r  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_333/O
                         net (fo=1, routed)           0.000     4.442    c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_333_n_0
    SLICE_X53Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.766 r  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.766    c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_256_n_0
    SLICE_X53Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.824 r  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.824    c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_171_n_0
    SLICE_X53Y210        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     4.956 f  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_120/CO[2]
                         net (fo=1, routed)           0.631     5.586    c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_10_1[0]
    SLICE_X51Y197        LUT6 (Prop_lut6_I4_O)        0.161     5.747 f  c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_55/O
                         net (fo=1, routed)           0.308     6.055    c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_55_n_0
    SLICE_X51Y197        LUT6 (Prop_lut6_I5_O)        0.053     6.108 r  c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_10/O
                         net (fo=1, routed)           0.617     6.726    c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_10_n_0
    SLICE_X55Y203        LUT6 (Prop_lut6_I3_O)        0.053     6.779 r  c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_1/O
                         net (fo=17, routed)          0.467     7.246    c_LSQ_tmp/loadQ/head_reg[2]_0
    SLICE_X55Y203        LUT6 (Prop_lut6_I0_O)        0.053     7.299 f  c_LSQ_tmp/loadQ/tmp_we0_INST_0/O
                         net (fo=84, routed)          0.605     7.904    Buffer_30/oehb1/counter1_reg[3]
    SLICE_X55Y210        LUT6 (Prop_lut6_I5_O)        0.053     7.957 r  Buffer_30/oehb1/counter[3]_i_2/O
                         net (fo=1, routed)           0.256     8.214    MC_tmp/DI[0]
    SLICE_X55Y212        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.516 r  MC_tmp/counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    MC_tmp/counter_reg[3]_i_1_n_0
    SLICE_X55Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.574 r  MC_tmp/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.574    MC_tmp/counter_reg[7]_i_1_n_0
    SLICE_X55Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.632 r  MC_tmp/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    MC_tmp/counter_reg[11]_i_1_n_0
    SLICE_X55Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.690 r  MC_tmp/counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    MC_tmp/counter_reg[15]_i_1_n_0
    SLICE_X55Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.748 r  MC_tmp/counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    MC_tmp/counter_reg[19]_i_1_n_0
    SLICE_X55Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     8.968 r  MC_tmp/counter_reg[23]_i_1/O[1]
                         net (fo=2, routed)           0.255     9.222    MC_tmp/counter[21]
    SLICE_X53Y217        FDCE                                         r  MC_tmp/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7913, unset)         1.394     5.394    MC_tmp/clk
    SLICE_X53Y217        FDCE                                         r  MC_tmp/counter_reg[21]/C
                         clock pessimism              0.138     5.532    
                         clock uncertainty           -0.035     5.497    
    SLICE_X53Y217        FDCE (Setup_fdce_C_D)       -0.117     5.380    MC_tmp/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 -3.843    




INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 17:13:16 2022...
