
edirnekapi_FC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001125c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  08011430  08011430  00021430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011a38  08011a38  000301e8  2**0
                  CONTENTS
  4 .ARM          00000008  08011a38  08011a38  00021a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011a40  08011a40  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011a40  08011a40  00021a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011a44  08011a44  00021a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08011a48  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fb4  200001e8  08011c30  000301e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000119c  08011c30  0003119c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014327  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030fc  00000000  00000000  0004453f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e30  00000000  00000000  00047640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  00048470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026159  00000000  00000000  00049170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f0c  00000000  00000000  0006f2c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dba89  00000000  00000000  000851d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00160c5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056b8  00000000  00000000  00160cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011414 	.word	0x08011414

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	08011414 	.word	0x08011414

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_frsub>:
 8000cc8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ccc:	e002      	b.n	8000cd4 <__addsf3>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_fsub>:
 8000cd0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cd4 <__addsf3>:
 8000cd4:	0042      	lsls	r2, r0, #1
 8000cd6:	bf1f      	itttt	ne
 8000cd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cdc:	ea92 0f03 	teqne	r2, r3
 8000ce0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ce4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce8:	d06a      	beq.n	8000dc0 <__addsf3+0xec>
 8000cea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cf2:	bfc1      	itttt	gt
 8000cf4:	18d2      	addgt	r2, r2, r3
 8000cf6:	4041      	eorgt	r1, r0
 8000cf8:	4048      	eorgt	r0, r1
 8000cfa:	4041      	eorgt	r1, r0
 8000cfc:	bfb8      	it	lt
 8000cfe:	425b      	neglt	r3, r3
 8000d00:	2b19      	cmp	r3, #25
 8000d02:	bf88      	it	hi
 8000d04:	4770      	bxhi	lr
 8000d06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4240      	negne	r0, r0
 8000d16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000d1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000d1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4249      	negne	r1, r1
 8000d26:	ea92 0f03 	teq	r2, r3
 8000d2a:	d03f      	beq.n	8000dac <__addsf3+0xd8>
 8000d2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d30:	fa41 fc03 	asr.w	ip, r1, r3
 8000d34:	eb10 000c 	adds.w	r0, r0, ip
 8000d38:	f1c3 0320 	rsb	r3, r3, #32
 8000d3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__addsf3+0x78>
 8000d46:	4249      	negs	r1, r1
 8000d48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d50:	d313      	bcc.n	8000d7a <__addsf3+0xa6>
 8000d52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d56:	d306      	bcc.n	8000d66 <__addsf3+0x92>
 8000d58:	0840      	lsrs	r0, r0, #1
 8000d5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d5e:	f102 0201 	add.w	r2, r2, #1
 8000d62:	2afe      	cmp	r2, #254	; 0xfe
 8000d64:	d251      	bcs.n	8000e0a <__addsf3+0x136>
 8000d66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d6e:	bf08      	it	eq
 8000d70:	f020 0001 	biceq.w	r0, r0, #1
 8000d74:	ea40 0003 	orr.w	r0, r0, r3
 8000d78:	4770      	bx	lr
 8000d7a:	0049      	lsls	r1, r1, #1
 8000d7c:	eb40 0000 	adc.w	r0, r0, r0
 8000d80:	3a01      	subs	r2, #1
 8000d82:	bf28      	it	cs
 8000d84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d88:	d2ed      	bcs.n	8000d66 <__addsf3+0x92>
 8000d8a:	fab0 fc80 	clz	ip, r0
 8000d8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d92:	ebb2 020c 	subs.w	r2, r2, ip
 8000d96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d9a:	bfaa      	itet	ge
 8000d9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da0:	4252      	neglt	r2, r2
 8000da2:	4318      	orrge	r0, r3
 8000da4:	bfbc      	itt	lt
 8000da6:	40d0      	lsrlt	r0, r2
 8000da8:	4318      	orrlt	r0, r3
 8000daa:	4770      	bx	lr
 8000dac:	f092 0f00 	teq	r2, #0
 8000db0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000db4:	bf06      	itte	eq
 8000db6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000dba:	3201      	addeq	r2, #1
 8000dbc:	3b01      	subne	r3, #1
 8000dbe:	e7b5      	b.n	8000d2c <__addsf3+0x58>
 8000dc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc8:	bf18      	it	ne
 8000dca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dce:	d021      	beq.n	8000e14 <__addsf3+0x140>
 8000dd0:	ea92 0f03 	teq	r2, r3
 8000dd4:	d004      	beq.n	8000de0 <__addsf3+0x10c>
 8000dd6:	f092 0f00 	teq	r2, #0
 8000dda:	bf08      	it	eq
 8000ddc:	4608      	moveq	r0, r1
 8000dde:	4770      	bx	lr
 8000de0:	ea90 0f01 	teq	r0, r1
 8000de4:	bf1c      	itt	ne
 8000de6:	2000      	movne	r0, #0
 8000de8:	4770      	bxne	lr
 8000dea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dee:	d104      	bne.n	8000dfa <__addsf3+0x126>
 8000df0:	0040      	lsls	r0, r0, #1
 8000df2:	bf28      	it	cs
 8000df4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	4770      	bx	lr
 8000dfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dfe:	bf3c      	itt	cc
 8000e00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000e04:	4770      	bxcc	lr
 8000e06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e12:	4770      	bx	lr
 8000e14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e18:	bf16      	itet	ne
 8000e1a:	4608      	movne	r0, r1
 8000e1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e20:	4601      	movne	r1, r0
 8000e22:	0242      	lsls	r2, r0, #9
 8000e24:	bf06      	itte	eq
 8000e26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e2a:	ea90 0f01 	teqeq	r0, r1
 8000e2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e32:	4770      	bx	lr

08000e34 <__aeabi_ui2f>:
 8000e34:	f04f 0300 	mov.w	r3, #0
 8000e38:	e004      	b.n	8000e44 <__aeabi_i2f+0x8>
 8000e3a:	bf00      	nop

08000e3c <__aeabi_i2f>:
 8000e3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e40:	bf48      	it	mi
 8000e42:	4240      	negmi	r0, r0
 8000e44:	ea5f 0c00 	movs.w	ip, r0
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e50:	4601      	mov	r1, r0
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	e01c      	b.n	8000e92 <__aeabi_l2f+0x2a>

08000e58 <__aeabi_ul2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	e00a      	b.n	8000e7c <__aeabi_l2f+0x14>
 8000e66:	bf00      	nop

08000e68 <__aeabi_l2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e74:	d502      	bpl.n	8000e7c <__aeabi_l2f+0x14>
 8000e76:	4240      	negs	r0, r0
 8000e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e7c:	ea5f 0c01 	movs.w	ip, r1
 8000e80:	bf02      	ittt	eq
 8000e82:	4684      	moveq	ip, r0
 8000e84:	4601      	moveq	r1, r0
 8000e86:	2000      	moveq	r0, #0
 8000e88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e8c:	bf08      	it	eq
 8000e8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e96:	fabc f28c 	clz	r2, ip
 8000e9a:	3a08      	subs	r2, #8
 8000e9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea0:	db10      	blt.n	8000ec4 <__aeabi_l2f+0x5c>
 8000ea2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000eb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f102 0220 	add.w	r2, r2, #32
 8000ec8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ed4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_ldivmod>:
 8000ee4:	b97b      	cbnz	r3, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee6:	b972      	cbnz	r2, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	bfbe      	ittt	lt
 8000eec:	2000      	movlt	r0, #0
 8000eee:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ef2:	e006      	blt.n	8000f02 <__aeabi_ldivmod+0x1e>
 8000ef4:	bf08      	it	eq
 8000ef6:	2800      	cmpeq	r0, #0
 8000ef8:	bf1c      	itt	ne
 8000efa:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000efe:	f04f 30ff 	movne.w	r0, #4294967295
 8000f02:	f000 b9f5 	b.w	80012f0 <__aeabi_idiv0>
 8000f06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f0e:	2900      	cmp	r1, #0
 8000f10:	db09      	blt.n	8000f26 <__aeabi_ldivmod+0x42>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db1a      	blt.n	8000f4c <__aeabi_ldivmod+0x68>
 8000f16:	f000 f883 	bl	8001020 <__udivmoddi4>
 8000f1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f22:	b004      	add	sp, #16
 8000f24:	4770      	bx	lr
 8000f26:	4240      	negs	r0, r0
 8000f28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db1b      	blt.n	8000f68 <__aeabi_ldivmod+0x84>
 8000f30:	f000 f876 	bl	8001020 <__udivmoddi4>
 8000f34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3c:	b004      	add	sp, #16
 8000f3e:	4240      	negs	r0, r0
 8000f40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f44:	4252      	negs	r2, r2
 8000f46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f4a:	4770      	bx	lr
 8000f4c:	4252      	negs	r2, r2
 8000f4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f52:	f000 f865 	bl	8001020 <__udivmoddi4>
 8000f56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5e:	b004      	add	sp, #16
 8000f60:	4240      	negs	r0, r0
 8000f62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f66:	4770      	bx	lr
 8000f68:	4252      	negs	r2, r2
 8000f6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6e:	f000 f857 	bl	8001020 <__udivmoddi4>
 8000f72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7a:	b004      	add	sp, #16
 8000f7c:	4252      	negs	r2, r2
 8000f7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_uldivmod>:
 8000f84:	b953      	cbnz	r3, 8000f9c <__aeabi_uldivmod+0x18>
 8000f86:	b94a      	cbnz	r2, 8000f9c <__aeabi_uldivmod+0x18>
 8000f88:	2900      	cmp	r1, #0
 8000f8a:	bf08      	it	eq
 8000f8c:	2800      	cmpeq	r0, #0
 8000f8e:	bf1c      	itt	ne
 8000f90:	f04f 31ff 	movne.w	r1, #4294967295
 8000f94:	f04f 30ff 	movne.w	r0, #4294967295
 8000f98:	f000 b9aa 	b.w	80012f0 <__aeabi_idiv0>
 8000f9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fa4:	f000 f83c 	bl	8001020 <__udivmoddi4>
 8000fa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fb0:	b004      	add	sp, #16
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2lz>:
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2300      	movs	r3, #0
 8000fba:	4604      	mov	r4, r0
 8000fbc:	460d      	mov	r5, r1
 8000fbe:	f7ff fdad 	bl	8000b1c <__aeabi_dcmplt>
 8000fc2:	b928      	cbnz	r0, 8000fd0 <__aeabi_d2lz+0x1c>
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	4629      	mov	r1, r5
 8000fc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fcc:	f000 b80a 	b.w	8000fe4 <__aeabi_d2ulz>
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000fd6:	f000 f805 	bl	8000fe4 <__aeabi_d2ulz>
 8000fda:	4240      	negs	r0, r0
 8000fdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fe0:	bd38      	pop	{r3, r4, r5, pc}
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_d2ulz>:
 8000fe4:	b5d0      	push	{r4, r6, r7, lr}
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <__aeabi_d2ulz+0x34>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	4606      	mov	r6, r0
 8000fec:	460f      	mov	r7, r1
 8000fee:	f7ff fb23 	bl	8000638 <__aeabi_dmul>
 8000ff2:	f7ff fdf9 	bl	8000be8 <__aeabi_d2uiz>
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	f7ff faa4 	bl	8000544 <__aeabi_ui2d>
 8000ffc:	4b07      	ldr	r3, [pc, #28]	; (800101c <__aeabi_d2ulz+0x38>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	f7ff fb1a 	bl	8000638 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4630      	mov	r0, r6
 800100a:	4639      	mov	r1, r7
 800100c:	f7ff f95c 	bl	80002c8 <__aeabi_dsub>
 8001010:	f7ff fdea 	bl	8000be8 <__aeabi_d2uiz>
 8001014:	4621      	mov	r1, r4
 8001016:	bdd0      	pop	{r4, r6, r7, pc}
 8001018:	3df00000 	.word	0x3df00000
 800101c:	41f00000 	.word	0x41f00000

08001020 <__udivmoddi4>:
 8001020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001024:	9d08      	ldr	r5, [sp, #32]
 8001026:	4604      	mov	r4, r0
 8001028:	468e      	mov	lr, r1
 800102a:	2b00      	cmp	r3, #0
 800102c:	d14d      	bne.n	80010ca <__udivmoddi4+0xaa>
 800102e:	428a      	cmp	r2, r1
 8001030:	4694      	mov	ip, r2
 8001032:	d969      	bls.n	8001108 <__udivmoddi4+0xe8>
 8001034:	fab2 f282 	clz	r2, r2
 8001038:	b152      	cbz	r2, 8001050 <__udivmoddi4+0x30>
 800103a:	fa01 f302 	lsl.w	r3, r1, r2
 800103e:	f1c2 0120 	rsb	r1, r2, #32
 8001042:	fa20 f101 	lsr.w	r1, r0, r1
 8001046:	fa0c fc02 	lsl.w	ip, ip, r2
 800104a:	ea41 0e03 	orr.w	lr, r1, r3
 800104e:	4094      	lsls	r4, r2
 8001050:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001054:	0c21      	lsrs	r1, r4, #16
 8001056:	fbbe f6f8 	udiv	r6, lr, r8
 800105a:	fa1f f78c 	uxth.w	r7, ip
 800105e:	fb08 e316 	mls	r3, r8, r6, lr
 8001062:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001066:	fb06 f107 	mul.w	r1, r6, r7
 800106a:	4299      	cmp	r1, r3
 800106c:	d90a      	bls.n	8001084 <__udivmoddi4+0x64>
 800106e:	eb1c 0303 	adds.w	r3, ip, r3
 8001072:	f106 30ff 	add.w	r0, r6, #4294967295
 8001076:	f080 811f 	bcs.w	80012b8 <__udivmoddi4+0x298>
 800107a:	4299      	cmp	r1, r3
 800107c:	f240 811c 	bls.w	80012b8 <__udivmoddi4+0x298>
 8001080:	3e02      	subs	r6, #2
 8001082:	4463      	add	r3, ip
 8001084:	1a5b      	subs	r3, r3, r1
 8001086:	b2a4      	uxth	r4, r4
 8001088:	fbb3 f0f8 	udiv	r0, r3, r8
 800108c:	fb08 3310 	mls	r3, r8, r0, r3
 8001090:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001094:	fb00 f707 	mul.w	r7, r0, r7
 8001098:	42a7      	cmp	r7, r4
 800109a:	d90a      	bls.n	80010b2 <__udivmoddi4+0x92>
 800109c:	eb1c 0404 	adds.w	r4, ip, r4
 80010a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80010a4:	f080 810a 	bcs.w	80012bc <__udivmoddi4+0x29c>
 80010a8:	42a7      	cmp	r7, r4
 80010aa:	f240 8107 	bls.w	80012bc <__udivmoddi4+0x29c>
 80010ae:	4464      	add	r4, ip
 80010b0:	3802      	subs	r0, #2
 80010b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80010b6:	1be4      	subs	r4, r4, r7
 80010b8:	2600      	movs	r6, #0
 80010ba:	b11d      	cbz	r5, 80010c4 <__udivmoddi4+0xa4>
 80010bc:	40d4      	lsrs	r4, r2
 80010be:	2300      	movs	r3, #0
 80010c0:	e9c5 4300 	strd	r4, r3, [r5]
 80010c4:	4631      	mov	r1, r6
 80010c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ca:	428b      	cmp	r3, r1
 80010cc:	d909      	bls.n	80010e2 <__udivmoddi4+0xc2>
 80010ce:	2d00      	cmp	r5, #0
 80010d0:	f000 80ef 	beq.w	80012b2 <__udivmoddi4+0x292>
 80010d4:	2600      	movs	r6, #0
 80010d6:	e9c5 0100 	strd	r0, r1, [r5]
 80010da:	4630      	mov	r0, r6
 80010dc:	4631      	mov	r1, r6
 80010de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e2:	fab3 f683 	clz	r6, r3
 80010e6:	2e00      	cmp	r6, #0
 80010e8:	d14a      	bne.n	8001180 <__udivmoddi4+0x160>
 80010ea:	428b      	cmp	r3, r1
 80010ec:	d302      	bcc.n	80010f4 <__udivmoddi4+0xd4>
 80010ee:	4282      	cmp	r2, r0
 80010f0:	f200 80f9 	bhi.w	80012e6 <__udivmoddi4+0x2c6>
 80010f4:	1a84      	subs	r4, r0, r2
 80010f6:	eb61 0303 	sbc.w	r3, r1, r3
 80010fa:	2001      	movs	r0, #1
 80010fc:	469e      	mov	lr, r3
 80010fe:	2d00      	cmp	r5, #0
 8001100:	d0e0      	beq.n	80010c4 <__udivmoddi4+0xa4>
 8001102:	e9c5 4e00 	strd	r4, lr, [r5]
 8001106:	e7dd      	b.n	80010c4 <__udivmoddi4+0xa4>
 8001108:	b902      	cbnz	r2, 800110c <__udivmoddi4+0xec>
 800110a:	deff      	udf	#255	; 0xff
 800110c:	fab2 f282 	clz	r2, r2
 8001110:	2a00      	cmp	r2, #0
 8001112:	f040 8092 	bne.w	800123a <__udivmoddi4+0x21a>
 8001116:	eba1 010c 	sub.w	r1, r1, ip
 800111a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800111e:	fa1f fe8c 	uxth.w	lr, ip
 8001122:	2601      	movs	r6, #1
 8001124:	0c20      	lsrs	r0, r4, #16
 8001126:	fbb1 f3f7 	udiv	r3, r1, r7
 800112a:	fb07 1113 	mls	r1, r7, r3, r1
 800112e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001132:	fb0e f003 	mul.w	r0, lr, r3
 8001136:	4288      	cmp	r0, r1
 8001138:	d908      	bls.n	800114c <__udivmoddi4+0x12c>
 800113a:	eb1c 0101 	adds.w	r1, ip, r1
 800113e:	f103 38ff 	add.w	r8, r3, #4294967295
 8001142:	d202      	bcs.n	800114a <__udivmoddi4+0x12a>
 8001144:	4288      	cmp	r0, r1
 8001146:	f200 80cb 	bhi.w	80012e0 <__udivmoddi4+0x2c0>
 800114a:	4643      	mov	r3, r8
 800114c:	1a09      	subs	r1, r1, r0
 800114e:	b2a4      	uxth	r4, r4
 8001150:	fbb1 f0f7 	udiv	r0, r1, r7
 8001154:	fb07 1110 	mls	r1, r7, r0, r1
 8001158:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800115c:	fb0e fe00 	mul.w	lr, lr, r0
 8001160:	45a6      	cmp	lr, r4
 8001162:	d908      	bls.n	8001176 <__udivmoddi4+0x156>
 8001164:	eb1c 0404 	adds.w	r4, ip, r4
 8001168:	f100 31ff 	add.w	r1, r0, #4294967295
 800116c:	d202      	bcs.n	8001174 <__udivmoddi4+0x154>
 800116e:	45a6      	cmp	lr, r4
 8001170:	f200 80bb 	bhi.w	80012ea <__udivmoddi4+0x2ca>
 8001174:	4608      	mov	r0, r1
 8001176:	eba4 040e 	sub.w	r4, r4, lr
 800117a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800117e:	e79c      	b.n	80010ba <__udivmoddi4+0x9a>
 8001180:	f1c6 0720 	rsb	r7, r6, #32
 8001184:	40b3      	lsls	r3, r6
 8001186:	fa22 fc07 	lsr.w	ip, r2, r7
 800118a:	ea4c 0c03 	orr.w	ip, ip, r3
 800118e:	fa20 f407 	lsr.w	r4, r0, r7
 8001192:	fa01 f306 	lsl.w	r3, r1, r6
 8001196:	431c      	orrs	r4, r3
 8001198:	40f9      	lsrs	r1, r7
 800119a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800119e:	fa00 f306 	lsl.w	r3, r0, r6
 80011a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80011a6:	0c20      	lsrs	r0, r4, #16
 80011a8:	fa1f fe8c 	uxth.w	lr, ip
 80011ac:	fb09 1118 	mls	r1, r9, r8, r1
 80011b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80011b4:	fb08 f00e 	mul.w	r0, r8, lr
 80011b8:	4288      	cmp	r0, r1
 80011ba:	fa02 f206 	lsl.w	r2, r2, r6
 80011be:	d90b      	bls.n	80011d8 <__udivmoddi4+0x1b8>
 80011c0:	eb1c 0101 	adds.w	r1, ip, r1
 80011c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80011c8:	f080 8088 	bcs.w	80012dc <__udivmoddi4+0x2bc>
 80011cc:	4288      	cmp	r0, r1
 80011ce:	f240 8085 	bls.w	80012dc <__udivmoddi4+0x2bc>
 80011d2:	f1a8 0802 	sub.w	r8, r8, #2
 80011d6:	4461      	add	r1, ip
 80011d8:	1a09      	subs	r1, r1, r0
 80011da:	b2a4      	uxth	r4, r4
 80011dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80011e0:	fb09 1110 	mls	r1, r9, r0, r1
 80011e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80011e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80011ec:	458e      	cmp	lr, r1
 80011ee:	d908      	bls.n	8001202 <__udivmoddi4+0x1e2>
 80011f0:	eb1c 0101 	adds.w	r1, ip, r1
 80011f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80011f8:	d26c      	bcs.n	80012d4 <__udivmoddi4+0x2b4>
 80011fa:	458e      	cmp	lr, r1
 80011fc:	d96a      	bls.n	80012d4 <__udivmoddi4+0x2b4>
 80011fe:	3802      	subs	r0, #2
 8001200:	4461      	add	r1, ip
 8001202:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001206:	fba0 9402 	umull	r9, r4, r0, r2
 800120a:	eba1 010e 	sub.w	r1, r1, lr
 800120e:	42a1      	cmp	r1, r4
 8001210:	46c8      	mov	r8, r9
 8001212:	46a6      	mov	lr, r4
 8001214:	d356      	bcc.n	80012c4 <__udivmoddi4+0x2a4>
 8001216:	d053      	beq.n	80012c0 <__udivmoddi4+0x2a0>
 8001218:	b15d      	cbz	r5, 8001232 <__udivmoddi4+0x212>
 800121a:	ebb3 0208 	subs.w	r2, r3, r8
 800121e:	eb61 010e 	sbc.w	r1, r1, lr
 8001222:	fa01 f707 	lsl.w	r7, r1, r7
 8001226:	fa22 f306 	lsr.w	r3, r2, r6
 800122a:	40f1      	lsrs	r1, r6
 800122c:	431f      	orrs	r7, r3
 800122e:	e9c5 7100 	strd	r7, r1, [r5]
 8001232:	2600      	movs	r6, #0
 8001234:	4631      	mov	r1, r6
 8001236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800123a:	f1c2 0320 	rsb	r3, r2, #32
 800123e:	40d8      	lsrs	r0, r3
 8001240:	fa0c fc02 	lsl.w	ip, ip, r2
 8001244:	fa21 f303 	lsr.w	r3, r1, r3
 8001248:	4091      	lsls	r1, r2
 800124a:	4301      	orrs	r1, r0
 800124c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001250:	fa1f fe8c 	uxth.w	lr, ip
 8001254:	fbb3 f0f7 	udiv	r0, r3, r7
 8001258:	fb07 3610 	mls	r6, r7, r0, r3
 800125c:	0c0b      	lsrs	r3, r1, #16
 800125e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001262:	fb00 f60e 	mul.w	r6, r0, lr
 8001266:	429e      	cmp	r6, r3
 8001268:	fa04 f402 	lsl.w	r4, r4, r2
 800126c:	d908      	bls.n	8001280 <__udivmoddi4+0x260>
 800126e:	eb1c 0303 	adds.w	r3, ip, r3
 8001272:	f100 38ff 	add.w	r8, r0, #4294967295
 8001276:	d22f      	bcs.n	80012d8 <__udivmoddi4+0x2b8>
 8001278:	429e      	cmp	r6, r3
 800127a:	d92d      	bls.n	80012d8 <__udivmoddi4+0x2b8>
 800127c:	3802      	subs	r0, #2
 800127e:	4463      	add	r3, ip
 8001280:	1b9b      	subs	r3, r3, r6
 8001282:	b289      	uxth	r1, r1
 8001284:	fbb3 f6f7 	udiv	r6, r3, r7
 8001288:	fb07 3316 	mls	r3, r7, r6, r3
 800128c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001290:	fb06 f30e 	mul.w	r3, r6, lr
 8001294:	428b      	cmp	r3, r1
 8001296:	d908      	bls.n	80012aa <__udivmoddi4+0x28a>
 8001298:	eb1c 0101 	adds.w	r1, ip, r1
 800129c:	f106 38ff 	add.w	r8, r6, #4294967295
 80012a0:	d216      	bcs.n	80012d0 <__udivmoddi4+0x2b0>
 80012a2:	428b      	cmp	r3, r1
 80012a4:	d914      	bls.n	80012d0 <__udivmoddi4+0x2b0>
 80012a6:	3e02      	subs	r6, #2
 80012a8:	4461      	add	r1, ip
 80012aa:	1ac9      	subs	r1, r1, r3
 80012ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80012b0:	e738      	b.n	8001124 <__udivmoddi4+0x104>
 80012b2:	462e      	mov	r6, r5
 80012b4:	4628      	mov	r0, r5
 80012b6:	e705      	b.n	80010c4 <__udivmoddi4+0xa4>
 80012b8:	4606      	mov	r6, r0
 80012ba:	e6e3      	b.n	8001084 <__udivmoddi4+0x64>
 80012bc:	4618      	mov	r0, r3
 80012be:	e6f8      	b.n	80010b2 <__udivmoddi4+0x92>
 80012c0:	454b      	cmp	r3, r9
 80012c2:	d2a9      	bcs.n	8001218 <__udivmoddi4+0x1f8>
 80012c4:	ebb9 0802 	subs.w	r8, r9, r2
 80012c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80012cc:	3801      	subs	r0, #1
 80012ce:	e7a3      	b.n	8001218 <__udivmoddi4+0x1f8>
 80012d0:	4646      	mov	r6, r8
 80012d2:	e7ea      	b.n	80012aa <__udivmoddi4+0x28a>
 80012d4:	4620      	mov	r0, r4
 80012d6:	e794      	b.n	8001202 <__udivmoddi4+0x1e2>
 80012d8:	4640      	mov	r0, r8
 80012da:	e7d1      	b.n	8001280 <__udivmoddi4+0x260>
 80012dc:	46d0      	mov	r8, sl
 80012de:	e77b      	b.n	80011d8 <__udivmoddi4+0x1b8>
 80012e0:	3b02      	subs	r3, #2
 80012e2:	4461      	add	r1, ip
 80012e4:	e732      	b.n	800114c <__udivmoddi4+0x12c>
 80012e6:	4630      	mov	r0, r6
 80012e8:	e709      	b.n	80010fe <__udivmoddi4+0xde>
 80012ea:	4464      	add	r4, ip
 80012ec:	3802      	subs	r0, #2
 80012ee:	e742      	b.n	8001176 <__udivmoddi4+0x156>

080012f0 <__aeabi_idiv0>:
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	0000      	movs	r0, r0
	...

080012f8 <sqr>:
uint8_t isUpdated_2 = 0;
uint8_t is_secondP_OK = 0;
uint8_t buffer_alg[100];

static double sqr(double nmbr)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	ed87 0b00 	vstr	d0, [r7]
	return pow(nmbr, 2);
 8001302:	ed9f 1b09 	vldr	d1, [pc, #36]	; 8001328 <sqr+0x30>
 8001306:	ed97 0b00 	vldr	d0, [r7]
 800130a:	f00e fa39 	bl	800f780 <pow>
 800130e:	eeb0 7a40 	vmov.f32	s14, s0
 8001312:	eef0 7a60 	vmov.f32	s15, s1
}
 8001316:	eeb0 0a47 	vmov.f32	s0, s14
 800131a:	eef0 0a67 	vmov.f32	s1, s15
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	f3af 8000 	nop.w
 8001328:	00000000 	.word	0x00000000
 800132c:	40000000 	.word	0x40000000

08001330 <algorithm_1_update>:
 * it works only with BME280 pressure sensor. Measures the vertical velocity.
 * it detects the first deploy
 * it detecets the second deploy via altitude
 */
void algorithm_1_update(BME_280_t* BME)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]

	//velocity measuiring
	currentTime_1 = (float)HAL_GetTick() / 1000.0;
 8001338:	f004 fabe 	bl	80058b8 <HAL_GetTick>
 800133c:	ee07 0a90 	vmov	s15, r0
 8001340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001344:	ee17 0a90 	vmov	r0, s15
 8001348:	f7ff f91e 	bl	8000588 <__aeabi_f2d>
 800134c:	f04f 0200 	mov.w	r2, #0
 8001350:	4b79      	ldr	r3, [pc, #484]	; (8001538 <algorithm_1_update+0x208>)
 8001352:	f7ff fa9b 	bl	800088c <__aeabi_ddiv>
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4610      	mov	r0, r2
 800135c:	4619      	mov	r1, r3
 800135e:	f7ff fc63 	bl	8000c28 <__aeabi_d2f>
 8001362:	4603      	mov	r3, r0
 8001364:	4a75      	ldr	r2, [pc, #468]	; (800153c <algorithm_1_update+0x20c>)
 8001366:	6013      	str	r3, [r2, #0]
  if(fabs(currentTime_1 - lastTime_1) > 0.1)
 8001368:	4b74      	ldr	r3, [pc, #464]	; (800153c <algorithm_1_update+0x20c>)
 800136a:	ed93 7a00 	vldr	s14, [r3]
 800136e:	4b74      	ldr	r3, [pc, #464]	; (8001540 <algorithm_1_update+0x210>)
 8001370:	edd3 7a00 	vldr	s15, [r3]
 8001374:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001378:	eef0 7ae7 	vabs.f32	s15, s15
 800137c:	ee17 0a90 	vmov	r0, s15
 8001380:	f7ff f902 	bl	8000588 <__aeabi_f2d>
 8001384:	a36a      	add	r3, pc, #424	; (adr r3, 8001530 <algorithm_1_update+0x200>)
 8001386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800138a:	f7ff fbe5 	bl	8000b58 <__aeabi_dcmpgt>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d020      	beq.n	80013d6 <algorithm_1_update+0xa6>
  {
	  float currentAltitude = BME->altitude;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001398:	60fb      	str	r3, [r7, #12]
	  BME->velocity = (currentAltitude - lastAltitude_1) / (currentTime_1 - lastTime_1);
 800139a:	4b6a      	ldr	r3, [pc, #424]	; (8001544 <algorithm_1_update+0x214>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80013a4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013a8:	4b64      	ldr	r3, [pc, #400]	; (800153c <algorithm_1_update+0x20c>)
 80013aa:	ed93 7a00 	vldr	s14, [r3]
 80013ae:	4b64      	ldr	r3, [pc, #400]	; (8001540 <algorithm_1_update+0x210>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	  lastAltitude_1 = currentAltitude;
 80013c2:	4a60      	ldr	r2, [pc, #384]	; (8001544 <algorithm_1_update+0x214>)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	6013      	str	r3, [r2, #0]
	  lastTime_1 = currentTime_1;
 80013c8:	4b5c      	ldr	r3, [pc, #368]	; (800153c <algorithm_1_update+0x20c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a5c      	ldr	r2, [pc, #368]	; (8001540 <algorithm_1_update+0x210>)
 80013ce:	6013      	str	r3, [r2, #0]
	  isUpdated_1 = 1;
 80013d0:	4b5d      	ldr	r3, [pc, #372]	; (8001548 <algorithm_1_update+0x218>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	701a      	strb	r2, [r3, #0]
  }

  if(isUpdated_1)
 80013d6:	4b5c      	ldr	r3, [pc, #368]	; (8001548 <algorithm_1_update+0x218>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	f000 80a4 	beq.w	8001528 <algorithm_1_update+0x1f8>
  {
	isUpdated_1 = 0;
 80013e0:	4b59      	ldr	r3, [pc, #356]	; (8001548 <algorithm_1_update+0x218>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]

	//rising detection
	if(BME->velocity > RISING_VELOCITY_TRESHOLD && isRising == 0)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80013ec:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80013f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f8:	dd09      	ble.n	800140e <algorithm_1_update+0xde>
 80013fa:	4b54      	ldr	r3, [pc, #336]	; (800154c <algorithm_1_update+0x21c>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d105      	bne.n	800140e <algorithm_1_update+0xde>
	{
	  risingCounter++;
 8001402:	4b53      	ldr	r3, [pc, #332]	; (8001550 <algorithm_1_update+0x220>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	3301      	adds	r3, #1
 8001408:	4a51      	ldr	r2, [pc, #324]	; (8001550 <algorithm_1_update+0x220>)
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	e002      	b.n	8001414 <algorithm_1_update+0xe4>
	}
	else
	{
	  risingCounter = 0;
 800140e:	4b50      	ldr	r3, [pc, #320]	; (8001550 <algorithm_1_update+0x220>)
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
	}

	if(risingCounter == 1 && isRising == 0 && isFalling == 0 )
 8001414:	4b4e      	ldr	r3, [pc, #312]	; (8001550 <algorithm_1_update+0x220>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b01      	cmp	r3, #1
 800141a:	d119      	bne.n	8001450 <algorithm_1_update+0x120>
 800141c:	4b4b      	ldr	r3, [pc, #300]	; (800154c <algorithm_1_update+0x21c>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d115      	bne.n	8001450 <algorithm_1_update+0x120>
 8001424:	4b4b      	ldr	r3, [pc, #300]	; (8001554 <algorithm_1_update+0x224>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d111      	bne.n	8001450 <algorithm_1_update+0x120>
	{
	  isRising = 1;
 800142c:	4b47      	ldr	r3, [pc, #284]	; (800154c <algorithm_1_update+0x21c>)
 800142e:	2201      	movs	r2, #1
 8001430:	701a      	strb	r2, [r3, #0]
	  algorithm_1_start_time_u32 = HAL_GetTick();
 8001432:	f004 fa41 	bl	80058b8 <HAL_GetTick>
 8001436:	4603      	mov	r3, r0
 8001438:	4a47      	ldr	r2, [pc, #284]	; (8001558 <algorithm_1_update+0x228>)
 800143a:	6013      	str	r3, [r2, #0]
	  rocketStatus = rocketStatus < STAT_FLIGHT_STARTED ? STAT_FLIGHT_STARTED : rocketStatus;
 800143c:	4b47      	ldr	r3, [pc, #284]	; (800155c <algorithm_1_update+0x22c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b02      	cmp	r3, #2
 8001442:	bf38      	it	cc
 8001444:	2302      	movcc	r3, #2
 8001446:	b2da      	uxtb	r2, r3
 8001448:	4b44      	ldr	r3, [pc, #272]	; (800155c <algorithm_1_update+0x22c>)
 800144a:	701a      	strb	r2, [r3, #0]
	  buzz();
 800144c:	f002 fef2 	bl	8004234 <buzz>
	}

	//Falling detection || First parachute
	if(BME->velocity < FALLING_VELOCITY_TRESHOLD && HAL_GetTick() - algorithm_1_start_time_u32 > ALGORITHM_1_LOCKOUT_TIME)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001456:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800145a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001462:	d50f      	bpl.n	8001484 <algorithm_1_update+0x154>
 8001464:	f004 fa28 	bl	80058b8 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	4b3b      	ldr	r3, [pc, #236]	; (8001558 <algorithm_1_update+0x228>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8001474:	4293      	cmp	r3, r2
 8001476:	d905      	bls.n	8001484 <algorithm_1_update+0x154>
	{
	  fallingCounter++;
 8001478:	4b39      	ldr	r3, [pc, #228]	; (8001560 <algorithm_1_update+0x230>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	3301      	adds	r3, #1
 800147e:	4a38      	ldr	r2, [pc, #224]	; (8001560 <algorithm_1_update+0x230>)
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	e002      	b.n	800148a <algorithm_1_update+0x15a>
	}
	else
	{
	  fallingCounter = 0;
 8001484:	4b36      	ldr	r3, [pc, #216]	; (8001560 <algorithm_1_update+0x230>)
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
	}

	if(fallingCounter == 1 && isRising == 1 && isFalling == 0 && BME->altitude > FIRST_DEPLOY_ARM_ALT)
 800148a:	4b35      	ldr	r3, [pc, #212]	; (8001560 <algorithm_1_update+0x230>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d11e      	bne.n	80014d0 <algorithm_1_update+0x1a0>
 8001492:	4b2e      	ldr	r3, [pc, #184]	; (800154c <algorithm_1_update+0x21c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d11a      	bne.n	80014d0 <algorithm_1_update+0x1a0>
 800149a:	4b2e      	ldr	r3, [pc, #184]	; (8001554 <algorithm_1_update+0x224>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d116      	bne.n	80014d0 <algorithm_1_update+0x1a0>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80014a8:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001564 <algorithm_1_update+0x234>
 80014ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b4:	dd0c      	ble.n	80014d0 <algorithm_1_update+0x1a0>
	{
	  isFalling = 1;
 80014b6:	4b27      	ldr	r3, [pc, #156]	; (8001554 <algorithm_1_update+0x224>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	701a      	strb	r2, [r3, #0]
	  rocketStatus = rocketStatus < STAT_P1_OK_P2_NO ? STAT_P1_OK_P2_NO : rocketStatus;
 80014bc:	4b27      	ldr	r3, [pc, #156]	; (800155c <algorithm_1_update+0x22c>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b04      	cmp	r3, #4
 80014c2:	bf38      	it	cc
 80014c4:	2304      	movcc	r3, #4
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	4b24      	ldr	r3, [pc, #144]	; (800155c <algorithm_1_update+0x22c>)
 80014ca:	701a      	strb	r2, [r3, #0]
	  buzz();
 80014cc:	f002 feb2 	bl	8004234 <buzz>

	//Second Parachute
	static int second_p_counter_1 = 0;
	static uint8_t is_second_p_OK_1 = 0;

	if(BME->altitude < SECOND_DEPLOY_ALTITUDE && isFalling == 1 && is_second_p_OK_1 == 0)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80014d6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001568 <algorithm_1_update+0x238>
 80014da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e2:	d50d      	bpl.n	8001500 <algorithm_1_update+0x1d0>
 80014e4:	4b1b      	ldr	r3, [pc, #108]	; (8001554 <algorithm_1_update+0x224>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d109      	bne.n	8001500 <algorithm_1_update+0x1d0>
 80014ec:	4b1f      	ldr	r3, [pc, #124]	; (800156c <algorithm_1_update+0x23c>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d105      	bne.n	8001500 <algorithm_1_update+0x1d0>
	{
		second_p_counter_1++;
 80014f4:	4b1e      	ldr	r3, [pc, #120]	; (8001570 <algorithm_1_update+0x240>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3301      	adds	r3, #1
 80014fa:	4a1d      	ldr	r2, [pc, #116]	; (8001570 <algorithm_1_update+0x240>)
 80014fc:	6013      	str	r3, [r2, #0]
 80014fe:	e002      	b.n	8001506 <algorithm_1_update+0x1d6>
	}
	else{
		second_p_counter_1 = 0;
 8001500:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <algorithm_1_update+0x240>)
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
	}
	if(second_p_counter_1 == 10)
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <algorithm_1_update+0x240>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b0a      	cmp	r3, #10
 800150c:	d10c      	bne.n	8001528 <algorithm_1_update+0x1f8>
	{
		rocketStatus = rocketStatus < STAT_P1_OK_P2_OK ? STAT_P1_OK_P2_OK : rocketStatus;
 800150e:	4b13      	ldr	r3, [pc, #76]	; (800155c <algorithm_1_update+0x22c>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b05      	cmp	r3, #5
 8001514:	bf38      	it	cc
 8001516:	2305      	movcc	r3, #5
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <algorithm_1_update+0x22c>)
 800151c:	701a      	strb	r2, [r3, #0]
		is_second_p_OK_1 = 1;
 800151e:	4b13      	ldr	r3, [pc, #76]	; (800156c <algorithm_1_update+0x23c>)
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
		buzz();
 8001524:	f002 fe86 	bl	8004234 <buzz>
	}
  }
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	9999999a 	.word	0x9999999a
 8001534:	3fb99999 	.word	0x3fb99999
 8001538:	408f4000 	.word	0x408f4000
 800153c:	20000204 	.word	0x20000204
 8001540:	20000208 	.word	0x20000208
 8001544:	2000020c 	.word	0x2000020c
 8001548:	20000228 	.word	0x20000228
 800154c:	20000226 	.word	0x20000226
 8001550:	20000210 	.word	0x20000210
 8001554:	20000224 	.word	0x20000224
 8001558:	20000220 	.word	0x20000220
 800155c:	20000004 	.word	0x20000004
 8001560:	20000214 	.word	0x20000214
 8001564:	447a0000 	.word	0x447a0000
 8001568:	440e8000 	.word	0x440e8000
 800156c:	2000022a 	.word	0x2000022a
 8001570:	2000022c 	.word	0x2000022c

08001574 <algorithm_2_update>:

void algorithm_2_update(BME_280_t* BME, bmi088_struct_t* BMI, float angle)
{
 8001574:	b5b0      	push	{r4, r5, r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	ed87 0a01 	vstr	s0, [r7, #4]
	//Rising detection
	if((sqrtf(sqr(BMI->acc_x) + sqr(BMI->acc_y) + sqr(BMI->acc_z)) > RISING_G_TRESHOLD) && isRising_2 == 0)
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8001588:	4618      	mov	r0, r3
 800158a:	f7fe fffd 	bl	8000588 <__aeabi_f2d>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	ec43 2b10 	vmov	d0, r2, r3
 8001596:	f7ff feaf 	bl	80012f8 <sqr>
 800159a:	ec55 4b10 	vmov	r4, r5, d0
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7fe ffef 	bl	8000588 <__aeabi_f2d>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	ec43 2b10 	vmov	d0, r2, r3
 80015b2:	f7ff fea1 	bl	80012f8 <sqr>
 80015b6:	ec53 2b10 	vmov	r2, r3, d0
 80015ba:	4620      	mov	r0, r4
 80015bc:	4629      	mov	r1, r5
 80015be:	f7fe fe85 	bl	80002cc <__adddf3>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4614      	mov	r4, r2
 80015c8:	461d      	mov	r5, r3
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe ffd9 	bl	8000588 <__aeabi_f2d>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	ec43 2b10 	vmov	d0, r2, r3
 80015de:	f7ff fe8b 	bl	80012f8 <sqr>
 80015e2:	ec53 2b10 	vmov	r2, r3, d0
 80015e6:	4620      	mov	r0, r4
 80015e8:	4629      	mov	r1, r5
 80015ea:	f7fe fe6f 	bl	80002cc <__adddf3>
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	4610      	mov	r0, r2
 80015f4:	4619      	mov	r1, r3
 80015f6:	f7ff fb17 	bl	8000c28 <__aeabi_d2f>
 80015fa:	4603      	mov	r3, r0
 80015fc:	ee00 3a10 	vmov	s0, r3
 8001600:	f00e f95a 	bl	800f8b8 <sqrtf>
 8001604:	eef0 7a40 	vmov.f32	s15, s0
 8001608:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001840 <algorithm_2_update+0x2cc>
 800160c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001614:	dd2f      	ble.n	8001676 <algorithm_2_update+0x102>
 8001616:	4b8b      	ldr	r3, [pc, #556]	; (8001844 <algorithm_2_update+0x2d0>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d12b      	bne.n	8001676 <algorithm_2_update+0x102>
	{
		if(BME->altitude < 200.0 && BME->altitude > -200.0){
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001624:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001848 <algorithm_2_update+0x2d4>
 8001628:	eef4 7ac7 	vcmpe.f32	s15, s14
 800162c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001630:	d514      	bpl.n	800165c <algorithm_2_update+0xe8>
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001638:	ed9f 7a84 	vldr	s14, [pc, #528]	; 800184c <algorithm_2_update+0x2d8>
 800163c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001644:	dd0a      	ble.n	800165c <algorithm_2_update+0xe8>
			BME->baseAltitude = BME->altitude + BME->baseAltitude;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001652:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		}

		isRising_2 = 1;
 800165c:	4b79      	ldr	r3, [pc, #484]	; (8001844 <algorithm_2_update+0x2d0>)
 800165e:	2201      	movs	r2, #1
 8001660:	701a      	strb	r2, [r3, #0]
		rocketStatus = rocketStatus < STAT_FLIGHT_STARTED ? STAT_FLIGHT_STARTED : rocketStatus;
 8001662:	4b7b      	ldr	r3, [pc, #492]	; (8001850 <algorithm_2_update+0x2dc>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2b02      	cmp	r3, #2
 8001668:	bf38      	it	cc
 800166a:	2302      	movcc	r3, #2
 800166c:	b2da      	uxtb	r2, r3
 800166e:	4b78      	ldr	r3, [pc, #480]	; (8001850 <algorithm_2_update+0x2dc>)
 8001670:	701a      	strb	r2, [r3, #0]
		buzz();
 8001672:	f002 fddf 	bl	8004234 <buzz>
	}

	//Burnout detection
	static int burnout_counter = 0;
	if(BMI->acc_y > BURNOUT_THRESHOLD && isRising_2 == 1 && burnout_counter < 101)
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 800167c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001680:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001688:	dd0c      	ble.n	80016a4 <algorithm_2_update+0x130>
 800168a:	4b6e      	ldr	r3, [pc, #440]	; (8001844 <algorithm_2_update+0x2d0>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d108      	bne.n	80016a4 <algorithm_2_update+0x130>
 8001692:	4b70      	ldr	r3, [pc, #448]	; (8001854 <algorithm_2_update+0x2e0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b64      	cmp	r3, #100	; 0x64
 8001698:	dc04      	bgt.n	80016a4 <algorithm_2_update+0x130>
	{
		burnout_counter++;
 800169a:	4b6e      	ldr	r3, [pc, #440]	; (8001854 <algorithm_2_update+0x2e0>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	4a6c      	ldr	r2, [pc, #432]	; (8001854 <algorithm_2_update+0x2e0>)
 80016a2:	6013      	str	r3, [r2, #0]
	}
	if(burnout_counter == 100)
 80016a4:	4b6b      	ldr	r3, [pc, #428]	; (8001854 <algorithm_2_update+0x2e0>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b64      	cmp	r3, #100	; 0x64
 80016aa:	d109      	bne.n	80016c0 <algorithm_2_update+0x14c>
	{
		rocketStatus = rocketStatus < STAT_MOTOR_BURNOUT ? STAT_MOTOR_BURNOUT : rocketStatus;
 80016ac:	4b68      	ldr	r3, [pc, #416]	; (8001850 <algorithm_2_update+0x2dc>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2b03      	cmp	r3, #3
 80016b2:	bf38      	it	cc
 80016b4:	2303      	movcc	r3, #3
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	4b65      	ldr	r3, [pc, #404]	; (8001850 <algorithm_2_update+0x2dc>)
 80016ba:	701a      	strb	r2, [r3, #0]
		buzz();
 80016bc:	f002 fdba 	bl	8004234 <buzz>
	}

	//Falling detection || First parachute
	if(angle > ANGLE_THRESHOLD && isRising_2 == 1 && isFalling_2 == 0 && BME->altitude > ARMING_ALTITUDE)
 80016c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016c4:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001858 <algorithm_2_update+0x2e4>
 80016c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d0:	dd1c      	ble.n	800170c <algorithm_2_update+0x198>
 80016d2:	4b5c      	ldr	r3, [pc, #368]	; (8001844 <algorithm_2_update+0x2d0>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d118      	bne.n	800170c <algorithm_2_update+0x198>
 80016da:	4b60      	ldr	r3, [pc, #384]	; (800185c <algorithm_2_update+0x2e8>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d114      	bne.n	800170c <algorithm_2_update+0x198>
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80016e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80016ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f0:	dd0c      	ble.n	800170c <algorithm_2_update+0x198>
	{
		isFalling_2 = 1;
 80016f2:	4b5a      	ldr	r3, [pc, #360]	; (800185c <algorithm_2_update+0x2e8>)
 80016f4:	2201      	movs	r2, #1
 80016f6:	701a      	strb	r2, [r3, #0]
		rocketStatus = rocketStatus < STAT_P1_OK_P2_NO ? STAT_P1_OK_P2_NO : rocketStatus;
 80016f8:	4b55      	ldr	r3, [pc, #340]	; (8001850 <algorithm_2_update+0x2dc>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b04      	cmp	r3, #4
 80016fe:	bf38      	it	cc
 8001700:	2304      	movcc	r3, #4
 8001702:	b2da      	uxtb	r2, r3
 8001704:	4b52      	ldr	r3, [pc, #328]	; (8001850 <algorithm_2_update+0x2dc>)
 8001706:	701a      	strb	r2, [r3, #0]
		buzz();
 8001708:	f002 fd94 	bl	8004234 <buzz>
	}

	//Second Parachute
	if(BME->altitude < SECOND_DEPLOY_ALTITUDE && isFalling_2 == 1 && is_secondP_OK == 0)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001712:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001860 <algorithm_2_update+0x2ec>
 8001716:	eef4 7ac7 	vcmpe.f32	s15, s14
 800171a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171e:	d50d      	bpl.n	800173c <algorithm_2_update+0x1c8>
 8001720:	4b4e      	ldr	r3, [pc, #312]	; (800185c <algorithm_2_update+0x2e8>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d109      	bne.n	800173c <algorithm_2_update+0x1c8>
 8001728:	4b4e      	ldr	r3, [pc, #312]	; (8001864 <algorithm_2_update+0x2f0>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d105      	bne.n	800173c <algorithm_2_update+0x1c8>
	{
		secondP_counter++;
 8001730:	4b4d      	ldr	r3, [pc, #308]	; (8001868 <algorithm_2_update+0x2f4>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	3301      	adds	r3, #1
 8001736:	4a4c      	ldr	r2, [pc, #304]	; (8001868 <algorithm_2_update+0x2f4>)
 8001738:	6013      	str	r3, [r2, #0]
 800173a:	e002      	b.n	8001742 <algorithm_2_update+0x1ce>
	}
	else{
		secondP_counter = 0;
 800173c:	4b4a      	ldr	r3, [pc, #296]	; (8001868 <algorithm_2_update+0x2f4>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
	}
	if(secondP_counter == 500)
 8001742:	4b49      	ldr	r3, [pc, #292]	; (8001868 <algorithm_2_update+0x2f4>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800174a:	d10c      	bne.n	8001766 <algorithm_2_update+0x1f2>
	{
		rocketStatus = rocketStatus < STAT_P1_OK_P2_OK ? STAT_P1_OK_P2_OK : rocketStatus;
 800174c:	4b40      	ldr	r3, [pc, #256]	; (8001850 <algorithm_2_update+0x2dc>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b05      	cmp	r3, #5
 8001752:	bf38      	it	cc
 8001754:	2305      	movcc	r3, #5
 8001756:	b2da      	uxtb	r2, r3
 8001758:	4b3d      	ldr	r3, [pc, #244]	; (8001850 <algorithm_2_update+0x2dc>)
 800175a:	701a      	strb	r2, [r3, #0]
		is_secondP_OK = 1;
 800175c:	4b41      	ldr	r3, [pc, #260]	; (8001864 <algorithm_2_update+0x2f0>)
 800175e:	2201      	movs	r2, #1
 8001760:	701a      	strb	r2, [r3, #0]
		buzz();
 8001762:	f002 fd67 	bl	8004234 <buzz>
	}

	//Touchdown Detection
	static uint8_t is_TD = 0;
	if(sqrt(sqr(BMI->gyro_x) + sqr(BMI->gyro_y) + sqr(BMI->gyro_z)) < 10.0 && isFalling_2 == 1 && is_secondP_OK == 1 && is_TD == 0)
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 800176c:	eeb0 0a47 	vmov.f32	s0, s14
 8001770:	eef0 0a67 	vmov.f32	s1, s15
 8001774:	f7ff fdc0 	bl	80012f8 <sqr>
 8001778:	ec55 4b10 	vmov	r4, r5, d0
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 8001782:	eeb0 0a47 	vmov.f32	s0, s14
 8001786:	eef0 0a67 	vmov.f32	s1, s15
 800178a:	f7ff fdb5 	bl	80012f8 <sqr>
 800178e:	ec53 2b10 	vmov	r2, r3, d0
 8001792:	4620      	mov	r0, r4
 8001794:	4629      	mov	r1, r5
 8001796:	f7fe fd99 	bl	80002cc <__adddf3>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4614      	mov	r4, r2
 80017a0:	461d      	mov	r5, r3
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	ed93 7b24 	vldr	d7, [r3, #144]	; 0x90
 80017a8:	eeb0 0a47 	vmov.f32	s0, s14
 80017ac:	eef0 0a67 	vmov.f32	s1, s15
 80017b0:	f7ff fda2 	bl	80012f8 <sqr>
 80017b4:	ec53 2b10 	vmov	r2, r3, d0
 80017b8:	4620      	mov	r0, r4
 80017ba:	4629      	mov	r1, r5
 80017bc:	f7fe fd86 	bl	80002cc <__adddf3>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	ec43 2b17 	vmov	d7, r2, r3
 80017c8:	eeb0 0a47 	vmov.f32	s0, s14
 80017cc:	eef0 0a67 	vmov.f32	s1, s15
 80017d0:	f00e f846 	bl	800f860 <sqrt>
 80017d4:	ec51 0b10 	vmov	r0, r1, d0
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	4b23      	ldr	r3, [pc, #140]	; (800186c <algorithm_2_update+0x2f8>)
 80017de:	f7ff f99d 	bl	8000b1c <__aeabi_dcmplt>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d011      	beq.n	800180c <algorithm_2_update+0x298>
 80017e8:	4b1c      	ldr	r3, [pc, #112]	; (800185c <algorithm_2_update+0x2e8>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d10d      	bne.n	800180c <algorithm_2_update+0x298>
 80017f0:	4b1c      	ldr	r3, [pc, #112]	; (8001864 <algorithm_2_update+0x2f0>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d109      	bne.n	800180c <algorithm_2_update+0x298>
 80017f8:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <algorithm_2_update+0x2fc>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d105      	bne.n	800180c <algorithm_2_update+0x298>
	{
			TD_counter++;
 8001800:	4b1c      	ldr	r3, [pc, #112]	; (8001874 <algorithm_2_update+0x300>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	3301      	adds	r3, #1
 8001806:	4a1b      	ldr	r2, [pc, #108]	; (8001874 <algorithm_2_update+0x300>)
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	e002      	b.n	8001812 <algorithm_2_update+0x29e>
	}
	else{
		TD_counter = 0;
 800180c:	4b19      	ldr	r3, [pc, #100]	; (8001874 <algorithm_2_update+0x300>)
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
	}
	if(TD_counter > 1000)
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <algorithm_2_update+0x300>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800181a:	dd0c      	ble.n	8001836 <algorithm_2_update+0x2c2>
	{
		is_TD = 1;
 800181c:	4b14      	ldr	r3, [pc, #80]	; (8001870 <algorithm_2_update+0x2fc>)
 800181e:	2201      	movs	r2, #1
 8001820:	701a      	strb	r2, [r3, #0]
		rocketStatus = rocketStatus < STAT_TOUCH_DOWN ? STAT_TOUCH_DOWN : rocketStatus;
 8001822:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <algorithm_2_update+0x2dc>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b06      	cmp	r3, #6
 8001828:	bf38      	it	cc
 800182a:	2306      	movcc	r3, #6
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b08      	ldr	r3, [pc, #32]	; (8001850 <algorithm_2_update+0x2dc>)
 8001830:	701a      	strb	r2, [r3, #0]
			buzz();
 8001832:	f002 fcff 	bl	8004234 <buzz>
	}
}
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bdb0      	pop	{r4, r5, r7, pc}
 800183e:	bf00      	nop
 8001840:	453b8000 	.word	0x453b8000
 8001844:	20000227 	.word	0x20000227
 8001848:	43480000 	.word	0x43480000
 800184c:	c3480000 	.word	0xc3480000
 8001850:	20000004 	.word	0x20000004
 8001854:	20000230 	.word	0x20000230
 8001858:	42a00000 	.word	0x42a00000
 800185c:	20000225 	.word	0x20000225
 8001860:	440e8000 	.word	0x440e8000
 8001864:	20000229 	.word	0x20000229
 8001868:	2000021c 	.word	0x2000021c
 800186c:	40240000 	.word	0x40240000
 8001870:	20000234 	.word	0x20000234
 8001874:	20000218 	.word	0x20000218

08001878 <bme280_getVals>:


int currentIndex = 0;

static void bme280_getVals()
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af04      	add	r7, sp, #16
	uint8_t params[8];
	HAL_StatusTypeDef retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_STATUS, I2C_MEMADD_SIZE_8BIT, params, 1, 100);
 800187e:	4b28      	ldr	r3, [pc, #160]	; (8001920 <bme280_getVals+0xa8>)
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	2364      	movs	r3, #100	; 0x64
 8001884:	9302      	str	r3, [sp, #8]
 8001886:	2301      	movs	r3, #1
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	9300      	str	r3, [sp, #0]
 800188e:	2301      	movs	r3, #1
 8001890:	22f3      	movs	r2, #243	; 0xf3
 8001892:	21ec      	movs	r1, #236	; 0xec
 8001894:	f005 ff44 	bl	8007720 <HAL_I2C_Mem_Read>
 8001898:	4603      	mov	r3, r0
 800189a:	73fb      	strb	r3, [r7, #15]
	BME->isUpdated = 0;
 800189c:	4b21      	ldr	r3, [pc, #132]	; (8001924 <bme280_getVals+0xac>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2200      	movs	r2, #0
 80018a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	if((params[0] & (0x01 << 3)) == (0x01 << 3))
 80018a6:	793b      	ldrb	r3, [r7, #4]
 80018a8:	f003 0308 	and.w	r3, r3, #8
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d032      	beq.n	8001916 <bme280_getVals+0x9e>
	{
		BME->isUpdated = 1;
 80018b0:	4b1c      	ldr	r3, [pc, #112]	; (8001924 <bme280_getVals+0xac>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2201      	movs	r2, #1
 80018b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		retVal = HAL_I2C_Mem_Read(I2C_, BME280_ADD, BME280_P_MSB_ADD, I2C_MEMADD_SIZE_8BIT, params, 8, 200);
 80018ba:	4b19      	ldr	r3, [pc, #100]	; (8001920 <bme280_getVals+0xa8>)
 80018bc:	6818      	ldr	r0, [r3, #0]
 80018be:	23c8      	movs	r3, #200	; 0xc8
 80018c0:	9302      	str	r3, [sp, #8]
 80018c2:	2308      	movs	r3, #8
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2301      	movs	r3, #1
 80018cc:	22f7      	movs	r2, #247	; 0xf7
 80018ce:	21ec      	movs	r1, #236	; 0xec
 80018d0:	f005 ff26 	bl	8007720 <HAL_I2C_Mem_Read>
 80018d4:	4603      	mov	r3, r0
 80018d6:	73fb      	strb	r3, [r7, #15]
		BME->adcVals.ut = 	((int32_t)params[3] << 12) | ((int32_t)params[4] << 4) | ((int32_t)params[5]  >> 4);
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	031a      	lsls	r2, r3, #12
 80018dc:	7a3b      	ldrb	r3, [r7, #8]
 80018de:	011b      	lsls	r3, r3, #4
 80018e0:	4313      	orrs	r3, r2
 80018e2:	7a7a      	ldrb	r2, [r7, #9]
 80018e4:	0912      	lsrs	r2, r2, #4
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	431a      	orrs	r2, r3
 80018ea:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <bme280_getVals+0xac>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	625a      	str	r2, [r3, #36]	; 0x24
		BME->adcVals.up =	((int32_t)params[0] << 12) | ((int32_t)params[1] << 4) | ((int32_t)params[2]  >> 4);
 80018f0:	793b      	ldrb	r3, [r7, #4]
 80018f2:	031a      	lsls	r2, r3, #12
 80018f4:	797b      	ldrb	r3, [r7, #5]
 80018f6:	011b      	lsls	r3, r3, #4
 80018f8:	4313      	orrs	r3, r2
 80018fa:	79ba      	ldrb	r2, [r7, #6]
 80018fc:	0912      	lsrs	r2, r2, #4
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	431a      	orrs	r2, r3
 8001902:	4b08      	ldr	r3, [pc, #32]	; (8001924 <bme280_getVals+0xac>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	629a      	str	r2, [r3, #40]	; 0x28
		BME->adcVals.uh =	((int32_t)params[6] << 8) | ((int32_t)params[7]);
 8001908:	7abb      	ldrb	r3, [r7, #10]
 800190a:	021b      	lsls	r3, r3, #8
 800190c:	7afa      	ldrb	r2, [r7, #11]
 800190e:	431a      	orrs	r2, r3
 8001910:	4b04      	ldr	r3, [pc, #16]	; (8001924 <bme280_getVals+0xac>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	UNUSED(retVal);
}
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000238 	.word	0x20000238
 8001924:	2000023c 	.word	0x2000023c

08001928 <bme280_get_altitude>:

static void bme280_get_altitude()
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
	float p_seaLevel = 1013.25;		//hPa
 800192e:	4b32      	ldr	r3, [pc, #200]	; (80019f8 <bme280_get_altitude+0xd0>)
 8001930:	607b      	str	r3, [r7, #4]
	float alt = 44330.0 * (1.0 - pow((BME->pressure / p_seaLevel), (1.0 / 5.255)));
 8001932:	4b32      	ldr	r3, [pc, #200]	; (80019fc <bme280_get_altitude+0xd4>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800193a:	edd7 7a01 	vldr	s15, [r7, #4]
 800193e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001942:	ee16 0a90 	vmov	r0, s13
 8001946:	f7fe fe1f 	bl	8000588 <__aeabi_f2d>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	ed9f 1b26 	vldr	d1, [pc, #152]	; 80019e8 <bme280_get_altitude+0xc0>
 8001952:	ec43 2b10 	vmov	d0, r2, r3
 8001956:	f00d ff13 	bl	800f780 <pow>
 800195a:	ec53 2b10 	vmov	r2, r3, d0
 800195e:	f04f 0000 	mov.w	r0, #0
 8001962:	4927      	ldr	r1, [pc, #156]	; (8001a00 <bme280_get_altitude+0xd8>)
 8001964:	f7fe fcb0 	bl	80002c8 <__aeabi_dsub>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4610      	mov	r0, r2
 800196e:	4619      	mov	r1, r3
 8001970:	a31f      	add	r3, pc, #124	; (adr r3, 80019f0 <bme280_get_altitude+0xc8>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	f7fe fe5f 	bl	8000638 <__aeabi_dmul>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4610      	mov	r0, r2
 8001980:	4619      	mov	r1, r3
 8001982:	f7ff f951 	bl	8000c28 <__aeabi_d2f>
 8001986:	4603      	mov	r3, r0
 8001988:	603b      	str	r3, [r7, #0]
	BME->altitude = alt - BME->baseAltitude;
 800198a:	4b1c      	ldr	r3, [pc, #112]	; (80019fc <bme280_get_altitude+0xd4>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001992:	4b1a      	ldr	r3, [pc, #104]	; (80019fc <bme280_get_altitude+0xd4>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	ed97 7a00 	vldr	s14, [r7]
 800199a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800199e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	if(BME->altitude > BME->maxAltitude && BME->baseAltitude != 0.0)
 80019a2:	4b16      	ldr	r3, [pc, #88]	; (80019fc <bme280_get_altitude+0xd4>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 80019aa:	4b14      	ldr	r3, [pc, #80]	; (80019fc <bme280_get_altitude+0xd4>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80019b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ba:	dc00      	bgt.n	80019be <bme280_get_altitude+0x96>
	{
		BME->maxAltitude = BME->altitude;
	}
}
 80019bc:	e00e      	b.n	80019dc <bme280_get_altitude+0xb4>
	if(BME->altitude > BME->maxAltitude && BME->baseAltitude != 0.0)
 80019be:	4b0f      	ldr	r3, [pc, #60]	; (80019fc <bme280_get_altitude+0xd4>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80019c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80019ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ce:	d005      	beq.n	80019dc <bme280_get_altitude+0xb4>
		BME->maxAltitude = BME->altitude;
 80019d0:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <bme280_get_altitude+0xd4>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <bme280_get_altitude+0xd4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80019da:	641a      	str	r2, [r3, #64]	; 0x40
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	f3af 8000 	nop.w
 80019e8:	ccd9456c 	.word	0xccd9456c
 80019ec:	3fc85b95 	.word	0x3fc85b95
 80019f0:	00000000 	.word	0x00000000
 80019f4:	40e5a540 	.word	0x40e5a540
 80019f8:	447d5000 	.word	0x447d5000
 80019fc:	2000023c 	.word	0x2000023c
 8001a00:	3ff00000 	.word	0x3ff00000

08001a04 <bme280_init>:

HAL_StatusTypeDef bme280_init(BME_280_t* BME_sensor,  I2C_HandleTypeDef* I2C_bme, uint8_t mode, uint8_t OS, uint8_t filter){
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b092      	sub	sp, #72	; 0x48
 8001a08:	af04      	add	r7, sp, #16
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	4611      	mov	r1, r2
 8001a10:	461a      	mov	r2, r3
 8001a12:	460b      	mov	r3, r1
 8001a14:	71fb      	strb	r3, [r7, #7]
 8001a16:	4613      	mov	r3, r2
 8001a18:	71bb      	strb	r3, [r7, #6]
	BME = BME_sensor;
 8001a1a:	4aab      	ldr	r2, [pc, #684]	; (8001cc8 <bme280_init+0x2c4>)
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6013      	str	r3, [r2, #0]
	I2C_ = I2C_bme;
 8001a20:	4aaa      	ldr	r2, [pc, #680]	; (8001ccc <bme280_init+0x2c8>)
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	6013      	str	r3, [r2, #0]
	BME->baseAltitude = 0.0;
 8001a26:	4ba8      	ldr	r3, [pc, #672]	; (8001cc8 <bme280_init+0x2c4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	649a      	str	r2, [r3, #72]	; 0x48

	uint8_t params[25];

	HAL_StatusTypeDef retVal;

	uint8_t resetData = BME280_SOFT_RESET;
 8001a30:	23b6      	movs	r3, #182	; 0xb6
 8001a32:	74fb      	strb	r3, [r7, #19]
	retVal = HAL_I2C_Mem_Write(I2C_bme, BME280_ADD, BME280_RESET, I2C_MEMADD_SIZE_8BIT, &resetData, 1, 50);		//Soft Reset.
 8001a34:	2332      	movs	r3, #50	; 0x32
 8001a36:	9302      	str	r3, [sp, #8]
 8001a38:	2301      	movs	r3, #1
 8001a3a:	9301      	str	r3, [sp, #4]
 8001a3c:	f107 0313 	add.w	r3, r7, #19
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	2301      	movs	r3, #1
 8001a44:	22e0      	movs	r2, #224	; 0xe0
 8001a46:	21ec      	movs	r1, #236	; 0xec
 8001a48:	68b8      	ldr	r0, [r7, #8]
 8001a4a:	f005 fd6f 	bl	800752c <HAL_I2C_Mem_Write>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_Delay(50);
 8001a54:	2032      	movs	r0, #50	; 0x32
 8001a56:	f003 ff3b 	bl	80058d0 <HAL_Delay>
	HAL_I2C_DeInit(I2C_bme);
 8001a5a:	68b8      	ldr	r0, [r7, #8]
 8001a5c:	f005 fd36 	bl	80074cc <HAL_I2C_DeInit>
	HAL_Delay(5);
 8001a60:	2005      	movs	r0, #5
 8001a62:	f003 ff35 	bl	80058d0 <HAL_Delay>
	HAL_I2C_Init(I2C_bme);
 8001a66:	68b8      	ldr	r0, [r7, #8]
 8001a68:	f005 fbec 	bl	8007244 <HAL_I2C_Init>
	HAL_Delay(5);
 8001a6c:	2005      	movs	r0, #5
 8001a6e:	f003 ff2f 	bl	80058d0 <HAL_Delay>

	retVal = HAL_I2C_Mem_Read(I2C_bme, BME280_ADD, BME280_PARAM1_START, I2C_MEMADD_SIZE_8BIT, params, 25, 200);
 8001a72:	23c8      	movs	r3, #200	; 0xc8
 8001a74:	9302      	str	r3, [sp, #8]
 8001a76:	2319      	movs	r3, #25
 8001a78:	9301      	str	r3, [sp, #4]
 8001a7a:	f107 0314 	add.w	r3, r7, #20
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	2301      	movs	r3, #1
 8001a82:	2288      	movs	r2, #136	; 0x88
 8001a84:	21ec      	movs	r1, #236	; 0xec
 8001a86:	68b8      	ldr	r0, [r7, #8]
 8001a88:	f005 fe4a 	bl	8007720 <HAL_I2C_Mem_Read>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	BME->parameters.dig_T1 = params[0] | (uint16_t)(params[1] << 8);
 8001a92:	7d3b      	ldrb	r3, [r7, #20]
 8001a94:	b299      	uxth	r1, r3
 8001a96:	7d7b      	ldrb	r3, [r7, #21]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	021b      	lsls	r3, r3, #8
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	4b8a      	ldr	r3, [pc, #552]	; (8001cc8 <bme280_init+0x2c4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	b292      	uxth	r2, r2
 8001aa6:	801a      	strh	r2, [r3, #0]
	BME->parameters.dig_T2 = params[2] | ((int16_t)params[3] << 8);
 8001aa8:	7dbb      	ldrb	r3, [r7, #22]
 8001aaa:	b219      	sxth	r1, r3
 8001aac:	7dfb      	ldrb	r3, [r7, #23]
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	b21a      	sxth	r2, r3
 8001ab2:	4b85      	ldr	r3, [pc, #532]	; (8001cc8 <bme280_init+0x2c4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	b212      	sxth	r2, r2
 8001aba:	805a      	strh	r2, [r3, #2]
	BME->parameters.dig_T3 = params[4] | ((int16_t)params[5] << 8);
 8001abc:	7e3b      	ldrb	r3, [r7, #24]
 8001abe:	b219      	sxth	r1, r3
 8001ac0:	7e7b      	ldrb	r3, [r7, #25]
 8001ac2:	021b      	lsls	r3, r3, #8
 8001ac4:	b21a      	sxth	r2, r3
 8001ac6:	4b80      	ldr	r3, [pc, #512]	; (8001cc8 <bme280_init+0x2c4>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	430a      	orrs	r2, r1
 8001acc:	b212      	sxth	r2, r2
 8001ace:	809a      	strh	r2, [r3, #4]
	BME->parameters.dig_P1 = params[6] | ((uint16_t)params[7] << 8);
 8001ad0:	7ebb      	ldrb	r3, [r7, #26]
 8001ad2:	b21a      	sxth	r2, r3
 8001ad4:	7efb      	ldrb	r3, [r7, #27]
 8001ad6:	021b      	lsls	r3, r3, #8
 8001ad8:	b21b      	sxth	r3, r3
 8001ada:	4313      	orrs	r3, r2
 8001adc:	b21a      	sxth	r2, r3
 8001ade:	4b7a      	ldr	r3, [pc, #488]	; (8001cc8 <bme280_init+0x2c4>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	b292      	uxth	r2, r2
 8001ae4:	80da      	strh	r2, [r3, #6]
	BME->parameters.dig_P2 = params[8] | ((int16_t)params[9] << 8);
 8001ae6:	7f3b      	ldrb	r3, [r7, #28]
 8001ae8:	b219      	sxth	r1, r3
 8001aea:	7f7b      	ldrb	r3, [r7, #29]
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	b21a      	sxth	r2, r3
 8001af0:	4b75      	ldr	r3, [pc, #468]	; (8001cc8 <bme280_init+0x2c4>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	430a      	orrs	r2, r1
 8001af6:	b212      	sxth	r2, r2
 8001af8:	811a      	strh	r2, [r3, #8]
	BME->parameters.dig_P3 = params[10] | ((int16_t)params[11] << 8);
 8001afa:	7fbb      	ldrb	r3, [r7, #30]
 8001afc:	b219      	sxth	r1, r3
 8001afe:	7ffb      	ldrb	r3, [r7, #31]
 8001b00:	021b      	lsls	r3, r3, #8
 8001b02:	b21a      	sxth	r2, r3
 8001b04:	4b70      	ldr	r3, [pc, #448]	; (8001cc8 <bme280_init+0x2c4>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	b212      	sxth	r2, r2
 8001b0c:	815a      	strh	r2, [r3, #10]
	BME->parameters.dig_P4 = params[12] | ((int16_t)params[13] << 8);
 8001b0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b12:	b219      	sxth	r1, r3
 8001b14:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001b18:	021b      	lsls	r3, r3, #8
 8001b1a:	b21a      	sxth	r2, r3
 8001b1c:	4b6a      	ldr	r3, [pc, #424]	; (8001cc8 <bme280_init+0x2c4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	430a      	orrs	r2, r1
 8001b22:	b212      	sxth	r2, r2
 8001b24:	819a      	strh	r2, [r3, #12]
	BME->parameters.dig_P5 = params[14] | ((int16_t)params[15] << 8);
 8001b26:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001b2a:	b219      	sxth	r1, r3
 8001b2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001b30:	021b      	lsls	r3, r3, #8
 8001b32:	b21a      	sxth	r2, r3
 8001b34:	4b64      	ldr	r3, [pc, #400]	; (8001cc8 <bme280_init+0x2c4>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	b212      	sxth	r2, r2
 8001b3c:	81da      	strh	r2, [r3, #14]
	BME->parameters.dig_P6 = params[16] | ((int16_t)params[17] << 8);
 8001b3e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001b42:	b219      	sxth	r1, r3
 8001b44:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001b48:	021b      	lsls	r3, r3, #8
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	4b5e      	ldr	r3, [pc, #376]	; (8001cc8 <bme280_init+0x2c4>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	430a      	orrs	r2, r1
 8001b52:	b212      	sxth	r2, r2
 8001b54:	821a      	strh	r2, [r3, #16]
	BME->parameters.dig_P7 = params[18] | ((int16_t)params[19] << 8);
 8001b56:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001b5a:	b219      	sxth	r1, r3
 8001b5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b60:	021b      	lsls	r3, r3, #8
 8001b62:	b21a      	sxth	r2, r3
 8001b64:	4b58      	ldr	r3, [pc, #352]	; (8001cc8 <bme280_init+0x2c4>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	b212      	sxth	r2, r2
 8001b6c:	825a      	strh	r2, [r3, #18]
	BME->parameters.dig_P8 = params[20] | ((int16_t)params[21] << 8);
 8001b6e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b72:	b219      	sxth	r1, r3
 8001b74:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	b21a      	sxth	r2, r3
 8001b7c:	4b52      	ldr	r3, [pc, #328]	; (8001cc8 <bme280_init+0x2c4>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	430a      	orrs	r2, r1
 8001b82:	b212      	sxth	r2, r2
 8001b84:	829a      	strh	r2, [r3, #20]
	BME->parameters.dig_P9 = params[22] | ((int16_t)params[23] << 8);
 8001b86:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001b8a:	b219      	sxth	r1, r3
 8001b8c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001b90:	021b      	lsls	r3, r3, #8
 8001b92:	b21a      	sxth	r2, r3
 8001b94:	4b4c      	ldr	r3, [pc, #304]	; (8001cc8 <bme280_init+0x2c4>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	b212      	sxth	r2, r2
 8001b9c:	82da      	strh	r2, [r3, #22]
	BME->parameters.dig_H1 = params[24];
 8001b9e:	4b4a      	ldr	r3, [pc, #296]	; (8001cc8 <bme280_init+0x2c4>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001ba6:	761a      	strb	r2, [r3, #24]

	retVal = HAL_I2C_Mem_Read(I2C_bme, BME280_ADD, BME280_PARAM2_START, I2C_MEMADD_SIZE_8BIT, params, 7, 50);
 8001ba8:	2332      	movs	r3, #50	; 0x32
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	2307      	movs	r3, #7
 8001bae:	9301      	str	r3, [sp, #4]
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	22e1      	movs	r2, #225	; 0xe1
 8001bba:	21ec      	movs	r1, #236	; 0xec
 8001bbc:	68b8      	ldr	r0, [r7, #8]
 8001bbe:	f005 fdaf 	bl	8007720 <HAL_I2C_Mem_Read>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	BME->parameters.dig_H2 = params[0] | ((int16_t)params[1] << 8);
 8001bc8:	7d3b      	ldrb	r3, [r7, #20]
 8001bca:	b219      	sxth	r1, r3
 8001bcc:	7d7b      	ldrb	r3, [r7, #21]
 8001bce:	021b      	lsls	r3, r3, #8
 8001bd0:	b21a      	sxth	r2, r3
 8001bd2:	4b3d      	ldr	r3, [pc, #244]	; (8001cc8 <bme280_init+0x2c4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	b212      	sxth	r2, r2
 8001bda:	835a      	strh	r2, [r3, #26]
	BME->parameters.dig_H3	= params[2];
 8001bdc:	4b3a      	ldr	r3, [pc, #232]	; (8001cc8 <bme280_init+0x2c4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	7dba      	ldrb	r2, [r7, #22]
 8001be2:	771a      	strb	r2, [r3, #28]
	BME->parameters.dig_H4 = (params[4] & 0xF) | ((int16_t)params[3] << 4);
 8001be4:	7e3b      	ldrb	r3, [r7, #24]
 8001be6:	b21b      	sxth	r3, r3
 8001be8:	f003 030f 	and.w	r3, r3, #15
 8001bec:	b219      	sxth	r1, r3
 8001bee:	7dfb      	ldrb	r3, [r7, #23]
 8001bf0:	011b      	lsls	r3, r3, #4
 8001bf2:	b21a      	sxth	r2, r3
 8001bf4:	4b34      	ldr	r3, [pc, #208]	; (8001cc8 <bme280_init+0x2c4>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	b212      	sxth	r2, r2
 8001bfc:	83da      	strh	r2, [r3, #30]
	BME->parameters.dig_H5 = ((params[4] & 0xF0) >> 4) | ((int16_t)params[5] << 4);
 8001bfe:	7e3b      	ldrb	r3, [r7, #24]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	b219      	sxth	r1, r3
 8001c06:	7e7b      	ldrb	r3, [r7, #25]
 8001c08:	011b      	lsls	r3, r3, #4
 8001c0a:	b21a      	sxth	r2, r3
 8001c0c:	4b2e      	ldr	r3, [pc, #184]	; (8001cc8 <bme280_init+0x2c4>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	430a      	orrs	r2, r1
 8001c12:	b212      	sxth	r2, r2
 8001c14:	841a      	strh	r2, [r3, #32]
	BME->parameters.dig_H6 = params[6];
 8001c16:	7eba      	ldrb	r2, [r7, #26]
 8001c18:	4b2b      	ldr	r3, [pc, #172]	; (8001cc8 <bme280_init+0x2c4>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	b252      	sxtb	r2, r2
 8001c1e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

	uint8_t data_ctrl = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	74bb      	strb	r3, [r7, #18]
	data_ctrl = OS;
 8001c26:	79bb      	ldrb	r3, [r7, #6]
 8001c28:	74bb      	strb	r3, [r7, #18]
	retVal = HAL_I2C_Mem_Write(I2C_bme, BME280_ADD, BME280_CTRL_HUM, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);		//Humidity sensor over sampling set to OS.
 8001c2a:	2332      	movs	r3, #50	; 0x32
 8001c2c:	9302      	str	r3, [sp, #8]
 8001c2e:	2301      	movs	r3, #1
 8001c30:	9301      	str	r3, [sp, #4]
 8001c32:	f107 0312 	add.w	r3, r7, #18
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	2301      	movs	r3, #1
 8001c3a:	22f2      	movs	r2, #242	; 0xf2
 8001c3c:	21ec      	movs	r1, #236	; 0xec
 8001c3e:	68b8      	ldr	r0, [r7, #8]
 8001c40:	f005 fc74 	bl	800752c <HAL_I2C_Mem_Write>
 8001c44:	4603      	mov	r3, r0
 8001c46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	data_ctrl = 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	74bb      	strb	r3, [r7, #18]
	data_ctrl = mode | (OS << 2) | (OS << 5);																		//Mode has been chosed.
 8001c4e:	79bb      	ldrb	r3, [r7, #6]
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	b25a      	sxtb	r2, r3
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	b25a      	sxtb	r2, r3
 8001c5c:	79bb      	ldrb	r3, [r7, #6]
 8001c5e:	015b      	lsls	r3, r3, #5
 8001c60:	b25b      	sxtb	r3, r3
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b25b      	sxtb	r3, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	74bb      	strb	r3, [r7, #18]
	retVal = HAL_I2C_Mem_Write(I2C_bme, BME280_ADD, BME280_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);		//Temp and pressure sensors' over sampling set to OS.
 8001c6a:	2332      	movs	r3, #50	; 0x32
 8001c6c:	9302      	str	r3, [sp, #8]
 8001c6e:	2301      	movs	r3, #1
 8001c70:	9301      	str	r3, [sp, #4]
 8001c72:	f107 0312 	add.w	r3, r7, #18
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	2301      	movs	r3, #1
 8001c7a:	22f4      	movs	r2, #244	; 0xf4
 8001c7c:	21ec      	movs	r1, #236	; 0xec
 8001c7e:	68b8      	ldr	r0, [r7, #8]
 8001c80:	f005 fc54 	bl	800752c <HAL_I2C_Mem_Write>
 8001c84:	4603      	mov	r3, r0
 8001c86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	data_ctrl = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	74bb      	strb	r3, [r7, #18]
	data_ctrl = (filter << 2);
 8001c8e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	74bb      	strb	r3, [r7, #18]
	retVal = HAL_I2C_Mem_Write(I2C_bme, BME280_ADD, BME280_CONFIG, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 8001c98:	2332      	movs	r3, #50	; 0x32
 8001c9a:	9302      	str	r3, [sp, #8]
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	9301      	str	r3, [sp, #4]
 8001ca0:	f107 0312 	add.w	r3, r7, #18
 8001ca4:	9300      	str	r3, [sp, #0]
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	22f5      	movs	r2, #245	; 0xf5
 8001caa:	21ec      	movs	r1, #236	; 0xec
 8001cac:	68b8      	ldr	r0, [r7, #8]
 8001cae:	f005 fc3d 	bl	800752c <HAL_I2C_Mem_Write>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	//uint8_t buf[50];

	float base = 0.0;
 8001cb8:	f04f 0300 	mov.w	r3, #0
 8001cbc:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_Delay(200);
 8001cbe:	20c8      	movs	r0, #200	; 0xc8
 8001cc0:	f003 fe06 	bl	80058d0 <HAL_Delay>
	for(int i = 0; i < 50; i++)		//Taking base altitude
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	e003      	b.n	8001cd0 <bme280_init+0x2cc>
 8001cc8:	2000023c 	.word	0x2000023c
 8001ccc:	20000238 	.word	0x20000238
 8001cd0:	633b      	str	r3, [r7, #48]	; 0x30
 8001cd2:	e011      	b.n	8001cf8 <bme280_init+0x2f4>
	{
	  bme280_update();
 8001cd4:	f000 f828 	bl	8001d28 <bme280_update>
	  base +=  BME->altitude;
 8001cd8:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <bme280_init+0x31c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001ce0:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001ce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ce8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	  HAL_Delay(10);
 8001cec:	200a      	movs	r0, #10
 8001cee:	f003 fdef 	bl	80058d0 <HAL_Delay>
	for(int i = 0; i < 50; i++)		//Taking base altitude
 8001cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	633b      	str	r3, [r7, #48]	; 0x30
 8001cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cfa:	2b31      	cmp	r3, #49	; 0x31
 8001cfc:	ddea      	ble.n	8001cd4 <bme280_init+0x2d0>
	}
	BME->baseAltitude = (base / 50.0);
 8001cfe:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <bme280_init+0x31c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001d06:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001d24 <bme280_init+0x320>
 8001d0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d0e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	return retVal;
 8001d12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3738      	adds	r7, #56	; 0x38
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000023c 	.word	0x2000023c
 8001d24:	42480000 	.word	0x42480000

08001d28 <bme280_update>:


void bme280_update(){
 8001d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d2c:	b0d2      	sub	sp, #328	; 0x148
 8001d2e:	af00      	add	r7, sp, #0
	int32_t var1_t, var2_t, T, adc_T;
	bme280_getVals();
 8001d30:	f7ff fda2 	bl	8001878 <bme280_getVals>

	if(BME->isUpdated == 1)
 8001d34:	4bd9      	ldr	r3, [pc, #868]	; (800209c <bme280_update+0x374>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	f040 83a7 	bne.w	8002490 <bme280_update+0x768>
	{
		//For tempereature
		adc_T =	BME->adcVals.ut;
 8001d42:	4bd6      	ldr	r3, [pc, #856]	; (800209c <bme280_update+0x374>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d48:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
		var1_t = ((((adc_T >> 3 ) - ((int32_t)BME->parameters.dig_T1 << 1))) * ((int32_t)BME->parameters.dig_T2)) >> 11;
 8001d4c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001d50:	10da      	asrs	r2, r3, #3
 8001d52:	4bd2      	ldr	r3, [pc, #840]	; (800209c <bme280_update+0x374>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	881b      	ldrh	r3, [r3, #0]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	1ad2      	subs	r2, r2, r3
 8001d5e:	4bcf      	ldr	r3, [pc, #828]	; (800209c <bme280_update+0x374>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	885b      	ldrh	r3, [r3, #2]
 8001d64:	b21b      	sxth	r3, r3
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	12db      	asrs	r3, r3, #11
 8001d6c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
		var2_t = (((((adc_T >> 4) - ((int32_t)BME->parameters.dig_T1)) * ((adc_T >> 4) - ((int32_t)BME->parameters.dig_T1))) >> 12) * ((int32_t)BME->parameters.dig_T3)) >> 14;
 8001d70:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001d74:	111a      	asrs	r2, r3, #4
 8001d76:	4bc9      	ldr	r3, [pc, #804]	; (800209c <bme280_update+0x374>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	1ad1      	subs	r1, r2, r3
 8001d80:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001d84:	111a      	asrs	r2, r3, #4
 8001d86:	4bc5      	ldr	r3, [pc, #788]	; (800209c <bme280_update+0x374>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	b29b      	uxth	r3, r3
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	fb01 f303 	mul.w	r3, r1, r3
 8001d94:	131a      	asrs	r2, r3, #12
 8001d96:	4bc1      	ldr	r3, [pc, #772]	; (800209c <bme280_update+0x374>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	889b      	ldrh	r3, [r3, #4]
 8001d9c:	b21b      	sxth	r3, r3
 8001d9e:	fb02 f303 	mul.w	r3, r2, r3
 8001da2:	139b      	asrs	r3, r3, #14
 8001da4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
		int32_t t_fine = var1_t + var2_t;
 8001da8:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8001dac:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001db0:	4413      	add	r3, r2
 8001db2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
		T = (t_fine * 5 + 128) >> 8;
 8001db6:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001dba:	4613      	mov	r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	3380      	adds	r3, #128	; 0x80
 8001dc2:	121b      	asrs	r3, r3, #8
 8001dc4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
		BME->temperature = (float)T / 100.0;
 8001dc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001dcc:	ee07 3a90 	vmov	s15, r3
 8001dd0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dd4:	4bb1      	ldr	r3, [pc, #708]	; (800209c <bme280_update+0x374>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	eddf 6ab1 	vldr	s13, [pc, #708]	; 80020a0 <bme280_update+0x378>
 8001ddc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001de0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

		//For pressure
		int64_t var1_p, var2_p, P, adc_P;
		adc_P = (int64_t)BME->adcVals.up;
 8001de4:	4bad      	ldr	r3, [pc, #692]	; (800209c <bme280_update+0x374>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dea:	2200      	movs	r2, #0
 8001dec:	653b      	str	r3, [r7, #80]	; 0x50
 8001dee:	657a      	str	r2, [r7, #84]	; 0x54
 8001df0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001df4:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
		var1_p = ((int64_t)t_fine) - 128000;
 8001df8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001dfc:	17da      	asrs	r2, r3, #31
 8001dfe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001e02:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001e06:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8001e10:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e12:	4613      	mov	r3, r2
 8001e14:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001e18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e1a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e1e:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
		var2_p = var1_p * var1_p * (int64_t)BME->parameters.dig_P6;
 8001e22:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001e26:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001e2a:	fb03 f102 	mul.w	r1, r3, r2
 8001e2e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001e32:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001e36:	fb02 f303 	mul.w	r3, r2, r3
 8001e3a:	18ca      	adds	r2, r1, r3
 8001e3c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001e40:	fba3 4503 	umull	r4, r5, r3, r3
 8001e44:	1953      	adds	r3, r2, r5
 8001e46:	461d      	mov	r5, r3
 8001e48:	4b94      	ldr	r3, [pc, #592]	; (800209c <bme280_update+0x374>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	8a1b      	ldrh	r3, [r3, #16]
 8001e4e:	b21b      	sxth	r3, r3
 8001e50:	b21b      	sxth	r3, r3
 8001e52:	17da      	asrs	r2, r3, #31
 8001e54:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001e58:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001e5c:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8001e60:	4603      	mov	r3, r0
 8001e62:	fb03 f205 	mul.w	r2, r3, r5
 8001e66:	460b      	mov	r3, r1
 8001e68:	fb04 f303 	mul.w	r3, r4, r3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	4602      	mov	r2, r0
 8001e70:	fba4 ab02 	umull	sl, fp, r4, r2
 8001e74:	445b      	add	r3, fp
 8001e76:	469b      	mov	fp, r3
 8001e78:	e9c7 ab44 	strd	sl, fp, [r7, #272]	; 0x110
 8001e7c:	e9c7 ab44 	strd	sl, fp, [r7, #272]	; 0x110
		var2_p = var2_p + ((var1_p *(int64_t)BME->parameters.dig_P5) <<17);
 8001e80:	4b86      	ldr	r3, [pc, #536]	; (800209c <bme280_update+0x374>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	89db      	ldrh	r3, [r3, #14]
 8001e86:	b21b      	sxth	r3, r3
 8001e88:	b21b      	sxth	r3, r3
 8001e8a:	17da      	asrs	r2, r3, #31
 8001e8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001e90:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001e94:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001e98:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8001e9c:	462a      	mov	r2, r5
 8001e9e:	fb02 f203 	mul.w	r2, r2, r3
 8001ea2:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	fb01 f303 	mul.w	r3, r1, r3
 8001eac:	441a      	add	r2, r3
 8001eae:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001eb2:	4621      	mov	r1, r4
 8001eb4:	fba3 8901 	umull	r8, r9, r3, r1
 8001eb8:	eb02 0309 	add.w	r3, r2, r9
 8001ebc:	4699      	mov	r9, r3
 8001ebe:	f04f 0000 	mov.w	r0, #0
 8001ec2:	f04f 0100 	mov.w	r1, #0
 8001ec6:	ea4f 4149 	mov.w	r1, r9, lsl #17
 8001eca:	ea41 31d8 	orr.w	r1, r1, r8, lsr #15
 8001ece:	ea4f 4048 	mov.w	r0, r8, lsl #17
 8001ed2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001ed6:	1814      	adds	r4, r2, r0
 8001ed8:	643c      	str	r4, [r7, #64]	; 0x40
 8001eda:	414b      	adcs	r3, r1
 8001edc:	647b      	str	r3, [r7, #68]	; 0x44
 8001ede:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001ee2:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
		var2_p = var2_p + (((int64_t)BME->parameters.dig_P4) << 35);
 8001ee6:	4b6d      	ldr	r3, [pc, #436]	; (800209c <bme280_update+0x374>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	899b      	ldrh	r3, [r3, #12]
 8001eec:	b21b      	sxth	r3, r3
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	17da      	asrs	r2, r3, #31
 8001ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001ef6:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001efa:	f04f 0000 	mov.w	r0, #0
 8001efe:	f04f 0100 	mov.w	r1, #0
 8001f02:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001f06:	00d9      	lsls	r1, r3, #3
 8001f08:	2000      	movs	r0, #0
 8001f0a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001f0e:	1814      	adds	r4, r2, r0
 8001f10:	63bc      	str	r4, [r7, #56]	; 0x38
 8001f12:	414b      	adcs	r3, r1
 8001f14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f16:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001f1a:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
		var1_p = ((var1_p * var1_p * (int64_t)BME->parameters.dig_P3) >> 8) + ((var1_p * (int64_t)BME->parameters.dig_P2) << 12);
 8001f1e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001f22:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f26:	fb03 f102 	mul.w	r1, r3, r2
 8001f2a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001f2e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f32:	fb02 f303 	mul.w	r3, r2, r3
 8001f36:	18ca      	adds	r2, r1, r3
 8001f38:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f3c:	fba3 1303 	umull	r1, r3, r3, r3
 8001f40:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f44:	460b      	mov	r3, r1
 8001f46:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001f4e:	18d3      	adds	r3, r2, r3
 8001f50:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f54:	4b51      	ldr	r3, [pc, #324]	; (800209c <bme280_update+0x374>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	895b      	ldrh	r3, [r3, #10]
 8001f5a:	b21b      	sxth	r3, r3
 8001f5c:	b21b      	sxth	r3, r3
 8001f5e:	17da      	asrs	r2, r3, #31
 8001f60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001f64:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001f68:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001f6c:	462b      	mov	r3, r5
 8001f6e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001f72:	4642      	mov	r2, r8
 8001f74:	fb02 f203 	mul.w	r2, r2, r3
 8001f78:	464b      	mov	r3, r9
 8001f7a:	4621      	mov	r1, r4
 8001f7c:	fb01 f303 	mul.w	r3, r1, r3
 8001f80:	4413      	add	r3, r2
 8001f82:	4622      	mov	r2, r4
 8001f84:	4641      	mov	r1, r8
 8001f86:	fba2 1201 	umull	r1, r2, r2, r1
 8001f8a:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8001f8e:	460a      	mov	r2, r1
 8001f90:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8001f94:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8001f98:	4413      	add	r3, r2
 8001f9a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001f9e:	f04f 0000 	mov.w	r0, #0
 8001fa2:	f04f 0100 	mov.w	r1, #0
 8001fa6:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001faa:	4623      	mov	r3, r4
 8001fac:	0a18      	lsrs	r0, r3, #8
 8001fae:	462b      	mov	r3, r5
 8001fb0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fb4:	462b      	mov	r3, r5
 8001fb6:	1219      	asrs	r1, r3, #8
 8001fb8:	4b38      	ldr	r3, [pc, #224]	; (800209c <bme280_update+0x374>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	891b      	ldrh	r3, [r3, #8]
 8001fbe:	b21b      	sxth	r3, r3
 8001fc0:	b21b      	sxth	r3, r3
 8001fc2:	17da      	asrs	r2, r3, #31
 8001fc4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001fc8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001fcc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001fd0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	fb02 f203 	mul.w	r2, r2, r3
 8001fda:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001fde:	4644      	mov	r4, r8
 8001fe0:	fb04 f303 	mul.w	r3, r4, r3
 8001fe4:	441a      	add	r2, r3
 8001fe6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001fea:	4644      	mov	r4, r8
 8001fec:	fba3 4304 	umull	r4, r3, r3, r4
 8001ff0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001ff4:	4623      	mov	r3, r4
 8001ff6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ffe:	18d3      	adds	r3, r2, r3
 8002000:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	f04f 0300 	mov.w	r3, #0
 800200c:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8002010:	464c      	mov	r4, r9
 8002012:	0323      	lsls	r3, r4, #12
 8002014:	4644      	mov	r4, r8
 8002016:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800201a:	4644      	mov	r4, r8
 800201c:	0322      	lsls	r2, r4, #12
 800201e:	1884      	adds	r4, r0, r2
 8002020:	633c      	str	r4, [r7, #48]	; 0x30
 8002022:	eb41 0303 	adc.w	r3, r1, r3
 8002026:	637b      	str	r3, [r7, #52]	; 0x34
 8002028:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800202c:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
		var1_p = (((((int64_t)1) <<47 ) + var1_p)) * ((int64_t) BME->parameters.dig_P1) >> 33;
 8002030:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8002034:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8002038:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800203c:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8002040:	4b16      	ldr	r3, [pc, #88]	; (800209c <bme280_update+0x374>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	88db      	ldrh	r3, [r3, #6]
 8002046:	b29b      	uxth	r3, r3
 8002048:	b29b      	uxth	r3, r3
 800204a:	2200      	movs	r2, #0
 800204c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002050:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002054:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8002058:	462b      	mov	r3, r5
 800205a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800205e:	4642      	mov	r2, r8
 8002060:	fb02 f203 	mul.w	r2, r2, r3
 8002064:	464b      	mov	r3, r9
 8002066:	4621      	mov	r1, r4
 8002068:	fb01 f303 	mul.w	r3, r1, r3
 800206c:	4413      	add	r3, r2
 800206e:	4622      	mov	r2, r4
 8002070:	4641      	mov	r1, r8
 8002072:	fba2 1201 	umull	r1, r2, r2, r1
 8002076:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800207a:	460a      	mov	r2, r1
 800207c:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 8002080:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8002084:	4413      	add	r3, r2
 8002086:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800208a:	f04f 0200 	mov.w	r2, #0
 800208e:	f04f 0300 	mov.w	r3, #0
 8002092:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002096:	4629      	mov	r1, r5
 8002098:	104a      	asrs	r2, r1, #1
 800209a:	e003      	b.n	80020a4 <bme280_update+0x37c>
 800209c:	2000023c 	.word	0x2000023c
 80020a0:	42c80000 	.word	0x42c80000
 80020a4:	4629      	mov	r1, r5
 80020a6:	17cb      	asrs	r3, r1, #31
 80020a8:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
		if(var1_p == 0)
 80020ac:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80020b0:	4313      	orrs	r3, r2
 80020b2:	d106      	bne.n	80020c2 <bme280_update+0x39a>
		{
			P = 0;
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	f04f 0300 	mov.w	r3, #0
 80020bc:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
 80020c0:	e148      	b.n	8002354 <bme280_update+0x62c>
		}else
		{
		P = 1048576 - adc_P;
 80020c2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80020c6:	2100      	movs	r1, #0
 80020c8:	f5d2 1080 	rsbs	r0, r2, #1048576	; 0x100000
 80020cc:	62b8      	str	r0, [r7, #40]	; 0x28
 80020ce:	eb61 0303 	sbc.w	r3, r1, r3
 80020d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020d4:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80020d8:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
		P = (((P << 31) - var2_p) * 3125) / var1_p;
 80020dc:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80020e0:	f04f 0000 	mov.w	r0, #0
 80020e4:	f04f 0100 	mov.w	r1, #0
 80020e8:	07d9      	lsls	r1, r3, #31
 80020ea:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 80020ee:	07d0      	lsls	r0, r2, #31
 80020f0:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80020f4:	1a84      	subs	r4, r0, r2
 80020f6:	f8c7 4088 	str.w	r4, [r7, #136]	; 0x88
 80020fa:	eb61 0303 	sbc.w	r3, r1, r3
 80020fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002102:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 8002106:	4622      	mov	r2, r4
 8002108:	462b      	mov	r3, r5
 800210a:	1891      	adds	r1, r2, r2
 800210c:	6239      	str	r1, [r7, #32]
 800210e:	415b      	adcs	r3, r3
 8002110:	627b      	str	r3, [r7, #36]	; 0x24
 8002112:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002116:	4621      	mov	r1, r4
 8002118:	1851      	adds	r1, r2, r1
 800211a:	61b9      	str	r1, [r7, #24]
 800211c:	4629      	mov	r1, r5
 800211e:	414b      	adcs	r3, r1
 8002120:	61fb      	str	r3, [r7, #28]
 8002122:	f04f 0200 	mov.w	r2, #0
 8002126:	f04f 0300 	mov.w	r3, #0
 800212a:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800212e:	4649      	mov	r1, r9
 8002130:	018b      	lsls	r3, r1, #6
 8002132:	4641      	mov	r1, r8
 8002134:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002138:	4641      	mov	r1, r8
 800213a:	018a      	lsls	r2, r1, #6
 800213c:	4641      	mov	r1, r8
 800213e:	1889      	adds	r1, r1, r2
 8002140:	6139      	str	r1, [r7, #16]
 8002142:	4649      	mov	r1, r9
 8002144:	eb43 0101 	adc.w	r1, r3, r1
 8002148:	6179      	str	r1, [r7, #20]
 800214a:	f04f 0200 	mov.w	r2, #0
 800214e:	f04f 0300 	mov.w	r3, #0
 8002152:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002156:	4649      	mov	r1, r9
 8002158:	008b      	lsls	r3, r1, #2
 800215a:	4641      	mov	r1, r8
 800215c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002160:	4641      	mov	r1, r8
 8002162:	008a      	lsls	r2, r1, #2
 8002164:	4610      	mov	r0, r2
 8002166:	4619      	mov	r1, r3
 8002168:	4603      	mov	r3, r0
 800216a:	4622      	mov	r2, r4
 800216c:	189b      	adds	r3, r3, r2
 800216e:	60bb      	str	r3, [r7, #8]
 8002170:	460b      	mov	r3, r1
 8002172:	462a      	mov	r2, r5
 8002174:	eb42 0303 	adc.w	r3, r2, r3
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	f04f 0200 	mov.w	r2, #0
 800217e:	f04f 0300 	mov.w	r3, #0
 8002182:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8002186:	4649      	mov	r1, r9
 8002188:	008b      	lsls	r3, r1, #2
 800218a:	4641      	mov	r1, r8
 800218c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002190:	4641      	mov	r1, r8
 8002192:	008a      	lsls	r2, r1, #2
 8002194:	4610      	mov	r0, r2
 8002196:	4619      	mov	r1, r3
 8002198:	4603      	mov	r3, r0
 800219a:	4622      	mov	r2, r4
 800219c:	189b      	adds	r3, r3, r2
 800219e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80021a2:	462b      	mov	r3, r5
 80021a4:	460a      	mov	r2, r1
 80021a6:	eb42 0303 	adc.w	r3, r2, r3
 80021aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80021ae:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80021b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80021b6:	f7fe fe95 	bl	8000ee4 <__aeabi_ldivmod>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
		var1_p = (((int64_t) BME->parameters.dig_P9) * (P >> 13) * (P >> 13)) >> 25;
 80021c2:	4bb6      	ldr	r3, [pc, #728]	; (800249c <bme280_update+0x774>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	8adb      	ldrh	r3, [r3, #22]
 80021c8:	b21b      	sxth	r3, r3
 80021ca:	b21b      	sxth	r3, r3
 80021cc:	17da      	asrs	r2, r3, #31
 80021ce:	67bb      	str	r3, [r7, #120]	; 0x78
 80021d0:	67fa      	str	r2, [r7, #124]	; 0x7c
 80021d2:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80021d6:	f04f 0000 	mov.w	r0, #0
 80021da:	f04f 0100 	mov.w	r1, #0
 80021de:	0b50      	lsrs	r0, r2, #13
 80021e0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80021e4:	1359      	asrs	r1, r3, #13
 80021e6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80021ea:	462b      	mov	r3, r5
 80021ec:	fb00 f203 	mul.w	r2, r0, r3
 80021f0:	4623      	mov	r3, r4
 80021f2:	fb03 f301 	mul.w	r3, r3, r1
 80021f6:	4413      	add	r3, r2
 80021f8:	4622      	mov	r2, r4
 80021fa:	fba2 1200 	umull	r1, r2, r2, r0
 80021fe:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8002202:	460a      	mov	r2, r1
 8002204:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8002208:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800220c:	4413      	add	r3, r2
 800220e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002212:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8002216:	f04f 0000 	mov.w	r0, #0
 800221a:	f04f 0100 	mov.w	r1, #0
 800221e:	0b50      	lsrs	r0, r2, #13
 8002220:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8002224:	1359      	asrs	r1, r3, #13
 8002226:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 800222a:	462b      	mov	r3, r5
 800222c:	fb00 f203 	mul.w	r2, r0, r3
 8002230:	4623      	mov	r3, r4
 8002232:	fb03 f301 	mul.w	r3, r3, r1
 8002236:	4413      	add	r3, r2
 8002238:	4622      	mov	r2, r4
 800223a:	fba2 1200 	umull	r1, r2, r2, r0
 800223e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002242:	460a      	mov	r2, r1
 8002244:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8002248:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800224c:	4413      	add	r3, r2
 800224e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8002252:	f04f 0200 	mov.w	r2, #0
 8002256:	f04f 0300 	mov.w	r3, #0
 800225a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 800225e:	4621      	mov	r1, r4
 8002260:	0e4a      	lsrs	r2, r1, #25
 8002262:	4629      	mov	r1, r5
 8002264:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8002268:	4629      	mov	r1, r5
 800226a:	164b      	asrs	r3, r1, #25
 800226c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
		var2_p = (((int64_t) BME->parameters.dig_P8) * P) >> 19;
 8002270:	4b8a      	ldr	r3, [pc, #552]	; (800249c <bme280_update+0x774>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	8a9b      	ldrh	r3, [r3, #20]
 8002276:	b21b      	sxth	r3, r3
 8002278:	b21b      	sxth	r3, r3
 800227a:	17da      	asrs	r2, r3, #31
 800227c:	673b      	str	r3, [r7, #112]	; 0x70
 800227e:	677a      	str	r2, [r7, #116]	; 0x74
 8002280:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002284:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8002288:	462a      	mov	r2, r5
 800228a:	fb02 f203 	mul.w	r2, r2, r3
 800228e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002292:	4621      	mov	r1, r4
 8002294:	fb01 f303 	mul.w	r3, r1, r3
 8002298:	4413      	add	r3, r2
 800229a:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 800229e:	4621      	mov	r1, r4
 80022a0:	fba2 1201 	umull	r1, r2, r2, r1
 80022a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80022a8:	460a      	mov	r2, r1
 80022aa:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80022ae:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80022b2:	4413      	add	r3, r2
 80022b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80022b8:	f04f 0200 	mov.w	r2, #0
 80022bc:	f04f 0300 	mov.w	r3, #0
 80022c0:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80022c4:	4621      	mov	r1, r4
 80022c6:	0cca      	lsrs	r2, r1, #19
 80022c8:	4629      	mov	r1, r5
 80022ca:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80022ce:	4629      	mov	r1, r5
 80022d0:	14cb      	asrs	r3, r1, #19
 80022d2:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
		P = (( P + var1_p + var2_p) >> 8) + (((int64_t)BME->parameters.dig_P7) << 4);
 80022d6:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80022da:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80022de:	1884      	adds	r4, r0, r2
 80022e0:	66bc      	str	r4, [r7, #104]	; 0x68
 80022e2:	eb41 0303 	adc.w	r3, r1, r3
 80022e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80022e8:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80022ec:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80022f0:	4621      	mov	r1, r4
 80022f2:	1889      	adds	r1, r1, r2
 80022f4:	6639      	str	r1, [r7, #96]	; 0x60
 80022f6:	4629      	mov	r1, r5
 80022f8:	eb43 0101 	adc.w	r1, r3, r1
 80022fc:	6679      	str	r1, [r7, #100]	; 0x64
 80022fe:	f04f 0000 	mov.w	r0, #0
 8002302:	f04f 0100 	mov.w	r1, #0
 8002306:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800230a:	4623      	mov	r3, r4
 800230c:	0a18      	lsrs	r0, r3, #8
 800230e:	462b      	mov	r3, r5
 8002310:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8002314:	462b      	mov	r3, r5
 8002316:	1219      	asrs	r1, r3, #8
 8002318:	4b60      	ldr	r3, [pc, #384]	; (800249c <bme280_update+0x774>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	8a5b      	ldrh	r3, [r3, #18]
 800231e:	b21b      	sxth	r3, r3
 8002320:	b21b      	sxth	r3, r3
 8002322:	17da      	asrs	r2, r3, #31
 8002324:	65bb      	str	r3, [r7, #88]	; 0x58
 8002326:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002328:	f04f 0200 	mov.w	r2, #0
 800232c:	f04f 0300 	mov.w	r3, #0
 8002330:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 8002334:	464c      	mov	r4, r9
 8002336:	0123      	lsls	r3, r4, #4
 8002338:	4644      	mov	r4, r8
 800233a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800233e:	4644      	mov	r4, r8
 8002340:	0122      	lsls	r2, r4, #4
 8002342:	1884      	adds	r4, r0, r2
 8002344:	603c      	str	r4, [r7, #0]
 8002346:	eb41 0303 	adc.w	r3, r1, r3
 800234a:	607b      	str	r3, [r7, #4]
 800234c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002350:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
		}

		BME->pressure = ((float)P / 256.0 / 100.0);
 8002354:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8002358:	f7fe fd86 	bl	8000e68 <__aeabi_l2f>
 800235c:	4603      	mov	r3, r0
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe f912 	bl	8000588 <__aeabi_f2d>
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	4b4d      	ldr	r3, [pc, #308]	; (80024a0 <bme280_update+0x778>)
 800236a:	f7fe fa8f 	bl	800088c <__aeabi_ddiv>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	4610      	mov	r0, r2
 8002374:	4619      	mov	r1, r3
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	4b4a      	ldr	r3, [pc, #296]	; (80024a4 <bme280_update+0x77c>)
 800237c:	f7fe fa86 	bl	800088c <__aeabi_ddiv>
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4945      	ldr	r1, [pc, #276]	; (800249c <bme280_update+0x774>)
 8002386:	680c      	ldr	r4, [r1, #0]
 8002388:	4610      	mov	r0, r2
 800238a:	4619      	mov	r1, r3
 800238c:	f7fe fc4c 	bl	8000c28 <__aeabi_d2f>
 8002390:	4603      	mov	r3, r0
 8002392:	6363      	str	r3, [r4, #52]	; 0x34

		//for humidity
		uint32_t var_h, adc_H;
		adc_H = BME->adcVals.uh;
 8002394:	4b41      	ldr	r3, [pc, #260]	; (800249c <bme280_update+0x774>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

		var_h = (t_fine - ((int32_t)76800));
 800239e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80023a2:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80023a6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
		var_h = (((((adc_H << 14) - (((int32_t)BME->parameters.dig_H4) << 20) - (((int32_t)BME->parameters.dig_H5) * var_h)) + ((int32_t)16384)) >> 15) * (((((((var_h *((int32_t)BME->parameters.dig_H6)) >> 10) * (((var_h * ((int32_t)BME->parameters.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)BME->parameters.dig_H2) + 8192) >> 14));
 80023aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80023ae:	039b      	lsls	r3, r3, #14
 80023b0:	4a3a      	ldr	r2, [pc, #232]	; (800249c <bme280_update+0x774>)
 80023b2:	6812      	ldr	r2, [r2, #0]
 80023b4:	8bd2      	ldrh	r2, [r2, #30]
 80023b6:	b212      	sxth	r2, r2
 80023b8:	0512      	lsls	r2, r2, #20
 80023ba:	1a9a      	subs	r2, r3, r2
 80023bc:	4b37      	ldr	r3, [pc, #220]	; (800249c <bme280_update+0x774>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	8c1b      	ldrh	r3, [r3, #32]
 80023c2:	b21b      	sxth	r3, r3
 80023c4:	4619      	mov	r1, r3
 80023c6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80023ca:	fb01 f303 	mul.w	r3, r1, r3
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80023d4:	0bdb      	lsrs	r3, r3, #15
 80023d6:	4a31      	ldr	r2, [pc, #196]	; (800249c <bme280_update+0x774>)
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 80023de:	b252      	sxtb	r2, r2
 80023e0:	4611      	mov	r1, r2
 80023e2:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80023e6:	fb01 f202 	mul.w	r2, r1, r2
 80023ea:	0a92      	lsrs	r2, r2, #10
 80023ec:	492b      	ldr	r1, [pc, #172]	; (800249c <bme280_update+0x774>)
 80023ee:	6809      	ldr	r1, [r1, #0]
 80023f0:	7f09      	ldrb	r1, [r1, #28]
 80023f2:	b2c9      	uxtb	r1, r1
 80023f4:	4608      	mov	r0, r1
 80023f6:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 80023fa:	fb00 f101 	mul.w	r1, r0, r1
 80023fe:	0ac9      	lsrs	r1, r1, #11
 8002400:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
 8002404:	fb01 f202 	mul.w	r2, r1, r2
 8002408:	0a92      	lsrs	r2, r2, #10
 800240a:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800240e:	4923      	ldr	r1, [pc, #140]	; (800249c <bme280_update+0x774>)
 8002410:	6809      	ldr	r1, [r1, #0]
 8002412:	8b49      	ldrh	r1, [r1, #26]
 8002414:	b209      	sxth	r1, r1
 8002416:	fb01 f202 	mul.w	r2, r1, r2
 800241a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800241e:	0b92      	lsrs	r2, r2, #14
 8002420:	fb02 f303 	mul.w	r3, r2, r3
 8002424:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
		var_h = (var_h - (((((var_h >> 15) * (var_h >> 15)) >> 7) * ((int32_t)BME->parameters.dig_H1)) >> 4));
 8002428:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800242c:	0bdb      	lsrs	r3, r3, #15
 800242e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8002432:	0bd2      	lsrs	r2, r2, #15
 8002434:	fb02 f303 	mul.w	r3, r2, r3
 8002438:	09db      	lsrs	r3, r3, #7
 800243a:	4a18      	ldr	r2, [pc, #96]	; (800249c <bme280_update+0x774>)
 800243c:	6812      	ldr	r2, [r2, #0]
 800243e:	7e12      	ldrb	r2, [r2, #24]
 8002440:	b2d2      	uxtb	r2, r2
 8002442:	fb02 f303 	mul.w	r3, r2, r3
 8002446:	091b      	lsrs	r3, r3, #4
 8002448:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
		var_h = (var_h < 0 ? 0 : var_h);
		var_h = (var_h > 419430400 ? 419430400 : var_h);
 8002452:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002456:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 800245a:	bf28      	it	cs
 800245c:	f04f 53c8 	movcs.w	r3, #419430400	; 0x19000000
 8002460:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
		BME->humidity = ((float)(var_h >> 12)) / 1024.0;
 8002464:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002468:	0b1b      	lsrs	r3, r3, #12
 800246a:	ee07 3a90 	vmov	s15, r3
 800246e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002472:	4b0a      	ldr	r3, [pc, #40]	; (800249c <bme280_update+0x774>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80024a8 <bme280_update+0x780>
 800247a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800247e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

		//get altitude
		bme280_get_altitude();
 8002482:	f7ff fa51 	bl	8001928 <bme280_get_altitude>
		BME->isUpdated = 0;
 8002486:	4b05      	ldr	r3, [pc, #20]	; (800249c <bme280_update+0x774>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}

}
 8002490:	bf00      	nop
 8002492:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 8002496:	46bd      	mov	sp, r7
 8002498:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800249c:	2000023c 	.word	0x2000023c
 80024a0:	40700000 	.word	0x40700000
 80024a4:	40590000 	.word	0x40590000
 80024a8:	44800000 	.word	0x44800000

080024ac <bmi088_init>:
		Error_Handler();
}
#endif

void bmi088_init(bmi088_struct_t* BMI_, I2C_HandleTypeDef* I2C_)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af04      	add	r7, sp, #16
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
	//quaternionSet_zero();
	HAL_StatusTypeDef retVal = HAL_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	73fb      	strb	r3, [r7, #15]
	bmi_I2C = I2C_;
 80024ba:	4aba      	ldr	r2, [pc, #744]	; (80027a4 <bmi088_init+0x2f8>)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	6013      	str	r3, [r2, #0]
	BMI = BMI_;
 80024c0:	4ab9      	ldr	r2, [pc, #740]	; (80027a8 <bmi088_init+0x2fc>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6013      	str	r3, [r2, #0]
	BMI->rawDatas.isGyroUpdated = 0;
 80024c6:	4bb8      	ldr	r3, [pc, #736]	; (80027a8 <bmi088_init+0x2fc>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2200      	movs	r2, #0
 80024cc:	745a      	strb	r2, [r3, #17]
	BMI->rawDatas.isAccelUpdated = 0;
 80024ce:	4bb6      	ldr	r3, [pc, #728]	; (80027a8 <bmi088_init+0x2fc>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2200      	movs	r2, #0
 80024d4:	749a      	strb	r2, [r3, #18]
	HAL_UART_Transmit(&huart1, buffer, strlen((char*) buffer), 50);
	while(1);
#endif
	uint8_t buf[1];

	HAL_Delay(10);
 80024d6:	200a      	movs	r0, #10
 80024d8:	f003 f9fa 	bl	80058d0 <HAL_Delay>

	buf[0] = 0x01;
 80024dc:	2301      	movs	r3, #1
 80024de:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // power save ultra
 80024e0:	4bb0      	ldr	r3, [pc, #704]	; (80027a4 <bmi088_init+0x2f8>)
 80024e2:	6818      	ldr	r0, [r3, #0]
 80024e4:	2364      	movs	r3, #100	; 0x64
 80024e6:	9302      	str	r3, [sp, #8]
 80024e8:	2301      	movs	r3, #1
 80024ea:	9301      	str	r3, [sp, #4]
 80024ec:	f107 030c 	add.w	r3, r7, #12
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	2301      	movs	r3, #1
 80024f4:	227c      	movs	r2, #124	; 0x7c
 80024f6:	2130      	movs	r1, #48	; 0x30
 80024f8:	f005 f818 	bl	800752c <HAL_I2C_Mem_Write>
 80024fc:	4603      	mov	r3, r0
 80024fe:	461a      	mov	r2, r3
 8002500:	7bfb      	ldrb	r3, [r7, #15]
 8002502:	4313      	orrs	r3, r2
 8002504:	73fb      	strb	r3, [r7, #15]

	buf[0] = ACC_DISABLE;
 8002506:	2300      	movs	r3, #0
 8002508:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // accel disable
 800250a:	4ba6      	ldr	r3, [pc, #664]	; (80027a4 <bmi088_init+0x2f8>)
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	2364      	movs	r3, #100	; 0x64
 8002510:	9302      	str	r3, [sp, #8]
 8002512:	2301      	movs	r3, #1
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	f107 030c 	add.w	r3, r7, #12
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	2301      	movs	r3, #1
 800251e:	227d      	movs	r2, #125	; 0x7d
 8002520:	2130      	movs	r1, #48	; 0x30
 8002522:	f005 f803 	bl	800752c <HAL_I2C_Mem_Write>
 8002526:	4603      	mov	r3, r0
 8002528:	461a      	mov	r2, r3
 800252a:	7bfb      	ldrb	r3, [r7, #15]
 800252c:	4313      	orrs	r3, r2
 800252e:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(20);
 8002530:	2014      	movs	r0, #20
 8002532:	f003 f9cd 	bl	80058d0 <HAL_Delay>

	buf[0] = ACC_RESET;
 8002536:	23b6      	movs	r3, #182	; 0xb6
 8002538:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // Accel reset
 800253a:	4b9a      	ldr	r3, [pc, #616]	; (80027a4 <bmi088_init+0x2f8>)
 800253c:	6818      	ldr	r0, [r3, #0]
 800253e:	2364      	movs	r3, #100	; 0x64
 8002540:	9302      	str	r3, [sp, #8]
 8002542:	2301      	movs	r3, #1
 8002544:	9301      	str	r3, [sp, #4]
 8002546:	f107 030c 	add.w	r3, r7, #12
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	2301      	movs	r3, #1
 800254e:	227e      	movs	r2, #126	; 0x7e
 8002550:	2130      	movs	r1, #48	; 0x30
 8002552:	f004 ffeb 	bl	800752c <HAL_I2C_Mem_Write>
 8002556:	4603      	mov	r3, r0
 8002558:	461a      	mov	r2, r3
 800255a:	7bfb      	ldrb	r3, [r7, #15]
 800255c:	4313      	orrs	r3, r2
 800255e:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002560:	7bfb      	ldrb	r3, [r7, #15]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d002      	beq.n	800256c <bmi088_init+0xc0>
 8002566:	4b91      	ldr	r3, [pc, #580]	; (80027ac <bmi088_init+0x300>)
 8002568:	2279      	movs	r2, #121	; 0x79
 800256a:	601a      	str	r2, [r3, #0]
	HAL_Delay(40);
 800256c:	2028      	movs	r0, #40	; 0x28
 800256e:	f003 f9af 	bl	80058d0 <HAL_Delay>

	buf[0] = FIFO_RESET;
 8002572:	23b0      	movs	r3, #176	; 0xb0
 8002574:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // FIFO reset
 8002576:	4b8b      	ldr	r3, [pc, #556]	; (80027a4 <bmi088_init+0x2f8>)
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	2364      	movs	r3, #100	; 0x64
 800257c:	9302      	str	r3, [sp, #8]
 800257e:	2301      	movs	r3, #1
 8002580:	9301      	str	r3, [sp, #4]
 8002582:	f107 030c 	add.w	r3, r7, #12
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	2301      	movs	r3, #1
 800258a:	227e      	movs	r2, #126	; 0x7e
 800258c:	2130      	movs	r1, #48	; 0x30
 800258e:	f004 ffcd 	bl	800752c <HAL_I2C_Mem_Write>
 8002592:	4603      	mov	r3, r0
 8002594:	461a      	mov	r2, r3
 8002596:	7bfb      	ldrb	r3, [r7, #15]
 8002598:	4313      	orrs	r3, r2
 800259a:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800259c:	7bfb      	ldrb	r3, [r7, #15]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <bmi088_init+0xfc>
 80025a2:	4b82      	ldr	r3, [pc, #520]	; (80027ac <bmi088_init+0x300>)
 80025a4:	227e      	movs	r2, #126	; 0x7e
 80025a6:	601a      	str	r2, [r3, #0]
	HAL_Delay(40);
 80025a8:	2028      	movs	r0, #40	; 0x28
 80025aa:	f003 f991 	bl	80058d0 <HAL_Delay>

	buf[0] = GYRO_RESET;
 80025ae:	23b6      	movs	r3, #182	; 0xb6
 80025b0:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, GYRO_I2C_ADD, GYRO_SOFT_RESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro reset
 80025b2:	4b7c      	ldr	r3, [pc, #496]	; (80027a4 <bmi088_init+0x2f8>)
 80025b4:	6818      	ldr	r0, [r3, #0]
 80025b6:	2364      	movs	r3, #100	; 0x64
 80025b8:	9302      	str	r3, [sp, #8]
 80025ba:	2301      	movs	r3, #1
 80025bc:	9301      	str	r3, [sp, #4]
 80025be:	f107 030c 	add.w	r3, r7, #12
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	2301      	movs	r3, #1
 80025c6:	2214      	movs	r2, #20
 80025c8:	21d0      	movs	r1, #208	; 0xd0
 80025ca:	f004 ffaf 	bl	800752c <HAL_I2C_Mem_Write>
 80025ce:	4603      	mov	r3, r0
 80025d0:	461a      	mov	r2, r3
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <bmi088_init+0x138>
 80025de:	4b73      	ldr	r3, [pc, #460]	; (80027ac <bmi088_init+0x300>)
 80025e0:	2283      	movs	r2, #131	; 0x83
 80025e2:	601a      	str	r2, [r3, #0]
	HAL_Delay(40);
 80025e4:	2028      	movs	r0, #40	; 0x28
 80025e6:	f003 f973 	bl	80058d0 <HAL_Delay>

	HAL_I2C_DeInit(bmi_I2C);  // I2C arayzn de-initialize edin
 80025ea:	4b6e      	ldr	r3, [pc, #440]	; (80027a4 <bmi088_init+0x2f8>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f004 ff6c 	bl	80074cc <HAL_I2C_DeInit>
	HAL_Delay(5);
 80025f4:	2005      	movs	r0, #5
 80025f6:	f003 f96b 	bl	80058d0 <HAL_Delay>
	HAL_I2C_Init(bmi_I2C);    // I2C arayzn yeniden initialize edin
 80025fa:	4b6a      	ldr	r3, [pc, #424]	; (80027a4 <bmi088_init+0x2f8>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f004 fe20 	bl	8007244 <HAL_I2C_Init>
	HAL_Delay(5);
 8002604:	2005      	movs	r0, #5
 8002606:	f003 f963 	bl	80058d0 <HAL_Delay>
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
	HAL_Delay(40);
*/

	//Gyroscope configuration.
	buf[0] = BMI->deviceConfig.gyro_range;
 800260a:	4b67      	ldr	r3, [pc, #412]	; (80027a8 <bmi088_init+0x2fc>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	7e5b      	ldrb	r3, [r3, #25]
 8002610:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, GYRO_I2C_ADD, GYRO_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro range config
 8002612:	4b64      	ldr	r3, [pc, #400]	; (80027a4 <bmi088_init+0x2f8>)
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	2364      	movs	r3, #100	; 0x64
 8002618:	9302      	str	r3, [sp, #8]
 800261a:	2301      	movs	r3, #1
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	f107 030c 	add.w	r3, r7, #12
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	2301      	movs	r3, #1
 8002626:	220f      	movs	r2, #15
 8002628:	21d0      	movs	r1, #208	; 0xd0
 800262a:	f004 ff7f 	bl	800752c <HAL_I2C_Mem_Write>
 800262e:	4603      	mov	r3, r0
 8002630:	461a      	mov	r2, r3
 8002632:	7bfb      	ldrb	r3, [r7, #15]
 8002634:	4313      	orrs	r3, r2
 8002636:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <bmi088_init+0x198>
 800263e:	4b5b      	ldr	r3, [pc, #364]	; (80027ac <bmi088_init+0x300>)
 8002640:	2299      	movs	r2, #153	; 0x99
 8002642:	601a      	str	r2, [r3, #0]


	buf[0] = BMI->deviceConfig.gyro_bandWidth;
 8002644:	4b58      	ldr	r3, [pc, #352]	; (80027a8 <bmi088_init+0x2fc>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	7e1b      	ldrb	r3, [r3, #24]
 800264a:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, GYRO_I2C_ADD, GYRO_BANDWITH, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro bandwidth config
 800264c:	4b55      	ldr	r3, [pc, #340]	; (80027a4 <bmi088_init+0x2f8>)
 800264e:	6818      	ldr	r0, [r3, #0]
 8002650:	2314      	movs	r3, #20
 8002652:	9302      	str	r3, [sp, #8]
 8002654:	2301      	movs	r3, #1
 8002656:	9301      	str	r3, [sp, #4]
 8002658:	f107 030c 	add.w	r3, r7, #12
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	2301      	movs	r3, #1
 8002660:	2210      	movs	r2, #16
 8002662:	21d0      	movs	r1, #208	; 0xd0
 8002664:	f004 ff62 	bl	800752c <HAL_I2C_Mem_Write>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	7bfb      	ldrb	r3, [r7, #15]
 800266e:	4313      	orrs	r3, r2
 8002670:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002672:	7bfb      	ldrb	r3, [r7, #15]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d002      	beq.n	800267e <bmi088_init+0x1d2>
 8002678:	4b4c      	ldr	r3, [pc, #304]	; (80027ac <bmi088_init+0x300>)
 800267a:	229e      	movs	r2, #158	; 0x9e
 800267c:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->deviceConfig.gyro_powerMode;
 800267e:	4b4a      	ldr	r3, [pc, #296]	; (80027a8 <bmi088_init+0x2fc>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	7ddb      	ldrb	r3, [r3, #23]
 8002684:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, GYRO_I2C_ADD, GYRO_LPM1, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro power mode config.
 8002686:	4b47      	ldr	r3, [pc, #284]	; (80027a4 <bmi088_init+0x2f8>)
 8002688:	6818      	ldr	r0, [r3, #0]
 800268a:	2314      	movs	r3, #20
 800268c:	9302      	str	r3, [sp, #8]
 800268e:	2301      	movs	r3, #1
 8002690:	9301      	str	r3, [sp, #4]
 8002692:	f107 030c 	add.w	r3, r7, #12
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	2301      	movs	r3, #1
 800269a:	2211      	movs	r2, #17
 800269c:	21d0      	movs	r1, #208	; 0xd0
 800269e:	f004 ff45 	bl	800752c <HAL_I2C_Mem_Write>
 80026a2:	4603      	mov	r3, r0
 80026a4:	461a      	mov	r2, r3
 80026a6:	7bfb      	ldrb	r3, [r7, #15]
 80026a8:	4313      	orrs	r3, r2
 80026aa:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <bmi088_init+0x20c>
 80026b2:	4b3e      	ldr	r3, [pc, #248]	; (80027ac <bmi088_init+0x300>)
 80026b4:	22a2      	movs	r2, #162	; 0xa2
 80026b6:	601a      	str	r2, [r3, #0]
	HAL_Delay(40);
 80026b8:	2028      	movs	r0, #40	; 0x28
 80026ba:	f003 f909 	bl	80058d0 <HAL_Delay>

	//gyro interrupt
	buf[0] = GYRO_INT_ENABLE;
 80026be:	2380      	movs	r3, #128	; 0x80
 80026c0:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, GYRO_I2C_ADD, GYRO_INT_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt enabled.
 80026c2:	4b38      	ldr	r3, [pc, #224]	; (80027a4 <bmi088_init+0x2f8>)
 80026c4:	6818      	ldr	r0, [r3, #0]
 80026c6:	2314      	movs	r3, #20
 80026c8:	9302      	str	r3, [sp, #8]
 80026ca:	2301      	movs	r3, #1
 80026cc:	9301      	str	r3, [sp, #4]
 80026ce:	f107 030c 	add.w	r3, r7, #12
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	2301      	movs	r3, #1
 80026d6:	2215      	movs	r2, #21
 80026d8:	21d0      	movs	r1, #208	; 0xd0
 80026da:	f004 ff27 	bl	800752c <HAL_I2C_Mem_Write>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d002      	beq.n	80026f4 <bmi088_init+0x248>
 80026ee:	4b2f      	ldr	r3, [pc, #188]	; (80027ac <bmi088_init+0x300>)
 80026f0:	22a8      	movs	r2, #168	; 0xa8
 80026f2:	601a      	str	r2, [r3, #0]

	buf[0] = (GYRO_INT_IO_PP << 1) | (GYRO_INT_ACT_HIGH << 0);
 80026f4:	2301      	movs	r3, #1
 80026f6:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, GYRO_I2C_ADD, GYRO_INT_3_4_IO_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt 4 config
 80026f8:	4b2a      	ldr	r3, [pc, #168]	; (80027a4 <bmi088_init+0x2f8>)
 80026fa:	6818      	ldr	r0, [r3, #0]
 80026fc:	2314      	movs	r3, #20
 80026fe:	9302      	str	r3, [sp, #8]
 8002700:	2301      	movs	r3, #1
 8002702:	9301      	str	r3, [sp, #4]
 8002704:	f107 030c 	add.w	r3, r7, #12
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	2301      	movs	r3, #1
 800270c:	2216      	movs	r2, #22
 800270e:	21d0      	movs	r1, #208	; 0xd0
 8002710:	f004 ff0c 	bl	800752c <HAL_I2C_Mem_Write>
 8002714:	4603      	mov	r3, r0
 8002716:	461a      	mov	r2, r3
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	4313      	orrs	r3, r2
 800271c:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800271e:	7bfb      	ldrb	r3, [r7, #15]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d002      	beq.n	800272a <bmi088_init+0x27e>
 8002724:	4b21      	ldr	r3, [pc, #132]	; (80027ac <bmi088_init+0x300>)
 8002726:	22ac      	movs	r2, #172	; 0xac
 8002728:	601a      	str	r2, [r3, #0]

	buf[0] = GYRO_INT_MAP_3;
 800272a:	2301      	movs	r3, #1
 800272c:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, GYRO_I2C_ADD, GYRO_INT_3_4_IO_MAP, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt pin 4 mapped.
 800272e:	4b1d      	ldr	r3, [pc, #116]	; (80027a4 <bmi088_init+0x2f8>)
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	2314      	movs	r3, #20
 8002734:	9302      	str	r3, [sp, #8]
 8002736:	2301      	movs	r3, #1
 8002738:	9301      	str	r3, [sp, #4]
 800273a:	f107 030c 	add.w	r3, r7, #12
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	2301      	movs	r3, #1
 8002742:	2218      	movs	r2, #24
 8002744:	21d0      	movs	r1, #208	; 0xd0
 8002746:	f004 fef1 	bl	800752c <HAL_I2C_Mem_Write>
 800274a:	4603      	mov	r3, r0
 800274c:	461a      	mov	r2, r3
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	4313      	orrs	r3, r2
 8002752:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d002      	beq.n	8002760 <bmi088_init+0x2b4>
 800275a:	4b14      	ldr	r3, [pc, #80]	; (80027ac <bmi088_init+0x300>)
 800275c:	22b0      	movs	r2, #176	; 0xb0
 800275e:	601a      	str	r2, [r3, #0]

	//Accelerometer configuration.
	buf[0] = ACC_ENABLE;
 8002760:	2304      	movs	r3, #4
 8002762:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); // Accel on
 8002764:	4b0f      	ldr	r3, [pc, #60]	; (80027a4 <bmi088_init+0x2f8>)
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	2314      	movs	r3, #20
 800276a:	9302      	str	r3, [sp, #8]
 800276c:	2301      	movs	r3, #1
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	f107 030c 	add.w	r3, r7, #12
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	2301      	movs	r3, #1
 8002778:	227d      	movs	r2, #125	; 0x7d
 800277a:	2130      	movs	r1, #48	; 0x30
 800277c:	f004 fed6 	bl	800752c <HAL_I2C_Mem_Write>
 8002780:	4603      	mov	r3, r0
 8002782:	461a      	mov	r2, r3
 8002784:	7bfb      	ldrb	r3, [r7, #15]
 8002786:	4313      	orrs	r3, r2
 8002788:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <bmi088_init+0x2ea>
 8002790:	4b06      	ldr	r3, [pc, #24]	; (80027ac <bmi088_init+0x300>)
 8002792:	22b5      	movs	r2, #181	; 0xb5
 8002794:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 8002796:	2008      	movs	r0, #8
 8002798:	f003 f89a 	bl	80058d0 <HAL_Delay>

	buf[0] = BMI->deviceConfig.acc_powerMode;
 800279c:	4b02      	ldr	r3, [pc, #8]	; (80027a8 <bmi088_init+0x2fc>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	7cdb      	ldrb	r3, [r3, #19]
 80027a2:	e005      	b.n	80027b0 <bmi088_init+0x304>
 80027a4:	20000240 	.word	0x20000240
 80027a8:	20000244 	.word	0x20000244
 80027ac:	2000024c 	.word	0x2000024c
 80027b0:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel mode active
 80027b2:	4b49      	ldr	r3, [pc, #292]	; (80028d8 <bmi088_init+0x42c>)
 80027b4:	6818      	ldr	r0, [r3, #0]
 80027b6:	2314      	movs	r3, #20
 80027b8:	9302      	str	r3, [sp, #8]
 80027ba:	2301      	movs	r3, #1
 80027bc:	9301      	str	r3, [sp, #4]
 80027be:	f107 030c 	add.w	r3, r7, #12
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	2301      	movs	r3, #1
 80027c6:	227c      	movs	r2, #124	; 0x7c
 80027c8:	2130      	movs	r1, #48	; 0x30
 80027ca:	f004 feaf 	bl	800752c <HAL_I2C_Mem_Write>
 80027ce:	4603      	mov	r3, r0
 80027d0:	461a      	mov	r2, r3
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 80027d8:	7bfb      	ldrb	r3, [r7, #15]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d002      	beq.n	80027e4 <bmi088_init+0x338>
 80027de:	4b3f      	ldr	r3, [pc, #252]	; (80028dc <bmi088_init+0x430>)
 80027e0:	22ba      	movs	r2, #186	; 0xba
 80027e2:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 80027e4:	2008      	movs	r0, #8
 80027e6:	f003 f873 	bl	80058d0 <HAL_Delay>

	buf[0] = (BMI->deviceConfig.acc_bandwith << 4) | BMI->deviceConfig.acc_outputDateRate;
 80027ea:	4b3d      	ldr	r3, [pc, #244]	; (80028e0 <bmi088_init+0x434>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	7d5b      	ldrb	r3, [r3, #21]
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	b25a      	sxtb	r2, r3
 80027f4:	4b3a      	ldr	r3, [pc, #232]	; (80028e0 <bmi088_init+0x434>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	7d9b      	ldrb	r3, [r3, #22]
 80027fa:	b25b      	sxtb	r3, r3
 80027fc:	4313      	orrs	r3, r2
 80027fe:	b25b      	sxtb	r3, r3
 8002800:	b2db      	uxtb	r3, r3
 8002802:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel bandwith and odr selection
 8002804:	4b34      	ldr	r3, [pc, #208]	; (80028d8 <bmi088_init+0x42c>)
 8002806:	6818      	ldr	r0, [r3, #0]
 8002808:	2314      	movs	r3, #20
 800280a:	9302      	str	r3, [sp, #8]
 800280c:	2301      	movs	r3, #1
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	f107 030c 	add.w	r3, r7, #12
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	2301      	movs	r3, #1
 8002818:	2240      	movs	r2, #64	; 0x40
 800281a:	2130      	movs	r1, #48	; 0x30
 800281c:	f004 fe86 	bl	800752c <HAL_I2C_Mem_Write>
 8002820:	4603      	mov	r3, r0
 8002822:	461a      	mov	r2, r3
 8002824:	7bfb      	ldrb	r3, [r7, #15]
 8002826:	4313      	orrs	r3, r2
 8002828:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800282a:	7bfb      	ldrb	r3, [r7, #15]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d002      	beq.n	8002836 <bmi088_init+0x38a>
 8002830:	4b2a      	ldr	r3, [pc, #168]	; (80028dc <bmi088_init+0x430>)
 8002832:	22bf      	movs	r2, #191	; 0xbf
 8002834:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->deviceConfig.acc_range;
 8002836:	4b2a      	ldr	r3, [pc, #168]	; (80028e0 <bmi088_init+0x434>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	7d1b      	ldrb	r3, [r3, #20]
 800283c:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel range config.
 800283e:	4b26      	ldr	r3, [pc, #152]	; (80028d8 <bmi088_init+0x42c>)
 8002840:	6818      	ldr	r0, [r3, #0]
 8002842:	2314      	movs	r3, #20
 8002844:	9302      	str	r3, [sp, #8]
 8002846:	2301      	movs	r3, #1
 8002848:	9301      	str	r3, [sp, #4]
 800284a:	f107 030c 	add.w	r3, r7, #12
 800284e:	9300      	str	r3, [sp, #0]
 8002850:	2301      	movs	r3, #1
 8002852:	2241      	movs	r2, #65	; 0x41
 8002854:	2130      	movs	r1, #48	; 0x30
 8002856:	f004 fe69 	bl	800752c <HAL_I2C_Mem_Write>
 800285a:	4603      	mov	r3, r0
 800285c:	461a      	mov	r2, r3
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	4313      	orrs	r3, r2
 8002862:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 8002864:	7bfb      	ldrb	r3, [r7, #15]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d002      	beq.n	8002870 <bmi088_init+0x3c4>
 800286a:	4b1c      	ldr	r3, [pc, #112]	; (80028dc <bmi088_init+0x430>)
 800286c:	22c3      	movs	r2, #195	; 0xc3
 800286e:	601a      	str	r2, [r3, #0]

	//accel interrupt
	buf[0] = (0x01 << 3) | (ACC_INT1_OD_PP << 2) | (ACC_INT1_LVL_ACT_HIGH << 1);
 8002870:	230a      	movs	r3, #10
 8002872:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_INT1_IO_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt config.
 8002874:	4b18      	ldr	r3, [pc, #96]	; (80028d8 <bmi088_init+0x42c>)
 8002876:	6818      	ldr	r0, [r3, #0]
 8002878:	2314      	movs	r3, #20
 800287a:	9302      	str	r3, [sp, #8]
 800287c:	2301      	movs	r3, #1
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	f107 030c 	add.w	r3, r7, #12
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	2301      	movs	r3, #1
 8002888:	2253      	movs	r2, #83	; 0x53
 800288a:	2130      	movs	r1, #48	; 0x30
 800288c:	f004 fe4e 	bl	800752c <HAL_I2C_Mem_Write>
 8002890:	4603      	mov	r3, r0
 8002892:	461a      	mov	r2, r3
 8002894:	7bfb      	ldrb	r3, [r7, #15]
 8002896:	4313      	orrs	r3, r2
 8002898:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	buf[0] = (0x01 << 2);
 800289a:	2304      	movs	r3, #4
 800289c:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(bmi_I2C, ACC_I2C_ADD, ACC_INT_MAP_DATA, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt DRDY map to pin1.
 800289e:	4b0e      	ldr	r3, [pc, #56]	; (80028d8 <bmi088_init+0x42c>)
 80028a0:	6818      	ldr	r0, [r3, #0]
 80028a2:	2314      	movs	r3, #20
 80028a4:	9302      	str	r3, [sp, #8]
 80028a6:	2301      	movs	r3, #1
 80028a8:	9301      	str	r3, [sp, #4]
 80028aa:	f107 030c 	add.w	r3, r7, #12
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2301      	movs	r3, #1
 80028b2:	2258      	movs	r2, #88	; 0x58
 80028b4:	2130      	movs	r1, #48	; 0x30
 80028b6:	f004 fe39 	bl	800752c <HAL_I2C_Mem_Write>
 80028ba:	4603      	mov	r3, r0
 80028bc:	461a      	mov	r2, r3
 80028be:	7bfb      	ldrb	r3, [r7, #15]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	//HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80028c4:	2009      	movs	r0, #9
 80028c6:	f003 fd52 	bl	800636e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80028ca:	200a      	movs	r0, #10
 80028cc:	f003 fd4f 	bl	800636e <HAL_NVIC_EnableIRQ>
	//if(retVal != HAL_OK)

		//Error_Handler();

}
 80028d0:	bf00      	nop
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000240 	.word	0x20000240
 80028dc:	2000024c 	.word	0x2000024c
 80028e0:	20000244 	.word	0x20000244
 80028e4:	00000000 	.word	0x00000000

080028e8 <bmi088_update>:
void bmi088_update()
{
 80028e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028ec:	b08d      	sub	sp, #52	; 0x34
 80028ee:	af04      	add	r7, sp, #16

	if(BMI->rawDatas.isAccelUpdated)
 80028f0:	4b1f      	ldr	r3, [pc, #124]	; (8002970 <bmi088_update+0x88>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	7c9b      	ldrb	r3, [r3, #18]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f000 81fb 	beq.w	8002cf2 <bmi088_update+0x40a>
	{
		HAL_StatusTypeDef retVal = HAL_I2C_Mem_Read(bmi_I2C, ACC_I2C_ADD, ACC_X_LSB, I2C_MEMADD_SIZE_8BIT, BMI->rawDatas.accel, 9, 20);
 80028fc:	4b1d      	ldr	r3, [pc, #116]	; (8002974 <bmi088_update+0x8c>)
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <bmi088_update+0x88>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	461a      	mov	r2, r3
 8002906:	2314      	movs	r3, #20
 8002908:	9302      	str	r3, [sp, #8]
 800290a:	2309      	movs	r3, #9
 800290c:	9301      	str	r3, [sp, #4]
 800290e:	9200      	str	r2, [sp, #0]
 8002910:	2301      	movs	r3, #1
 8002912:	2212      	movs	r2, #18
 8002914:	2130      	movs	r1, #48	; 0x30
 8002916:	f004 ff03 	bl	8007720 <HAL_I2C_Mem_Read>
 800291a:	4603      	mov	r3, r0
 800291c:	77fb      	strb	r3, [r7, #31]
		HAL_I2C_Mem_Read(bmi_I2C, ACC_I2C_ADD, ACC_TEMP_MSB, I2C_MEMADD_SIZE_8BIT, BMI->rawDatas.temp, 2, 20);
 800291e:	4b15      	ldr	r3, [pc, #84]	; (8002974 <bmi088_update+0x8c>)
 8002920:	6818      	ldr	r0, [r3, #0]
 8002922:	4b13      	ldr	r3, [pc, #76]	; (8002970 <bmi088_update+0x88>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	3309      	adds	r3, #9
 8002928:	2214      	movs	r2, #20
 800292a:	9202      	str	r2, [sp, #8]
 800292c:	2202      	movs	r2, #2
 800292e:	9201      	str	r2, [sp, #4]
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2301      	movs	r3, #1
 8002934:	2222      	movs	r2, #34	; 0x22
 8002936:	2130      	movs	r1, #48	; 0x30
 8002938:	f004 fef2 	bl	8007720 <HAL_I2C_Mem_Read>

		uint16_t Temp_uint11 = (BMI->rawDatas.temp[0] << 3) | (BMI->rawDatas.temp[1] >> 5);
 800293c:	4b0c      	ldr	r3, [pc, #48]	; (8002970 <bmi088_update+0x88>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	7a5b      	ldrb	r3, [r3, #9]
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	b21a      	sxth	r2, r3
 8002946:	4b0a      	ldr	r3, [pc, #40]	; (8002970 <bmi088_update+0x88>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	7a9b      	ldrb	r3, [r3, #10]
 800294c:	095b      	lsrs	r3, r3, #5
 800294e:	b2db      	uxtb	r3, r3
 8002950:	b21b      	sxth	r3, r3
 8002952:	4313      	orrs	r3, r2
 8002954:	b21b      	sxth	r3, r3
 8002956:	83bb      	strh	r3, [r7, #28]
		int16_t Temp_int11 = 0;
 8002958:	2300      	movs	r3, #0
 800295a:	837b      	strh	r3, [r7, #26]
		if (Temp_uint11 > 1023){
 800295c:	8bbb      	ldrh	r3, [r7, #28]
 800295e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002962:	d309      	bcc.n	8002978 <bmi088_update+0x90>
			Temp_int11 = Temp_uint11 - 2048;
 8002964:	8bbb      	ldrh	r3, [r7, #28]
 8002966:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800296a:	b29b      	uxth	r3, r3
 800296c:	837b      	strh	r3, [r7, #26]
 800296e:	e029      	b.n	80029c4 <bmi088_update+0xdc>
 8002970:	20000244 	.word	0x20000244
 8002974:	20000240 	.word	0x20000240
		}
		else{
			Temp_int11 = Temp_uint11;
 8002978:	8bbb      	ldrh	r3, [r7, #28]
 800297a:	837b      	strh	r3, [r7, #26]
			BMI->temp = (float)Temp_int11 * 0.125 + 23.0;
 800297c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002980:	ee07 3a90 	vmov	s15, r3
 8002984:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002988:	ee17 0a90 	vmov	r0, s15
 800298c:	f7fd fdfc 	bl	8000588 <__aeabi_f2d>
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8002998:	f7fd fe4e 	bl	8000638 <__aeabi_dmul>
 800299c:	4602      	mov	r2, r0
 800299e:	460b      	mov	r3, r1
 80029a0:	4610      	mov	r0, r2
 80029a2:	4619      	mov	r1, r3
 80029a4:	f04f 0200 	mov.w	r2, #0
 80029a8:	4bbb      	ldr	r3, [pc, #748]	; (8002c98 <bmi088_update+0x3b0>)
 80029aa:	f7fd fc8f 	bl	80002cc <__adddf3>
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	49ba      	ldr	r1, [pc, #744]	; (8002c9c <bmi088_update+0x3b4>)
 80029b4:	680e      	ldr	r6, [r1, #0]
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	f7fe f935 	bl	8000c28 <__aeabi_d2f>
 80029be:	4603      	mov	r3, r0
 80029c0:	f8c6 30bc 	str.w	r3, [r6, #188]	; 0xbc
		}
		uint32_t sensorTime = (BMI->rawDatas.accel[8] << 16) | (BMI->rawDatas.accel[7] << 8) | BMI->rawDatas.accel[6];
 80029c4:	4bb5      	ldr	r3, [pc, #724]	; (8002c9c <bmi088_update+0x3b4>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	7a1b      	ldrb	r3, [r3, #8]
 80029ca:	041a      	lsls	r2, r3, #16
 80029cc:	4bb3      	ldr	r3, [pc, #716]	; (8002c9c <bmi088_update+0x3b4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	79db      	ldrb	r3, [r3, #7]
 80029d2:	021b      	lsls	r3, r3, #8
 80029d4:	4313      	orrs	r3, r2
 80029d6:	4ab1      	ldr	r2, [pc, #708]	; (8002c9c <bmi088_update+0x3b4>)
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	7992      	ldrb	r2, [r2, #6]
 80029dc:	4313      	orrs	r3, r2
 80029de:	617b      	str	r3, [r7, #20]

		BMI->currentTime= (float)sensorTime * 39.0625 / 1000000.0;
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	ee07 3a90 	vmov	s15, r3
 80029e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029ea:	ee17 0a90 	vmov	r0, s15
 80029ee:	f7fd fdcb 	bl	8000588 <__aeabi_f2d>
 80029f2:	a3a3      	add	r3, pc, #652	; (adr r3, 8002c80 <bmi088_update+0x398>)
 80029f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f8:	f7fd fe1e 	bl	8000638 <__aeabi_dmul>
 80029fc:	4602      	mov	r2, r0
 80029fe:	460b      	mov	r3, r1
 8002a00:	4610      	mov	r0, r2
 8002a02:	4619      	mov	r1, r3
 8002a04:	a3a0      	add	r3, pc, #640	; (adr r3, 8002c88 <bmi088_update+0x3a0>)
 8002a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0a:	f7fd ff3f 	bl	800088c <__aeabi_ddiv>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	49a2      	ldr	r1, [pc, #648]	; (8002c9c <bmi088_update+0x3b4>)
 8002a14:	680e      	ldr	r6, [r1, #0]
 8002a16:	4610      	mov	r0, r2
 8002a18:	4619      	mov	r1, r3
 8002a1a:	f7fe f905 	bl	8000c28 <__aeabi_d2f>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	f8c6 30c0 	str.w	r3, [r6, #192]	; 0xc0

		int16_t acc_z_16 = (BMI->rawDatas.accel[5] << 8) | BMI->rawDatas.accel[4];
 8002a24:	4b9d      	ldr	r3, [pc, #628]	; (8002c9c <bmi088_update+0x3b4>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	795b      	ldrb	r3, [r3, #5]
 8002a2a:	021b      	lsls	r3, r3, #8
 8002a2c:	b21a      	sxth	r2, r3
 8002a2e:	4b9b      	ldr	r3, [pc, #620]	; (8002c9c <bmi088_update+0x3b4>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	791b      	ldrb	r3, [r3, #4]
 8002a34:	b21b      	sxth	r3, r3
 8002a36:	4313      	orrs	r3, r2
 8002a38:	827b      	strh	r3, [r7, #18]
		int16_t acc_y_16 = (BMI->rawDatas.accel[3] << 8) | BMI->rawDatas.accel[2];
 8002a3a:	4b98      	ldr	r3, [pc, #608]	; (8002c9c <bmi088_update+0x3b4>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	78db      	ldrb	r3, [r3, #3]
 8002a40:	021b      	lsls	r3, r3, #8
 8002a42:	b21a      	sxth	r2, r3
 8002a44:	4b95      	ldr	r3, [pc, #596]	; (8002c9c <bmi088_update+0x3b4>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	789b      	ldrb	r3, [r3, #2]
 8002a4a:	b21b      	sxth	r3, r3
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	823b      	strh	r3, [r7, #16]
		int16_t acc_x_16 = (BMI->rawDatas.accel[1] << 8) | BMI->rawDatas.accel[0];
 8002a50:	4b92      	ldr	r3, [pc, #584]	; (8002c9c <bmi088_update+0x3b4>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	785b      	ldrb	r3, [r3, #1]
 8002a56:	021b      	lsls	r3, r3, #8
 8002a58:	b21a      	sxth	r2, r3
 8002a5a:	4b90      	ldr	r3, [pc, #576]	; (8002c9c <bmi088_update+0x3b4>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	b21b      	sxth	r3, r3
 8002a62:	4313      	orrs	r3, r2
 8002a64:	81fb      	strh	r3, [r7, #14]

		BMI->acc_z = (float)acc_z_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->deviceConfig.acc_range + 1)) - ACCEL_Z_OFFSET;
 8002a66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002a6a:	ee07 3a90 	vmov	s15, r3
 8002a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a72:	ee17 0a90 	vmov	r0, s15
 8002a76:	f7fd fd87 	bl	8000588 <__aeabi_f2d>
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	4b88      	ldr	r3, [pc, #544]	; (8002ca0 <bmi088_update+0x3b8>)
 8002a80:	f7fd ff04 	bl	800088c <__aeabi_ddiv>
 8002a84:	4602      	mov	r2, r0
 8002a86:	460b      	mov	r3, r1
 8002a88:	4610      	mov	r0, r2
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	4b84      	ldr	r3, [pc, #528]	; (8002ca4 <bmi088_update+0x3bc>)
 8002a92:	f7fd fdd1 	bl	8000638 <__aeabi_dmul>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4610      	mov	r0, r2
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	4b81      	ldr	r3, [pc, #516]	; (8002ca8 <bmi088_update+0x3c0>)
 8002aa4:	f7fd fdc8 	bl	8000638 <__aeabi_dmul>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	460b      	mov	r3, r1
 8002aac:	4692      	mov	sl, r2
 8002aae:	469b      	mov	fp, r3
 8002ab0:	4b7a      	ldr	r3, [pc, #488]	; (8002c9c <bmi088_update+0x3b4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	7d1b      	ldrb	r3, [r3, #20]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	ee07 3a90 	vmov	s15, r3
 8002abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ac0:	ee17 0a90 	vmov	r0, s15
 8002ac4:	f7fd fd60 	bl	8000588 <__aeabi_f2d>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	ec43 2b11 	vmov	d1, r2, r3
 8002ad0:	ed9f 0b6f 	vldr	d0, [pc, #444]	; 8002c90 <bmi088_update+0x3a8>
 8002ad4:	f00c fe54 	bl	800f780 <pow>
 8002ad8:	ec53 2b10 	vmov	r2, r3, d0
 8002adc:	4650      	mov	r0, sl
 8002ade:	4659      	mov	r1, fp
 8002ae0:	f7fd fdaa 	bl	8000638 <__aeabi_dmul>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	4610      	mov	r0, r2
 8002aea:	4619      	mov	r1, r3
 8002aec:	f04f 0200 	mov.w	r2, #0
 8002af0:	4b6e      	ldr	r3, [pc, #440]	; (8002cac <bmi088_update+0x3c4>)
 8002af2:	f7fd fbe9 	bl	80002c8 <__aeabi_dsub>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4968      	ldr	r1, [pc, #416]	; (8002c9c <bmi088_update+0x3b4>)
 8002afc:	680e      	ldr	r6, [r1, #0]
 8002afe:	4610      	mov	r0, r2
 8002b00:	4619      	mov	r1, r3
 8002b02:	f7fe f891 	bl	8000c28 <__aeabi_d2f>
 8002b06:	4603      	mov	r3, r0
 8002b08:	f8c6 30b8 	str.w	r3, [r6, #184]	; 0xb8
		BMI->acc_y = (float)acc_y_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->deviceConfig.acc_range + 1)) - ACCEL_Y_OFFSET;
 8002b0c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002b10:	ee07 3a90 	vmov	s15, r3
 8002b14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b18:	ee17 0a90 	vmov	r0, s15
 8002b1c:	f7fd fd34 	bl	8000588 <__aeabi_f2d>
 8002b20:	f04f 0200 	mov.w	r2, #0
 8002b24:	4b5e      	ldr	r3, [pc, #376]	; (8002ca0 <bmi088_update+0x3b8>)
 8002b26:	f7fd feb1 	bl	800088c <__aeabi_ddiv>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	4610      	mov	r0, r2
 8002b30:	4619      	mov	r1, r3
 8002b32:	f04f 0200 	mov.w	r2, #0
 8002b36:	4b5b      	ldr	r3, [pc, #364]	; (8002ca4 <bmi088_update+0x3bc>)
 8002b38:	f7fd fd7e 	bl	8000638 <__aeabi_dmul>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	460b      	mov	r3, r1
 8002b40:	4610      	mov	r0, r2
 8002b42:	4619      	mov	r1, r3
 8002b44:	f04f 0200 	mov.w	r2, #0
 8002b48:	4b57      	ldr	r3, [pc, #348]	; (8002ca8 <bmi088_update+0x3c0>)
 8002b4a:	f7fd fd75 	bl	8000638 <__aeabi_dmul>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	4692      	mov	sl, r2
 8002b54:	469b      	mov	fp, r3
 8002b56:	4b51      	ldr	r3, [pc, #324]	; (8002c9c <bmi088_update+0x3b4>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	7d1b      	ldrb	r3, [r3, #20]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b66:	ee17 0a90 	vmov	r0, s15
 8002b6a:	f7fd fd0d 	bl	8000588 <__aeabi_f2d>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	460b      	mov	r3, r1
 8002b72:	ec43 2b11 	vmov	d1, r2, r3
 8002b76:	ed9f 0b46 	vldr	d0, [pc, #280]	; 8002c90 <bmi088_update+0x3a8>
 8002b7a:	f00c fe01 	bl	800f780 <pow>
 8002b7e:	ec53 2b10 	vmov	r2, r3, d0
 8002b82:	4650      	mov	r0, sl
 8002b84:	4659      	mov	r1, fp
 8002b86:	f7fd fd57 	bl	8000638 <__aeabi_dmul>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	4610      	mov	r0, r2
 8002b90:	4619      	mov	r1, r3
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	4b46      	ldr	r3, [pc, #280]	; (8002cb0 <bmi088_update+0x3c8>)
 8002b98:	f7fd fb98 	bl	80002cc <__adddf3>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	493e      	ldr	r1, [pc, #248]	; (8002c9c <bmi088_update+0x3b4>)
 8002ba2:	680e      	ldr	r6, [r1, #0]
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	f7fe f83e 	bl	8000c28 <__aeabi_d2f>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f8c6 30b4 	str.w	r3, [r6, #180]	; 0xb4
		BMI->acc_x = (float)acc_x_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->deviceConfig.acc_range + 1)) - ACCEL_X_OFFSET;
 8002bb2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002bb6:	ee07 3a90 	vmov	s15, r3
 8002bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bbe:	ee17 0a90 	vmov	r0, s15
 8002bc2:	f7fd fce1 	bl	8000588 <__aeabi_f2d>
 8002bc6:	f04f 0200 	mov.w	r2, #0
 8002bca:	4b35      	ldr	r3, [pc, #212]	; (8002ca0 <bmi088_update+0x3b8>)
 8002bcc:	f7fd fe5e 	bl	800088c <__aeabi_ddiv>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	4610      	mov	r0, r2
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	4b31      	ldr	r3, [pc, #196]	; (8002ca4 <bmi088_update+0x3bc>)
 8002bde:	f7fd fd2b 	bl	8000638 <__aeabi_dmul>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	4610      	mov	r0, r2
 8002be8:	4619      	mov	r1, r3
 8002bea:	f04f 0200 	mov.w	r2, #0
 8002bee:	4b2e      	ldr	r3, [pc, #184]	; (8002ca8 <bmi088_update+0x3c0>)
 8002bf0:	f7fd fd22 	bl	8000638 <__aeabi_dmul>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	4692      	mov	sl, r2
 8002bfa:	469b      	mov	fp, r3
 8002bfc:	4b27      	ldr	r3, [pc, #156]	; (8002c9c <bmi088_update+0x3b4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	7d1b      	ldrb	r3, [r3, #20]
 8002c02:	3301      	adds	r3, #1
 8002c04:	ee07 3a90 	vmov	s15, r3
 8002c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c0c:	ee17 0a90 	vmov	r0, s15
 8002c10:	f7fd fcba 	bl	8000588 <__aeabi_f2d>
 8002c14:	4602      	mov	r2, r0
 8002c16:	460b      	mov	r3, r1
 8002c18:	ec43 2b11 	vmov	d1, r2, r3
 8002c1c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8002c90 <bmi088_update+0x3a8>
 8002c20:	f00c fdae 	bl	800f780 <pow>
 8002c24:	ec53 2b10 	vmov	r2, r3, d0
 8002c28:	4650      	mov	r0, sl
 8002c2a:	4659      	mov	r1, fp
 8002c2c:	f7fd fd04 	bl	8000638 <__aeabi_dmul>
 8002c30:	4602      	mov	r2, r0
 8002c32:	460b      	mov	r3, r1
 8002c34:	4610      	mov	r0, r2
 8002c36:	4619      	mov	r1, r3
 8002c38:	f04f 0200 	mov.w	r2, #0
 8002c3c:	4b1b      	ldr	r3, [pc, #108]	; (8002cac <bmi088_update+0x3c4>)
 8002c3e:	f7fd fb45 	bl	80002cc <__adddf3>
 8002c42:	4602      	mov	r2, r0
 8002c44:	460b      	mov	r3, r1
 8002c46:	4915      	ldr	r1, [pc, #84]	; (8002c9c <bmi088_update+0x3b4>)
 8002c48:	680e      	ldr	r6, [r1, #0]
 8002c4a:	4610      	mov	r0, r2
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	f7fd ffeb 	bl	8000c28 <__aeabi_d2f>
 8002c52:	4603      	mov	r3, r0
 8002c54:	f8c6 30b0 	str.w	r3, [r6, #176]	; 0xb0

		//BMI->vel_z = ((float)acc_z_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->deviceConfig.acc_range + 1)) - ACCEL_Z_OFFSET - 1000.0) * BMI->deltaTime;
		//BMI->vel_y = ((float)acc_y_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->deviceConfig.acc_range + 1)) - ACCEL_Y_OFFSET) * BMI->deltaTime;
		//BMI->vel_x = ((float)acc_x_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->deviceConfig.acc_range + 1)) - ACCEL_X_OFFSET) * BMI->deltaTime;

		BMI->deltaTime = BMI->currentTime - BMI->lastTime < 0 ? 0.0 : BMI->currentTime - BMI->lastTime;
 8002c58:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <bmi088_update+0x3b4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	ed93 7a30 	vldr	s14, [r3, #192]	; 0xc0
 8002c60:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <bmi088_update+0x3b4>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8002c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c74:	d520      	bpl.n	8002cb8 <bmi088_update+0x3d0>
 8002c76:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8002cb4 <bmi088_update+0x3cc>
 8002c7a:	e027      	b.n	8002ccc <bmi088_update+0x3e4>
 8002c7c:	f3af 8000 	nop.w
 8002c80:	00000000 	.word	0x00000000
 8002c84:	40438800 	.word	0x40438800
 8002c88:	00000000 	.word	0x00000000
 8002c8c:	412e8480 	.word	0x412e8480
 8002c90:	00000000 	.word	0x00000000
 8002c94:	40000000 	.word	0x40000000
 8002c98:	40370000 	.word	0x40370000
 8002c9c:	20000244 	.word	0x20000244
 8002ca0:	40e00000 	.word	0x40e00000
 8002ca4:	408f4000 	.word	0x408f4000
 8002ca8:	3ff80000 	.word	0x3ff80000
 8002cac:	40100000 	.word	0x40100000
 8002cb0:	402e0000 	.word	0x402e0000
 8002cb4:	00000000 	.word	0x00000000
 8002cb8:	4bb5      	ldr	r3, [pc, #724]	; (8002f90 <bmi088_update+0x6a8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	ed93 7a30 	vldr	s14, [r3, #192]	; 0xc0
 8002cc0:	4bb3      	ldr	r3, [pc, #716]	; (8002f90 <bmi088_update+0x6a8>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8002cc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ccc:	4bb0      	ldr	r3, [pc, #704]	; (8002f90 <bmi088_update+0x6a8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
		BMI->lastTime = BMI->currentTime;
 8002cd4:	4bae      	ldr	r3, [pc, #696]	; (8002f90 <bmi088_update+0x6a8>)
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	4bad      	ldr	r3, [pc, #692]	; (8002f90 <bmi088_update+0x6a8>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
 8002ce0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4

		BMI->rawDatas.isAccelUpdated = 0;
 8002ce4:	4baa      	ldr	r3, [pc, #680]	; (8002f90 <bmi088_update+0x6a8>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	749a      	strb	r2, [r3, #18]
		isTimeUpdated = 1;
 8002cec:	4ba9      	ldr	r3, [pc, #676]	; (8002f94 <bmi088_update+0x6ac>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
		UNUSED(retVal);
	}

	if(BMI->rawDatas.isGyroUpdated && isTimeUpdated)
 8002cf2:	4ba7      	ldr	r3, [pc, #668]	; (8002f90 <bmi088_update+0x6a8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	7c5b      	ldrb	r3, [r3, #17]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 81cc 	beq.w	8003096 <bmi088_update+0x7ae>
 8002cfe:	4ba5      	ldr	r3, [pc, #660]	; (8002f94 <bmi088_update+0x6ac>)
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 81c7 	beq.w	8003096 <bmi088_update+0x7ae>
	{
		if(isStarded){
 8002d08:	4ba3      	ldr	r3, [pc, #652]	; (8002f98 <bmi088_update+0x6b0>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 81b7 	beq.w	8003080 <bmi088_update+0x798>
			HAL_I2C_Mem_Read(bmi_I2C, GYRO_I2C_ADD, GYRO_RATE_X_LSB, I2C_MEMADD_SIZE_8BIT, BMI->rawDatas.gyro, 6, 20);
 8002d12:	4ba2      	ldr	r3, [pc, #648]	; (8002f9c <bmi088_update+0x6b4>)
 8002d14:	6818      	ldr	r0, [r3, #0]
 8002d16:	4b9e      	ldr	r3, [pc, #632]	; (8002f90 <bmi088_update+0x6a8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	330b      	adds	r3, #11
 8002d1c:	2214      	movs	r2, #20
 8002d1e:	9202      	str	r2, [sp, #8]
 8002d20:	2206      	movs	r2, #6
 8002d22:	9201      	str	r2, [sp, #4]
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2301      	movs	r3, #1
 8002d28:	2202      	movs	r2, #2
 8002d2a:	21d0      	movs	r1, #208	; 0xd0
 8002d2c:	f004 fcf8 	bl	8007720 <HAL_I2C_Mem_Read>
			int16_t gyro_z_16 = (BMI->rawDatas.gyro[5] << 8) | BMI->rawDatas.gyro[4];
 8002d30:	4b97      	ldr	r3, [pc, #604]	; (8002f90 <bmi088_update+0x6a8>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	7c1b      	ldrb	r3, [r3, #16]
 8002d36:	021b      	lsls	r3, r3, #8
 8002d38:	b21a      	sxth	r2, r3
 8002d3a:	4b95      	ldr	r3, [pc, #596]	; (8002f90 <bmi088_update+0x6a8>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	7bdb      	ldrb	r3, [r3, #15]
 8002d40:	b21b      	sxth	r3, r3
 8002d42:	4313      	orrs	r3, r2
 8002d44:	81bb      	strh	r3, [r7, #12]
			int16_t gyro_y_16 = (BMI->rawDatas.gyro[3] << 8) | BMI->rawDatas.gyro[2];
 8002d46:	4b92      	ldr	r3, [pc, #584]	; (8002f90 <bmi088_update+0x6a8>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	7b9b      	ldrb	r3, [r3, #14]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	b21a      	sxth	r2, r3
 8002d50:	4b8f      	ldr	r3, [pc, #572]	; (8002f90 <bmi088_update+0x6a8>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	7b5b      	ldrb	r3, [r3, #13]
 8002d56:	b21b      	sxth	r3, r3
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	817b      	strh	r3, [r7, #10]
			int16_t gyro_x_16 = (BMI->rawDatas.gyro[1] << 8) | BMI->rawDatas.gyro[0];
 8002d5c:	4b8c      	ldr	r3, [pc, #560]	; (8002f90 <bmi088_update+0x6a8>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	7b1b      	ldrb	r3, [r3, #12]
 8002d62:	021b      	lsls	r3, r3, #8
 8002d64:	b21a      	sxth	r2, r3
 8002d66:	4b8a      	ldr	r3, [pc, #552]	; (8002f90 <bmi088_update+0x6a8>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	7adb      	ldrb	r3, [r3, #11]
 8002d6c:	b21b      	sxth	r3, r3
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	813b      	strh	r3, [r7, #8]
			/*
			BMI->delta_angle_z = (((float)gyro_z_16 / 32767.0) * (float)(2000 >> BMI->deviceConfig.gyro_range) - GYRO_Z_OFFSET) * BMI->deltaTime;
			BMI->delta_angle_y = (((float)gyro_y_16 / 32767.0) * (float)(2000 >> BMI->deviceConfig.gyro_range) - GYRO_Y_OFFSET) * BMI->deltaTime;
			BMI->delta_angle_x = (((float)gyro_x_16 / 32767.0) * (float)(2000 >> BMI->deviceConfig.gyro_range) - GYRO_X_OFFSET) * BMI->deltaTime;
			 */
			BMI->gyro_z = (((double)gyro_z_16 / 32767.0) * (double)(2000 >> BMI->deviceConfig.gyro_range) - offset_vals_d[0]);
 8002d72:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fd fbf4 	bl	8000564 <__aeabi_i2d>
 8002d7c:	a382      	add	r3, pc, #520	; (adr r3, 8002f88 <bmi088_update+0x6a0>)
 8002d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d82:	f7fd fd83 	bl	800088c <__aeabi_ddiv>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4692      	mov	sl, r2
 8002d8c:	469b      	mov	fp, r3
 8002d8e:	4b80      	ldr	r3, [pc, #512]	; (8002f90 <bmi088_update+0x6a8>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	7e5b      	ldrb	r3, [r3, #25]
 8002d94:	461a      	mov	r2, r3
 8002d96:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002d9a:	4113      	asrs	r3, r2
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fd fbe1 	bl	8000564 <__aeabi_i2d>
 8002da2:	4602      	mov	r2, r0
 8002da4:	460b      	mov	r3, r1
 8002da6:	4650      	mov	r0, sl
 8002da8:	4659      	mov	r1, fp
 8002daa:	f7fd fc45 	bl	8000638 <__aeabi_dmul>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	4610      	mov	r0, r2
 8002db4:	4619      	mov	r1, r3
 8002db6:	4b7a      	ldr	r3, [pc, #488]	; (8002fa0 <bmi088_update+0x6b8>)
 8002db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dbc:	4e74      	ldr	r6, [pc, #464]	; (8002f90 <bmi088_update+0x6a8>)
 8002dbe:	6836      	ldr	r6, [r6, #0]
 8002dc0:	f7fd fa82 	bl	80002c8 <__aeabi_dsub>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	e9c6 2324 	strd	r2, r3, [r6, #144]	; 0x90
			BMI->gyro_y = (((double)gyro_y_16 / 32767.0) * (double)(2000 >> BMI->deviceConfig.gyro_range) - offset_vals_d[1]);
 8002dcc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fd fbc7 	bl	8000564 <__aeabi_i2d>
 8002dd6:	a36c      	add	r3, pc, #432	; (adr r3, 8002f88 <bmi088_update+0x6a0>)
 8002dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ddc:	f7fd fd56 	bl	800088c <__aeabi_ddiv>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4692      	mov	sl, r2
 8002de6:	469b      	mov	fp, r3
 8002de8:	4b69      	ldr	r3, [pc, #420]	; (8002f90 <bmi088_update+0x6a8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	7e5b      	ldrb	r3, [r3, #25]
 8002dee:	461a      	mov	r2, r3
 8002df0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002df4:	4113      	asrs	r3, r2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fd fbb4 	bl	8000564 <__aeabi_i2d>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4650      	mov	r0, sl
 8002e02:	4659      	mov	r1, fp
 8002e04:	f7fd fc18 	bl	8000638 <__aeabi_dmul>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	4610      	mov	r0, r2
 8002e0e:	4619      	mov	r1, r3
 8002e10:	4b63      	ldr	r3, [pc, #396]	; (8002fa0 <bmi088_update+0x6b8>)
 8002e12:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002e16:	4e5e      	ldr	r6, [pc, #376]	; (8002f90 <bmi088_update+0x6a8>)
 8002e18:	6836      	ldr	r6, [r6, #0]
 8002e1a:	f7fd fa55 	bl	80002c8 <__aeabi_dsub>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	460b      	mov	r3, r1
 8002e22:	e9c6 2322 	strd	r2, r3, [r6, #136]	; 0x88
			BMI->gyro_x = (((double)gyro_x_16 / 32767.0) * (double)(2000 >> BMI->deviceConfig.gyro_range) - offset_vals_d[2]);
 8002e26:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7fd fb9a 	bl	8000564 <__aeabi_i2d>
 8002e30:	a355      	add	r3, pc, #340	; (adr r3, 8002f88 <bmi088_update+0x6a0>)
 8002e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e36:	f7fd fd29 	bl	800088c <__aeabi_ddiv>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4692      	mov	sl, r2
 8002e40:	469b      	mov	fp, r3
 8002e42:	4b53      	ldr	r3, [pc, #332]	; (8002f90 <bmi088_update+0x6a8>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	7e5b      	ldrb	r3, [r3, #25]
 8002e48:	461a      	mov	r2, r3
 8002e4a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002e4e:	4113      	asrs	r3, r2
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fd fb87 	bl	8000564 <__aeabi_i2d>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4650      	mov	r0, sl
 8002e5c:	4659      	mov	r1, fp
 8002e5e:	f7fd fbeb 	bl	8000638 <__aeabi_dmul>
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	4610      	mov	r0, r2
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4b4d      	ldr	r3, [pc, #308]	; (8002fa0 <bmi088_update+0x6b8>)
 8002e6c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002e70:	4e47      	ldr	r6, [pc, #284]	; (8002f90 <bmi088_update+0x6a8>)
 8002e72:	6836      	ldr	r6, [r6, #0]
 8002e74:	f7fd fa28 	bl	80002c8 <__aeabi_dsub>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	460b      	mov	r3, r1
 8002e7c:	e9c6 2320 	strd	r2, r3, [r6, #128]	; 0x80

			BMI->gyro_z_angle += (BMI->gyro_z) * BMI->deltaTime;
 8002e80:	4b43      	ldr	r3, [pc, #268]	; (8002f90 <bmi088_update+0x6a8>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7fd fb7d 	bl	8000588 <__aeabi_f2d>
 8002e8e:	e9c7 0100 	strd	r0, r1, [r7]
 8002e92:	4b3f      	ldr	r3, [pc, #252]	; (8002f90 <bmi088_update+0x6a8>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	e9d3 ab24 	ldrd	sl, fp, [r3, #144]	; 0x90
 8002e9a:	4b3d      	ldr	r3, [pc, #244]	; (8002f90 <bmi088_update+0x6a8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fd fb70 	bl	8000588 <__aeabi_f2d>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	460b      	mov	r3, r1
 8002eac:	4650      	mov	r0, sl
 8002eae:	4659      	mov	r1, fp
 8002eb0:	f7fd fbc2 	bl	8000638 <__aeabi_dmul>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002ebc:	f7fd fa06 	bl	80002cc <__adddf3>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	460b      	mov	r3, r1
 8002ec4:	4932      	ldr	r1, [pc, #200]	; (8002f90 <bmi088_update+0x6a8>)
 8002ec6:	680e      	ldr	r6, [r1, #0]
 8002ec8:	4610      	mov	r0, r2
 8002eca:	4619      	mov	r1, r3
 8002ecc:	f7fd feac 	bl	8000c28 <__aeabi_d2f>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	f8c6 30a0 	str.w	r3, [r6, #160]	; 0xa0
			BMI->gyro_y_angle += (BMI->gyro_y) * BMI->deltaTime;
 8002ed6:	4b2e      	ldr	r3, [pc, #184]	; (8002f90 <bmi088_update+0x6a8>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7fd fb52 	bl	8000588 <__aeabi_f2d>
 8002ee4:	e9c7 0100 	strd	r0, r1, [r7]
 8002ee8:	4b29      	ldr	r3, [pc, #164]	; (8002f90 <bmi088_update+0x6a8>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	e9d3 ab22 	ldrd	sl, fp, [r3, #136]	; 0x88
 8002ef0:	4b27      	ldr	r3, [pc, #156]	; (8002f90 <bmi088_update+0x6a8>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fd fb45 	bl	8000588 <__aeabi_f2d>
 8002efe:	4602      	mov	r2, r0
 8002f00:	460b      	mov	r3, r1
 8002f02:	4650      	mov	r0, sl
 8002f04:	4659      	mov	r1, fp
 8002f06:	f7fd fb97 	bl	8000638 <__aeabi_dmul>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f12:	f7fd f9db 	bl	80002cc <__adddf3>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	491d      	ldr	r1, [pc, #116]	; (8002f90 <bmi088_update+0x6a8>)
 8002f1c:	680e      	ldr	r6, [r1, #0]
 8002f1e:	4610      	mov	r0, r2
 8002f20:	4619      	mov	r1, r3
 8002f22:	f7fd fe81 	bl	8000c28 <__aeabi_d2f>
 8002f26:	4603      	mov	r3, r0
 8002f28:	f8c6 309c 	str.w	r3, [r6, #156]	; 0x9c
			BMI->gyro_x_angle += (BMI->gyro_x) * BMI->deltaTime;
 8002f2c:	4b18      	ldr	r3, [pc, #96]	; (8002f90 <bmi088_update+0x6a8>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f34:	4618      	mov	r0, r3
 8002f36:	f7fd fb27 	bl	8000588 <__aeabi_f2d>
 8002f3a:	e9c7 0100 	strd	r0, r1, [r7]
 8002f3e:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <bmi088_update+0x6a8>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	e9d3 ab20 	ldrd	sl, fp, [r3, #128]	; 0x80
 8002f46:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <bmi088_update+0x6a8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fd fb1a 	bl	8000588 <__aeabi_f2d>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4650      	mov	r0, sl
 8002f5a:	4659      	mov	r1, fp
 8002f5c:	f7fd fb6c 	bl	8000638 <__aeabi_dmul>
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f68:	f7fd f9b0 	bl	80002cc <__adddf3>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	4907      	ldr	r1, [pc, #28]	; (8002f90 <bmi088_update+0x6a8>)
 8002f72:	680e      	ldr	r6, [r1, #0]
 8002f74:	4610      	mov	r0, r2
 8002f76:	4619      	mov	r1, r3
 8002f78:	f7fd fe56 	bl	8000c28 <__aeabi_d2f>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f8c6 3098 	str.w	r3, [r6, #152]	; 0x98


			//update_quaternion(q, BMI->gyro_x, BMI->gyro_y, BMI->gyro_z, BMI->deltaTime);
			//calculateQuaternion(q, BMI->gyro_x, BMI->gyro_y, BMI->gyro_z, BMI->deltaTime, vector);

			updateQuaternion(-BMI->gyro_z * M_PI / 180.0, BMI->gyro_x * M_PI / 180.0, -BMI->gyro_y * M_PI / 180.0, BMI->deltaTime);
 8002f82:	4b03      	ldr	r3, [pc, #12]	; (8002f90 <bmi088_update+0x6a8>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	e00d      	b.n	8002fa4 <bmi088_update+0x6bc>
 8002f88:	00000000 	.word	0x00000000
 8002f8c:	40dfffc0 	.word	0x40dfffc0
 8002f90:	20000244 	.word	0x20000244
 8002f94:	20000248 	.word	0x20000248
 8002f98:	20000249 	.word	0x20000249
 8002f9c:	20000240 	.word	0x20000240
 8002fa0:	20000280 	.word	0x20000280
 8002fa4:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8002fa8:	4690      	mov	r8, r2
 8002faa:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8002fae:	a33c      	add	r3, pc, #240	; (adr r3, 80030a0 <bmi088_update+0x7b8>)
 8002fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb4:	4640      	mov	r0, r8
 8002fb6:	4649      	mov	r1, r9
 8002fb8:	f7fd fb3e 	bl	8000638 <__aeabi_dmul>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4610      	mov	r0, r2
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	4b37      	ldr	r3, [pc, #220]	; (80030a8 <bmi088_update+0x7c0>)
 8002fca:	f7fd fc5f 	bl	800088c <__aeabi_ddiv>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	f7fd fe27 	bl	8000c28 <__aeabi_d2f>
 8002fda:	4606      	mov	r6, r0
 8002fdc:	4b33      	ldr	r3, [pc, #204]	; (80030ac <bmi088_update+0x7c4>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	e9d3 0120 	ldrd	r0, r1, [r3, #128]	; 0x80
 8002fe4:	a32e      	add	r3, pc, #184	; (adr r3, 80030a0 <bmi088_update+0x7b8>)
 8002fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fea:	f7fd fb25 	bl	8000638 <__aeabi_dmul>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4610      	mov	r0, r2
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	4b2b      	ldr	r3, [pc, #172]	; (80030a8 <bmi088_update+0x7c0>)
 8002ffc:	f7fd fc46 	bl	800088c <__aeabi_ddiv>
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	4610      	mov	r0, r2
 8003006:	4619      	mov	r1, r3
 8003008:	f7fd fe0e 	bl	8000c28 <__aeabi_d2f>
 800300c:	4680      	mov	r8, r0
 800300e:	4b27      	ldr	r3, [pc, #156]	; (80030ac <bmi088_update+0x7c4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8003016:	4614      	mov	r4, r2
 8003018:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800301c:	a320      	add	r3, pc, #128	; (adr r3, 80030a0 <bmi088_update+0x7b8>)
 800301e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003022:	4620      	mov	r0, r4
 8003024:	4629      	mov	r1, r5
 8003026:	f7fd fb07 	bl	8000638 <__aeabi_dmul>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	4b1c      	ldr	r3, [pc, #112]	; (80030a8 <bmi088_update+0x7c0>)
 8003038:	f7fd fc28 	bl	800088c <__aeabi_ddiv>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	f7fd fdf0 	bl	8000c28 <__aeabi_d2f>
 8003048:	4602      	mov	r2, r0
 800304a:	4b18      	ldr	r3, [pc, #96]	; (80030ac <bmi088_update+0x7c4>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003052:	eef0 1a67 	vmov.f32	s3, s15
 8003056:	ee01 2a10 	vmov	s2, r2
 800305a:	ee00 8a90 	vmov	s1, r8
 800305e:	ee00 6a10 	vmov	s0, r6
 8003062:	f001 f941 	bl	80042e8 <updateQuaternion>
			quaternionToEuler();
 8003066:	f001 fa67 	bl	8004538 <quaternionToEuler>

			BMI->rawDatas.isGyroUpdated = 0;
 800306a:	4b10      	ldr	r3, [pc, #64]	; (80030ac <bmi088_update+0x7c4>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2200      	movs	r2, #0
 8003070:	745a      	strb	r2, [r3, #17]
			isTimeUpdated = 0;
 8003072:	4b0f      	ldr	r3, [pc, #60]	; (80030b0 <bmi088_update+0x7c8>)
 8003074:	2200      	movs	r2, #0
 8003076:	701a      	strb	r2, [r3, #0]
			is_gyro_offset = 1;
 8003078:	4b0e      	ldr	r3, [pc, #56]	; (80030b4 <bmi088_update+0x7cc>)
 800307a:	2201      	movs	r2, #1
 800307c:	701a      	strb	r2, [r3, #0]
		{
			BMI->lastTime = BMI->currentTime;
			isStarded = 1;
		}
	}
}
 800307e:	e00a      	b.n	8003096 <bmi088_update+0x7ae>
			BMI->lastTime = BMI->currentTime;
 8003080:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <bmi088_update+0x7c4>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	4b09      	ldr	r3, [pc, #36]	; (80030ac <bmi088_update+0x7c4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
 800308c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			isStarded = 1;
 8003090:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <bmi088_update+0x7d0>)
 8003092:	2201      	movs	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
}
 8003096:	bf00      	nop
 8003098:	3724      	adds	r7, #36	; 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030a0:	54442d18 	.word	0x54442d18
 80030a4:	400921fb 	.word	0x400921fb
 80030a8:	40668000 	.word	0x40668000
 80030ac:	20000244 	.word	0x20000244
 80030b0:	20000248 	.word	0x20000248
 80030b4:	2000024a 	.word	0x2000024a
 80030b8:	20000249 	.word	0x20000249

080030bc <bmi088_getAccelDatas_INT>:


void bmi088_getAccelDatas_INT()
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
	BMI->rawDatas.isAccelUpdated = 1;
 80030c0:	4b04      	ldr	r3, [pc, #16]	; (80030d4 <bmi088_getAccelDatas_INT+0x18>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2201      	movs	r2, #1
 80030c6:	749a      	strb	r2, [r3, #18]
}
 80030c8:	bf00      	nop
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	20000244 	.word	0x20000244

080030d8 <bmi088_getGyroDatas_INT>:

void bmi088_getGyroDatas_INT()
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
	BMI->rawDatas.isGyroUpdated = 1;
 80030dc:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <bmi088_getGyroDatas_INT+0x18>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2201      	movs	r2, #1
 80030e2:	745a      	strb	r2, [r3, #17]
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	20000244 	.word	0x20000244

080030f4 <getOffset>:
	HAL_I2C_Mem_Read(bmi_I2C, GYRO_I2C_ADD, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &data, 1, 50);
	return data;
}

void getOffset()
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
	static int offsetCounter = 0;

	while(1)
	{
		bmi088_update();
 80030f8:	f7ff fbf6 	bl	80028e8 <bmi088_update>
		if(is_gyro_offset == 1)
 80030fc:	4b3c      	ldr	r3, [pc, #240]	; (80031f0 <getOffset+0xfc>)
 80030fe:	781b      	ldrb	r3, [r3, #0]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d1f9      	bne.n	80030f8 <getOffset+0x4>
		{
			if(offsetCounter < 1000){
 8003104:	4b3b      	ldr	r3, [pc, #236]	; (80031f4 <getOffset+0x100>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800310c:	da32      	bge.n	8003174 <getOffset+0x80>
					 g[0][0] += BMI->gyro_x;
 800310e:	4b3a      	ldr	r3, [pc, #232]	; (80031f8 <getOffset+0x104>)
 8003110:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003114:	4b39      	ldr	r3, [pc, #228]	; (80031fc <getOffset+0x108>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 800311c:	f7fd f8d6 	bl	80002cc <__adddf3>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4934      	ldr	r1, [pc, #208]	; (80031f8 <getOffset+0x104>)
 8003126:	e9c1 2300 	strd	r2, r3, [r1]
					 g[0][1] += BMI->gyro_y;
 800312a:	4b33      	ldr	r3, [pc, #204]	; (80031f8 <getOffset+0x104>)
 800312c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003130:	4b32      	ldr	r3, [pc, #200]	; (80031fc <getOffset+0x108>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8003138:	f7fd f8c8 	bl	80002cc <__adddf3>
 800313c:	4602      	mov	r2, r0
 800313e:	460b      	mov	r3, r1
 8003140:	492d      	ldr	r1, [pc, #180]	; (80031f8 <getOffset+0x104>)
 8003142:	e9c1 2302 	strd	r2, r3, [r1, #8]
					 g[0][2] += BMI->gyro_z;
 8003146:	4b2c      	ldr	r3, [pc, #176]	; (80031f8 <getOffset+0x104>)
 8003148:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800314c:	4b2b      	ldr	r3, [pc, #172]	; (80031fc <getOffset+0x108>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8003154:	f7fd f8ba 	bl	80002cc <__adddf3>
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	4926      	ldr	r1, [pc, #152]	; (80031f8 <getOffset+0x104>)
 800315e:	e9c1 2304 	strd	r2, r3, [r1, #16]
					 offsetCounter++;
 8003162:	4b24      	ldr	r3, [pc, #144]	; (80031f4 <getOffset+0x100>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	3301      	adds	r3, #1
 8003168:	4a22      	ldr	r2, [pc, #136]	; (80031f4 <getOffset+0x100>)
 800316a:	6013      	str	r3, [r2, #0]
					 offset_vals_d[2] = g[0][2];
					 quaternionSet_zero();
					 break;
					 //Error_Handler();
				 }
			is_gyro_offset = 0;
 800316c:	4b20      	ldr	r3, [pc, #128]	; (80031f0 <getOffset+0xfc>)
 800316e:	2200      	movs	r2, #0
 8003170:	701a      	strb	r2, [r3, #0]
 8003172:	e7c1      	b.n	80030f8 <getOffset+0x4>
					 g[0][0] /= 1000.0;
 8003174:	4b20      	ldr	r3, [pc, #128]	; (80031f8 <getOffset+0x104>)
 8003176:	e9d3 0100 	ldrd	r0, r1, [r3]
 800317a:	f04f 0200 	mov.w	r2, #0
 800317e:	4b20      	ldr	r3, [pc, #128]	; (8003200 <getOffset+0x10c>)
 8003180:	f7fd fb84 	bl	800088c <__aeabi_ddiv>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	491b      	ldr	r1, [pc, #108]	; (80031f8 <getOffset+0x104>)
 800318a:	e9c1 2300 	strd	r2, r3, [r1]
					 g[0][1] /= 1000.0;
 800318e:	4b1a      	ldr	r3, [pc, #104]	; (80031f8 <getOffset+0x104>)
 8003190:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	4b19      	ldr	r3, [pc, #100]	; (8003200 <getOffset+0x10c>)
 800319a:	f7fd fb77 	bl	800088c <__aeabi_ddiv>
 800319e:	4602      	mov	r2, r0
 80031a0:	460b      	mov	r3, r1
 80031a2:	4915      	ldr	r1, [pc, #84]	; (80031f8 <getOffset+0x104>)
 80031a4:	e9c1 2302 	strd	r2, r3, [r1, #8]
					 g[0][2] /= 1000.0;
 80031a8:	4b13      	ldr	r3, [pc, #76]	; (80031f8 <getOffset+0x104>)
 80031aa:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80031ae:	f04f 0200 	mov.w	r2, #0
 80031b2:	4b13      	ldr	r3, [pc, #76]	; (8003200 <getOffset+0x10c>)
 80031b4:	f7fd fb6a 	bl	800088c <__aeabi_ddiv>
 80031b8:	4602      	mov	r2, r0
 80031ba:	460b      	mov	r3, r1
 80031bc:	490e      	ldr	r1, [pc, #56]	; (80031f8 <getOffset+0x104>)
 80031be:	e9c1 2304 	strd	r2, r3, [r1, #16]
					 offset_vals_d[0] = g[0][0];
 80031c2:	4b0d      	ldr	r3, [pc, #52]	; (80031f8 <getOffset+0x104>)
 80031c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c8:	490e      	ldr	r1, [pc, #56]	; (8003204 <getOffset+0x110>)
 80031ca:	e9c1 2300 	strd	r2, r3, [r1]
					 offset_vals_d[1] = g[0][1];
 80031ce:	4b0a      	ldr	r3, [pc, #40]	; (80031f8 <getOffset+0x104>)
 80031d0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80031d4:	490b      	ldr	r1, [pc, #44]	; (8003204 <getOffset+0x110>)
 80031d6:	e9c1 2302 	strd	r2, r3, [r1, #8]
					 offset_vals_d[2] = g[0][2];
 80031da:	4b07      	ldr	r3, [pc, #28]	; (80031f8 <getOffset+0x104>)
 80031dc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80031e0:	4908      	ldr	r1, [pc, #32]	; (8003204 <getOffset+0x110>)
 80031e2:	e9c1 2304 	strd	r2, r3, [r1, #16]
					 quaternionSet_zero();
 80031e6:	f001 fc6d 	bl	8004ac4 <quaternionSet_zero>
					 break;
 80031ea:	bf00      	nop
		}

	}
}
 80031ec:	bf00      	nop
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	2000024a 	.word	0x2000024a
 80031f4:	20000298 	.word	0x20000298
 80031f8:	20000250 	.word	0x20000250
 80031fc:	20000244 	.word	0x20000244
 8003200:	408f4000 	.word	0x408f4000
 8003204:	20000280 	.word	0x20000280

08003208 <calculateCRC>:
#include "queternion.h"

union DataPack veriler;

static uint8_t calculateCRC()
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
	int check_sum = 0;
 800320e:	2300      	movs	r3, #0
 8003210:	607b      	str	r3, [r7, #4]
	for(int i = 1; i < sizeof(veriler.dataYapi) - 3; i++){
 8003212:	2301      	movs	r3, #1
 8003214:	603b      	str	r3, [r7, #0]
 8003216:	e00a      	b.n	800322e <calculateCRC+0x26>
		check_sum += veriler.arr[i];
 8003218:	4a0d      	ldr	r2, [pc, #52]	; (8003250 <calculateCRC+0x48>)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	4413      	add	r3, r2
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	607b      	str	r3, [r7, #4]
	for(int i = 1; i < sizeof(veriler.dataYapi) - 3; i++){
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	3301      	adds	r3, #1
 800322c:	603b      	str	r3, [r7, #0]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b3c      	cmp	r3, #60	; 0x3c
 8003232:	d9f1      	bls.n	8003218 <calculateCRC+0x10>
	}
	return (uint8_t) (check_sum % 256);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	425a      	negs	r2, r3
 8003238:	b2db      	uxtb	r3, r3
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	bf58      	it	pl
 800323e:	4253      	negpl	r3, r2
 8003240:	b2db      	uxtb	r3, r3
}
 8003242:	4618      	mov	r0, r3
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	2000029c 	.word	0x2000029c

08003254 <sendRF>:

static void sendRF()
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
	if (HAL_DMA_GetState(&hdma_uart4_tx) != HAL_DMA_STATE_BUSY)
 8003258:	4806      	ldr	r0, [pc, #24]	; (8003274 <sendRF+0x20>)
 800325a:	f003 fc31 	bl	8006ac0 <HAL_DMA_GetState>
 800325e:	4603      	mov	r3, r0
 8003260:	2b02      	cmp	r3, #2
 8003262:	d004      	beq.n	800326e <sendRF+0x1a>
	{
		HAL_UART_Transmit_DMA(&huart4, veriler.arr, sizeof(veriler.dataYapi));
 8003264:	2240      	movs	r2, #64	; 0x40
 8003266:	4904      	ldr	r1, [pc, #16]	; (8003278 <sendRF+0x24>)
 8003268:	4804      	ldr	r0, [pc, #16]	; (800327c <sendRF+0x28>)
 800326a:	f005 ff21 	bl	80090b0 <HAL_UART_Transmit_DMA>
	}
}
 800326e:	bf00      	nop
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	20000498 	.word	0x20000498
 8003278:	2000029c 	.word	0x2000029c
 800327c:	200003cc 	.word	0x200003cc

08003280 <sendPC>:

static void sendPC()
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
	if (HAL_DMA_GetState(&hdma_usart1_tx) != HAL_DMA_STATE_BUSY)
 8003284:	4806      	ldr	r0, [pc, #24]	; (80032a0 <sendPC+0x20>)
 8003286:	f003 fc1b 	bl	8006ac0 <HAL_DMA_GetState>
 800328a:	4603      	mov	r3, r0
 800328c:	2b02      	cmp	r3, #2
 800328e:	d004      	beq.n	800329a <sendPC+0x1a>
	{
		HAL_UART_Transmit_DMA(&huart1, veriler.arr , sizeof(veriler.dataYapi));
 8003290:	2240      	movs	r2, #64	; 0x40
 8003292:	4904      	ldr	r1, [pc, #16]	; (80032a4 <sendPC+0x24>)
 8003294:	4804      	ldr	r0, [pc, #16]	; (80032a8 <sendPC+0x28>)
 8003296:	f005 ff0b 	bl	80090b0 <HAL_UART_Transmit_DMA>
	}
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	200004f8 	.word	0x200004f8
 80032a4:	2000029c 	.word	0x2000029c
 80032a8:	20000410 	.word	0x20000410

080032ac <packDatas>:

void packDatas(bmi088_struct_t *bmi, BME_280_t *bme, S_GPS_L86_DATA *gps, power *guc, uint8_t rocketStat)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b088      	sub	sp, #32
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6178      	str	r0, [r7, #20]
 80032b4:	6139      	str	r1, [r7, #16]
 80032b6:	60fa      	str	r2, [r7, #12]
 80032b8:	60bb      	str	r3, [r7, #8]
	veriler.dataYapi.basla = 0xFF;
 80032ba:	4bbf      	ldr	r3, [pc, #764]	; (80035b8 <packDatas+0x30c>)
 80032bc:	22ff      	movs	r2, #255	; 0xff
 80032be:	701a      	strb	r2, [r3, #0]

	uint8_t min = 0;
 80032c0:	2300      	movs	r3, #0
 80032c2:	77fb      	strb	r3, [r7, #31]
	uint8_t sec = 0;
 80032c4:	2300      	movs	r3, #0
 80032c6:	77bb      	strb	r3, [r7, #30]
	int gpsTime = (int)gps->timeDateBuf;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	edd3 7a03 	vldr	s15, [r3, #12]
 80032ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032d2:	ee17 3a90 	vmov	r3, s15
 80032d6:	61bb      	str	r3, [r7, #24]
	sec = gpsTime % 100;
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	4ab8      	ldr	r2, [pc, #736]	; (80035bc <packDatas+0x310>)
 80032dc:	fb82 1203 	smull	r1, r2, r2, r3
 80032e0:	1151      	asrs	r1, r2, #5
 80032e2:	17da      	asrs	r2, r3, #31
 80032e4:	1a8a      	subs	r2, r1, r2
 80032e6:	2164      	movs	r1, #100	; 0x64
 80032e8:	fb01 f202 	mul.w	r2, r1, r2
 80032ec:	1a9a      	subs	r2, r3, r2
 80032ee:	4613      	mov	r3, r2
 80032f0:	77bb      	strb	r3, [r7, #30]
	gpsTime /= 100;
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	4ab1      	ldr	r2, [pc, #708]	; (80035bc <packDatas+0x310>)
 80032f6:	fb82 1203 	smull	r1, r2, r2, r3
 80032fa:	1152      	asrs	r2, r2, #5
 80032fc:	17db      	asrs	r3, r3, #31
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	61bb      	str	r3, [r7, #24]
	min = gpsTime % 100;
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	4aad      	ldr	r2, [pc, #692]	; (80035bc <packDatas+0x310>)
 8003306:	fb82 1203 	smull	r1, r2, r2, r3
 800330a:	1151      	asrs	r1, r2, #5
 800330c:	17da      	asrs	r2, r3, #31
 800330e:	1a8a      	subs	r2, r1, r2
 8003310:	2164      	movs	r1, #100	; 0x64
 8003312:	fb01 f202 	mul.w	r2, r1, r2
 8003316:	1a9a      	subs	r2, r3, r2
 8003318:	4613      	mov	r3, r2
 800331a:	77fb      	strb	r3, [r7, #31]
	min = (min << 2) | (sec >> 4);
 800331c:	7ffb      	ldrb	r3, [r7, #31]
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	b25a      	sxtb	r2, r3
 8003322:	7fbb      	ldrb	r3, [r7, #30]
 8003324:	091b      	lsrs	r3, r3, #4
 8003326:	b2db      	uxtb	r3, r3
 8003328:	b25b      	sxtb	r3, r3
 800332a:	4313      	orrs	r3, r2
 800332c:	b25b      	sxtb	r3, r3
 800332e:	77fb      	strb	r3, [r7, #31]
	sec = (sec << 4) | (rocketStat);
 8003330:	7fbb      	ldrb	r3, [r7, #30]
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	b25a      	sxtb	r2, r3
 8003336:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800333a:	4313      	orrs	r3, r2
 800333c:	b25b      	sxtb	r3, r3
 800333e:	77bb      	strb	r3, [r7, #30]
	veriler.dataYapi.zaman = min;
 8003340:	4a9d      	ldr	r2, [pc, #628]	; (80035b8 <packDatas+0x30c>)
 8003342:	7ffb      	ldrb	r3, [r7, #31]
 8003344:	7053      	strb	r3, [r2, #1]
	veriler.dataYapi.durum = sec;
 8003346:	4a9c      	ldr	r2, [pc, #624]	; (80035b8 <packDatas+0x30c>)
 8003348:	7fbb      	ldrb	r3, [r7, #30]
 800334a:	7093      	strb	r3, [r2, #2]

	veriler.dataYapi.voltaj = (uint16_t)(int)(guc->voltaj * 100);
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	edd3 7a00 	vldr	s15, [r3]
 8003352:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 80035c0 <packDatas+0x314>
 8003356:	ee67 7a87 	vmul.f32	s15, s15, s14
 800335a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800335e:	ee17 3a90 	vmov	r3, s15
 8003362:	b29a      	uxth	r2, r3
 8003364:	4b94      	ldr	r3, [pc, #592]	; (80035b8 <packDatas+0x30c>)
 8003366:	809a      	strh	r2, [r3, #4]
	veriler.dataYapi.akim = (uint16_t)(int)(guc->mWatt_s);
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	edd3 7a03 	vldr	s15, [r3, #12]
 800336e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003372:	ee17 3a90 	vmov	r3, s15
 8003376:	b29a      	uxth	r2, r3
 8003378:	4b8f      	ldr	r3, [pc, #572]	; (80035b8 <packDatas+0x30c>)
 800337a:	80da      	strh	r2, [r3, #6]

	veriler.dataYapi.sicaklik = (int8_t)(int)(bme->temperature * 2);
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003382:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003386:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800338a:	edc7 7a01 	vstr	s15, [r7, #4]
 800338e:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8003392:	4b89      	ldr	r3, [pc, #548]	; (80035b8 <packDatas+0x30c>)
 8003394:	70da      	strb	r2, [r3, #3]
	veriler.dataYapi.nem = (uint8_t)(int)(bme->humidity);
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800339c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033a0:	edc7 7a01 	vstr	s15, [r7, #4]
 80033a4:	793a      	ldrb	r2, [r7, #4]
 80033a6:	4b84      	ldr	r3, [pc, #528]	; (80035b8 <packDatas+0x30c>)
 80033a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	veriler.dataYapi.yukseklik_p = bme->altitude;
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b0:	4a81      	ldr	r2, [pc, #516]	; (80035b8 <packDatas+0x30c>)
 80033b2:	6093      	str	r3, [r2, #8]
	veriler.dataYapi.maxAltitude = (int16_t)(int)bme->maxAltitude;
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80033ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033be:	ee17 3a90 	vmov	r3, s15
 80033c2:	b21a      	sxth	r2, r3
 80033c4:	4b7c      	ldr	r3, [pc, #496]	; (80035b8 <packDatas+0x30c>)
 80033c6:	875a      	strh	r2, [r3, #58]	; 0x3a
	veriler.dataYapi.yukseklik_gps = gps->altitudeInMeter;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033cc:	4a7a      	ldr	r2, [pc, #488]	; (80035b8 <packDatas+0x30c>)
 80033ce:	60d3      	str	r3, [r2, #12]

	veriler.dataYapi.lat = gps->lat;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a78      	ldr	r2, [pc, #480]	; (80035b8 <packDatas+0x30c>)
 80033d6:	6113      	str	r3, [r2, #16]
	veriler.dataYapi.lon = gps->lon;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	4a76      	ldr	r2, [pc, #472]	; (80035b8 <packDatas+0x30c>)
 80033de:	6153      	str	r3, [r2, #20]

	veriler.dataYapi.gyroX = -bmi->gyro_x;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	e9d3 2320 	ldrd	r2, r3, [r3, #128]	; 0x80
 80033e6:	4610      	mov	r0, r2
 80033e8:	4619      	mov	r1, r3
 80033ea:	f7fd fc1d 	bl	8000c28 <__aeabi_d2f>
 80033ee:	4603      	mov	r3, r0
 80033f0:	ee07 3a90 	vmov	s15, r3
 80033f4:	eef1 7a67 	vneg.f32	s15, s15
 80033f8:	4b6f      	ldr	r3, [pc, #444]	; (80035b8 <packDatas+0x30c>)
 80033fa:	edc3 7a06 	vstr	s15, [r3, #24]
	veriler.dataYapi.gyroY = -bmi->gyro_z;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8003404:	4610      	mov	r0, r2
 8003406:	4619      	mov	r1, r3
 8003408:	f7fd fc0e 	bl	8000c28 <__aeabi_d2f>
 800340c:	4603      	mov	r3, r0
 800340e:	ee07 3a90 	vmov	s15, r3
 8003412:	eef1 7a67 	vneg.f32	s15, s15
 8003416:	4b68      	ldr	r3, [pc, #416]	; (80035b8 <packDatas+0x30c>)
 8003418:	edc3 7a07 	vstr	s15, [r3, #28]
	veriler.dataYapi.gyroZ = -bmi->gyro_y;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8003422:	4610      	mov	r0, r2
 8003424:	4619      	mov	r1, r3
 8003426:	f7fd fbff 	bl	8000c28 <__aeabi_d2f>
 800342a:	4603      	mov	r3, r0
 800342c:	ee07 3a90 	vmov	s15, r3
 8003430:	eef1 7a67 	vneg.f32	s15, s15
 8003434:	4b60      	ldr	r3, [pc, #384]	; (80035b8 <packDatas+0x30c>)
 8003436:	edc3 7a08 	vstr	s15, [r3, #32]

	veriler.dataYapi.accX = bmi->acc_x / 1000;
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003440:	eddf 6a60 	vldr	s13, [pc, #384]	; 80035c4 <packDatas+0x318>
 8003444:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003448:	4b5b      	ldr	r3, [pc, #364]	; (80035b8 <packDatas+0x30c>)
 800344a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	veriler.dataYapi.accY = bmi->acc_z / 1000;
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 8003454:	eddf 6a5b 	vldr	s13, [pc, #364]	; 80035c4 <packDatas+0x318>
 8003458:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800345c:	4b56      	ldr	r3, [pc, #344]	; (80035b8 <packDatas+0x30c>)
 800345e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	veriler.dataYapi.accZ = (rocketStat > STAT_ROCKET_READY) ? (-bmi->acc_y / 1000) - 1.0 : bmi->acc_y / 1000;
 8003462:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003466:	2b01      	cmp	r3, #1
 8003468:	d90d      	bls.n	8003486 <packDatas+0x1da>
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8003470:	eeb1 7a67 	vneg.f32	s14, s15
 8003474:	eddf 6a53 	vldr	s13, [pc, #332]	; 80035c4 <packDatas+0x318>
 8003478:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800347c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003480:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003484:	e006      	b.n	8003494 <packDatas+0x1e8>
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	ed93 7a2d 	vldr	s14, [r3, #180]	; 0xb4
 800348c:	eddf 6a4d 	vldr	s13, [pc, #308]	; 80035c4 <packDatas+0x318>
 8003490:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003494:	4b48      	ldr	r3, [pc, #288]	; (80035b8 <packDatas+0x30c>)
 8003496:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	veriler.dataYapi.uyduSayisi = ((uint8_t)gps->satInUse << 3) | (((int)euler[0] & 0x8000) >> 13) | (((int)euler[1] & 0x8000) >> 14) | (((int)euler[2] & 0x8000) >> 15);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	b25a      	sxtb	r2, r3
 80034a4:	4b48      	ldr	r3, [pc, #288]	; (80035c8 <packDatas+0x31c>)
 80034a6:	edd3 7a00 	vldr	s15, [r3]
 80034aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034ae:	ee17 3a90 	vmov	r3, s15
 80034b2:	135b      	asrs	r3, r3, #13
 80034b4:	b25b      	sxtb	r3, r3
 80034b6:	f003 0304 	and.w	r3, r3, #4
 80034ba:	b25b      	sxtb	r3, r3
 80034bc:	4313      	orrs	r3, r2
 80034be:	b25a      	sxtb	r2, r3
 80034c0:	4b41      	ldr	r3, [pc, #260]	; (80035c8 <packDatas+0x31c>)
 80034c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80034c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034ca:	ee17 3a90 	vmov	r3, s15
 80034ce:	139b      	asrs	r3, r3, #14
 80034d0:	b25b      	sxtb	r3, r3
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	b25b      	sxtb	r3, r3
 80034d8:	4313      	orrs	r3, r2
 80034da:	b25a      	sxtb	r2, r3
 80034dc:	4b3a      	ldr	r3, [pc, #232]	; (80035c8 <packDatas+0x31c>)
 80034de:	edd3 7a02 	vldr	s15, [r3, #8]
 80034e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80034e6:	ee17 3a90 	vmov	r3, s15
 80034ea:	13db      	asrs	r3, r3, #15
 80034ec:	b25b      	sxtb	r3, r3
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	b25b      	sxtb	r3, r3
 80034f4:	4313      	orrs	r3, r2
 80034f6:	b25b      	sxtb	r3, r3
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	4b2f      	ldr	r3, [pc, #188]	; (80035b8 <packDatas+0x30c>)
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	veriler.dataYapi.hiz = (int16_t)(int)(bme->velocity * 10);
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003506:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800350a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800350e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003512:	ee17 3a90 	vmov	r3, s15
 8003516:	b21a      	sxth	r2, r3
 8003518:	4b27      	ldr	r3, [pc, #156]	; (80035b8 <packDatas+0x30c>)
 800351a:	871a      	strh	r2, [r3, #56]	; 0x38

	veriler.dataYapi.aci = quaternionToTheta();
 800351c:	f001 f8e4 	bl	80046e8 <quaternionToTheta>
 8003520:	eef0 7a40 	vmov.f32	s15, s0
 8003524:	4b24      	ldr	r3, [pc, #144]	; (80035b8 <packDatas+0x30c>)
 8003526:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	veriler.dataYapi.pitch = (uint8_t)((int)abs(euler[0]));
 800352a:	4b27      	ldr	r3, [pc, #156]	; (80035c8 <packDatas+0x31c>)
 800352c:	edd3 7a00 	vldr	s15, [r3]
 8003530:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003534:	ee17 3a90 	vmov	r3, s15
 8003538:	2b00      	cmp	r3, #0
 800353a:	bfb8      	it	lt
 800353c:	425b      	neglt	r3, r3
 800353e:	b2da      	uxtb	r2, r3
 8003540:	4b1d      	ldr	r3, [pc, #116]	; (80035b8 <packDatas+0x30c>)
 8003542:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	veriler.dataYapi.roll = (uint8_t)((int)abs(euler[1]));
 8003546:	4b20      	ldr	r3, [pc, #128]	; (80035c8 <packDatas+0x31c>)
 8003548:	edd3 7a01 	vldr	s15, [r3, #4]
 800354c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003550:	ee17 3a90 	vmov	r3, s15
 8003554:	2b00      	cmp	r3, #0
 8003556:	bfb8      	it	lt
 8003558:	425b      	neglt	r3, r3
 800355a:	b2da      	uxtb	r2, r3
 800355c:	4b16      	ldr	r3, [pc, #88]	; (80035b8 <packDatas+0x30c>)
 800355e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	veriler.dataYapi.yaw = (uint8_t)((int)abs(euler[2]));
 8003562:	4b19      	ldr	r3, [pc, #100]	; (80035c8 <packDatas+0x31c>)
 8003564:	edd3 7a02 	vldr	s15, [r3, #8]
 8003568:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800356c:	ee17 3a90 	vmov	r3, s15
 8003570:	2b00      	cmp	r3, #0
 8003572:	bfb8      	it	lt
 8003574:	425b      	neglt	r3, r3
 8003576:	b2da      	uxtb	r2, r3
 8003578:	4b0f      	ldr	r3, [pc, #60]	; (80035b8 <packDatas+0x30c>)
 800357a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37

	veriler.dataYapi.checkSum = calculateCRC();
 800357e:	f7ff fe43 	bl	8003208 <calculateCRC>
 8003582:	4603      	mov	r3, r0
 8003584:	461a      	mov	r2, r3
 8003586:	4b0c      	ldr	r3, [pc, #48]	; (80035b8 <packDatas+0x30c>)
 8003588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	veriler.dataYapi.CR	= '\r';
 800358c:	4b0a      	ldr	r3, [pc, #40]	; (80035b8 <packDatas+0x30c>)
 800358e:	220d      	movs	r2, #13
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	veriler.dataYapi.LF	= '\n';
 8003594:	4b08      	ldr	r3, [pc, #32]	; (80035b8 <packDatas+0x30c>)
 8003596:	220a      	movs	r2, #10
 8003598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

#ifdef ACTIVATE_RF
	if(guc->voltaj > 8.0){
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	edd3 7a00 	vldr	s15, [r3]
 80035a2:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80035a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ae:	dd0d      	ble.n	80035cc <packDatas+0x320>
		sendRF();
 80035b0:	f7ff fe50 	bl	8003254 <sendRF>
	}
#endif
#ifndef ACTIVATE_RF
	printDatas();
#endif
}
 80035b4:	e00c      	b.n	80035d0 <packDatas+0x324>
 80035b6:	bf00      	nop
 80035b8:	2000029c 	.word	0x2000029c
 80035bc:	51eb851f 	.word	0x51eb851f
 80035c0:	42c80000 	.word	0x42c80000
 80035c4:	447a0000 	.word	0x447a0000
 80035c8:	20000868 	.word	0x20000868
		sendPC();
 80035cc:	f7ff fe58 	bl	8003280 <sendPC>
}
 80035d0:	bf00      	nop
 80035d2:	3720      	adds	r7, #32
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <send_command>:
#include "lora.h"
#include "main.h"



static void send_command(uint8_t header, uint8_t addresses, uint8_t dataLength, uint8_t *data) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	603b      	str	r3, [r7, #0]
 80035e0:	4603      	mov	r3, r0
 80035e2:	71fb      	strb	r3, [r7, #7]
 80035e4:	460b      	mov	r3, r1
 80035e6:	71bb      	strb	r3, [r7, #6]
 80035e8:	4613      	mov	r3, r2
 80035ea:	717b      	strb	r3, [r7, #5]
    uint8_t command[12];
    command[0] = header;
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	723b      	strb	r3, [r7, #8]
    command[1] = addresses;
 80035f0:	79bb      	ldrb	r3, [r7, #6]
 80035f2:	727b      	strb	r3, [r7, #9]
    command[2] = dataLength;
 80035f4:	797b      	ldrb	r3, [r7, #5]
 80035f6:	72bb      	strb	r3, [r7, #10]
    for (int i = 0; i < 9; i++) {
 80035f8:	2300      	movs	r3, #0
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	e00c      	b.n	8003618 <send_command+0x40>
        command[3 + i] = data[i];
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	441a      	add	r2, r3
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	3303      	adds	r3, #3
 8003608:	7812      	ldrb	r2, [r2, #0]
 800360a:	3318      	adds	r3, #24
 800360c:	443b      	add	r3, r7
 800360e:	f803 2c10 	strb.w	r2, [r3, #-16]
    for (int i = 0; i < 9; i++) {
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	3301      	adds	r3, #1
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	2b08      	cmp	r3, #8
 800361c:	ddef      	ble.n	80035fe <send_command+0x26>
    }

    HAL_UART_Transmit(&huart4, command, 12, 100);
 800361e:	f107 0108 	add.w	r1, r7, #8
 8003622:	2364      	movs	r3, #100	; 0x64
 8003624:	220c      	movs	r2, #12
 8003626:	4803      	ldr	r0, [pc, #12]	; (8003634 <send_command+0x5c>)
 8003628:	f005 fcb0 	bl	8008f8c <HAL_UART_Transmit>
}
 800362c:	bf00      	nop
 800362e:	3718      	adds	r7, #24
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	200003cc 	.word	0x200003cc

08003638 <lora_configure>:

void lora_configure(lorastruct *config)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
	uint8_t data[9];

    //default values of lora
    config->netId = (uint8_t) 0x00;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	725a      	strb	r2, [r3, #9]
    config->serialParity = LORA_PARITY_8N1;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	745a      	strb	r2, [r3, #17]
    config->ambientNoise = LORA_RSSI_AMBIENT_NOISE_DISABLE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	729a      	strb	r2, [r3, #10]
    config->RSSI = LORA_RSSI_DISABLE;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	72da      	strb	r2, [r3, #11]
    config->transmissonMode = LORA_TRANSMISSION_TRANSPARENT;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	731a      	strb	r2, [r3, #12]
    config->repeater = LORA_REPEATER_DISABLE;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	735a      	strb	r2, [r3, #13]
    config->LBT = LORA_LBT_DISABLE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	739a      	strb	r2, [r3, #14]
    config->worMode = LORA_WOR_TRANSMITTER;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2208      	movs	r2, #8
 800366e:	73da      	strb	r2, [r3, #15]
    config->worCycle = LORA_WOR_4000;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2207      	movs	r2, #7
 8003674:	741a      	strb	r2, [r3, #16]

    // Lora address
    data[0] = config->loraAddress.address8[0];
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	799b      	ldrb	r3, [r3, #6]
 800367a:	733b      	strb	r3, [r7, #12]
    data[1] = config->loraAddress.address8[1];
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	79db      	ldrb	r3, [r3, #7]
 8003680:	737b      	strb	r3, [r7, #13]

    // Lora netid
    data[2] = config->netId;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	7a5b      	ldrb	r3, [r3, #9]
 8003686:	73bb      	strb	r3, [r7, #14]

    // Lora baud rate, parite, air rate
    data[3] = config->baudRate | config->serialParity | config->airRate;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	781a      	ldrb	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	7c5b      	ldrb	r3, [r3, #17]
 8003690:	4313      	orrs	r3, r2
 8003692:	b2da      	uxtb	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	785b      	ldrb	r3, [r3, #1]
 8003698:	4313      	orrs	r3, r2
 800369a:	b2db      	uxtb	r3, r3
 800369c:	73fb      	strb	r3, [r7, #15]

    // packet size, ambient noise, reserve ve power
    data[4] = config->packetSize | config->ambientNoise | LORA_STATUS_LOG_DISABLE | config->power;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	789a      	ldrb	r2, [r3, #2]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	7a9b      	ldrb	r3, [r3, #10]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	78db      	ldrb	r3, [r3, #3]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	743b      	strb	r3, [r7, #16]

    // channel
    //frequency range restriction
    if(config->channel > 83)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	7a1b      	ldrb	r3, [r3, #8]
 80036b8:	2b53      	cmp	r3, #83	; 0x53
 80036ba:	d902      	bls.n	80036c2 <lora_configure+0x8a>
    	config->channel = 83;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2253      	movs	r2, #83	; 0x53
 80036c0:	721a      	strb	r2, [r3, #8]
    else if(config->channel < 0)
    	config->channel = 0;

    data[5] = config->channel;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	7a1b      	ldrb	r3, [r3, #8]
 80036c6:	747b      	strb	r3, [r7, #17]

    // RSSI, transmission mode, repeater, LBT, worTransceiver ve worCycle
    data[6] = config->RSSI | config->transmissonMode | config->repeater | config->LBT | config->worMode | config->worCycle;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7ada      	ldrb	r2, [r3, #11]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	7b1b      	ldrb	r3, [r3, #12]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	7b5b      	ldrb	r3, [r3, #13]
 80036d8:	4313      	orrs	r3, r2
 80036da:	b2da      	uxtb	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	7b9b      	ldrb	r3, [r3, #14]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	7bdb      	ldrb	r3, [r3, #15]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	b2da      	uxtb	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7c1b      	ldrb	r3, [r3, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	74bb      	strb	r3, [r7, #18]

    // key
    data[7] = config->loraKey.key8[0];
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	791b      	ldrb	r3, [r3, #4]
 80036fa:	74fb      	strb	r3, [r7, #19]
    data[8] = config->loraKey.key8[1];
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	795b      	ldrb	r3, [r3, #5]
 8003700:	753b      	strb	r3, [r7, #20]

    send_command(0xC0, 0x00, 0x09, data);
 8003702:	f107 030c 	add.w	r3, r7, #12
 8003706:	2209      	movs	r2, #9
 8003708:	2100      	movs	r1, #0
 800370a:	20c0      	movs	r0, #192	; 0xc0
 800370c:	f7ff ff64 	bl	80035d8 <send_command>
}
 8003710:	bf00      	nop
 8003712:	3718      	adds	r7, #24
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003718:	b5b0      	push	{r4, r5, r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800371e:	f002 f865 	bl	80057ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003722:	f000 f9b9 	bl	8003a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003726:	f000 fba1 	bl	8003e6c <MX_GPIO_Init>
  MX_I2C1_Init();
 800372a:	f000 fa87 	bl	8003c3c <MX_I2C1_Init>
  MX_I2C3_Init();
 800372e:	f000 fab3 	bl	8003c98 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8003732:	f000 fb09 	bl	8003d48 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8003736:	f000 fb31 	bl	8003d9c <MX_USART2_UART_Init>
  MX_DMA_Init();
 800373a:	f000 fb59 	bl	8003df0 <MX_DMA_Init>
  MX_ADC1_Init();
 800373e:	f000 fa1d 	bl	8003b7c <MX_ADC1_Init>
  MX_UART4_Init();
 8003742:	f000 fad7 	bl	8003cf4 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8003746:	2009      	movs	r0, #9
 8003748:	f002 fe1f 	bl	800638a <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 800374c:	200a      	movs	r0, #10
 800374e:	f002 fe1c 	bl	800638a <HAL_NVIC_DisableIRQ>

  HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 8003752:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003756:	48b8      	ldr	r0, [pc, #736]	; (8003a38 <main+0x320>)
 8003758:	f003 fd41 	bl	80071de <HAL_GPIO_TogglePin>
  HAL_Delay(500);
 800375c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003760:	f002 f8b6 	bl	80058d0 <HAL_Delay>
  HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 8003764:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003768:	48b3      	ldr	r0, [pc, #716]	; (8003a38 <main+0x320>)
 800376a:	f003 fd38 	bl	80071de <HAL_GPIO_TogglePin>
  bmiBegin();
 800376e:	f000 fc1f 	bl	8003fb0 <bmiBegin>
  bme280_init(&BME280_sensor, &hi2c1, BME280_MODE_NORMAL, BME280_OS_8, BME280_FILTER_8);
 8003772:	2303      	movs	r3, #3
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	2304      	movs	r3, #4
 8003778:	2203      	movs	r2, #3
 800377a:	49b0      	ldr	r1, [pc, #704]	; (8003a3c <main+0x324>)
 800377c:	48b0      	ldr	r0, [pc, #704]	; (8003a40 <main+0x328>)
 800377e:	f7fe f941 	bl	8001a04 <bme280_init>
  loraBegin();
 8003782:	f000 fc37 	bl	8003ff4 <loraBegin>
  HAL_UART_Transmit(&huart2, (uint8_t*)"$PMTK251,57600*2C\r\n", 19, 100);
 8003786:	2364      	movs	r3, #100	; 0x64
 8003788:	2213      	movs	r2, #19
 800378a:	49ae      	ldr	r1, [pc, #696]	; (8003a44 <main+0x32c>)
 800378c:	48ae      	ldr	r0, [pc, #696]	; (8003a48 <main+0x330>)
 800378e:	f005 fbfd 	bl	8008f8c <HAL_UART_Transmit>
  //HAL_UART_Transmit(&huart2, "$PMTK251,9600*17\r\n", 18, 100);				// 9600 bps
  HAL_UART_DeInit(&huart4);
 8003792:	48ae      	ldr	r0, [pc, #696]	; (8003a4c <main+0x334>)
 8003794:	f005 fbcb 	bl	8008f2e <HAL_UART_DeInit>
  HAL_UART_DeInit(&huart2);
 8003798:	48ab      	ldr	r0, [pc, #684]	; (8003a48 <main+0x330>)
 800379a:	f005 fbc8 	bl	8008f2e <HAL_UART_DeInit>
  HAL_Delay(10);
 800379e:	200a      	movs	r0, #10
 80037a0:	f002 f896 	bl	80058d0 <HAL_Delay>
  huart4.Init.BaudRate = 115200;
 80037a4:	4ba9      	ldr	r3, [pc, #676]	; (8003a4c <main+0x334>)
 80037a6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037aa:	605a      	str	r2, [r3, #4]
  huart2.Init.BaudRate = 57600;
 80037ac:	4ba6      	ldr	r3, [pc, #664]	; (8003a48 <main+0x330>)
 80037ae:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80037b2:	605a      	str	r2, [r3, #4]
  HAL_UART_Init(&huart4);					//telemetri
 80037b4:	48a5      	ldr	r0, [pc, #660]	; (8003a4c <main+0x334>)
 80037b6:	f005 fb6d 	bl	8008e94 <HAL_UART_Init>
  HAL_UART_Init(&huart2);					//GNSS
 80037ba:	48a3      	ldr	r0, [pc, #652]	; (8003a48 <main+0x330>)
 80037bc:	f005 fb6a 	bl	8008e94 <HAL_UART_Init>
  HAL_DMA_Init(&hdma_usart1_tx);
 80037c0:	48a3      	ldr	r0, [pc, #652]	; (8003a50 <main+0x338>)
 80037c2:	f002 fdfd 	bl	80063c0 <HAL_DMA_Init>
  HAL_DMA_Init(&hdma_usart2_rx);
 80037c6:	48a3      	ldr	r0, [pc, #652]	; (8003a54 <main+0x33c>)
 80037c8:	f002 fdfa 	bl	80063c0 <HAL_DMA_Init>
  HAL_DMA_Init(&hdma_uart4_tx);
 80037cc:	48a2      	ldr	r0, [pc, #648]	; (8003a58 <main+0x340>)
 80037ce:	f002 fdf7 	bl	80063c0 <HAL_DMA_Init>
  // Timer' balat

  //Bu makro gps verisini gzlemlemek iindir.
  //VIEW_GPS()

  getOffset();
 80037d2:	f7ff fc8f 	bl	80030f4 <getOffset>

  UsrGpsL86Init(&huart2);
 80037d6:	489c      	ldr	r0, [pc, #624]	; (8003a48 <main+0x330>)
 80037d8:	f001 fddc 	bl	8005394 <UsrGpsL86Init>
  HAL_Delay(200);
 80037dc:	20c8      	movs	r0, #200	; 0xc8
 80037de:	f002 f877 	bl	80058d0 <HAL_Delay>
  rocketStatus = STAT_ROCKET_READY;
 80037e2:	4b9e      	ldr	r3, [pc, #632]	; (8003a5c <main+0x344>)
 80037e4:	2201      	movs	r2, #1
 80037e6:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 5 ; i++)
 80037e8:	2300      	movs	r3, #0
 80037ea:	607b      	str	r3, [r7, #4]
 80037ec:	e00a      	b.n	8003804 <main+0xec>
  {
	  HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 80037ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80037f2:	4891      	ldr	r0, [pc, #580]	; (8003a38 <main+0x320>)
 80037f4:	f003 fcf3 	bl	80071de <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 80037f8:	20c8      	movs	r0, #200	; 0xc8
 80037fa:	f002 f869 	bl	80058d0 <HAL_Delay>
  for(int i = 0; i < 5 ; i++)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3301      	adds	r3, #1
 8003802:	607b      	str	r3, [r7, #4]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b04      	cmp	r3, #4
 8003808:	ddf1      	ble.n	80037ee <main+0xd6>
  }
  HAL_Delay(900);
 800380a:	f44f 7061 	mov.w	r0, #900	; 0x384
 800380e:	f002 f85f 	bl	80058d0 <HAL_Delay>
  HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 8003812:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003816:	4888      	ldr	r0, [pc, #544]	; (8003a38 <main+0x320>)
 8003818:	f003 fce1 	bl	80071de <HAL_GPIO_TogglePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  buzzUpdate();
 800381c:	f000 fd16 	bl	800424c <buzzUpdate>
	  bmi088_update();
 8003820:	f7ff f862 	bl	80028e8 <bmi088_update>
	  bme280_update();
 8003824:	f7fe fa80 	bl	8001d28 <bme280_update>
	  measurePower(&guc);
 8003828:	488d      	ldr	r0, [pc, #564]	; (8003a60 <main+0x348>)
 800382a:	f000 fc21 	bl	8004070 <measurePower>

#if defined(ALGORITHM_1)
	  algorithm_1_update(&BME280_sensor);
 800382e:	4884      	ldr	r0, [pc, #528]	; (8003a40 <main+0x328>)
 8003830:	f7fd fd7e 	bl	8001330 <algorithm_1_update>
#endif
#if defined(ALGORITHM_2)
	  float teta = quaternionToTheta();
 8003834:	f000 ff58 	bl	80046e8 <quaternionToTheta>
 8003838:	ed87 0a00 	vstr	s0, [r7]
	  algorithm_2_update(&BME280_sensor, &BMI_sensor, teta);
 800383c:	ed97 0a00 	vldr	s0, [r7]
 8003840:	4988      	ldr	r1, [pc, #544]	; (8003a64 <main+0x34c>)
 8003842:	487f      	ldr	r0, [pc, #508]	; (8003a40 <main+0x328>)
 8003844:	f7fd fe96 	bl	8001574 <algorithm_2_update>
		 HAL_UART_Transmit(&huart1, (uint8_t *) dat, 1, 100);
		 HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
	 }
*/

	  if(rocketStatus == STAT_FLIGHT_STARTED)
 8003848:	4b84      	ldr	r3, [pc, #528]	; (8003a5c <main+0x344>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	2b02      	cmp	r3, #2
 800384e:	d102      	bne.n	8003856 <main+0x13e>
		  lora_hz = 5;
 8003850:	4b85      	ldr	r3, [pc, #532]	; (8003a68 <main+0x350>)
 8003852:	4a86      	ldr	r2, [pc, #536]	; (8003a6c <main+0x354>)
 8003854:	601a      	str	r2, [r3, #0]

	  currentTime = ((float)HAL_GetTick()) / 1000.0;
 8003856:	f002 f82f 	bl	80058b8 <HAL_GetTick>
 800385a:	ee07 0a90 	vmov	s15, r0
 800385e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003862:	ee17 0a90 	vmov	r0, s15
 8003866:	f7fc fe8f 	bl	8000588 <__aeabi_f2d>
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	4b80      	ldr	r3, [pc, #512]	; (8003a70 <main+0x358>)
 8003870:	f7fd f80c 	bl	800088c <__aeabi_ddiv>
 8003874:	4602      	mov	r2, r0
 8003876:	460b      	mov	r3, r1
 8003878:	4610      	mov	r0, r2
 800387a:	4619      	mov	r1, r3
 800387c:	f7fd f9d4 	bl	8000c28 <__aeabi_d2f>
 8003880:	4603      	mov	r3, r0
 8003882:	4a7c      	ldr	r2, [pc, #496]	; (8003a74 <main+0x35c>)
 8003884:	6013      	str	r3, [r2, #0]

		 if(fabs(currentTime - lastTime) > 0.2)
 8003886:	4b7b      	ldr	r3, [pc, #492]	; (8003a74 <main+0x35c>)
 8003888:	ed93 7a00 	vldr	s14, [r3]
 800388c:	4b7a      	ldr	r3, [pc, #488]	; (8003a78 <main+0x360>)
 800388e:	edd3 7a00 	vldr	s15, [r3]
 8003892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003896:	eef0 7ae7 	vabs.f32	s15, s15
 800389a:	ee17 0a90 	vmov	r0, s15
 800389e:	f7fc fe73 	bl	8000588 <__aeabi_f2d>
 80038a2:	a361      	add	r3, pc, #388	; (adr r3, 8003a28 <main+0x310>)
 80038a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a8:	f7fd f956 	bl	8000b58 <__aeabi_dcmpgt>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <main+0x1a2>
			 //sprintf((char*)buf, "v[0]: %f  v[1]: %f  v[2]: %f   teta: %f\r\n", vector[0], vector[1], vector[2], (180.0 / M_PI) * atan2(sqrt(pow(vector[0],2.0) + pow(vector[1],2.0)), vector[2]));
			 //sprintf((char*)buf, "teta: %f\r\n", (180.0 / M_PI) * atan2(sqrt(pow(BMI_sensor.acc_x,2.0) + pow(BMI_sensor.acc_y,2.0)), BMI_sensor.acc_z));
			 //sprintf((char*)buf, "teta = %f", teta);
			 //sprintf((char*)buf, "speed = %f\n\r", BME280_sensor.velocity);
			 //HAL_UART_Transmit(&huart1, buf, strlen((char*) buf), 250);
			 lastTime = currentTime;
 80038b2:	4b70      	ldr	r3, [pc, #448]	; (8003a74 <main+0x35c>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a70      	ldr	r2, [pc, #448]	; (8003a78 <main+0x360>)
 80038b8:	6013      	str	r3, [r2, #0]
		 }
		 if(fabs(currentTime - lastTime2) > 60)
 80038ba:	4b6e      	ldr	r3, [pc, #440]	; (8003a74 <main+0x35c>)
 80038bc:	ed93 7a00 	vldr	s14, [r3]
 80038c0:	4b6e      	ldr	r3, [pc, #440]	; (8003a7c <main+0x364>)
 80038c2:	edd3 7a00 	vldr	s15, [r3]
 80038c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038ca:	eef0 7ae7 	vabs.f32	s15, s15
 80038ce:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8003a80 <main+0x368>
 80038d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038da:	dd50      	ble.n	800397e <main+0x266>
		 {
			 if(rocketStatus == STAT_ROCKET_READY && sqrt(pow(BMI_sensor.gyro_x, 2) + pow(BMI_sensor.gyro_y, 2) + pow(BMI_sensor.gyro_z, 2)) < 5.0)
 80038dc:	4b5f      	ldr	r3, [pc, #380]	; (8003a5c <main+0x344>)
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d148      	bne.n	8003976 <main+0x25e>
 80038e4:	4b5f      	ldr	r3, [pc, #380]	; (8003a64 <main+0x34c>)
 80038e6:	ed93 7b20 	vldr	d7, [r3, #128]	; 0x80
 80038ea:	ed9f 1b51 	vldr	d1, [pc, #324]	; 8003a30 <main+0x318>
 80038ee:	eeb0 0a47 	vmov.f32	s0, s14
 80038f2:	eef0 0a67 	vmov.f32	s1, s15
 80038f6:	f00b ff43 	bl	800f780 <pow>
 80038fa:	ec55 4b10 	vmov	r4, r5, d0
 80038fe:	4b59      	ldr	r3, [pc, #356]	; (8003a64 <main+0x34c>)
 8003900:	ed93 7b22 	vldr	d7, [r3, #136]	; 0x88
 8003904:	ed9f 1b4a 	vldr	d1, [pc, #296]	; 8003a30 <main+0x318>
 8003908:	eeb0 0a47 	vmov.f32	s0, s14
 800390c:	eef0 0a67 	vmov.f32	s1, s15
 8003910:	f00b ff36 	bl	800f780 <pow>
 8003914:	ec53 2b10 	vmov	r2, r3, d0
 8003918:	4620      	mov	r0, r4
 800391a:	4629      	mov	r1, r5
 800391c:	f7fc fcd6 	bl	80002cc <__adddf3>
 8003920:	4602      	mov	r2, r0
 8003922:	460b      	mov	r3, r1
 8003924:	4614      	mov	r4, r2
 8003926:	461d      	mov	r5, r3
 8003928:	4b4e      	ldr	r3, [pc, #312]	; (8003a64 <main+0x34c>)
 800392a:	ed93 7b24 	vldr	d7, [r3, #144]	; 0x90
 800392e:	ed9f 1b40 	vldr	d1, [pc, #256]	; 8003a30 <main+0x318>
 8003932:	eeb0 0a47 	vmov.f32	s0, s14
 8003936:	eef0 0a67 	vmov.f32	s1, s15
 800393a:	f00b ff21 	bl	800f780 <pow>
 800393e:	ec53 2b10 	vmov	r2, r3, d0
 8003942:	4620      	mov	r0, r4
 8003944:	4629      	mov	r1, r5
 8003946:	f7fc fcc1 	bl	80002cc <__adddf3>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	ec43 2b17 	vmov	d7, r2, r3
 8003952:	eeb0 0a47 	vmov.f32	s0, s14
 8003956:	eef0 0a67 	vmov.f32	s1, s15
 800395a:	f00b ff81 	bl	800f860 <sqrt>
 800395e:	ec51 0b10 	vmov	r0, r1, d0
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	4b47      	ldr	r3, [pc, #284]	; (8003a84 <main+0x36c>)
 8003968:	f7fd f8d8 	bl	8000b1c <__aeabi_dcmplt>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <main+0x25e>
			 {
				 quaternionSet_zero();
 8003972:	f001 f8a7 	bl	8004ac4 <quaternionSet_zero>
			 }

			 lastTime2 = currentTime;
 8003976:	4b3f      	ldr	r3, [pc, #252]	; (8003a74 <main+0x35c>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a40      	ldr	r2, [pc, #256]	; (8003a7c <main+0x364>)
 800397c:	6013      	str	r3, [r2, #0]
		 }

		 //GNSS get location
		 if(g_GnssRx_Flag)
 800397e:	4b42      	ldr	r3, [pc, #264]	; (8003a88 <main+0x370>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d002      	beq.n	800398c <main+0x274>
		 {
			 Usr_GpsL86GetValues(&gnss_data);
 8003986:	4841      	ldr	r0, [pc, #260]	; (8003a8c <main+0x374>)
 8003988:	f001 fd14 	bl	80053b4 <Usr_GpsL86GetValues>
			 //printDatas();
		 }

		 //Lora timer;
		 currentTime = ((float)HAL_GetTick()) / 1000.0;
 800398c:	f001 ff94 	bl	80058b8 <HAL_GetTick>
 8003990:	ee07 0a90 	vmov	s15, r0
 8003994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003998:	ee17 0a90 	vmov	r0, s15
 800399c:	f7fc fdf4 	bl	8000588 <__aeabi_f2d>
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	4b32      	ldr	r3, [pc, #200]	; (8003a70 <main+0x358>)
 80039a6:	f7fc ff71 	bl	800088c <__aeabi_ddiv>
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	4610      	mov	r0, r2
 80039b0:	4619      	mov	r1, r3
 80039b2:	f7fd f939 	bl	8000c28 <__aeabi_d2f>
 80039b6:	4603      	mov	r3, r0
 80039b8:	4a2e      	ldr	r2, [pc, #184]	; (8003a74 <main+0x35c>)
 80039ba:	6013      	str	r3, [r2, #0]
		 if(fabs(currentTime - loraLastTime) > (1.0 / lora_hz))
 80039bc:	4b2d      	ldr	r3, [pc, #180]	; (8003a74 <main+0x35c>)
 80039be:	ed93 7a00 	vldr	s14, [r3]
 80039c2:	4b33      	ldr	r3, [pc, #204]	; (8003a90 <main+0x378>)
 80039c4:	edd3 7a00 	vldr	s15, [r3]
 80039c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039cc:	eef0 7ae7 	vabs.f32	s15, s15
 80039d0:	ee17 0a90 	vmov	r0, s15
 80039d4:	f7fc fdd8 	bl	8000588 <__aeabi_f2d>
 80039d8:	4604      	mov	r4, r0
 80039da:	460d      	mov	r5, r1
 80039dc:	4b22      	ldr	r3, [pc, #136]	; (8003a68 <main+0x350>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fc fdd1 	bl	8000588 <__aeabi_f2d>
 80039e6:	4602      	mov	r2, r0
 80039e8:	460b      	mov	r3, r1
 80039ea:	f04f 0000 	mov.w	r0, #0
 80039ee:	4929      	ldr	r1, [pc, #164]	; (8003a94 <main+0x37c>)
 80039f0:	f7fc ff4c 	bl	800088c <__aeabi_ddiv>
 80039f4:	4602      	mov	r2, r0
 80039f6:	460b      	mov	r3, r1
 80039f8:	4620      	mov	r0, r4
 80039fa:	4629      	mov	r1, r5
 80039fc:	f7fd f8ac 	bl	8000b58 <__aeabi_dcmpgt>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00e      	beq.n	8003a24 <main+0x30c>
		 {
			 getWatt();
 8003a06:	f000 fbc7 	bl	8004198 <getWatt>
			 packDatas(&BMI_sensor, &BME280_sensor, &gnss_data, &guc, rocketStatus);
 8003a0a:	4b14      	ldr	r3, [pc, #80]	; (8003a5c <main+0x344>)
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	4b13      	ldr	r3, [pc, #76]	; (8003a60 <main+0x348>)
 8003a12:	4a1e      	ldr	r2, [pc, #120]	; (8003a8c <main+0x374>)
 8003a14:	490a      	ldr	r1, [pc, #40]	; (8003a40 <main+0x328>)
 8003a16:	4813      	ldr	r0, [pc, #76]	; (8003a64 <main+0x34c>)
 8003a18:	f7ff fc48 	bl	80032ac <packDatas>
			 loraLastTime = currentTime;
 8003a1c:	4b15      	ldr	r3, [pc, #84]	; (8003a74 <main+0x35c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a1b      	ldr	r2, [pc, #108]	; (8003a90 <main+0x378>)
 8003a22:	6013      	str	r3, [r2, #0]
  {
 8003a24:	e6fa      	b.n	800381c <main+0x104>
 8003a26:	bf00      	nop
 8003a28:	9999999a 	.word	0x9999999a
 8003a2c:	3fc99999 	.word	0x3fc99999
 8003a30:	00000000 	.word	0x00000000
 8003a34:	40000000 	.word	0x40000000
 8003a38:	40020400 	.word	0x40020400
 8003a3c:	20000324 	.word	0x20000324
 8003a40:	200005b8 	.word	0x200005b8
 8003a44:	08011430 	.word	0x08011430
 8003a48:	20000454 	.word	0x20000454
 8003a4c:	200003cc 	.word	0x200003cc
 8003a50:	200004f8 	.word	0x200004f8
 8003a54:	20000558 	.word	0x20000558
 8003a58:	20000498 	.word	0x20000498
 8003a5c:	20000004 	.word	0x20000004
 8003a60:	2000072c 	.word	0x2000072c
 8003a64:	20000610 	.word	0x20000610
 8003a68:	20000000 	.word	0x20000000
 8003a6c:	40a00000 	.word	0x40a00000
 8003a70:	408f4000 	.word	0x408f4000
 8003a74:	2000073c 	.word	0x2000073c
 8003a78:	20000740 	.word	0x20000740
 8003a7c:	20000744 	.word	0x20000744
 8003a80:	42700000 	.word	0x42700000
 8003a84:	40140000 	.word	0x40140000
 8003a88:	20000878 	.word	0x20000878
 8003a8c:	200006fc 	.word	0x200006fc
 8003a90:	2000074c 	.word	0x2000074c
 8003a94:	3ff00000 	.word	0x3ff00000

08003a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b094      	sub	sp, #80	; 0x50
 8003a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a9e:	f107 031c 	add.w	r3, r7, #28
 8003aa2:	2234      	movs	r2, #52	; 0x34
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f006 fd32 	bl	800a510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003aac:	f107 0308 	add.w	r3, r7, #8
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	601a      	str	r2, [r3, #0]
 8003ab4:	605a      	str	r2, [r3, #4]
 8003ab6:	609a      	str	r2, [r3, #8]
 8003ab8:	60da      	str	r2, [r3, #12]
 8003aba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003abc:	2300      	movs	r3, #0
 8003abe:	607b      	str	r3, [r7, #4]
 8003ac0:	4b2c      	ldr	r3, [pc, #176]	; (8003b74 <SystemClock_Config+0xdc>)
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	4a2b      	ldr	r2, [pc, #172]	; (8003b74 <SystemClock_Config+0xdc>)
 8003ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aca:	6413      	str	r3, [r2, #64]	; 0x40
 8003acc:	4b29      	ldr	r3, [pc, #164]	; (8003b74 <SystemClock_Config+0xdc>)
 8003ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad4:	607b      	str	r3, [r7, #4]
 8003ad6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	603b      	str	r3, [r7, #0]
 8003adc:	4b26      	ldr	r3, [pc, #152]	; (8003b78 <SystemClock_Config+0xe0>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a25      	ldr	r2, [pc, #148]	; (8003b78 <SystemClock_Config+0xe0>)
 8003ae2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ae6:	6013      	str	r3, [r2, #0]
 8003ae8:	4b23      	ldr	r3, [pc, #140]	; (8003b78 <SystemClock_Config+0xe0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003af0:	603b      	str	r3, [r7, #0]
 8003af2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003af4:	2301      	movs	r3, #1
 8003af6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003af8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003afc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003afe:	2302      	movs	r3, #2
 8003b00:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003b02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b06:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003b08:	2304      	movs	r3, #4
 8003b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003b0c:	23b4      	movs	r3, #180	; 0xb4
 8003b0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003b10:	2302      	movs	r3, #2
 8003b12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003b14:	2302      	movs	r3, #2
 8003b16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003b18:	2302      	movs	r3, #2
 8003b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b1c:	f107 031c 	add.w	r3, r7, #28
 8003b20:	4618      	mov	r0, r3
 8003b22:	f004 ff19 	bl	8008958 <HAL_RCC_OscConfig>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003b2c:	f000 fbac 	bl	8004288 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003b30:	f004 fb78 	bl	8008224 <HAL_PWREx_EnableOverDrive>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003b3a:	f000 fba5 	bl	8004288 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b3e:	230f      	movs	r3, #15
 8003b40:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b42:	2302      	movs	r3, #2
 8003b44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b46:	2300      	movs	r3, #0
 8003b48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003b4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003b4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b54:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003b56:	f107 0308 	add.w	r3, r7, #8
 8003b5a:	2105      	movs	r1, #5
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f004 fbb1 	bl	80082c4 <HAL_RCC_ClockConfig>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003b68:	f000 fb8e 	bl	8004288 <Error_Handler>
  }
}
 8003b6c:	bf00      	nop
 8003b6e:	3750      	adds	r7, #80	; 0x50
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40023800 	.word	0x40023800
 8003b78:	40007000 	.word	0x40007000

08003b7c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003b82:	463b      	mov	r3, r7
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	605a      	str	r2, [r3, #4]
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003b8e:	4b28      	ldr	r3, [pc, #160]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003b90:	4a28      	ldr	r2, [pc, #160]	; (8003c34 <MX_ADC1_Init+0xb8>)
 8003b92:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003b94:	4b26      	ldr	r3, [pc, #152]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003b96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b9a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003b9c:	4b24      	ldr	r3, [pc, #144]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003ba2:	4b23      	ldr	r3, [pc, #140]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003ba8:	4b21      	ldr	r3, [pc, #132]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003baa:	2201      	movs	r2, #1
 8003bac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003bae:	4b20      	ldr	r3, [pc, #128]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003bb6:	4b1e      	ldr	r3, [pc, #120]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003bbc:	4b1c      	ldr	r3, [pc, #112]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bbe:	4a1e      	ldr	r2, [pc, #120]	; (8003c38 <MX_ADC1_Init+0xbc>)
 8003bc0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003bc2:	4b1b      	ldr	r3, [pc, #108]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003bc8:	4b19      	ldr	r3, [pc, #100]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bca:	2202      	movs	r2, #2
 8003bcc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003bce:	4b18      	ldr	r3, [pc, #96]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003bd6:	4b16      	ldr	r3, [pc, #88]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bd8:	2201      	movs	r2, #1
 8003bda:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003bdc:	4814      	ldr	r0, [pc, #80]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bde:	f001 fe9b 	bl	8005918 <HAL_ADC_Init>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003be8:	f000 fb4e 	bl	8004288 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003bec:	230c      	movs	r3, #12
 8003bee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8003bf4:	2304      	movs	r3, #4
 8003bf6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003bf8:	463b      	mov	r3, r7
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	480c      	ldr	r0, [pc, #48]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003bfe:	f002 f86d 	bl	8005cdc <HAL_ADC_ConfigChannel>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003c08:	f000 fb3e 	bl	8004288 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003c0c:	230b      	movs	r3, #11
 8003c0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003c10:	2302      	movs	r3, #2
 8003c12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003c14:	463b      	mov	r3, r7
 8003c16:	4619      	mov	r1, r3
 8003c18:	4805      	ldr	r0, [pc, #20]	; (8003c30 <MX_ADC1_Init+0xb4>)
 8003c1a:	f002 f85f 	bl	8005cdc <HAL_ADC_ConfigChannel>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003c24:	f000 fb30 	bl	8004288 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003c28:	bf00      	nop
 8003c2a:	3710      	adds	r7, #16
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	200002dc 	.word	0x200002dc
 8003c34:	40012000 	.word	0x40012000
 8003c38:	0f000001 	.word	0x0f000001

08003c3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c40:	4b12      	ldr	r3, [pc, #72]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c42:	4a13      	ldr	r2, [pc, #76]	; (8003c90 <MX_I2C1_Init+0x54>)
 8003c44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003c46:	4b11      	ldr	r3, [pc, #68]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c48:	4a12      	ldr	r2, [pc, #72]	; (8003c94 <MX_I2C1_Init+0x58>)
 8003c4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003c4c:	4b0f      	ldr	r3, [pc, #60]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c4e:	2200      	movs	r2, #0
 8003c50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003c52:	4b0e      	ldr	r3, [pc, #56]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c58:	4b0c      	ldr	r3, [pc, #48]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c60:	4b0a      	ldr	r3, [pc, #40]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003c66:	4b09      	ldr	r3, [pc, #36]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c6c:	4b07      	ldr	r3, [pc, #28]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c72:	4b06      	ldr	r3, [pc, #24]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003c78:	4804      	ldr	r0, [pc, #16]	; (8003c8c <MX_I2C1_Init+0x50>)
 8003c7a:	f003 fae3 	bl	8007244 <HAL_I2C_Init>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003c84:	f000 fb00 	bl	8004288 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003c88:	bf00      	nop
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	20000324 	.word	0x20000324
 8003c90:	40005400 	.word	0x40005400
 8003c94:	000186a0 	.word	0x000186a0

08003c98 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003c9c:	4b12      	ldr	r3, [pc, #72]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003c9e:	4a13      	ldr	r2, [pc, #76]	; (8003cec <MX_I2C3_Init+0x54>)
 8003ca0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003ca2:	4b11      	ldr	r3, [pc, #68]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003ca4:	4a12      	ldr	r2, [pc, #72]	; (8003cf0 <MX_I2C3_Init+0x58>)
 8003ca6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ca8:	4b0f      	ldr	r3, [pc, #60]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003cae:	4b0e      	ldr	r3, [pc, #56]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003cb4:	4b0c      	ldr	r3, [pc, #48]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003cb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003cba:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003cbc:	4b0a      	ldr	r3, [pc, #40]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003cc2:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003cc8:	4b07      	ldr	r3, [pc, #28]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003cce:	4b06      	ldr	r3, [pc, #24]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003cd4:	4804      	ldr	r0, [pc, #16]	; (8003ce8 <MX_I2C3_Init+0x50>)
 8003cd6:	f003 fab5 	bl	8007244 <HAL_I2C_Init>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003ce0:	f000 fad2 	bl	8004288 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003ce4:	bf00      	nop
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	20000378 	.word	0x20000378
 8003cec:	40005c00 	.word	0x40005c00
 8003cf0:	000186a0 	.word	0x000186a0

08003cf4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003cf8:	4b11      	ldr	r3, [pc, #68]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003cfa:	4a12      	ldr	r2, [pc, #72]	; (8003d44 <MX_UART4_Init+0x50>)
 8003cfc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8003cfe:	4b10      	ldr	r3, [pc, #64]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d00:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003d04:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003d06:	4b0e      	ldr	r3, [pc, #56]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003d0c:	4b0c      	ldr	r3, [pc, #48]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003d12:	4b0b      	ldr	r3, [pc, #44]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003d18:	4b09      	ldr	r3, [pc, #36]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d1a:	220c      	movs	r2, #12
 8003d1c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d1e:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d24:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003d2a:	4805      	ldr	r0, [pc, #20]	; (8003d40 <MX_UART4_Init+0x4c>)
 8003d2c:	f005 f8b2 	bl	8008e94 <HAL_UART_Init>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8003d36:	f000 faa7 	bl	8004288 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003d3a:	bf00      	nop
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	200003cc 	.word	0x200003cc
 8003d44:	40004c00 	.word	0x40004c00

08003d48 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003d4c:	4b11      	ldr	r3, [pc, #68]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d4e:	4a12      	ldr	r2, [pc, #72]	; (8003d98 <MX_USART1_UART_Init+0x50>)
 8003d50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003d52:	4b10      	ldr	r3, [pc, #64]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003d58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d5a:	4b0e      	ldr	r3, [pc, #56]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003d60:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003d66:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d6e:	220c      	movs	r2, #12
 8003d70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d72:	4b08      	ldr	r3, [pc, #32]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d78:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d7e:	4805      	ldr	r0, [pc, #20]	; (8003d94 <MX_USART1_UART_Init+0x4c>)
 8003d80:	f005 f888 	bl	8008e94 <HAL_UART_Init>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003d8a:	f000 fa7d 	bl	8004288 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003d8e:	bf00      	nop
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	20000410 	.word	0x20000410
 8003d98:	40011000 	.word	0x40011000

08003d9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003da0:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003da2:	4a12      	ldr	r2, [pc, #72]	; (8003dec <MX_USART2_UART_Init+0x50>)
 8003da4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003da6:	4b10      	ldr	r3, [pc, #64]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003da8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003dac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003dae:	4b0e      	ldr	r3, [pc, #56]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003db4:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003dba:	4b0b      	ldr	r3, [pc, #44]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003dc0:	4b09      	ldr	r3, [pc, #36]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003dc2:	220c      	movs	r2, #12
 8003dc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003dc6:	4b08      	ldr	r3, [pc, #32]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003dcc:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003dd2:	4805      	ldr	r0, [pc, #20]	; (8003de8 <MX_USART2_UART_Init+0x4c>)
 8003dd4:	f005 f85e 	bl	8008e94 <HAL_UART_Init>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003dde:	f000 fa53 	bl	8004288 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003de2:	bf00      	nop
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	20000454 	.word	0x20000454
 8003dec:	40004400 	.word	0x40004400

08003df0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	607b      	str	r3, [r7, #4]
 8003dfa:	4b1b      	ldr	r3, [pc, #108]	; (8003e68 <MX_DMA_Init+0x78>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	4a1a      	ldr	r2, [pc, #104]	; (8003e68 <MX_DMA_Init+0x78>)
 8003e00:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e04:	6313      	str	r3, [r2, #48]	; 0x30
 8003e06:	4b18      	ldr	r3, [pc, #96]	; (8003e68 <MX_DMA_Init+0x78>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e0e:	607b      	str	r3, [r7, #4]
 8003e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003e12:	2300      	movs	r3, #0
 8003e14:	603b      	str	r3, [r7, #0]
 8003e16:	4b14      	ldr	r3, [pc, #80]	; (8003e68 <MX_DMA_Init+0x78>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1a:	4a13      	ldr	r2, [pc, #76]	; (8003e68 <MX_DMA_Init+0x78>)
 8003e1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e20:	6313      	str	r3, [r2, #48]	; 0x30
 8003e22:	4b11      	ldr	r3, [pc, #68]	; (8003e68 <MX_DMA_Init+0x78>)
 8003e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003e2e:	2200      	movs	r2, #0
 8003e30:	2100      	movs	r1, #0
 8003e32:	200f      	movs	r0, #15
 8003e34:	f002 fa7f 	bl	8006336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003e38:	200f      	movs	r0, #15
 8003e3a:	f002 fa98 	bl	800636e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003e3e:	2200      	movs	r2, #0
 8003e40:	2100      	movs	r1, #0
 8003e42:	2010      	movs	r0, #16
 8003e44:	f002 fa77 	bl	8006336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003e48:	2010      	movs	r0, #16
 8003e4a:	f002 fa90 	bl	800636e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8003e4e:	2200      	movs	r2, #0
 8003e50:	2100      	movs	r1, #0
 8003e52:	2046      	movs	r0, #70	; 0x46
 8003e54:	f002 fa6f 	bl	8006336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003e58:	2046      	movs	r0, #70	; 0x46
 8003e5a:	f002 fa88 	bl	800636e <HAL_NVIC_EnableIRQ>

}
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40023800 	.word	0x40023800

08003e6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08a      	sub	sp, #40	; 0x28
 8003e70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e72:	f107 0314 	add.w	r3, r7, #20
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]
 8003e7c:	609a      	str	r2, [r3, #8]
 8003e7e:	60da      	str	r2, [r3, #12]
 8003e80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003e82:	2300      	movs	r3, #0
 8003e84:	613b      	str	r3, [r7, #16]
 8003e86:	4b47      	ldr	r3, [pc, #284]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8a:	4a46      	ldr	r2, [pc, #280]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e90:	6313      	str	r3, [r2, #48]	; 0x30
 8003e92:	4b44      	ldr	r3, [pc, #272]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	4b40      	ldr	r3, [pc, #256]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea6:	4a3f      	ldr	r2, [pc, #252]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003ea8:	f043 0304 	orr.w	r3, r3, #4
 8003eac:	6313      	str	r3, [r2, #48]	; 0x30
 8003eae:	4b3d      	ldr	r3, [pc, #244]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	60fb      	str	r3, [r7, #12]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60bb      	str	r3, [r7, #8]
 8003ebe:	4b39      	ldr	r3, [pc, #228]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec2:	4a38      	ldr	r2, [pc, #224]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003ec4:	f043 0301 	orr.w	r3, r3, #1
 8003ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eca:	4b36      	ldr	r3, [pc, #216]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	607b      	str	r3, [r7, #4]
 8003eda:	4b32      	ldr	r3, [pc, #200]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	4a31      	ldr	r2, [pc, #196]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003ee0:	f043 0302 	orr.w	r3, r3, #2
 8003ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee6:	4b2f      	ldr	r3, [pc, #188]	; (8003fa4 <MX_GPIO_Init+0x138>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	607b      	str	r3, [r7, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|Led_Pin, GPIO_PIN_RESET);
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003ef8:	482b      	ldr	r0, [pc, #172]	; (8003fa8 <MX_GPIO_Init+0x13c>)
 8003efa:	f003 f957 	bl	80071ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_M0_Pin|LORA_M1_Pin, GPIO_PIN_RESET);
 8003efe:	2200      	movs	r2, #0
 8003f00:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8003f04:	4829      	ldr	r0, [pc, #164]	; (8003fac <MX_GPIO_Init+0x140>)
 8003f06:	f003 f951 	bl	80071ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUZZER_Pin Led_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|Led_Pin;
 8003f0a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f10:	2301      	movs	r3, #1
 8003f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f1c:	f107 0314 	add.w	r3, r7, #20
 8003f20:	4619      	mov	r1, r3
 8003f22:	4821      	ldr	r0, [pc, #132]	; (8003fa8 <MX_GPIO_Init+0x13c>)
 8003f24:	f002 feba 	bl	8006c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_M0_Pin LORA_M1_Pin */
  GPIO_InitStruct.Pin = LORA_M0_Pin|LORA_M1_Pin;
 8003f28:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f32:	2300      	movs	r3, #0
 8003f34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f36:	2300      	movs	r3, #0
 8003f38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f3a:	f107 0314 	add.w	r3, r7, #20
 8003f3e:	4619      	mov	r1, r3
 8003f40:	481a      	ldr	r0, [pc, #104]	; (8003fac <MX_GPIO_Init+0x140>)
 8003f42:	f002 feab 	bl	8006c9c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_ACC_Pin INT_GYRO_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|INT_GYRO_Pin;
 8003f46:	2318      	movs	r3, #24
 8003f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f4a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f54:	f107 0314 	add.w	r3, r7, #20
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4813      	ldr	r0, [pc, #76]	; (8003fa8 <MX_GPIO_Init+0x13c>)
 8003f5c:	f002 fe9e 	bl	8006c9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f66:	2300      	movs	r3, #0
 8003f68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f6e:	f107 0314 	add.w	r3, r7, #20
 8003f72:	4619      	mov	r1, r3
 8003f74:	480c      	ldr	r0, [pc, #48]	; (8003fa8 <MX_GPIO_Init+0x13c>)
 8003f76:	f002 fe91 	bl	8006c9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	2102      	movs	r1, #2
 8003f7e:	2009      	movs	r0, #9
 8003f80:	f002 f9d9 	bl	8006336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003f84:	2009      	movs	r0, #9
 8003f86:	f002 f9f2 	bl	800636e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	2102      	movs	r1, #2
 8003f8e:	200a      	movs	r0, #10
 8003f90:	f002 f9d1 	bl	8006336 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003f94:	200a      	movs	r0, #10
 8003f96:	f002 f9ea 	bl	800636e <HAL_NVIC_EnableIRQ>

}
 8003f9a:	bf00      	nop
 8003f9c:	3728      	adds	r7, #40	; 0x28
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40023800 	.word	0x40023800
 8003fa8:	40020400 	.word	0x40020400
 8003fac:	40020800 	.word	0x40020800

08003fb0 <bmiBegin>:

/* USER CODE BEGIN 4 */
void bmiBegin()
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
	//Acccel config
	BMI_sensor.deviceConfig.acc_bandwith = ACC_BWP_OSR4;
 8003fb4:	4b0d      	ldr	r3, [pc, #52]	; (8003fec <bmiBegin+0x3c>)
 8003fb6:	2208      	movs	r2, #8
 8003fb8:	755a      	strb	r2, [r3, #21]
	BMI_sensor.deviceConfig.acc_outputDateRate = ACC_ODR_200;
 8003fba:	4b0c      	ldr	r3, [pc, #48]	; (8003fec <bmiBegin+0x3c>)
 8003fbc:	2209      	movs	r2, #9
 8003fbe:	759a      	strb	r2, [r3, #22]
	BMI_sensor.deviceConfig.acc_powerMode = ACC_PWR_SAVE_ACTIVE;
 8003fc0:	4b0a      	ldr	r3, [pc, #40]	; (8003fec <bmiBegin+0x3c>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	74da      	strb	r2, [r3, #19]
	BMI_sensor.deviceConfig.acc_range = ACC_RANGE_12G;
 8003fc6:	4b09      	ldr	r3, [pc, #36]	; (8003fec <bmiBegin+0x3c>)
 8003fc8:	2202      	movs	r2, #2
 8003fca:	751a      	strb	r2, [r3, #20]

	//Gyro config
	BMI_sensor.deviceConfig.gyro_bandWidth = GYRO_BW_230;
 8003fcc:	4b07      	ldr	r3, [pc, #28]	; (8003fec <bmiBegin+0x3c>)
 8003fce:	2201      	movs	r2, #1
 8003fd0:	761a      	strb	r2, [r3, #24]
	BMI_sensor.deviceConfig.gyro_range = GYRO_RANGE_2000;
 8003fd2:	4b06      	ldr	r3, [pc, #24]	; (8003fec <bmiBegin+0x3c>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	765a      	strb	r2, [r3, #25]
	BMI_sensor.deviceConfig.gyro_powerMode = GYRO_LPM_NORMAL;
 8003fd8:	4b04      	ldr	r3, [pc, #16]	; (8003fec <bmiBegin+0x3c>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	75da      	strb	r2, [r3, #23]
	bmi088_init(&BMI_sensor, &hi2c3);
 8003fde:	4904      	ldr	r1, [pc, #16]	; (8003ff0 <bmiBegin+0x40>)
 8003fe0:	4802      	ldr	r0, [pc, #8]	; (8003fec <bmiBegin+0x3c>)
 8003fe2:	f7fe fa63 	bl	80024ac <bmi088_init>
}
 8003fe6:	bf00      	nop
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	20000610 	.word	0x20000610
 8003ff0:	20000378 	.word	0x20000378

08003ff4 <loraBegin>:


void loraBegin()
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LORA_M0_GPIO_Port, LORA_M0_Pin, RESET);
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003ffe:	481a      	ldr	r0, [pc, #104]	; (8004068 <loraBegin+0x74>)
 8004000:	f003 f8d4 	bl	80071ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LORA_M1_GPIO_Port, LORA_M1_Pin, SET);
 8004004:	2201      	movs	r2, #1
 8004006:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800400a:	4817      	ldr	r0, [pc, #92]	; (8004068 <loraBegin+0x74>)
 800400c:	f003 f8ce 	bl	80071ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8004010:	2064      	movs	r0, #100	; 0x64
 8004012:	f001 fc5d 	bl	80058d0 <HAL_Delay>
	//while(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9));

    e22_lora.baudRate = LORA_BAUD_115200;
 8004016:	4b15      	ldr	r3, [pc, #84]	; (800406c <loraBegin+0x78>)
 8004018:	22e0      	movs	r2, #224	; 0xe0
 800401a:	701a      	strb	r2, [r3, #0]
    e22_lora.airRate = LORA_AIR_RATE_38_4k;
 800401c:	4b13      	ldr	r3, [pc, #76]	; (800406c <loraBegin+0x78>)
 800401e:	2206      	movs	r2, #6
 8004020:	705a      	strb	r2, [r3, #1]
    e22_lora.packetSize = LORA_SUB_PACKET_64_BYTES;
 8004022:	4b12      	ldr	r3, [pc, #72]	; (800406c <loraBegin+0x78>)
 8004024:	2280      	movs	r2, #128	; 0x80
 8004026:	709a      	strb	r2, [r3, #2]
    e22_lora.power = LORA_POWER_37dbm;
 8004028:	4b10      	ldr	r3, [pc, #64]	; (800406c <loraBegin+0x78>)
 800402a:	2200      	movs	r2, #0
 800402c:	70da      	strb	r2, [r3, #3]
    e22_lora.loraAddress.address16 = 0x0000;
 800402e:	4b0f      	ldr	r3, [pc, #60]	; (800406c <loraBegin+0x78>)
 8004030:	2200      	movs	r2, #0
 8004032:	80da      	strh	r2, [r3, #6]
    e22_lora.loraKey.key16 = 0x0000;
 8004034:	4b0d      	ldr	r3, [pc, #52]	; (800406c <loraBegin+0x78>)
 8004036:	2200      	movs	r2, #0
 8004038:	809a      	strh	r2, [r3, #4]
    e22_lora.channel = 25;
 800403a:	4b0c      	ldr	r3, [pc, #48]	; (800406c <loraBegin+0x78>)
 800403c:	2219      	movs	r2, #25
 800403e:	721a      	strb	r2, [r3, #8]

    lora_configure(&e22_lora);
 8004040:	480a      	ldr	r0, [pc, #40]	; (800406c <loraBegin+0x78>)
 8004042:	f7ff faf9 	bl	8003638 <lora_configure>
   		 HAL_UART_Transmit(&huart1, (uint8_t *) dat, 1, 100);
   		 HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
   	 }
    }
    */
    HAL_Delay(100);
 8004046:	2064      	movs	r0, #100	; 0x64
 8004048:	f001 fc42 	bl	80058d0 <HAL_Delay>

	HAL_GPIO_WritePin(LORA_M0_GPIO_Port, LORA_M0_Pin, RESET);
 800404c:	2200      	movs	r2, #0
 800404e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004052:	4805      	ldr	r0, [pc, #20]	; (8004068 <loraBegin+0x74>)
 8004054:	f003 f8aa 	bl	80071ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LORA_M1_GPIO_Port, LORA_M1_Pin, RESET);
 8004058:	2200      	movs	r2, #0
 800405a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800405e:	4802      	ldr	r0, [pc, #8]	; (8004068 <loraBegin+0x74>)
 8004060:	f003 f8a4 	bl	80071ac <HAL_GPIO_WritePin>
}
 8004064:	bf00      	nop
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40020800 	.word	0x40020800
 800406c:	200006e8 	.word	0x200006e8

08004070 <measurePower>:


void measurePower(power *guc_)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	ed2d 8b02 	vpush	{d8}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
	  HAL_ADC_Start(&hadc1);
 800407c:	4840      	ldr	r0, [pc, #256]	; (8004180 <measurePower+0x110>)
 800407e:	f001 fc8f 	bl	80059a0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 10);
 8004082:	210a      	movs	r1, #10
 8004084:	483e      	ldr	r0, [pc, #248]	; (8004180 <measurePower+0x110>)
 8004086:	f001 fd90 	bl	8005baa <HAL_ADC_PollForConversion>
	  int adc1 = HAL_ADC_GetValue(&hadc1);
 800408a:	483d      	ldr	r0, [pc, #244]	; (8004180 <measurePower+0x110>)
 800408c:	f001 fe18 	bl	8005cc0 <HAL_ADC_GetValue>
 8004090:	4603      	mov	r3, r0
 8004092:	60fb      	str	r3, [r7, #12]
	  HAL_ADC_PollForConversion(&hadc1, 10);
 8004094:	210a      	movs	r1, #10
 8004096:	483a      	ldr	r0, [pc, #232]	; (8004180 <measurePower+0x110>)
 8004098:	f001 fd87 	bl	8005baa <HAL_ADC_PollForConversion>
	  int adc2 = HAL_ADC_GetValue(&hadc1);
 800409c:	4838      	ldr	r0, [pc, #224]	; (8004180 <measurePower+0x110>)
 800409e:	f001 fe0f 	bl	8005cc0 <HAL_ADC_GetValue>
 80040a2:	4603      	mov	r3, r0
 80040a4:	60bb      	str	r3, [r7, #8]
	  HAL_ADC_Stop (&hadc1);
 80040a6:	4836      	ldr	r0, [pc, #216]	; (8004180 <measurePower+0x110>)
 80040a8:	f001 fd4c 	bl	8005b44 <HAL_ADC_Stop>

	  guc_->akim =   (float)adc1 * 3300 / 4096;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	ee07 3a90 	vmov	s15, r3
 80040b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040b6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8004184 <measurePower+0x114>
 80040ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80040be:	eddf 6a32 	vldr	s13, [pc, #200]	; 8004188 <measurePower+0x118>
 80040c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	edc3 7a01 	vstr	s15, [r3, #4]
	  guc_->voltaj = (float)adc2 * 13.2 / 4096;
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	ee07 3a90 	vmov	s15, r3
 80040d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040d6:	ee17 0a90 	vmov	r0, s15
 80040da:	f7fc fa55 	bl	8000588 <__aeabi_f2d>
 80040de:	a326      	add	r3, pc, #152	; (adr r3, 8004178 <measurePower+0x108>)
 80040e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e4:	f7fc faa8 	bl	8000638 <__aeabi_dmul>
 80040e8:	4602      	mov	r2, r0
 80040ea:	460b      	mov	r3, r1
 80040ec:	4610      	mov	r0, r2
 80040ee:	4619      	mov	r1, r3
 80040f0:	f04f 0200 	mov.w	r2, #0
 80040f4:	4b25      	ldr	r3, [pc, #148]	; (800418c <measurePower+0x11c>)
 80040f6:	f7fc fbc9 	bl	800088c <__aeabi_ddiv>
 80040fa:	4602      	mov	r2, r0
 80040fc:	460b      	mov	r3, r1
 80040fe:	4610      	mov	r0, r2
 8004100:	4619      	mov	r1, r3
 8004102:	f7fc fd91 	bl	8000c28 <__aeabi_d2f>
 8004106:	4602      	mov	r2, r0
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	601a      	str	r2, [r3, #0]
	  guc_->mWatt += guc_->akim * guc_->voltaj * (((float)HAL_GetTick() / 1000) - powerLastTime);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	edd3 7a00 	vldr	s15, [r3]
 8004118:	ee27 8a27 	vmul.f32	s16, s14, s15
 800411c:	f001 fbcc 	bl	80058b8 <HAL_GetTick>
 8004120:	ee07 0a90 	vmov	s15, r0
 8004124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004128:	eddf 6a19 	vldr	s13, [pc, #100]	; 8004190 <measurePower+0x120>
 800412c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004130:	4b18      	ldr	r3, [pc, #96]	; (8004194 <measurePower+0x124>)
 8004132:	edd3 7a00 	vldr	s15, [r3]
 8004136:	ee77 7a67 	vsub.f32	s15, s14, s15
 800413a:	ee28 7a27 	vmul.f32	s14, s16, s15
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	edd3 7a02 	vldr	s15, [r3, #8]
 8004144:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	edc3 7a02 	vstr	s15, [r3, #8]
	  powerLastTime = (float)HAL_GetTick() / 1000;
 800414e:	f001 fbb3 	bl	80058b8 <HAL_GetTick>
 8004152:	ee07 0a90 	vmov	s15, r0
 8004156:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800415a:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8004190 <measurePower+0x120>
 800415e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004162:	4b0c      	ldr	r3, [pc, #48]	; (8004194 <measurePower+0x124>)
 8004164:	edc3 7a00 	vstr	s15, [r3]
}
 8004168:	bf00      	nop
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	ecbd 8b02 	vpop	{d8}
 8004172:	bd80      	pop	{r7, pc}
 8004174:	f3af 8000 	nop.w
 8004178:	66666666 	.word	0x66666666
 800417c:	402a6666 	.word	0x402a6666
 8004180:	200002dc 	.word	0x200002dc
 8004184:	454e4000 	.word	0x454e4000
 8004188:	45800000 	.word	0x45800000
 800418c:	40b00000 	.word	0x40b00000
 8004190:	447a0000 	.word	0x447a0000
 8004194:	20000748 	.word	0x20000748

08004198 <getWatt>:

void getWatt()
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0

	float currentTime = (float)HAL_GetTick() / 1000;
 800419e:	f001 fb8b 	bl	80058b8 <HAL_GetTick>
 80041a2:	ee07 0a90 	vmov	s15, r0
 80041a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041aa:	eddf 6a12 	vldr	s13, [pc, #72]	; 80041f4 <getWatt+0x5c>
 80041ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80041b2:	edc7 7a01 	vstr	s15, [r7, #4]
	float deltaTime = currentTime - wattLastTime;
 80041b6:	4b10      	ldr	r3, [pc, #64]	; (80041f8 <getWatt+0x60>)
 80041b8:	edd3 7a00 	vldr	s15, [r3]
 80041bc:	ed97 7a01 	vldr	s14, [r7, #4]
 80041c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041c4:	edc7 7a00 	vstr	s15, [r7]
	wattLastTime = currentTime;
 80041c8:	4a0b      	ldr	r2, [pc, #44]	; (80041f8 <getWatt+0x60>)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6013      	str	r3, [r2, #0]
	guc.mWatt_s = guc.mWatt / deltaTime;
 80041ce:	4b0b      	ldr	r3, [pc, #44]	; (80041fc <getWatt+0x64>)
 80041d0:	edd3 6a02 	vldr	s13, [r3, #8]
 80041d4:	ed97 7a00 	vldr	s14, [r7]
 80041d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041dc:	4b07      	ldr	r3, [pc, #28]	; (80041fc <getWatt+0x64>)
 80041de:	edc3 7a03 	vstr	s15, [r3, #12]
	guc.mWatt = 0.0;
 80041e2:	4b06      	ldr	r3, [pc, #24]	; (80041fc <getWatt+0x64>)
 80041e4:	f04f 0200 	mov.w	r2, #0
 80041e8:	609a      	str	r2, [r3, #8]
}
 80041ea:	bf00      	nop
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	447a0000 	.word	0x447a0000
 80041f8:	20000750 	.word	0x20000750
 80041fc:	2000072c 	.word	0x2000072c

08004200 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == INT_GYRO_Pin)
 800420a:	88fb      	ldrh	r3, [r7, #6]
 800420c:	2b10      	cmp	r3, #16
 800420e:	d101      	bne.n	8004214 <HAL_GPIO_EXTI_Callback+0x14>
    {
    	bmi088_getGyroDatas_INT();
 8004210:	f7fe ff62 	bl	80030d8 <bmi088_getGyroDatas_INT>
    	//counterGy++;
    }
    if(GPIO_Pin == INT_ACC_Pin)
 8004214:	88fb      	ldrh	r3, [r7, #6]
 8004216:	2b08      	cmp	r3, #8
 8004218:	d106      	bne.n	8004228 <HAL_GPIO_EXTI_Callback+0x28>
    {
    	bmi088_getAccelDatas_INT();
 800421a:	f7fe ff4f 	bl	80030bc <bmi088_getAccelDatas_INT>
    	counterAcc++;
 800421e:	4b04      	ldr	r3, [pc, #16]	; (8004230 <HAL_GPIO_EXTI_Callback+0x30>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3301      	adds	r3, #1
 8004224:	4a02      	ldr	r2, [pc, #8]	; (8004230 <HAL_GPIO_EXTI_Callback+0x30>)
 8004226:	6013      	str	r3, [r2, #0]
    }
}
 8004228:	bf00      	nop
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	20000754 	.word	0x20000754

08004234 <buzz>:

void buzz()
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
	buzzLastTime = HAL_GetTick();
 8004238:	f001 fb3e 	bl	80058b8 <HAL_GetTick>
 800423c:	4603      	mov	r3, r0
 800423e:	4a02      	ldr	r2, [pc, #8]	; (8004248 <buzz+0x14>)
 8004240:	6013      	str	r3, [r2, #0]
}
 8004242:	bf00      	nop
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	20000758 	.word	0x20000758

0800424c <buzzUpdate>:

void buzzUpdate()
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - buzzLastTime < 100)
 8004250:	f001 fb32 	bl	80058b8 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <buzzUpdate+0x34>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b63      	cmp	r3, #99	; 0x63
 800425e:	d806      	bhi.n	800426e <buzzUpdate+0x22>
	{
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8004260:	2201      	movs	r2, #1
 8004262:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004266:	4807      	ldr	r0, [pc, #28]	; (8004284 <buzzUpdate+0x38>)
 8004268:	f002 ffa0 	bl	80071ac <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
	}
}
 800426c:	e005      	b.n	800427a <buzzUpdate+0x2e>
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800426e:	2200      	movs	r2, #0
 8004270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004274:	4803      	ldr	r0, [pc, #12]	; (8004284 <buzzUpdate+0x38>)
 8004276:	f002 ff99 	bl	80071ac <HAL_GPIO_WritePin>
}
 800427a:	bf00      	nop
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	20000758 	.word	0x20000758
 8004284:	40020400 	.word	0x40020400

08004288 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

	sprintf((char*)buf, "error line: %d\r\n", errorLine);
 800428c:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <Error_Handler+0x4c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	461a      	mov	r2, r3
 8004292:	4911      	ldr	r1, [pc, #68]	; (80042d8 <Error_Handler+0x50>)
 8004294:	4811      	ldr	r0, [pc, #68]	; (80042dc <Error_Handler+0x54>)
 8004296:	f006 ffc3 	bl	800b220 <siprintf>
	HAL_UART_Transmit(&huart1, buf, strlen((char*) buf), 250);
 800429a:	4810      	ldr	r0, [pc, #64]	; (80042dc <Error_Handler+0x54>)
 800429c:	f7fb ffb8 	bl	8000210 <strlen>
 80042a0:	4603      	mov	r3, r0
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	23fa      	movs	r3, #250	; 0xfa
 80042a6:	490d      	ldr	r1, [pc, #52]	; (80042dc <Error_Handler+0x54>)
 80042a8:	480d      	ldr	r0, [pc, #52]	; (80042e0 <Error_Handler+0x58>)
 80042aa:	f004 fe6f 	bl	8008f8c <HAL_UART_Transmit>
	HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 80042ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042b2:	480c      	ldr	r0, [pc, #48]	; (80042e4 <Error_Handler+0x5c>)
 80042b4:	f002 ff93 	bl	80071de <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80042b8:	2064      	movs	r0, #100	; 0x64
 80042ba:	f001 fb09 	bl	80058d0 <HAL_Delay>
	HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 80042be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80042c2:	4808      	ldr	r0, [pc, #32]	; (80042e4 <Error_Handler+0x5c>)
 80042c4:	f002 ff8b 	bl	80071de <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80042c8:	2064      	movs	r0, #100	; 0x64
 80042ca:	f001 fb01 	bl	80058d0 <HAL_Delay>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80042ce:	b672      	cpsid	i
}
 80042d0:	bf00      	nop

	__disable_irq();
  while (1)
 80042d2:	e7fe      	b.n	80042d2 <Error_Handler+0x4a>
 80042d4:	2000024c 	.word	0x2000024c
 80042d8:	08011444 	.word	0x08011444
 80042dc:	2000075c 	.word	0x2000075c
 80042e0:	20000410 	.word	0x20000410
 80042e4:	40020400 	.word	0x40020400

080042e8 <updateQuaternion>:
#include "math.h"

static float q[4];
float euler[3];		//pitch roll yaw

void updateQuaternion(float gx, float gy, float gz, float dt) {
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b08a      	sub	sp, #40	; 0x28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	ed87 0a03 	vstr	s0, [r7, #12]
 80042f2:	edc7 0a02 	vstr	s1, [r7, #8]
 80042f6:	ed87 1a01 	vstr	s2, [r7, #4]
 80042fa:	edc7 1a00 	vstr	s3, [r7]
  // Convert angular velocities to quaternion rates of change
  float qDot1 = 0.5f * (-q[1] * gx - q[2] * gy - q[3] * gz);
 80042fe:	4b8d      	ldr	r3, [pc, #564]	; (8004534 <updateQuaternion+0x24c>)
 8004300:	edd3 7a01 	vldr	s15, [r3, #4]
 8004304:	eeb1 7a67 	vneg.f32	s14, s15
 8004308:	edd7 7a03 	vldr	s15, [r7, #12]
 800430c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004310:	4b88      	ldr	r3, [pc, #544]	; (8004534 <updateQuaternion+0x24c>)
 8004312:	edd3 6a02 	vldr	s13, [r3, #8]
 8004316:	edd7 7a02 	vldr	s15, [r7, #8]
 800431a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800431e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004322:	4b84      	ldr	r3, [pc, #528]	; (8004534 <updateQuaternion+0x24c>)
 8004324:	edd3 6a03 	vldr	s13, [r3, #12]
 8004328:	edd7 7a01 	vldr	s15, [r7, #4]
 800432c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004330:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004334:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004338:	ee67 7a87 	vmul.f32	s15, s15, s14
 800433c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  float qDot2 = 0.5f * (q[0] * gx + q[2] * gz - q[3] * gy);
 8004340:	4b7c      	ldr	r3, [pc, #496]	; (8004534 <updateQuaternion+0x24c>)
 8004342:	ed93 7a00 	vldr	s14, [r3]
 8004346:	edd7 7a03 	vldr	s15, [r7, #12]
 800434a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800434e:	4b79      	ldr	r3, [pc, #484]	; (8004534 <updateQuaternion+0x24c>)
 8004350:	edd3 6a02 	vldr	s13, [r3, #8]
 8004354:	edd7 7a01 	vldr	s15, [r7, #4]
 8004358:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800435c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004360:	4b74      	ldr	r3, [pc, #464]	; (8004534 <updateQuaternion+0x24c>)
 8004362:	edd3 6a03 	vldr	s13, [r3, #12]
 8004366:	edd7 7a02 	vldr	s15, [r7, #8]
 800436a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800436e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004372:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004376:	ee67 7a87 	vmul.f32	s15, s15, s14
 800437a:	edc7 7a08 	vstr	s15, [r7, #32]
  float qDot3 = 0.5f * (q[0] * gy - q[1] * gz + q[3] * gx);
 800437e:	4b6d      	ldr	r3, [pc, #436]	; (8004534 <updateQuaternion+0x24c>)
 8004380:	ed93 7a00 	vldr	s14, [r3]
 8004384:	edd7 7a02 	vldr	s15, [r7, #8]
 8004388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800438c:	4b69      	ldr	r3, [pc, #420]	; (8004534 <updateQuaternion+0x24c>)
 800438e:	edd3 6a01 	vldr	s13, [r3, #4]
 8004392:	edd7 7a01 	vldr	s15, [r7, #4]
 8004396:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800439a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800439e:	4b65      	ldr	r3, [pc, #404]	; (8004534 <updateQuaternion+0x24c>)
 80043a0:	edd3 6a03 	vldr	s13, [r3, #12]
 80043a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80043a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043b0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80043b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043b8:	edc7 7a07 	vstr	s15, [r7, #28]
  float qDot4 = 0.5f * (q[0] * gz + q[1] * gy - q[2] * gx);
 80043bc:	4b5d      	ldr	r3, [pc, #372]	; (8004534 <updateQuaternion+0x24c>)
 80043be:	ed93 7a00 	vldr	s14, [r3]
 80043c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80043c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043ca:	4b5a      	ldr	r3, [pc, #360]	; (8004534 <updateQuaternion+0x24c>)
 80043cc:	edd3 6a01 	vldr	s13, [r3, #4]
 80043d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80043d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043dc:	4b55      	ldr	r3, [pc, #340]	; (8004534 <updateQuaternion+0x24c>)
 80043de:	edd3 6a02 	vldr	s13, [r3, #8]
 80043e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80043e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80043f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043f6:	edc7 7a06 	vstr	s15, [r7, #24]

  // Integrate to get new quaternion values
  q[0] += qDot1 * dt;
 80043fa:	4b4e      	ldr	r3, [pc, #312]	; (8004534 <updateQuaternion+0x24c>)
 80043fc:	ed93 7a00 	vldr	s14, [r3]
 8004400:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8004404:	edd7 7a00 	vldr	s15, [r7]
 8004408:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800440c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004410:	4b48      	ldr	r3, [pc, #288]	; (8004534 <updateQuaternion+0x24c>)
 8004412:	edc3 7a00 	vstr	s15, [r3]
  q[1] += qDot2 * dt;
 8004416:	4b47      	ldr	r3, [pc, #284]	; (8004534 <updateQuaternion+0x24c>)
 8004418:	ed93 7a01 	vldr	s14, [r3, #4]
 800441c:	edd7 6a08 	vldr	s13, [r7, #32]
 8004420:	edd7 7a00 	vldr	s15, [r7]
 8004424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004428:	ee77 7a27 	vadd.f32	s15, s14, s15
 800442c:	4b41      	ldr	r3, [pc, #260]	; (8004534 <updateQuaternion+0x24c>)
 800442e:	edc3 7a01 	vstr	s15, [r3, #4]
  q[2] += qDot3 * dt;
 8004432:	4b40      	ldr	r3, [pc, #256]	; (8004534 <updateQuaternion+0x24c>)
 8004434:	ed93 7a02 	vldr	s14, [r3, #8]
 8004438:	edd7 6a07 	vldr	s13, [r7, #28]
 800443c:	edd7 7a00 	vldr	s15, [r7]
 8004440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004448:	4b3a      	ldr	r3, [pc, #232]	; (8004534 <updateQuaternion+0x24c>)
 800444a:	edc3 7a02 	vstr	s15, [r3, #8]
  q[3] += qDot4 * dt;
 800444e:	4b39      	ldr	r3, [pc, #228]	; (8004534 <updateQuaternion+0x24c>)
 8004450:	ed93 7a03 	vldr	s14, [r3, #12]
 8004454:	edd7 6a06 	vldr	s13, [r7, #24]
 8004458:	edd7 7a00 	vldr	s15, [r7]
 800445c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004460:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004464:	4b33      	ldr	r3, [pc, #204]	; (8004534 <updateQuaternion+0x24c>)
 8004466:	edc3 7a03 	vstr	s15, [r3, #12]

  // Normalize quaternion to prevent drift
  float norm = sqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800446a:	4b32      	ldr	r3, [pc, #200]	; (8004534 <updateQuaternion+0x24c>)
 800446c:	ed93 7a00 	vldr	s14, [r3]
 8004470:	4b30      	ldr	r3, [pc, #192]	; (8004534 <updateQuaternion+0x24c>)
 8004472:	edd3 7a00 	vldr	s15, [r3]
 8004476:	ee27 7a27 	vmul.f32	s14, s14, s15
 800447a:	4b2e      	ldr	r3, [pc, #184]	; (8004534 <updateQuaternion+0x24c>)
 800447c:	edd3 6a01 	vldr	s13, [r3, #4]
 8004480:	4b2c      	ldr	r3, [pc, #176]	; (8004534 <updateQuaternion+0x24c>)
 8004482:	edd3 7a01 	vldr	s15, [r3, #4]
 8004486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800448a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800448e:	4b29      	ldr	r3, [pc, #164]	; (8004534 <updateQuaternion+0x24c>)
 8004490:	edd3 6a02 	vldr	s13, [r3, #8]
 8004494:	4b27      	ldr	r3, [pc, #156]	; (8004534 <updateQuaternion+0x24c>)
 8004496:	edd3 7a02 	vldr	s15, [r3, #8]
 800449a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800449e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80044a2:	4b24      	ldr	r3, [pc, #144]	; (8004534 <updateQuaternion+0x24c>)
 80044a4:	edd3 6a03 	vldr	s13, [r3, #12]
 80044a8:	4b22      	ldr	r3, [pc, #136]	; (8004534 <updateQuaternion+0x24c>)
 80044aa:	edd3 7a03 	vldr	s15, [r3, #12]
 80044ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80044b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044b6:	ee17 0a90 	vmov	r0, s15
 80044ba:	f7fc f865 	bl	8000588 <__aeabi_f2d>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	ec43 2b10 	vmov	d0, r2, r3
 80044c6:	f00b f9cb 	bl	800f860 <sqrt>
 80044ca:	ec53 2b10 	vmov	r2, r3, d0
 80044ce:	4610      	mov	r0, r2
 80044d0:	4619      	mov	r1, r3
 80044d2:	f7fc fba9 	bl	8000c28 <__aeabi_d2f>
 80044d6:	4603      	mov	r3, r0
 80044d8:	617b      	str	r3, [r7, #20]
  q[0] /= norm;
 80044da:	4b16      	ldr	r3, [pc, #88]	; (8004534 <updateQuaternion+0x24c>)
 80044dc:	edd3 6a00 	vldr	s13, [r3]
 80044e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80044e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044e8:	4b12      	ldr	r3, [pc, #72]	; (8004534 <updateQuaternion+0x24c>)
 80044ea:	edc3 7a00 	vstr	s15, [r3]
  q[1] /= norm;
 80044ee:	4b11      	ldr	r3, [pc, #68]	; (8004534 <updateQuaternion+0x24c>)
 80044f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80044f4:	ed97 7a05 	vldr	s14, [r7, #20]
 80044f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044fc:	4b0d      	ldr	r3, [pc, #52]	; (8004534 <updateQuaternion+0x24c>)
 80044fe:	edc3 7a01 	vstr	s15, [r3, #4]
  q[2] /= norm;
 8004502:	4b0c      	ldr	r3, [pc, #48]	; (8004534 <updateQuaternion+0x24c>)
 8004504:	edd3 6a02 	vldr	s13, [r3, #8]
 8004508:	ed97 7a05 	vldr	s14, [r7, #20]
 800450c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004510:	4b08      	ldr	r3, [pc, #32]	; (8004534 <updateQuaternion+0x24c>)
 8004512:	edc3 7a02 	vstr	s15, [r3, #8]
  q[3] /= norm;
 8004516:	4b07      	ldr	r3, [pc, #28]	; (8004534 <updateQuaternion+0x24c>)
 8004518:	edd3 6a03 	vldr	s13, [r3, #12]
 800451c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004520:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004524:	4b03      	ldr	r3, [pc, #12]	; (8004534 <updateQuaternion+0x24c>)
 8004526:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800452a:	bf00      	nop
 800452c:	3728      	adds	r7, #40	; 0x28
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	20000858 	.word	0x20000858

08004538 <quaternionToEuler>:

void quaternionToEuler(void) {
 8004538:	b5b0      	push	{r4, r5, r7, lr}
 800453a:	af00      	add	r7, sp, #0
  euler[1] = atan2(2.0f * (q[0] * q[1] + q[2] * q[3]), 1.0f - 2.0f * (q[1] * q[1] + q[2] * q[2])) * (180.0 / M_PI);
 800453c:	4b68      	ldr	r3, [pc, #416]	; (80046e0 <quaternionToEuler+0x1a8>)
 800453e:	ed93 7a00 	vldr	s14, [r3]
 8004542:	4b67      	ldr	r3, [pc, #412]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004544:	edd3 7a01 	vldr	s15, [r3, #4]
 8004548:	ee27 7a27 	vmul.f32	s14, s14, s15
 800454c:	4b64      	ldr	r3, [pc, #400]	; (80046e0 <quaternionToEuler+0x1a8>)
 800454e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004552:	4b63      	ldr	r3, [pc, #396]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004554:	edd3 7a03 	vldr	s15, [r3, #12]
 8004558:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800455c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004560:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004564:	ee17 0a90 	vmov	r0, s15
 8004568:	f7fc f80e 	bl	8000588 <__aeabi_f2d>
 800456c:	4604      	mov	r4, r0
 800456e:	460d      	mov	r5, r1
 8004570:	4b5b      	ldr	r3, [pc, #364]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004572:	ed93 7a01 	vldr	s14, [r3, #4]
 8004576:	4b5a      	ldr	r3, [pc, #360]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004578:	edd3 7a01 	vldr	s15, [r3, #4]
 800457c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004580:	4b57      	ldr	r3, [pc, #348]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004582:	edd3 6a02 	vldr	s13, [r3, #8]
 8004586:	4b56      	ldr	r3, [pc, #344]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004588:	edd3 7a02 	vldr	s15, [r3, #8]
 800458c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004590:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004594:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004598:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800459c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045a0:	ee17 0a90 	vmov	r0, s15
 80045a4:	f7fb fff0 	bl	8000588 <__aeabi_f2d>
 80045a8:	4602      	mov	r2, r0
 80045aa:	460b      	mov	r3, r1
 80045ac:	ec43 2b11 	vmov	d1, r2, r3
 80045b0:	ec45 4b10 	vmov	d0, r4, r5
 80045b4:	f00b f8e2 	bl	800f77c <atan2>
 80045b8:	ec51 0b10 	vmov	r0, r1, d0
 80045bc:	a346      	add	r3, pc, #280	; (adr r3, 80046d8 <quaternionToEuler+0x1a0>)
 80045be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c2:	f7fc f839 	bl	8000638 <__aeabi_dmul>
 80045c6:	4602      	mov	r2, r0
 80045c8:	460b      	mov	r3, r1
 80045ca:	4610      	mov	r0, r2
 80045cc:	4619      	mov	r1, r3
 80045ce:	f7fc fb2b 	bl	8000c28 <__aeabi_d2f>
 80045d2:	4603      	mov	r3, r0
 80045d4:	4a43      	ldr	r2, [pc, #268]	; (80046e4 <quaternionToEuler+0x1ac>)
 80045d6:	6053      	str	r3, [r2, #4]
  euler[0] = asin(2.0f * (q[0] * q[2] - q[3] * q[1])) * (180.0 / M_PI);
 80045d8:	4b41      	ldr	r3, [pc, #260]	; (80046e0 <quaternionToEuler+0x1a8>)
 80045da:	ed93 7a00 	vldr	s14, [r3]
 80045de:	4b40      	ldr	r3, [pc, #256]	; (80046e0 <quaternionToEuler+0x1a8>)
 80045e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80045e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80045e8:	4b3d      	ldr	r3, [pc, #244]	; (80046e0 <quaternionToEuler+0x1a8>)
 80045ea:	edd3 6a03 	vldr	s13, [r3, #12]
 80045ee:	4b3c      	ldr	r3, [pc, #240]	; (80046e0 <quaternionToEuler+0x1a8>)
 80045f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80045f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80045f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004600:	ee17 0a90 	vmov	r0, s15
 8004604:	f7fb ffc0 	bl	8000588 <__aeabi_f2d>
 8004608:	4602      	mov	r2, r0
 800460a:	460b      	mov	r3, r1
 800460c:	ec43 2b10 	vmov	d0, r2, r3
 8004610:	f00b f880 	bl	800f714 <asin>
 8004614:	ec51 0b10 	vmov	r0, r1, d0
 8004618:	a32f      	add	r3, pc, #188	; (adr r3, 80046d8 <quaternionToEuler+0x1a0>)
 800461a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800461e:	f7fc f80b 	bl	8000638 <__aeabi_dmul>
 8004622:	4602      	mov	r2, r0
 8004624:	460b      	mov	r3, r1
 8004626:	4610      	mov	r0, r2
 8004628:	4619      	mov	r1, r3
 800462a:	f7fc fafd 	bl	8000c28 <__aeabi_d2f>
 800462e:	4603      	mov	r3, r0
 8004630:	4a2c      	ldr	r2, [pc, #176]	; (80046e4 <quaternionToEuler+0x1ac>)
 8004632:	6013      	str	r3, [r2, #0]
  euler[2] = atan2(2.0f * (q[0] * q[3] + q[1] * q[2]), 1.0f - 2.0f * (q[2] * q[2] + q[3] * q[3])) * (180.0 / M_PI);
 8004634:	4b2a      	ldr	r3, [pc, #168]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004636:	ed93 7a00 	vldr	s14, [r3]
 800463a:	4b29      	ldr	r3, [pc, #164]	; (80046e0 <quaternionToEuler+0x1a8>)
 800463c:	edd3 7a03 	vldr	s15, [r3, #12]
 8004640:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004644:	4b26      	ldr	r3, [pc, #152]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004646:	edd3 6a01 	vldr	s13, [r3, #4]
 800464a:	4b25      	ldr	r3, [pc, #148]	; (80046e0 <quaternionToEuler+0x1a8>)
 800464c:	edd3 7a02 	vldr	s15, [r3, #8]
 8004650:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004654:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004658:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800465c:	ee17 0a90 	vmov	r0, s15
 8004660:	f7fb ff92 	bl	8000588 <__aeabi_f2d>
 8004664:	4604      	mov	r4, r0
 8004666:	460d      	mov	r5, r1
 8004668:	4b1d      	ldr	r3, [pc, #116]	; (80046e0 <quaternionToEuler+0x1a8>)
 800466a:	ed93 7a02 	vldr	s14, [r3, #8]
 800466e:	4b1c      	ldr	r3, [pc, #112]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004670:	edd3 7a02 	vldr	s15, [r3, #8]
 8004674:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004678:	4b19      	ldr	r3, [pc, #100]	; (80046e0 <quaternionToEuler+0x1a8>)
 800467a:	edd3 6a03 	vldr	s13, [r3, #12]
 800467e:	4b18      	ldr	r3, [pc, #96]	; (80046e0 <quaternionToEuler+0x1a8>)
 8004680:	edd3 7a03 	vldr	s15, [r3, #12]
 8004684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004688:	ee77 7a27 	vadd.f32	s15, s14, s15
 800468c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004690:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004698:	ee17 0a90 	vmov	r0, s15
 800469c:	f7fb ff74 	bl	8000588 <__aeabi_f2d>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	ec43 2b11 	vmov	d1, r2, r3
 80046a8:	ec45 4b10 	vmov	d0, r4, r5
 80046ac:	f00b f866 	bl	800f77c <atan2>
 80046b0:	ec51 0b10 	vmov	r0, r1, d0
 80046b4:	a308      	add	r3, pc, #32	; (adr r3, 80046d8 <quaternionToEuler+0x1a0>)
 80046b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ba:	f7fb ffbd 	bl	8000638 <__aeabi_dmul>
 80046be:	4602      	mov	r2, r0
 80046c0:	460b      	mov	r3, r1
 80046c2:	4610      	mov	r0, r2
 80046c4:	4619      	mov	r1, r3
 80046c6:	f7fc faaf 	bl	8000c28 <__aeabi_d2f>
 80046ca:	4603      	mov	r3, r0
 80046cc:	4a05      	ldr	r2, [pc, #20]	; (80046e4 <quaternionToEuler+0x1ac>)
 80046ce:	6093      	str	r3, [r2, #8]
}
 80046d0:	bf00      	nop
 80046d2:	bdb0      	pop	{r4, r5, r7, pc}
 80046d4:	f3af 8000 	nop.w
 80046d8:	1a63c1f8 	.word	0x1a63c1f8
 80046dc:	404ca5dc 	.word	0x404ca5dc
 80046e0:	20000858 	.word	0x20000858
 80046e4:	20000868 	.word	0x20000868

080046e8 <quaternionToTheta>:


float quaternionToTheta(){
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08a      	sub	sp, #40	; 0x28
 80046ec:	af00      	add	r7, sp, #0

	float theta = 0.0;
 80046ee:	f04f 0300 	mov.w	r3, #0
 80046f2:	627b      	str	r3, [r7, #36]	; 0x24

	float r13 = 2 * q[1] * q[3] + 2 * q[2] * q[0];
 80046f4:	4b54      	ldr	r3, [pc, #336]	; (8004848 <quaternionToTheta+0x160>)
 80046f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80046fa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80046fe:	4b52      	ldr	r3, [pc, #328]	; (8004848 <quaternionToTheta+0x160>)
 8004700:	edd3 7a03 	vldr	s15, [r3, #12]
 8004704:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004708:	4b4f      	ldr	r3, [pc, #316]	; (8004848 <quaternionToTheta+0x160>)
 800470a:	edd3 7a02 	vldr	s15, [r3, #8]
 800470e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004712:	4b4d      	ldr	r3, [pc, #308]	; (8004848 <quaternionToTheta+0x160>)
 8004714:	edd3 7a00 	vldr	s15, [r3]
 8004718:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800471c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004720:	edc7 7a08 	vstr	s15, [r7, #32]
	float r23 = 2 * q[2] * q[3] - 2 * q[1] * q[0];
 8004724:	4b48      	ldr	r3, [pc, #288]	; (8004848 <quaternionToTheta+0x160>)
 8004726:	edd3 7a02 	vldr	s15, [r3, #8]
 800472a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800472e:	4b46      	ldr	r3, [pc, #280]	; (8004848 <quaternionToTheta+0x160>)
 8004730:	edd3 7a03 	vldr	s15, [r3, #12]
 8004734:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004738:	4b43      	ldr	r3, [pc, #268]	; (8004848 <quaternionToTheta+0x160>)
 800473a:	edd3 7a01 	vldr	s15, [r3, #4]
 800473e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8004742:	4b41      	ldr	r3, [pc, #260]	; (8004848 <quaternionToTheta+0x160>)
 8004744:	edd3 7a00 	vldr	s15, [r3]
 8004748:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800474c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004750:	edc7 7a07 	vstr	s15, [r7, #28]
	float r33 = 1 - 2 * q[1] * q[1] - 2 * q[2] * q[2];
 8004754:	4b3c      	ldr	r3, [pc, #240]	; (8004848 <quaternionToTheta+0x160>)
 8004756:	edd3 7a01 	vldr	s15, [r3, #4]
 800475a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800475e:	4b3a      	ldr	r3, [pc, #232]	; (8004848 <quaternionToTheta+0x160>)
 8004760:	edd3 7a01 	vldr	s15, [r3, #4]
 8004764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004768:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800476c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004770:	4b35      	ldr	r3, [pc, #212]	; (8004848 <quaternionToTheta+0x160>)
 8004772:	edd3 7a02 	vldr	s15, [r3, #8]
 8004776:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800477a:	4b33      	ldr	r3, [pc, #204]	; (8004848 <quaternionToTheta+0x160>)
 800477c:	edd3 7a02 	vldr	s15, [r3, #8]
 8004780:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004788:	edc7 7a06 	vstr	s15, [r7, #24]

	float z_x = r13;
 800478c:	6a3b      	ldr	r3, [r7, #32]
 800478e:	617b      	str	r3, [r7, #20]
	float z_y = r23;
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	613b      	str	r3, [r7, #16]
	float z_z = r33;
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	60fb      	str	r3, [r7, #12]

	float dotProduct = z_z;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	60bb      	str	r3, [r7, #8]
	float magnitude = sqrt(z_x * z_x + z_y * z_y + z_z * z_z);
 800479c:	edd7 7a05 	vldr	s15, [r7, #20]
 80047a0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80047a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80047a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80047ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80047b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80047b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80047b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047bc:	ee17 0a90 	vmov	r0, s15
 80047c0:	f7fb fee2 	bl	8000588 <__aeabi_f2d>
 80047c4:	4602      	mov	r2, r0
 80047c6:	460b      	mov	r3, r1
 80047c8:	ec43 2b10 	vmov	d0, r2, r3
 80047cc:	f00b f848 	bl	800f860 <sqrt>
 80047d0:	ec53 2b10 	vmov	r2, r3, d0
 80047d4:	4610      	mov	r0, r2
 80047d6:	4619      	mov	r1, r3
 80047d8:	f7fc fa26 	bl	8000c28 <__aeabi_d2f>
 80047dc:	4603      	mov	r3, r0
 80047de:	607b      	str	r3, [r7, #4]

	theta = acos(dotProduct / magnitude) * 180.0 / 3.14;
 80047e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80047e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80047e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80047ec:	ee16 0a90 	vmov	r0, s13
 80047f0:	f7fb feca 	bl	8000588 <__aeabi_f2d>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	ec43 2b10 	vmov	d0, r2, r3
 80047fc:	f00a ff56 	bl	800f6ac <acos>
 8004800:	ec51 0b10 	vmov	r0, r1, d0
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	4b10      	ldr	r3, [pc, #64]	; (800484c <quaternionToTheta+0x164>)
 800480a:	f7fb ff15 	bl	8000638 <__aeabi_dmul>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4610      	mov	r0, r2
 8004814:	4619      	mov	r1, r3
 8004816:	a30a      	add	r3, pc, #40	; (adr r3, 8004840 <quaternionToTheta+0x158>)
 8004818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481c:	f7fc f836 	bl	800088c <__aeabi_ddiv>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4610      	mov	r0, r2
 8004826:	4619      	mov	r1, r3
 8004828:	f7fc f9fe 	bl	8000c28 <__aeabi_d2f>
 800482c:	4603      	mov	r3, r0
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
	return theta;
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	ee07 3a90 	vmov	s15, r3
}
 8004836:	eeb0 0a67 	vmov.f32	s0, s15
 800483a:	3728      	adds	r7, #40	; 0x28
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	51eb851f 	.word	0x51eb851f
 8004844:	40091eb8 	.word	0x40091eb8
 8004848:	20000858 	.word	0x20000858
 800484c:	40668000 	.word	0x40668000

08004850 <getInitialQuaternion>:



// vmelerden balang quaternioni hesaplama
static void getInitialQuaternion() {
 8004850:	b5b0      	push	{r4, r5, r7, lr}
 8004852:	b092      	sub	sp, #72	; 0x48
 8004854:	af00      	add	r7, sp, #0

    double norm = sqrt(BMI_sensor.acc_z * BMI_sensor.acc_z + BMI_sensor.acc_x * BMI_sensor.acc_x + BMI_sensor.acc_y * BMI_sensor.acc_y);
 8004856:	4b97      	ldr	r3, [pc, #604]	; (8004ab4 <getInitialQuaternion+0x264>)
 8004858:	ed93 7a2e 	vldr	s14, [r3, #184]	; 0xb8
 800485c:	4b95      	ldr	r3, [pc, #596]	; (8004ab4 <getInitialQuaternion+0x264>)
 800485e:	edd3 7a2e 	vldr	s15, [r3, #184]	; 0xb8
 8004862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004866:	4b93      	ldr	r3, [pc, #588]	; (8004ab4 <getInitialQuaternion+0x264>)
 8004868:	edd3 6a2c 	vldr	s13, [r3, #176]	; 0xb0
 800486c:	4b91      	ldr	r3, [pc, #580]	; (8004ab4 <getInitialQuaternion+0x264>)
 800486e:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8004872:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004876:	ee37 7a27 	vadd.f32	s14, s14, s15
 800487a:	4b8e      	ldr	r3, [pc, #568]	; (8004ab4 <getInitialQuaternion+0x264>)
 800487c:	edd3 6a2d 	vldr	s13, [r3, #180]	; 0xb4
 8004880:	4b8c      	ldr	r3, [pc, #560]	; (8004ab4 <getInitialQuaternion+0x264>)
 8004882:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8004886:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800488a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800488e:	ee17 0a90 	vmov	r0, s15
 8004892:	f7fb fe79 	bl	8000588 <__aeabi_f2d>
 8004896:	4602      	mov	r2, r0
 8004898:	460b      	mov	r3, r1
 800489a:	ec43 2b10 	vmov	d0, r2, r3
 800489e:	f00a ffdf 	bl	800f860 <sqrt>
 80048a2:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
    double accel_temp[3];

    accel_temp[0] = (double)BMI_sensor.acc_x;
 80048a6:	4b83      	ldr	r3, [pc, #524]	; (8004ab4 <getInitialQuaternion+0x264>)
 80048a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7fb fe6b 	bl	8000588 <__aeabi_f2d>
 80048b2:	4602      	mov	r2, r0
 80048b4:	460b      	mov	r3, r1
 80048b6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    accel_temp[1] = (double)BMI_sensor.acc_y;
 80048ba:	4b7e      	ldr	r3, [pc, #504]	; (8004ab4 <getInitialQuaternion+0x264>)
 80048bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7fb fe61 	bl	8000588 <__aeabi_f2d>
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    accel_temp[2] = (double)BMI_sensor.acc_z;
 80048ce:	4b79      	ldr	r3, [pc, #484]	; (8004ab4 <getInitialQuaternion+0x264>)
 80048d0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7fb fe57 	bl	8000588 <__aeabi_f2d>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    accel_temp[0] /= norm;
 80048e2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80048e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80048ea:	f7fb ffcf 	bl	800088c <__aeabi_ddiv>
 80048ee:	4602      	mov	r2, r0
 80048f0:	460b      	mov	r3, r1
 80048f2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    accel_temp[1] /= norm;
 80048f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80048fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80048fe:	f7fb ffc5 	bl	800088c <__aeabi_ddiv>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    accel_temp[2] /= norm;
 800490a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800490e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004912:	f7fb ffbb 	bl	800088c <__aeabi_ddiv>
 8004916:	4602      	mov	r2, r0
 8004918:	460b      	mov	r3, r1
 800491a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    double q_temp[4];

    q_temp[0] = sqrt(1.0 -accel_temp[1]) * 0.5;
 800491e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004922:	f04f 0000 	mov.w	r0, #0
 8004926:	4964      	ldr	r1, [pc, #400]	; (8004ab8 <getInitialQuaternion+0x268>)
 8004928:	f7fb fcce 	bl	80002c8 <__aeabi_dsub>
 800492c:	4602      	mov	r2, r0
 800492e:	460b      	mov	r3, r1
 8004930:	ec43 2b17 	vmov	d7, r2, r3
 8004934:	eeb0 0a47 	vmov.f32	s0, s14
 8004938:	eef0 0a67 	vmov.f32	s1, s15
 800493c:	f00a ff90 	bl	800f860 <sqrt>
 8004940:	ec51 0b10 	vmov	r0, r1, d0
 8004944:	f04f 0200 	mov.w	r2, #0
 8004948:	4b5c      	ldr	r3, [pc, #368]	; (8004abc <getInitialQuaternion+0x26c>)
 800494a:	f7fb fe75 	bl	8000638 <__aeabi_dmul>
 800494e:	4602      	mov	r2, r0
 8004950:	460b      	mov	r3, r1
 8004952:	e9c7 2300 	strd	r2, r3, [r7]
    double k = 0.5 / q_temp[0];
 8004956:	e9d7 2300 	ldrd	r2, r3, [r7]
 800495a:	f04f 0000 	mov.w	r0, #0
 800495e:	4957      	ldr	r1, [pc, #348]	; (8004abc <getInitialQuaternion+0x26c>)
 8004960:	f7fb ff94 	bl	800088c <__aeabi_ddiv>
 8004964:	4602      	mov	r2, r0
 8004966:	460b      	mov	r3, r1
 8004968:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    q_temp[1] = accel_temp[0] * k * 0.5;
 800496c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004970:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004974:	f7fb fe60 	bl	8000638 <__aeabi_dmul>
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	4610      	mov	r0, r2
 800497e:	4619      	mov	r1, r3
 8004980:	f04f 0200 	mov.w	r2, #0
 8004984:	4b4d      	ldr	r3, [pc, #308]	; (8004abc <getInitialQuaternion+0x26c>)
 8004986:	f7fb fe57 	bl	8000638 <__aeabi_dmul>
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    q_temp[2] = accel_temp[2] * k * 0.5;
 8004992:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004996:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800499a:	f7fb fe4d 	bl	8000638 <__aeabi_dmul>
 800499e:	4602      	mov	r2, r0
 80049a0:	460b      	mov	r3, r1
 80049a2:	4610      	mov	r0, r2
 80049a4:	4619      	mov	r1, r3
 80049a6:	f04f 0200 	mov.w	r2, #0
 80049aa:	4b44      	ldr	r3, [pc, #272]	; (8004abc <getInitialQuaternion+0x26c>)
 80049ac:	f7fb fe44 	bl	8000638 <__aeabi_dmul>
 80049b0:	4602      	mov	r2, r0
 80049b2:	460b      	mov	r3, r1
 80049b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    q_temp[3] = 0.0;
 80049b8:	f04f 0200 	mov.w	r2, #0
 80049bc:	f04f 0300 	mov.w	r3, #0
 80049c0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    norm = sqrt(q_temp[0] * q_temp[0] + q_temp[1] * q_temp[1] + q_temp[2] * q_temp[2] + q_temp[3] * q_temp[3]);
 80049c4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80049c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049cc:	f7fb fe34 	bl	8000638 <__aeabi_dmul>
 80049d0:	4602      	mov	r2, r0
 80049d2:	460b      	mov	r3, r1
 80049d4:	4614      	mov	r4, r2
 80049d6:	461d      	mov	r5, r3
 80049d8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80049dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049e0:	f7fb fe2a 	bl	8000638 <__aeabi_dmul>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	4620      	mov	r0, r4
 80049ea:	4629      	mov	r1, r5
 80049ec:	f7fb fc6e 	bl	80002cc <__adddf3>
 80049f0:	4602      	mov	r2, r0
 80049f2:	460b      	mov	r3, r1
 80049f4:	4614      	mov	r4, r2
 80049f6:	461d      	mov	r5, r3
 80049f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049fc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a00:	f7fb fe1a 	bl	8000638 <__aeabi_dmul>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	4620      	mov	r0, r4
 8004a0a:	4629      	mov	r1, r5
 8004a0c:	f7fb fc5e 	bl	80002cc <__adddf3>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4614      	mov	r4, r2
 8004a16:	461d      	mov	r5, r3
 8004a18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a20:	f7fb fe0a 	bl	8000638 <__aeabi_dmul>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	4620      	mov	r0, r4
 8004a2a:	4629      	mov	r1, r5
 8004a2c:	f7fb fc4e 	bl	80002cc <__adddf3>
 8004a30:	4602      	mov	r2, r0
 8004a32:	460b      	mov	r3, r1
 8004a34:	ec43 2b17 	vmov	d7, r2, r3
 8004a38:	eeb0 0a47 	vmov.f32	s0, s14
 8004a3c:	eef0 0a67 	vmov.f32	s1, s15
 8004a40:	f00a ff0e 	bl	800f860 <sqrt>
 8004a44:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40

    q[0] = q_temp[0] / norm;
 8004a48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004a4c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a50:	f7fb ff1c 	bl	800088c <__aeabi_ddiv>
 8004a54:	4602      	mov	r2, r0
 8004a56:	460b      	mov	r3, r1
 8004a58:	4610      	mov	r0, r2
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	f7fc f8e4 	bl	8000c28 <__aeabi_d2f>
 8004a60:	4603      	mov	r3, r0
 8004a62:	4a17      	ldr	r2, [pc, #92]	; (8004ac0 <getInitialQuaternion+0x270>)
 8004a64:	6013      	str	r3, [r2, #0]
    q[1] = q_temp[1] / norm;
 8004a66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a6e:	f7fb ff0d 	bl	800088c <__aeabi_ddiv>
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4610      	mov	r0, r2
 8004a78:	4619      	mov	r1, r3
 8004a7a:	f7fc f8d5 	bl	8000c28 <__aeabi_d2f>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	4a0f      	ldr	r2, [pc, #60]	; (8004ac0 <getInitialQuaternion+0x270>)
 8004a82:	6053      	str	r3, [r2, #4]
    q[2] = q_temp[2] / norm;
 8004a84:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004a88:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a8c:	f7fb fefe 	bl	800088c <__aeabi_ddiv>
 8004a90:	4602      	mov	r2, r0
 8004a92:	460b      	mov	r3, r1
 8004a94:	4610      	mov	r0, r2
 8004a96:	4619      	mov	r1, r3
 8004a98:	f7fc f8c6 	bl	8000c28 <__aeabi_d2f>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	4a08      	ldr	r2, [pc, #32]	; (8004ac0 <getInitialQuaternion+0x270>)
 8004aa0:	6093      	str	r3, [r2, #8]
    q[3] = 0.0f;
 8004aa2:	4b07      	ldr	r3, [pc, #28]	; (8004ac0 <getInitialQuaternion+0x270>)
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	60da      	str	r2, [r3, #12]
}
 8004aaa:	bf00      	nop
 8004aac:	3748      	adds	r7, #72	; 0x48
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	20000610 	.word	0x20000610
 8004ab8:	3ff00000 	.word	0x3ff00000
 8004abc:	3fe00000 	.word	0x3fe00000
 8004ac0:	20000858 	.word	0x20000858

08004ac4 <quaternionSet_zero>:



void quaternionSet_zero(void)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	af00      	add	r7, sp, #0
	getInitialQuaternion();
 8004ac8:	f7ff fec2 	bl	8004850 <getInitialQuaternion>
}
 8004acc:	bf00      	nop
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	607b      	str	r3, [r7, #4]
 8004ada:	4b10      	ldr	r3, [pc, #64]	; (8004b1c <HAL_MspInit+0x4c>)
 8004adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ade:	4a0f      	ldr	r2, [pc, #60]	; (8004b1c <HAL_MspInit+0x4c>)
 8004ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8004ae6:	4b0d      	ldr	r3, [pc, #52]	; (8004b1c <HAL_MspInit+0x4c>)
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004aee:	607b      	str	r3, [r7, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004af2:	2300      	movs	r3, #0
 8004af4:	603b      	str	r3, [r7, #0]
 8004af6:	4b09      	ldr	r3, [pc, #36]	; (8004b1c <HAL_MspInit+0x4c>)
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	4a08      	ldr	r2, [pc, #32]	; (8004b1c <HAL_MspInit+0x4c>)
 8004afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b00:	6413      	str	r3, [r2, #64]	; 0x40
 8004b02:	4b06      	ldr	r3, [pc, #24]	; (8004b1c <HAL_MspInit+0x4c>)
 8004b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b0a:	603b      	str	r3, [r7, #0]
 8004b0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40023800 	.word	0x40023800

08004b20 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b08a      	sub	sp, #40	; 0x28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b28:	f107 0314 	add.w	r3, r7, #20
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]
 8004b30:	605a      	str	r2, [r3, #4]
 8004b32:	609a      	str	r2, [r3, #8]
 8004b34:	60da      	str	r2, [r3, #12]
 8004b36:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a17      	ldr	r2, [pc, #92]	; (8004b9c <HAL_ADC_MspInit+0x7c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d127      	bne.n	8004b92 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004b42:	2300      	movs	r3, #0
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	4b16      	ldr	r3, [pc, #88]	; (8004ba0 <HAL_ADC_MspInit+0x80>)
 8004b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4a:	4a15      	ldr	r2, [pc, #84]	; (8004ba0 <HAL_ADC_MspInit+0x80>)
 8004b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b50:	6453      	str	r3, [r2, #68]	; 0x44
 8004b52:	4b13      	ldr	r3, [pc, #76]	; (8004ba0 <HAL_ADC_MspInit+0x80>)
 8004b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	4b0f      	ldr	r3, [pc, #60]	; (8004ba0 <HAL_ADC_MspInit+0x80>)
 8004b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b66:	4a0e      	ldr	r2, [pc, #56]	; (8004ba0 <HAL_ADC_MspInit+0x80>)
 8004b68:	f043 0304 	orr.w	r3, r3, #4
 8004b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004b6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ba0 <HAL_ADC_MspInit+0x80>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	f003 0304 	and.w	r3, r3, #4
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = VOLTAGE_SENS_Pin|CURRENT_SENS_Pin;
 8004b7a:	2306      	movs	r3, #6
 8004b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b82:	2300      	movs	r3, #0
 8004b84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b86:	f107 0314 	add.w	r3, r7, #20
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	4805      	ldr	r0, [pc, #20]	; (8004ba4 <HAL_ADC_MspInit+0x84>)
 8004b8e:	f002 f885 	bl	8006c9c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004b92:	bf00      	nop
 8004b94:	3728      	adds	r7, #40	; 0x28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	40012000 	.word	0x40012000
 8004ba0:	40023800 	.word	0x40023800
 8004ba4:	40020800 	.word	0x40020800

08004ba8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b08c      	sub	sp, #48	; 0x30
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bb0:	f107 031c 	add.w	r3, r7, #28
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	605a      	str	r2, [r3, #4]
 8004bba:	609a      	str	r2, [r3, #8]
 8004bbc:	60da      	str	r2, [r3, #12]
 8004bbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a42      	ldr	r2, [pc, #264]	; (8004cd0 <HAL_I2C_MspInit+0x128>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d12c      	bne.n	8004c24 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61bb      	str	r3, [r7, #24]
 8004bce:	4b41      	ldr	r3, [pc, #260]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd2:	4a40      	ldr	r2, [pc, #256]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004bd4:	f043 0302 	orr.w	r3, r3, #2
 8004bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bda:	4b3e      	ldr	r3, [pc, #248]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	61bb      	str	r3, [r7, #24]
 8004be4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004be6:	23c0      	movs	r3, #192	; 0xc0
 8004be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004bea:	2312      	movs	r3, #18
 8004bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004bf6:	2304      	movs	r3, #4
 8004bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bfa:	f107 031c 	add.w	r3, r7, #28
 8004bfe:	4619      	mov	r1, r3
 8004c00:	4835      	ldr	r0, [pc, #212]	; (8004cd8 <HAL_I2C_MspInit+0x130>)
 8004c02:	f002 f84b 	bl	8006c9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c06:	2300      	movs	r3, #0
 8004c08:	617b      	str	r3, [r7, #20]
 8004c0a:	4b32      	ldr	r3, [pc, #200]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0e:	4a31      	ldr	r2, [pc, #196]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c14:	6413      	str	r3, [r2, #64]	; 0x40
 8004c16:	4b2f      	ldr	r3, [pc, #188]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c1e:	617b      	str	r3, [r7, #20]
 8004c20:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004c22:	e050      	b.n	8004cc6 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a2c      	ldr	r2, [pc, #176]	; (8004cdc <HAL_I2C_MspInit+0x134>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d14b      	bne.n	8004cc6 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c2e:	2300      	movs	r3, #0
 8004c30:	613b      	str	r3, [r7, #16]
 8004c32:	4b28      	ldr	r3, [pc, #160]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c36:	4a27      	ldr	r2, [pc, #156]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c38:	f043 0304 	orr.w	r3, r3, #4
 8004c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c3e:	4b25      	ldr	r3, [pc, #148]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c42:	f003 0304 	and.w	r3, r3, #4
 8004c46:	613b      	str	r3, [r7, #16]
 8004c48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	4b21      	ldr	r3, [pc, #132]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	4a20      	ldr	r2, [pc, #128]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	6313      	str	r3, [r2, #48]	; 0x30
 8004c5a:	4b1e      	ldr	r3, [pc, #120]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	60fb      	str	r3, [r7, #12]
 8004c64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c6c:	2312      	movs	r3, #18
 8004c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c70:	2300      	movs	r3, #0
 8004c72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c74:	2303      	movs	r3, #3
 8004c76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004c78:	2304      	movs	r3, #4
 8004c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c7c:	f107 031c 	add.w	r3, r7, #28
 8004c80:	4619      	mov	r1, r3
 8004c82:	4817      	ldr	r0, [pc, #92]	; (8004ce0 <HAL_I2C_MspInit+0x138>)
 8004c84:	f002 f80a 	bl	8006c9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004c88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c8e:	2312      	movs	r3, #18
 8004c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c92:	2300      	movs	r3, #0
 8004c94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c96:	2303      	movs	r3, #3
 8004c98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004c9a:	2304      	movs	r3, #4
 8004c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c9e:	f107 031c 	add.w	r3, r7, #28
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	480f      	ldr	r0, [pc, #60]	; (8004ce4 <HAL_I2C_MspInit+0x13c>)
 8004ca6:	f001 fff9 	bl	8006c9c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
 8004cae:	4b09      	ldr	r3, [pc, #36]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	4a08      	ldr	r2, [pc, #32]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004cb4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8004cba:	4b06      	ldr	r3, [pc, #24]	; (8004cd4 <HAL_I2C_MspInit+0x12c>)
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cc2:	60bb      	str	r3, [r7, #8]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
}
 8004cc6:	bf00      	nop
 8004cc8:	3730      	adds	r7, #48	; 0x30
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	40005400 	.word	0x40005400
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	40020400 	.word	0x40020400
 8004cdc:	40005c00 	.word	0x40005c00
 8004ce0:	40020800 	.word	0x40020800
 8004ce4:	40020000 	.word	0x40020000

08004ce8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a15      	ldr	r2, [pc, #84]	; (8004d4c <HAL_I2C_MspDeInit+0x64>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d10e      	bne.n	8004d18 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8004cfa:	4b15      	ldr	r3, [pc, #84]	; (8004d50 <HAL_I2C_MspDeInit+0x68>)
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	4a14      	ldr	r2, [pc, #80]	; (8004d50 <HAL_I2C_MspDeInit+0x68>)
 8004d00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d04:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8004d06:	2140      	movs	r1, #64	; 0x40
 8004d08:	4812      	ldr	r0, [pc, #72]	; (8004d54 <HAL_I2C_MspDeInit+0x6c>)
 8004d0a:	f002 f95b 	bl	8006fc4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8004d0e:	2180      	movs	r1, #128	; 0x80
 8004d10:	4810      	ldr	r0, [pc, #64]	; (8004d54 <HAL_I2C_MspDeInit+0x6c>)
 8004d12:	f002 f957 	bl	8006fc4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8004d16:	e014      	b.n	8004d42 <HAL_I2C_MspDeInit+0x5a>
  else if(hi2c->Instance==I2C3)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a0e      	ldr	r2, [pc, #56]	; (8004d58 <HAL_I2C_MspDeInit+0x70>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d10f      	bne.n	8004d42 <HAL_I2C_MspDeInit+0x5a>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8004d22:	4b0b      	ldr	r3, [pc, #44]	; (8004d50 <HAL_I2C_MspDeInit+0x68>)
 8004d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d26:	4a0a      	ldr	r2, [pc, #40]	; (8004d50 <HAL_I2C_MspDeInit+0x68>)
 8004d28:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d2c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8004d2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d32:	480a      	ldr	r0, [pc, #40]	; (8004d5c <HAL_I2C_MspDeInit+0x74>)
 8004d34:	f002 f946 	bl	8006fc4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8004d38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d3c:	4808      	ldr	r0, [pc, #32]	; (8004d60 <HAL_I2C_MspDeInit+0x78>)
 8004d3e:	f002 f941 	bl	8006fc4 <HAL_GPIO_DeInit>
}
 8004d42:	bf00      	nop
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40005400 	.word	0x40005400
 8004d50:	40023800 	.word	0x40023800
 8004d54:	40020400 	.word	0x40020400
 8004d58:	40005c00 	.word	0x40005c00
 8004d5c:	40020800 	.word	0x40020800
 8004d60:	40020000 	.word	0x40020000

08004d64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b08e      	sub	sp, #56	; 0x38
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d70:	2200      	movs	r2, #0
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	605a      	str	r2, [r3, #4]
 8004d76:	609a      	str	r2, [r3, #8]
 8004d78:	60da      	str	r2, [r3, #12]
 8004d7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a9c      	ldr	r2, [pc, #624]	; (8004ff4 <HAL_UART_MspInit+0x290>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d162      	bne.n	8004e4c <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004d86:	2300      	movs	r3, #0
 8004d88:	623b      	str	r3, [r7, #32]
 8004d8a:	4b9b      	ldr	r3, [pc, #620]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	4a9a      	ldr	r2, [pc, #616]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004d90:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d94:	6413      	str	r3, [r2, #64]	; 0x40
 8004d96:	4b98      	ldr	r3, [pc, #608]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d9e:	623b      	str	r3, [r7, #32]
 8004da0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004da2:	2300      	movs	r3, #0
 8004da4:	61fb      	str	r3, [r7, #28]
 8004da6:	4b94      	ldr	r3, [pc, #592]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	4a93      	ldr	r2, [pc, #588]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004dac:	f043 0301 	orr.w	r3, r3, #1
 8004db0:	6313      	str	r3, [r2, #48]	; 0x30
 8004db2:	4b91      	ldr	r3, [pc, #580]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	61fb      	str	r3, [r7, #28]
 8004dbc:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc2:	2302      	movs	r3, #2
 8004dc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004dce:	2308      	movs	r3, #8
 8004dd0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	4888      	ldr	r0, [pc, #544]	; (8004ffc <HAL_UART_MspInit+0x298>)
 8004dda:	f001 ff5f 	bl	8006c9c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8004dde:	4b88      	ldr	r3, [pc, #544]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004de0:	4a88      	ldr	r2, [pc, #544]	; (8005004 <HAL_UART_MspInit+0x2a0>)
 8004de2:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8004de4:	4b86      	ldr	r3, [pc, #536]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004de6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004dea:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004dec:	4b84      	ldr	r3, [pc, #528]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004dee:	2240      	movs	r2, #64	; 0x40
 8004df0:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004df2:	4b83      	ldr	r3, [pc, #524]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004df8:	4b81      	ldr	r3, [pc, #516]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004dfa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004dfe:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e00:	4b7f      	ldr	r3, [pc, #508]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e06:	4b7e      	ldr	r3, [pc, #504]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8004e0c:	4b7c      	ldr	r3, [pc, #496]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e12:	4b7b      	ldr	r3, [pc, #492]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e18:	4b79      	ldr	r3, [pc, #484]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8004e1e:	4878      	ldr	r0, [pc, #480]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e20:	f001 face 	bl	80063c0 <HAL_DMA_Init>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8004e2a:	f7ff fa2d 	bl	8004288 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a73      	ldr	r2, [pc, #460]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e32:	635a      	str	r2, [r3, #52]	; 0x34
 8004e34:	4a72      	ldr	r2, [pc, #456]	; (8005000 <HAL_UART_MspInit+0x29c>)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	2034      	movs	r0, #52	; 0x34
 8004e40:	f001 fa79 	bl	8006336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8004e44:	2034      	movs	r0, #52	; 0x34
 8004e46:	f001 fa92 	bl	800636e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004e4a:	e0cf      	b.n	8004fec <HAL_UART_MspInit+0x288>
  else if(huart->Instance==USART1)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a6d      	ldr	r2, [pc, #436]	; (8005008 <HAL_UART_MspInit+0x2a4>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d163      	bne.n	8004f1e <HAL_UART_MspInit+0x1ba>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004e56:	2300      	movs	r3, #0
 8004e58:	61bb      	str	r3, [r7, #24]
 8004e5a:	4b67      	ldr	r3, [pc, #412]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5e:	4a66      	ldr	r2, [pc, #408]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004e60:	f043 0310 	orr.w	r3, r3, #16
 8004e64:	6453      	str	r3, [r2, #68]	; 0x44
 8004e66:	4b64      	ldr	r3, [pc, #400]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e6a:	f003 0310 	and.w	r3, r3, #16
 8004e6e:	61bb      	str	r3, [r7, #24]
 8004e70:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e72:	2300      	movs	r3, #0
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	4b60      	ldr	r3, [pc, #384]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7a:	4a5f      	ldr	r2, [pc, #380]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004e7c:	f043 0301 	orr.w	r3, r3, #1
 8004e80:	6313      	str	r3, [r2, #48]	; 0x30
 8004e82:	4b5d      	ldr	r3, [pc, #372]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	617b      	str	r3, [r7, #20]
 8004e8c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004e8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004e92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e94:	2302      	movs	r3, #2
 8004e96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004ea0:	2307      	movs	r3, #7
 8004ea2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ea4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	4854      	ldr	r0, [pc, #336]	; (8004ffc <HAL_UART_MspInit+0x298>)
 8004eac:	f001 fef6 	bl	8006c9c <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004eb0:	4b56      	ldr	r3, [pc, #344]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004eb2:	4a57      	ldr	r2, [pc, #348]	; (8005010 <HAL_UART_MspInit+0x2ac>)
 8004eb4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004eb6:	4b55      	ldr	r3, [pc, #340]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004eb8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004ebc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ebe:	4b53      	ldr	r3, [pc, #332]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004ec0:	2240      	movs	r2, #64	; 0x40
 8004ec2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ec4:	4b51      	ldr	r3, [pc, #324]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004eca:	4b50      	ldr	r3, [pc, #320]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004ecc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ed0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ed2:	4b4e      	ldr	r3, [pc, #312]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ed8:	4b4c      	ldr	r3, [pc, #304]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004ede:	4b4b      	ldr	r3, [pc, #300]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004ee4:	4b49      	ldr	r3, [pc, #292]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004eea:	4b48      	ldr	r3, [pc, #288]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004ef0:	4846      	ldr	r0, [pc, #280]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004ef2:	f001 fa65 	bl	80063c0 <HAL_DMA_Init>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8004efc:	f7ff f9c4 	bl	8004288 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a42      	ldr	r2, [pc, #264]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004f04:	635a      	str	r2, [r3, #52]	; 0x34
 8004f06:	4a41      	ldr	r2, [pc, #260]	; (800500c <HAL_UART_MspInit+0x2a8>)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2100      	movs	r1, #0
 8004f10:	2025      	movs	r0, #37	; 0x25
 8004f12:	f001 fa10 	bl	8006336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004f16:	2025      	movs	r0, #37	; 0x25
 8004f18:	f001 fa29 	bl	800636e <HAL_NVIC_EnableIRQ>
}
 8004f1c:	e066      	b.n	8004fec <HAL_UART_MspInit+0x288>
  else if(huart->Instance==USART2)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a3c      	ldr	r2, [pc, #240]	; (8005014 <HAL_UART_MspInit+0x2b0>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d161      	bne.n	8004fec <HAL_UART_MspInit+0x288>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f28:	2300      	movs	r3, #0
 8004f2a:	613b      	str	r3, [r7, #16]
 8004f2c:	4b32      	ldr	r3, [pc, #200]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f30:	4a31      	ldr	r2, [pc, #196]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004f32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f36:	6413      	str	r3, [r2, #64]	; 0x40
 8004f38:	4b2f      	ldr	r3, [pc, #188]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f40:	613b      	str	r3, [r7, #16]
 8004f42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f44:	2300      	movs	r3, #0
 8004f46:	60fb      	str	r3, [r7, #12]
 8004f48:	4b2b      	ldr	r3, [pc, #172]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4c:	4a2a      	ldr	r2, [pc, #168]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004f4e:	f043 0301 	orr.w	r3, r3, #1
 8004f52:	6313      	str	r3, [r2, #48]	; 0x30
 8004f54:	4b28      	ldr	r3, [pc, #160]	; (8004ff8 <HAL_UART_MspInit+0x294>)
 8004f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	60fb      	str	r3, [r7, #12]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f60:	230c      	movs	r3, #12
 8004f62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f64:	2302      	movs	r3, #2
 8004f66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004f70:	2307      	movs	r3, #7
 8004f72:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f78:	4619      	mov	r1, r3
 8004f7a:	4820      	ldr	r0, [pc, #128]	; (8004ffc <HAL_UART_MspInit+0x298>)
 8004f7c:	f001 fe8e 	bl	8006c9c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004f80:	4b25      	ldr	r3, [pc, #148]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004f82:	4a26      	ldr	r2, [pc, #152]	; (800501c <HAL_UART_MspInit+0x2b8>)
 8004f84:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004f86:	4b24      	ldr	r3, [pc, #144]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004f88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004f8c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f8e:	4b22      	ldr	r3, [pc, #136]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f94:	4b20      	ldr	r3, [pc, #128]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004f96:	2200      	movs	r2, #0
 8004f98:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f9a:	4b1f      	ldr	r3, [pc, #124]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004f9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004fa0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004fa2:	4b1d      	ldr	r3, [pc, #116]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fa8:	4b1b      	ldr	r3, [pc, #108]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004fae:	4b1a      	ldr	r3, [pc, #104]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004fb4:	4b18      	ldr	r3, [pc, #96]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004fba:	4b17      	ldr	r3, [pc, #92]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004fc0:	4815      	ldr	r0, [pc, #84]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004fc2:	f001 f9fd 	bl	80063c0 <HAL_DMA_Init>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d001      	beq.n	8004fd0 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8004fcc:	f7ff f95c 	bl	8004288 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a11      	ldr	r2, [pc, #68]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004fd4:	639a      	str	r2, [r3, #56]	; 0x38
 8004fd6:	4a10      	ldr	r2, [pc, #64]	; (8005018 <HAL_UART_MspInit+0x2b4>)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004fdc:	2200      	movs	r2, #0
 8004fde:	2101      	movs	r1, #1
 8004fe0:	2026      	movs	r0, #38	; 0x26
 8004fe2:	f001 f9a8 	bl	8006336 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004fe6:	2026      	movs	r0, #38	; 0x26
 8004fe8:	f001 f9c1 	bl	800636e <HAL_NVIC_EnableIRQ>
}
 8004fec:	bf00      	nop
 8004fee:	3738      	adds	r7, #56	; 0x38
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40004c00 	.word	0x40004c00
 8004ff8:	40023800 	.word	0x40023800
 8004ffc:	40020000 	.word	0x40020000
 8005000:	20000498 	.word	0x20000498
 8005004:	40026070 	.word	0x40026070
 8005008:	40011000 	.word	0x40011000
 800500c:	200004f8 	.word	0x200004f8
 8005010:	400264b8 	.word	0x400264b8
 8005014:	40004400 	.word	0x40004400
 8005018:	20000558 	.word	0x20000558
 800501c:	40026088 	.word	0x40026088

08005020 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a24      	ldr	r2, [pc, #144]	; (80050c0 <HAL_UART_MspDeInit+0xa0>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d112      	bne.n	8005058 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 8005032:	4b24      	ldr	r3, [pc, #144]	; (80050c4 <HAL_UART_MspDeInit+0xa4>)
 8005034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005036:	4a23      	ldr	r2, [pc, #140]	; (80050c4 <HAL_UART_MspDeInit+0xa4>)
 8005038:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800503c:	6413      	str	r3, [r2, #64]	; 0x40

    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 800503e:	2103      	movs	r1, #3
 8005040:	4821      	ldr	r0, [pc, #132]	; (80050c8 <HAL_UART_MspDeInit+0xa8>)
 8005042:	f001 ffbf 	bl	8006fc4 <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmatx);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800504a:	4618      	mov	r0, r3
 800504c:	f001 fa66 	bl	800651c <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 8005050:	2034      	movs	r0, #52	; 0x34
 8005052:	f001 f99a 	bl	800638a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8005056:	e02f      	b.n	80050b8 <HAL_UART_MspDeInit+0x98>
  else if(huart->Instance==USART1)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a1b      	ldr	r2, [pc, #108]	; (80050cc <HAL_UART_MspDeInit+0xac>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d113      	bne.n	800508a <HAL_UART_MspDeInit+0x6a>
    __HAL_RCC_USART1_CLK_DISABLE();
 8005062:	4b18      	ldr	r3, [pc, #96]	; (80050c4 <HAL_UART_MspDeInit+0xa4>)
 8005064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005066:	4a17      	ldr	r2, [pc, #92]	; (80050c4 <HAL_UART_MspDeInit+0xa4>)
 8005068:	f023 0310 	bic.w	r3, r3, #16
 800506c:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800506e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005072:	4815      	ldr	r0, [pc, #84]	; (80050c8 <HAL_UART_MspDeInit+0xa8>)
 8005074:	f001 ffa6 	bl	8006fc4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800507c:	4618      	mov	r0, r3
 800507e:	f001 fa4d 	bl	800651c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8005082:	2025      	movs	r0, #37	; 0x25
 8005084:	f001 f981 	bl	800638a <HAL_NVIC_DisableIRQ>
}
 8005088:	e016      	b.n	80050b8 <HAL_UART_MspDeInit+0x98>
  else if(huart->Instance==USART2)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a10      	ldr	r2, [pc, #64]	; (80050d0 <HAL_UART_MspDeInit+0xb0>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d111      	bne.n	80050b8 <HAL_UART_MspDeInit+0x98>
    __HAL_RCC_USART2_CLK_DISABLE();
 8005094:	4b0b      	ldr	r3, [pc, #44]	; (80050c4 <HAL_UART_MspDeInit+0xa4>)
 8005096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005098:	4a0a      	ldr	r2, [pc, #40]	; (80050c4 <HAL_UART_MspDeInit+0xa4>)
 800509a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800509e:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80050a0:	210c      	movs	r1, #12
 80050a2:	4809      	ldr	r0, [pc, #36]	; (80050c8 <HAL_UART_MspDeInit+0xa8>)
 80050a4:	f001 ff8e 	bl	8006fc4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ac:	4618      	mov	r0, r3
 80050ae:	f001 fa35 	bl	800651c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80050b2:	2026      	movs	r0, #38	; 0x26
 80050b4:	f001 f969 	bl	800638a <HAL_NVIC_DisableIRQ>
}
 80050b8:	bf00      	nop
 80050ba:	3708      	adds	r7, #8
 80050bc:	46bd      	mov	sp, r7
 80050be:	bd80      	pop	{r7, pc}
 80050c0:	40004c00 	.word	0x40004c00
 80050c4:	40023800 	.word	0x40023800
 80050c8:	40020000 	.word	0x40020000
 80050cc:	40011000 	.word	0x40011000
 80050d0:	40004400 	.word	0x40004400

080050d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80050d8:	e7fe      	b.n	80050d8 <NMI_Handler+0x4>

080050da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050da:	b480      	push	{r7}
 80050dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050de:	e7fe      	b.n	80050de <HardFault_Handler+0x4>

080050e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050e4:	e7fe      	b.n	80050e4 <MemManage_Handler+0x4>

080050e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050e6:	b480      	push	{r7}
 80050e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050ea:	e7fe      	b.n	80050ea <BusFault_Handler+0x4>

080050ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050ec:	b480      	push	{r7}
 80050ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050f0:	e7fe      	b.n	80050f0 <UsageFault_Handler+0x4>

080050f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050f2:	b480      	push	{r7}
 80050f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050f6:	bf00      	nop
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005104:	bf00      	nop
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800510e:	b480      	push	{r7}
 8005110:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005112:	bf00      	nop
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005120:	f000 fbb6 	bl	8005890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005124:	bf00      	nop
 8005126:	bd80      	pop	{r7, pc}

08005128 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_ACC_Pin);
 800512c:	2008      	movs	r0, #8
 800512e:	f002 f871 	bl	8007214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8005132:	bf00      	nop
 8005134:	bd80      	pop	{r7, pc}

08005136 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GYRO_Pin);
 800513a:	2010      	movs	r0, #16
 800513c:	f002 f86a 	bl	8007214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005140:	bf00      	nop
 8005142:	bd80      	pop	{r7, pc}

08005144 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8005148:	4802      	ldr	r0, [pc, #8]	; (8005154 <DMA1_Stream4_IRQHandler+0x10>)
 800514a:	f001 fb2f 	bl	80067ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800514e:	bf00      	nop
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	20000498 	.word	0x20000498

08005158 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800515c:	4802      	ldr	r0, [pc, #8]	; (8005168 <DMA1_Stream5_IRQHandler+0x10>)
 800515e:	f001 fb25 	bl	80067ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005162:	bf00      	nop
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	20000558 	.word	0x20000558

0800516c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005170:	4802      	ldr	r0, [pc, #8]	; (800517c <USART1_IRQHandler+0x10>)
 8005172:	f004 f84b 	bl	800920c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005176:	bf00      	nop
 8005178:	bd80      	pop	{r7, pc}
 800517a:	bf00      	nop
 800517c:	20000410 	.word	0x20000410

08005180 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */


  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005184:	4802      	ldr	r0, [pc, #8]	; (8005190 <USART2_IRQHandler+0x10>)
 8005186:	f004 f841 	bl	800920c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800518a:	bf00      	nop
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	20000454 	.word	0x20000454

08005194 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005198:	4802      	ldr	r0, [pc, #8]	; (80051a4 <UART4_IRQHandler+0x10>)
 800519a:	f004 f837 	bl	800920c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800519e:	bf00      	nop
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	200003cc 	.word	0x200003cc

080051a8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80051ac:	4802      	ldr	r0, [pc, #8]	; (80051b8 <DMA2_Stream7_IRQHandler+0x10>)
 80051ae:	f001 fafd 	bl	80067ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80051b2:	bf00      	nop
 80051b4:	bd80      	pop	{r7, pc}
 80051b6:	bf00      	nop
 80051b8:	200004f8 	.word	0x200004f8

080051bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80051bc:	b480      	push	{r7}
 80051be:	af00      	add	r7, sp, #0
	return 1;
 80051c0:	2301      	movs	r3, #1
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <_kill>:

int _kill(int pid, int sig)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80051d6:	f005 f971 	bl	800a4bc <__errno>
 80051da:	4603      	mov	r3, r0
 80051dc:	2216      	movs	r2, #22
 80051de:	601a      	str	r2, [r3, #0]
	return -1;
 80051e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <_exit>:

void _exit (int status)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80051f4:	f04f 31ff 	mov.w	r1, #4294967295
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7ff ffe7 	bl	80051cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80051fe:	e7fe      	b.n	80051fe <_exit+0x12>

08005200 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800520c:	2300      	movs	r3, #0
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	e00a      	b.n	8005228 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005212:	f3af 8000 	nop.w
 8005216:	4601      	mov	r1, r0
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	60ba      	str	r2, [r7, #8]
 800521e:	b2ca      	uxtb	r2, r1
 8005220:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	3301      	adds	r3, #1
 8005226:	617b      	str	r3, [r7, #20]
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	429a      	cmp	r2, r3
 800522e:	dbf0      	blt.n	8005212 <_read+0x12>
	}

return len;
 8005230:	687b      	ldr	r3, [r7, #4]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b086      	sub	sp, #24
 800523e:	af00      	add	r7, sp, #0
 8005240:	60f8      	str	r0, [r7, #12]
 8005242:	60b9      	str	r1, [r7, #8]
 8005244:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005246:	2300      	movs	r3, #0
 8005248:	617b      	str	r3, [r7, #20]
 800524a:	e009      	b.n	8005260 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	1c5a      	adds	r2, r3, #1
 8005250:	60ba      	str	r2, [r7, #8]
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	4618      	mov	r0, r3
 8005256:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	3301      	adds	r3, #1
 800525e:	617b      	str	r3, [r7, #20]
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	429a      	cmp	r2, r3
 8005266:	dbf1      	blt.n	800524c <_write+0x12>
	}
	return len;
 8005268:	687b      	ldr	r3, [r7, #4]
}
 800526a:	4618      	mov	r0, r3
 800526c:	3718      	adds	r7, #24
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <_close>:

int _close(int file)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
	return -1;
 800527a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800527e:	4618      	mov	r0, r3
 8005280:	370c      	adds	r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800528a:	b480      	push	{r7}
 800528c:	b083      	sub	sp, #12
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
 8005292:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800529a:	605a      	str	r2, [r3, #4]
	return 0;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr

080052aa <_isatty>:

int _isatty(int file)
{
 80052aa:	b480      	push	{r7}
 80052ac:	b083      	sub	sp, #12
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
	return 1;
 80052b2:	2301      	movs	r3, #1
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
	return 0;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
	...

080052dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052e4:	4a14      	ldr	r2, [pc, #80]	; (8005338 <_sbrk+0x5c>)
 80052e6:	4b15      	ldr	r3, [pc, #84]	; (800533c <_sbrk+0x60>)
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052f0:	4b13      	ldr	r3, [pc, #76]	; (8005340 <_sbrk+0x64>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d102      	bne.n	80052fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052f8:	4b11      	ldr	r3, [pc, #68]	; (8005340 <_sbrk+0x64>)
 80052fa:	4a12      	ldr	r2, [pc, #72]	; (8005344 <_sbrk+0x68>)
 80052fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052fe:	4b10      	ldr	r3, [pc, #64]	; (8005340 <_sbrk+0x64>)
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4413      	add	r3, r2
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	429a      	cmp	r2, r3
 800530a:	d207      	bcs.n	800531c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800530c:	f005 f8d6 	bl	800a4bc <__errno>
 8005310:	4603      	mov	r3, r0
 8005312:	220c      	movs	r2, #12
 8005314:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005316:	f04f 33ff 	mov.w	r3, #4294967295
 800531a:	e009      	b.n	8005330 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800531c:	4b08      	ldr	r3, [pc, #32]	; (8005340 <_sbrk+0x64>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005322:	4b07      	ldr	r3, [pc, #28]	; (8005340 <_sbrk+0x64>)
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4413      	add	r3, r2
 800532a:	4a05      	ldr	r2, [pc, #20]	; (8005340 <_sbrk+0x64>)
 800532c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800532e:	68fb      	ldr	r3, [r7, #12]
}
 8005330:	4618      	mov	r0, r3
 8005332:	3718      	adds	r7, #24
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	20020000 	.word	0x20020000
 800533c:	00000400 	.word	0x00000400
 8005340:	20000874 	.word	0x20000874
 8005344:	200011a0 	.word	0x200011a0

08005348 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005348:	b480      	push	{r7}
 800534a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800534c:	4b06      	ldr	r3, [pc, #24]	; (8005368 <SystemInit+0x20>)
 800534e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005352:	4a05      	ldr	r2, [pc, #20]	; (8005368 <SystemInit+0x20>)
 8005354:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005358:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800535c:	bf00      	nop
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	e000ed00 	.word	0xe000ed00

0800536c <HAL_UART_RxCpltCallback>:
    }
}*/

//============================= Callback section

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
	g_GnssRx_Flag = true;
 8005374:	4b05      	ldr	r3, [pc, #20]	; (800538c <HAL_UART_RxCpltCallback+0x20>)
 8005376:	2201      	movs	r2, #1
 8005378:	701a      	strb	r2, [r3, #0]
	g_openFixedDataTransmition = true;
 800537a:	4b05      	ldr	r3, [pc, #20]	; (8005390 <HAL_UART_RxCpltCallback+0x24>)
 800537c:	2201      	movs	r2, #1
 800537e:	701a      	strb	r2, [r3, #0]
	//HAL_UART_Transmit(&huart1, m_rxData, strlen(m_rxData), 100);
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr
 800538c:	20000878 	.word	0x20000878
 8005390:	20000879 	.word	0x20000879

08005394 <UsrGpsL86Init>:


//============================= Initial section

void UsrGpsL86Init(UART_HandleTypeDef *huart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]

    HAL_UART_Receive_DMA(huart, (uint8_t *)m_rxData, DMA_READ_DEF_SIZE);
 800539c:	f240 228a 	movw	r2, #650	; 0x28a
 80053a0:	4903      	ldr	r1, [pc, #12]	; (80053b0 <UsrGpsL86Init+0x1c>)
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f003 ff02 	bl	80091ac <HAL_UART_Receive_DMA>
}
 80053a8:	bf00      	nop
 80053aa:	3708      	adds	r7, #8
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	20000950 	.word	0x20000950

080053b4 <Usr_GpsL86GetValues>:

//============================= public L86 mechanism

void Usr_GpsL86GetValues(S_GPS_L86_DATA *gpsData_)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
    getRmc();
 80053bc:	f000 f83a 	bl	8005434 <getRmc>
    getGGA();
 80053c0:	f000 f95c 	bl	800567c <getGGA>
    if (rmcValidFlag)
 80053c4:	4b18      	ldr	r3, [pc, #96]	; (8005428 <Usr_GpsL86GetValues+0x74>)
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d002      	beq.n	80053d4 <Usr_GpsL86GetValues+0x20>
    {
        rmcValidFlag = false;
 80053ce:	4b16      	ldr	r3, [pc, #88]	; (8005428 <Usr_GpsL86GetValues+0x74>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	701a      	strb	r2, [r3, #0]
    }
    formatLatLong();
 80053d4:	f000 f8e4 	bl	80055a0 <formatLatLong>

    gpsData_->lat = gpsData.lat;
 80053d8:	4b14      	ldr	r3, [pc, #80]	; (800542c <Usr_GpsL86GetValues+0x78>)
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	601a      	str	r2, [r3, #0]
    gpsData_->lon = gpsData.lon;
 80053e0:	4b12      	ldr	r3, [pc, #72]	; (800542c <Usr_GpsL86GetValues+0x78>)
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	605a      	str	r2, [r3, #4]
    gpsData_->hdop = gpsData.hdop;
 80053e8:	4b10      	ldr	r3, [pc, #64]	; (800542c <Usr_GpsL86GetValues+0x78>)
 80053ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	625a      	str	r2, [r3, #36]	; 0x24
    gpsData_->speedKN = gpsData.speedKN;
 80053f0:	4b0e      	ldr	r3, [pc, #56]	; (800542c <Usr_GpsL86GetValues+0x78>)
 80053f2:	689a      	ldr	r2, [r3, #8]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	609a      	str	r2, [r3, #8]
    gpsData_->satInUse = gpsData.satInUse;
 80053f8:	4b0c      	ldr	r3, [pc, #48]	; (800542c <Usr_GpsL86GetValues+0x78>)
 80053fa:	6a1a      	ldr	r2, [r3, #32]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	621a      	str	r2, [r3, #32]
    gpsData_->timeDateBuf = gpsData.timeDateBuf;
 8005400:	4b0a      	ldr	r3, [pc, #40]	; (800542c <Usr_GpsL86GetValues+0x78>)
 8005402:	68da      	ldr	r2, [r3, #12]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	60da      	str	r2, [r3, #12]
    gpsData_->fixQualityID = gpsData.fixQualityID;
 8005408:	4b08      	ldr	r3, [pc, #32]	; (800542c <Usr_GpsL86GetValues+0x78>)
 800540a:	69da      	ldr	r2, [r3, #28]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	61da      	str	r2, [r3, #28]
    gpsData_->altitudeInMeter = gpsData.altitudeInMeter;
 8005410:	4b06      	ldr	r3, [pc, #24]	; (800542c <Usr_GpsL86GetValues+0x78>)
 8005412:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	629a      	str	r2, [r3, #40]	; 0x28
    UsrGpsL86Init(&huart2);
 8005418:	4805      	ldr	r0, [pc, #20]	; (8005430 <Usr_GpsL86GetValues+0x7c>)
 800541a:	f7ff ffbb 	bl	8005394 <UsrGpsL86Init>
}
 800541e:	bf00      	nop
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	2000087a 	.word	0x2000087a
 800542c:	20001158 	.word	0x20001158
 8005430:	20000454 	.word	0x20000454

08005434 <getRmc>:

//============================= Statics

_io void getRmc(void)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af02      	add	r7, sp, #8
	if (g_GnssRx_Flag)
 800543a:	4b4a      	ldr	r3, [pc, #296]	; (8005564 <getRmc+0x130>)
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	f000 808a 	beq.w	800555a <getRmc+0x126>
	    {
	        MsgIndex = 0;
 8005446:	4b48      	ldr	r3, [pc, #288]	; (8005568 <getRmc+0x134>)
 8005448:	2200      	movs	r2, #0
 800544a:	601a      	str	r2, [r3, #0]
	        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 800544c:	4947      	ldr	r1, [pc, #284]	; (800556c <getRmc+0x138>)
 800544e:	4848      	ldr	r0, [pc, #288]	; (8005570 <getRmc+0x13c>)
 8005450:	f005 ff77 	bl	800b342 <strcpy>
	        ptr = strstr(m_gpsTransmitBuf, "GNRMC");
 8005454:	4947      	ldr	r1, [pc, #284]	; (8005574 <getRmc+0x140>)
 8005456:	4846      	ldr	r0, [pc, #280]	; (8005570 <getRmc+0x13c>)
 8005458:	f005 ff7b 	bl	800b352 <strstr>
 800545c:	4603      	mov	r3, r0
 800545e:	4a46      	ldr	r2, [pc, #280]	; (8005578 <getRmc+0x144>)
 8005460:	6013      	str	r3, [r2, #0]

	        if (*ptr == 'G')
 8005462:	4b45      	ldr	r3, [pc, #276]	; (8005578 <getRmc+0x144>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	2b47      	cmp	r3, #71	; 0x47
 800546a:	d173      	bne.n	8005554 <getRmc+0x120>
	        {
	            while (1)
	            {
	                gpsPayload[MsgIndex] = *ptr;
 800546c:	4b42      	ldr	r3, [pc, #264]	; (8005578 <getRmc+0x144>)
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	4b3d      	ldr	r3, [pc, #244]	; (8005568 <getRmc+0x134>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	7811      	ldrb	r1, [r2, #0]
 8005476:	4a41      	ldr	r2, [pc, #260]	; (800557c <getRmc+0x148>)
 8005478:	54d1      	strb	r1, [r2, r3]
	                MsgIndex++;
 800547a:	4b3b      	ldr	r3, [pc, #236]	; (8005568 <getRmc+0x134>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	3301      	adds	r3, #1
 8005480:	4a39      	ldr	r2, [pc, #228]	; (8005568 <getRmc+0x134>)
 8005482:	6013      	str	r3, [r2, #0]
	                *ptr = *(ptr + MsgIndex);
 8005484:	4b3c      	ldr	r3, [pc, #240]	; (8005578 <getRmc+0x144>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a37      	ldr	r2, [pc, #220]	; (8005568 <getRmc+0x134>)
 800548a:	6812      	ldr	r2, [r2, #0]
 800548c:	441a      	add	r2, r3
 800548e:	4b3a      	ldr	r3, [pc, #232]	; (8005578 <getRmc+0x144>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	7812      	ldrb	r2, [r2, #0]
 8005494:	701a      	strb	r2, [r3, #0]
	                if (*ptr == '\n' || MsgIndex > _max_message_size)
 8005496:	4b38      	ldr	r3, [pc, #224]	; (8005578 <getRmc+0x144>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	2b0a      	cmp	r3, #10
 800549e:	d003      	beq.n	80054a8 <getRmc+0x74>
 80054a0:	4b31      	ldr	r3, [pc, #196]	; (8005568 <getRmc+0x134>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2b5a      	cmp	r3, #90	; 0x5a
 80054a6:	dde1      	ble.n	800546c <getRmc+0x38>
	                {
	                    MsgIndex = 0;
 80054a8:	4b2f      	ldr	r3, [pc, #188]	; (8005568 <getRmc+0x134>)
 80054aa:	2200      	movs	r2, #0
 80054ac:	601a      	str	r2, [r3, #0]
	                    memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 80054ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80054b2:	2100      	movs	r1, #0
 80054b4:	482e      	ldr	r0, [pc, #184]	; (8005570 <getRmc+0x13c>)
 80054b6:	f005 f82b 	bl	800a510 <memset>
	                    memset(m_rxData, 0, sizeof(m_rxData));
 80054ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80054be:	2100      	movs	r1, #0
 80054c0:	482a      	ldr	r0, [pc, #168]	; (800556c <getRmc+0x138>)
 80054c2:	f005 f825 	bl	800a510 <memset>

	                    for (int i = 0; i < 100; i++)
 80054c6:	2300      	movs	r3, #0
 80054c8:	607b      	str	r3, [r7, #4]
 80054ca:	e014      	b.n	80054f6 <getRmc+0xc2>
	                    {
	                        if (gpsPayload[i] == 'N')
 80054cc:	4a2b      	ldr	r2, [pc, #172]	; (800557c <getRmc+0x148>)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4413      	add	r3, r2
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2b4e      	cmp	r3, #78	; 0x4e
 80054d6:	d102      	bne.n	80054de <getRmc+0xaa>
	                            f_northFlag = true;
 80054d8:	4b29      	ldr	r3, [pc, #164]	; (8005580 <getRmc+0x14c>)
 80054da:	2201      	movs	r2, #1
 80054dc:	701a      	strb	r2, [r3, #0]
	                        if (gpsPayload[i] == 'E')
 80054de:	4a27      	ldr	r2, [pc, #156]	; (800557c <getRmc+0x148>)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4413      	add	r3, r2
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	2b45      	cmp	r3, #69	; 0x45
 80054e8:	d102      	bne.n	80054f0 <getRmc+0xbc>
	                            f_eastFlag = true;
 80054ea:	4b26      	ldr	r3, [pc, #152]	; (8005584 <getRmc+0x150>)
 80054ec:	2201      	movs	r2, #1
 80054ee:	701a      	strb	r2, [r3, #0]
	                    for (int i = 0; i < 100; i++)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	3301      	adds	r3, #1
 80054f4:	607b      	str	r3, [r7, #4]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b63      	cmp	r3, #99	; 0x63
 80054fa:	dde7      	ble.n	80054cc <getRmc+0x98>
	                    }
	                    if (strlen(gpsPayload) > 10)
 80054fc:	481f      	ldr	r0, [pc, #124]	; (800557c <getRmc+0x148>)
 80054fe:	f7fa fe87 	bl	8000210 <strlen>
 8005502:	4603      	mov	r3, r0
 8005504:	2b0a      	cmp	r3, #10
 8005506:	d91f      	bls.n	8005548 <getRmc+0x114>
	                    {
	                        if (f_eastFlag && f_northFlag)
 8005508:	4b1e      	ldr	r3, [pc, #120]	; (8005584 <getRmc+0x150>)
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01f      	beq.n	8005552 <getRmc+0x11e>
 8005512:	4b1b      	ldr	r3, [pc, #108]	; (8005580 <getRmc+0x14c>)
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b00      	cmp	r3, #0
 800551a:	d01a      	beq.n	8005552 <getRmc+0x11e>
	                        {
	                            f_northFlag = false;
 800551c:	4b18      	ldr	r3, [pc, #96]	; (8005580 <getRmc+0x14c>)
 800551e:	2200      	movs	r2, #0
 8005520:	701a      	strb	r2, [r3, #0]
	                            f_eastFlag = false;
 8005522:	4b18      	ldr	r3, [pc, #96]	; (8005584 <getRmc+0x150>)
 8005524:	2200      	movs	r2, #0
 8005526:	701a      	strb	r2, [r3, #0]
	                            //&gpsData.lat
	                            sscanf(gpsPayload, "GNRMC,%f,A,%f,N,%f,E,%f,", &gpsData.timeDateBuf, &m_nonFormattedLat, &m_nonFormattedLon, &gpsData.speedKN);
 8005528:	4b17      	ldr	r3, [pc, #92]	; (8005588 <getRmc+0x154>)
 800552a:	9301      	str	r3, [sp, #4]
 800552c:	4b17      	ldr	r3, [pc, #92]	; (800558c <getRmc+0x158>)
 800552e:	9300      	str	r3, [sp, #0]
 8005530:	4b17      	ldr	r3, [pc, #92]	; (8005590 <getRmc+0x15c>)
 8005532:	4a18      	ldr	r2, [pc, #96]	; (8005594 <getRmc+0x160>)
 8005534:	4918      	ldr	r1, [pc, #96]	; (8005598 <getRmc+0x164>)
 8005536:	4811      	ldr	r0, [pc, #68]	; (800557c <getRmc+0x148>)
 8005538:	f005 fe92 	bl	800b260 <siscanf>
	                            rmcValidFlag = true;
 800553c:	4b17      	ldr	r3, [pc, #92]	; (800559c <getRmc+0x168>)
 800553e:	2201      	movs	r2, #1
 8005540:	701a      	strb	r2, [r3, #0]
	                            formatLatLong();
 8005542:	f000 f82d 	bl	80055a0 <formatLatLong>
	                    {
	                        // dataErr Log
	                        memset(gpsPayload, 0, sizeof(gpsPayload));
	                    }

	                    break;
 8005546:	e004      	b.n	8005552 <getRmc+0x11e>
	                        memset(gpsPayload, 0, sizeof(gpsPayload));
 8005548:	2264      	movs	r2, #100	; 0x64
 800554a:	2100      	movs	r1, #0
 800554c:	480b      	ldr	r0, [pc, #44]	; (800557c <getRmc+0x148>)
 800554e:	f004 ffdf 	bl	800a510 <memset>
	                    break;
 8005552:	bf00      	nop
	                }
	            }
	        }
	        g_GnssRx_Flag = false;
 8005554:	4b03      	ldr	r3, [pc, #12]	; (8005564 <getRmc+0x130>)
 8005556:	2200      	movs	r2, #0
 8005558:	701a      	strb	r2, [r3, #0]

	    }

}
 800555a:	bf00      	nop
 800555c:	3708      	adds	r7, #8
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	20000878 	.word	0x20000878
 8005568:	20000880 	.word	0x20000880
 800556c:	20000950 	.word	0x20000950
 8005570:	20000d50 	.word	0x20000d50
 8005574:	08011458 	.word	0x08011458
 8005578:	20000884 	.word	0x20000884
 800557c:	20000888 	.word	0x20000888
 8005580:	2000087b 	.word	0x2000087b
 8005584:	2000087c 	.word	0x2000087c
 8005588:	20001160 	.word	0x20001160
 800558c:	20001154 	.word	0x20001154
 8005590:	20001150 	.word	0x20001150
 8005594:	20001164 	.word	0x20001164
 8005598:	08011460 	.word	0x08011460
 800559c:	2000087a 	.word	0x2000087a

080055a0 <formatLatLong>:

_io void formatLatLong(void)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
    int degrees = (int)m_nonFormattedLat / 100;        // dec
 80055a6:	4b30      	ldr	r3, [pc, #192]	; (8005668 <formatLatLong+0xc8>)
 80055a8:	edd3 7a00 	vldr	s15, [r3]
 80055ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055b0:	ee17 1a90 	vmov	r1, s15
 80055b4:	4b2d      	ldr	r3, [pc, #180]	; (800566c <formatLatLong+0xcc>)
 80055b6:	fb83 2301 	smull	r2, r3, r3, r1
 80055ba:	115a      	asrs	r2, r3, #5
 80055bc:	17cb      	asrs	r3, r1, #31
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	607b      	str	r3, [r7, #4]
    float minutes = m_nonFormattedLat - degrees * 100; // min
 80055c2:	4b29      	ldr	r3, [pc, #164]	; (8005668 <formatLatLong+0xc8>)
 80055c4:	ed93 7a00 	vldr	s14, [r3]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2264      	movs	r2, #100	; 0x64
 80055cc:	fb02 f303 	mul.w	r3, r2, r3
 80055d0:	ee07 3a90 	vmov	s15, r3
 80055d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055dc:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lat = degrees + (minutes / 60);            // dec to deg
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	ee07 3a90 	vmov	s15, r3
 80055e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80055ea:	edd7 6a00 	vldr	s13, [r7]
 80055ee:	ed9f 6a20 	vldr	s12, [pc, #128]	; 8005670 <formatLatLong+0xd0>
 80055f2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80055f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055fa:	4b1e      	ldr	r3, [pc, #120]	; (8005674 <formatLatLong+0xd4>)
 80055fc:	edc3 7a00 	vstr	s15, [r3]

    degrees = (int)m_nonFormattedLon / 100;
 8005600:	4b1d      	ldr	r3, [pc, #116]	; (8005678 <formatLatLong+0xd8>)
 8005602:	edd3 7a00 	vldr	s15, [r3]
 8005606:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800560a:	ee17 1a90 	vmov	r1, s15
 800560e:	4b17      	ldr	r3, [pc, #92]	; (800566c <formatLatLong+0xcc>)
 8005610:	fb83 2301 	smull	r2, r3, r3, r1
 8005614:	115a      	asrs	r2, r3, #5
 8005616:	17cb      	asrs	r3, r1, #31
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	607b      	str	r3, [r7, #4]
    minutes = m_nonFormattedLon - degrees * 100;
 800561c:	4b16      	ldr	r3, [pc, #88]	; (8005678 <formatLatLong+0xd8>)
 800561e:	ed93 7a00 	vldr	s14, [r3]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2264      	movs	r2, #100	; 0x64
 8005626:	fb02 f303 	mul.w	r3, r2, r3
 800562a:	ee07 3a90 	vmov	s15, r3
 800562e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005632:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005636:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lon = degrees + (minutes / 60);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	ee07 3a90 	vmov	s15, r3
 8005640:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005644:	edd7 6a00 	vldr	s13, [r7]
 8005648:	ed9f 6a09 	vldr	s12, [pc, #36]	; 8005670 <formatLatLong+0xd0>
 800564c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8005650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005654:	4b07      	ldr	r3, [pc, #28]	; (8005674 <formatLatLong+0xd4>)
 8005656:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	20001150 	.word	0x20001150
 800566c:	51eb851f 	.word	0x51eb851f
 8005670:	42700000 	.word	0x42700000
 8005674:	20001158 	.word	0x20001158
 8005678:	20001154 	.word	0x20001154

0800567c <getGGA>:

_io void getGGA(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b086      	sub	sp, #24
 8005680:	af06      	add	r7, sp, #24
    if (g_openFixedDataTransmition)
 8005682:	4b34      	ldr	r3, [pc, #208]	; (8005754 <getGGA+0xd8>)
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	d060      	beq.n	800574e <getGGA+0xd2>
    {
        MsgIndex = 0;
 800568c:	4b32      	ldr	r3, [pc, #200]	; (8005758 <getGGA+0xdc>)
 800568e:	2200      	movs	r2, #0
 8005690:	601a      	str	r2, [r3, #0]
        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
 8005692:	4932      	ldr	r1, [pc, #200]	; (800575c <getGGA+0xe0>)
 8005694:	4832      	ldr	r0, [pc, #200]	; (8005760 <getGGA+0xe4>)
 8005696:	f005 fe54 	bl	800b342 <strcpy>
        ptr = strstr(m_gpsTransmitBuf, "GPGGA");
 800569a:	4932      	ldr	r1, [pc, #200]	; (8005764 <getGGA+0xe8>)
 800569c:	4830      	ldr	r0, [pc, #192]	; (8005760 <getGGA+0xe4>)
 800569e:	f005 fe58 	bl	800b352 <strstr>
 80056a2:	4603      	mov	r3, r0
 80056a4:	4a30      	ldr	r2, [pc, #192]	; (8005768 <getGGA+0xec>)
 80056a6:	6013      	str	r3, [r2, #0]

        if (*ptr == 'G')
 80056a8:	4b2f      	ldr	r3, [pc, #188]	; (8005768 <getGGA+0xec>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	781b      	ldrb	r3, [r3, #0]
 80056ae:	2b47      	cmp	r3, #71	; 0x47
 80056b0:	d14a      	bne.n	8005748 <getGGA+0xcc>
        {
            while (1)
            {
                gpsGGAPayload[MsgIndex] = *ptr;
 80056b2:	4b2d      	ldr	r3, [pc, #180]	; (8005768 <getGGA+0xec>)
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	4b28      	ldr	r3, [pc, #160]	; (8005758 <getGGA+0xdc>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	7811      	ldrb	r1, [r2, #0]
 80056bc:	4a2b      	ldr	r2, [pc, #172]	; (800576c <getGGA+0xf0>)
 80056be:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 80056c0:	4b25      	ldr	r3, [pc, #148]	; (8005758 <getGGA+0xdc>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3301      	adds	r3, #1
 80056c6:	4a24      	ldr	r2, [pc, #144]	; (8005758 <getGGA+0xdc>)
 80056c8:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 80056ca:	4b27      	ldr	r3, [pc, #156]	; (8005768 <getGGA+0xec>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a22      	ldr	r2, [pc, #136]	; (8005758 <getGGA+0xdc>)
 80056d0:	6812      	ldr	r2, [r2, #0]
 80056d2:	441a      	add	r2, r3
 80056d4:	4b24      	ldr	r3, [pc, #144]	; (8005768 <getGGA+0xec>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	7812      	ldrb	r2, [r2, #0]
 80056da:	701a      	strb	r2, [r3, #0]
                if (*ptr == '\n' || MsgIndex > _max_message_size)
 80056dc:	4b22      	ldr	r3, [pc, #136]	; (8005768 <getGGA+0xec>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	2b0a      	cmp	r3, #10
 80056e4:	d003      	beq.n	80056ee <getGGA+0x72>
 80056e6:	4b1c      	ldr	r3, [pc, #112]	; (8005758 <getGGA+0xdc>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2b5a      	cmp	r3, #90	; 0x5a
 80056ec:	dde1      	ble.n	80056b2 <getGGA+0x36>
                {
                    MsgIndex = 0;
 80056ee:	4b1a      	ldr	r3, [pc, #104]	; (8005758 <getGGA+0xdc>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	601a      	str	r2, [r3, #0]
                    memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 80056f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056f8:	2100      	movs	r1, #0
 80056fa:	4819      	ldr	r0, [pc, #100]	; (8005760 <getGGA+0xe4>)
 80056fc:	f004 ff08 	bl	800a510 <memset>
                    memset(m_rxData, 0, sizeof(m_rxData));
 8005700:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005704:	2100      	movs	r1, #0
 8005706:	4815      	ldr	r0, [pc, #84]	; (800575c <getGGA+0xe0>)
 8005708:	f004 ff02 	bl	800a510 <memset>

                    if (strlen(gpsGGAPayload) > 10)
 800570c:	4817      	ldr	r0, [pc, #92]	; (800576c <getGGA+0xf0>)
 800570e:	f7fa fd7f 	bl	8000210 <strlen>
 8005712:	4603      	mov	r3, r0
 8005714:	2b0a      	cmp	r3, #10
 8005716:	d912      	bls.n	800573e <getGGA+0xc2>
                    {
                        sscanf(gpsGGAPayload, "GPGGA,%f,%f,N,%f,E,%d,%d,%f,%f,M,%f,M,", &gpsData.fixedTime, &gpsData.fixedLatBaseFormat, &gpsData.fixedLonBaseFormat, &gpsData.fixQualityID, &gpsData.satInUse, &gpsData.hdop, &gpsData.altitudeInMeter, &gpsData.WGS84);
 8005718:	4b15      	ldr	r3, [pc, #84]	; (8005770 <getGGA+0xf4>)
 800571a:	9305      	str	r3, [sp, #20]
 800571c:	4b15      	ldr	r3, [pc, #84]	; (8005774 <getGGA+0xf8>)
 800571e:	9304      	str	r3, [sp, #16]
 8005720:	4b15      	ldr	r3, [pc, #84]	; (8005778 <getGGA+0xfc>)
 8005722:	9303      	str	r3, [sp, #12]
 8005724:	4b15      	ldr	r3, [pc, #84]	; (800577c <getGGA+0x100>)
 8005726:	9302      	str	r3, [sp, #8]
 8005728:	4b15      	ldr	r3, [pc, #84]	; (8005780 <getGGA+0x104>)
 800572a:	9301      	str	r3, [sp, #4]
 800572c:	4b15      	ldr	r3, [pc, #84]	; (8005784 <getGGA+0x108>)
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	4b15      	ldr	r3, [pc, #84]	; (8005788 <getGGA+0x10c>)
 8005732:	4a16      	ldr	r2, [pc, #88]	; (800578c <getGGA+0x110>)
 8005734:	4916      	ldr	r1, [pc, #88]	; (8005790 <getGGA+0x114>)
 8005736:	480d      	ldr	r0, [pc, #52]	; (800576c <getGGA+0xf0>)
 8005738:	f005 fd92 	bl	800b260 <siscanf>
                    }
                    else
                    {
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 800573c:	e004      	b.n	8005748 <getGGA+0xcc>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 800573e:	2264      	movs	r2, #100	; 0x64
 8005740:	2100      	movs	r1, #0
 8005742:	4814      	ldr	r0, [pc, #80]	; (8005794 <getGGA+0x118>)
 8005744:	f004 fee4 	bl	800a510 <memset>
                }
            }
        }
        g_openFixedDataTransmition = false;
 8005748:	4b02      	ldr	r3, [pc, #8]	; (8005754 <getGGA+0xd8>)
 800574a:	2200      	movs	r2, #0
 800574c:	701a      	strb	r2, [r3, #0]
        //UsrGpsL86Init(&huart2);
    }
}
 800574e:	bf00      	nop
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	20000879 	.word	0x20000879
 8005758:	20000880 	.word	0x20000880
 800575c:	20000950 	.word	0x20000950
 8005760:	20000d50 	.word	0x20000d50
 8005764:	0801147c 	.word	0x0801147c
 8005768:	20000884 	.word	0x20000884
 800576c:	200008ec 	.word	0x200008ec
 8005770:	20001184 	.word	0x20001184
 8005774:	20001180 	.word	0x20001180
 8005778:	2000117c 	.word	0x2000117c
 800577c:	20001178 	.word	0x20001178
 8005780:	20001174 	.word	0x20001174
 8005784:	20001170 	.word	0x20001170
 8005788:	2000116c 	.word	0x2000116c
 800578c:	20001168 	.word	0x20001168
 8005790:	08011484 	.word	0x08011484
 8005794:	20000888 	.word	0x20000888

08005798 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005798:	f8df d034 	ldr.w	sp, [pc, #52]	; 80057d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800579c:	480d      	ldr	r0, [pc, #52]	; (80057d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800579e:	490e      	ldr	r1, [pc, #56]	; (80057d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80057a0:	4a0e      	ldr	r2, [pc, #56]	; (80057dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80057a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80057a4:	e002      	b.n	80057ac <LoopCopyDataInit>

080057a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80057a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80057a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80057aa:	3304      	adds	r3, #4

080057ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80057ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80057ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80057b0:	d3f9      	bcc.n	80057a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80057b2:	4a0b      	ldr	r2, [pc, #44]	; (80057e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80057b4:	4c0b      	ldr	r4, [pc, #44]	; (80057e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80057b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80057b8:	e001      	b.n	80057be <LoopFillZerobss>

080057ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80057ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80057bc:	3204      	adds	r2, #4

080057be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80057be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80057c0:	d3fb      	bcc.n	80057ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80057c2:	f7ff fdc1 	bl	8005348 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80057c6:	f004 fe7f 	bl	800a4c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80057ca:	f7fd ffa5 	bl	8003718 <main>
  bx  lr    
 80057ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80057d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80057d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80057d8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80057dc:	08011a48 	.word	0x08011a48
  ldr r2, =_sbss
 80057e0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80057e4:	2000119c 	.word	0x2000119c

080057e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80057e8:	e7fe      	b.n	80057e8 <ADC_IRQHandler>
	...

080057ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80057f0:	4b0e      	ldr	r3, [pc, #56]	; (800582c <HAL_Init+0x40>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a0d      	ldr	r2, [pc, #52]	; (800582c <HAL_Init+0x40>)
 80057f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80057fc:	4b0b      	ldr	r3, [pc, #44]	; (800582c <HAL_Init+0x40>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a0a      	ldr	r2, [pc, #40]	; (800582c <HAL_Init+0x40>)
 8005802:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005806:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005808:	4b08      	ldr	r3, [pc, #32]	; (800582c <HAL_Init+0x40>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a07      	ldr	r2, [pc, #28]	; (800582c <HAL_Init+0x40>)
 800580e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005812:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005814:	2003      	movs	r0, #3
 8005816:	f000 fd83 	bl	8006320 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800581a:	200f      	movs	r0, #15
 800581c:	f000 f808 	bl	8005830 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005820:	f7ff f956 	bl	8004ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	40023c00 	.word	0x40023c00

08005830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005838:	4b12      	ldr	r3, [pc, #72]	; (8005884 <HAL_InitTick+0x54>)
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	4b12      	ldr	r3, [pc, #72]	; (8005888 <HAL_InitTick+0x58>)
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	4619      	mov	r1, r3
 8005842:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005846:	fbb3 f3f1 	udiv	r3, r3, r1
 800584a:	fbb2 f3f3 	udiv	r3, r2, r3
 800584e:	4618      	mov	r0, r3
 8005850:	f000 fda9 	bl	80063a6 <HAL_SYSTICK_Config>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e00e      	b.n	800587c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b0f      	cmp	r3, #15
 8005862:	d80a      	bhi.n	800587a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005864:	2200      	movs	r2, #0
 8005866:	6879      	ldr	r1, [r7, #4]
 8005868:	f04f 30ff 	mov.w	r0, #4294967295
 800586c:	f000 fd63 	bl	8006336 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005870:	4a06      	ldr	r2, [pc, #24]	; (800588c <HAL_InitTick+0x5c>)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	e000      	b.n	800587c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
}
 800587c:	4618      	mov	r0, r3
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	20000008 	.word	0x20000008
 8005888:	20000010 	.word	0x20000010
 800588c:	2000000c 	.word	0x2000000c

08005890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005890:	b480      	push	{r7}
 8005892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005894:	4b06      	ldr	r3, [pc, #24]	; (80058b0 <HAL_IncTick+0x20>)
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	461a      	mov	r2, r3
 800589a:	4b06      	ldr	r3, [pc, #24]	; (80058b4 <HAL_IncTick+0x24>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4413      	add	r3, r2
 80058a0:	4a04      	ldr	r2, [pc, #16]	; (80058b4 <HAL_IncTick+0x24>)
 80058a2:	6013      	str	r3, [r2, #0]
}
 80058a4:	bf00      	nop
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	20000010 	.word	0x20000010
 80058b4:	20001188 	.word	0x20001188

080058b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
  return uwTick;
 80058bc:	4b03      	ldr	r3, [pc, #12]	; (80058cc <HAL_GetTick+0x14>)
 80058be:	681b      	ldr	r3, [r3, #0]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	20001188 	.word	0x20001188

080058d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80058d8:	f7ff ffee 	bl	80058b8 <HAL_GetTick>
 80058dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e8:	d005      	beq.n	80058f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80058ea:	4b0a      	ldr	r3, [pc, #40]	; (8005914 <HAL_Delay+0x44>)
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	461a      	mov	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4413      	add	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80058f6:	bf00      	nop
 80058f8:	f7ff ffde 	bl	80058b8 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	429a      	cmp	r2, r3
 8005906:	d8f7      	bhi.n	80058f8 <HAL_Delay+0x28>
  {
  }
}
 8005908:	bf00      	nop
 800590a:	bf00      	nop
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	20000010 	.word	0x20000010

08005918 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005920:	2300      	movs	r3, #0
 8005922:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e033      	b.n	8005996 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	2b00      	cmp	r3, #0
 8005934:	d109      	bne.n	800594a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7ff f8f2 	bl	8004b20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594e:	f003 0310 	and.w	r3, r3, #16
 8005952:	2b00      	cmp	r3, #0
 8005954:	d118      	bne.n	8005988 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800595a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800595e:	f023 0302 	bic.w	r3, r3, #2
 8005962:	f043 0202 	orr.w	r2, r3, #2
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fae8 	bl	8005f40 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2200      	movs	r2, #0
 8005974:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597a:	f023 0303 	bic.w	r3, r3, #3
 800597e:	f043 0201 	orr.w	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	641a      	str	r2, [r3, #64]	; 0x40
 8005986:	e001      	b.n	800598c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005994:	7bfb      	ldrb	r3, [r7, #15]
}
 8005996:	4618      	mov	r0, r3
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
	...

080059a0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d101      	bne.n	80059ba <HAL_ADC_Start+0x1a>
 80059b6:	2302      	movs	r3, #2
 80059b8:	e0b2      	b.n	8005b20 <HAL_ADC_Start+0x180>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d018      	beq.n	8005a02 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	689a      	ldr	r2, [r3, #8]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f042 0201 	orr.w	r2, r2, #1
 80059de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80059e0:	4b52      	ldr	r3, [pc, #328]	; (8005b2c <HAL_ADC_Start+0x18c>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a52      	ldr	r2, [pc, #328]	; (8005b30 <HAL_ADC_Start+0x190>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	0c9a      	lsrs	r2, r3, #18
 80059ec:	4613      	mov	r3, r2
 80059ee:	005b      	lsls	r3, r3, #1
 80059f0:	4413      	add	r3, r2
 80059f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80059f4:	e002      	b.n	80059fc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d1f9      	bne.n	80059f6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d17a      	bne.n	8005b06 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a14:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005a18:	f023 0301 	bic.w	r3, r3, #1
 8005a1c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d007      	beq.n	8005a42 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005a3a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a4e:	d106      	bne.n	8005a5e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a54:	f023 0206 	bic.w	r2, r3, #6
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	645a      	str	r2, [r3, #68]	; 0x44
 8005a5c:	e002      	b.n	8005a64 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a6c:	4b31      	ldr	r3, [pc, #196]	; (8005b34 <HAL_ADC_Start+0x194>)
 8005a6e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005a78:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f003 031f 	and.w	r3, r3, #31
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d12a      	bne.n	8005adc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a2b      	ldr	r2, [pc, #172]	; (8005b38 <HAL_ADC_Start+0x198>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d015      	beq.n	8005abc <HAL_ADC_Start+0x11c>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a29      	ldr	r2, [pc, #164]	; (8005b3c <HAL_ADC_Start+0x19c>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d105      	bne.n	8005aa6 <HAL_ADC_Start+0x106>
 8005a9a:	4b26      	ldr	r3, [pc, #152]	; (8005b34 <HAL_ADC_Start+0x194>)
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f003 031f 	and.w	r3, r3, #31
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00a      	beq.n	8005abc <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a25      	ldr	r2, [pc, #148]	; (8005b40 <HAL_ADC_Start+0x1a0>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d136      	bne.n	8005b1e <HAL_ADC_Start+0x17e>
 8005ab0:	4b20      	ldr	r3, [pc, #128]	; (8005b34 <HAL_ADC_Start+0x194>)
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f003 0310 	and.w	r3, r3, #16
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d130      	bne.n	8005b1e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d129      	bne.n	8005b1e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	689a      	ldr	r2, [r3, #8]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005ad8:	609a      	str	r2, [r3, #8]
 8005ada:	e020      	b.n	8005b1e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a15      	ldr	r2, [pc, #84]	; (8005b38 <HAL_ADC_Start+0x198>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d11b      	bne.n	8005b1e <HAL_ADC_Start+0x17e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d114      	bne.n	8005b1e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689a      	ldr	r2, [r3, #8]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005b02:	609a      	str	r2, [r3, #8]
 8005b04:	e00b      	b.n	8005b1e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	f043 0210 	orr.w	r2, r3, #16
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b16:	f043 0201 	orr.w	r2, r3, #1
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3714      	adds	r7, #20
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	20000008 	.word	0x20000008
 8005b30:	431bde83 	.word	0x431bde83
 8005b34:	40012300 	.word	0x40012300
 8005b38:	40012000 	.word	0x40012000
 8005b3c:	40012100 	.word	0x40012100
 8005b40:	40012200 	.word	0x40012200

08005b44 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d101      	bne.n	8005b5a <HAL_ADC_Stop+0x16>
 8005b56:	2302      	movs	r3, #2
 8005b58:	e021      	b.n	8005b9e <HAL_ADC_Stop+0x5a>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689a      	ldr	r2, [r3, #8]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0201 	bic.w	r2, r2, #1
 8005b70:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d109      	bne.n	8005b94 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b84:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005b88:	f023 0301 	bic.w	r3, r3, #1
 8005b8c:	f043 0201 	orr.w	r2, r3, #1
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr

08005baa <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b084      	sub	sp, #16
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
 8005bb2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bc6:	d113      	bne.n	8005bf0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005bd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bd6:	d10b      	bne.n	8005bf0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bdc:	f043 0220 	orr.w	r2, r3, #32
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e063      	b.n	8005cb8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005bf0:	f7ff fe62 	bl	80058b8 <HAL_GetTick>
 8005bf4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005bf6:	e021      	b.n	8005c3c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bfe:	d01d      	beq.n	8005c3c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d007      	beq.n	8005c16 <HAL_ADC_PollForConversion+0x6c>
 8005c06:	f7ff fe57 	bl	80058b8 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	683a      	ldr	r2, [r7, #0]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d212      	bcs.n	8005c3c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 0302 	and.w	r3, r3, #2
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d00b      	beq.n	8005c3c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c28:	f043 0204 	orr.w	r2, r3, #4
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e03d      	b.n	8005cb8 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 0302 	and.w	r3, r3, #2
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d1d6      	bne.n	8005bf8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f06f 0212 	mvn.w	r2, #18
 8005c52:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c58:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d123      	bne.n	8005cb6 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d11f      	bne.n	8005cb6 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d006      	beq.n	8005c92 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d111      	bne.n	8005cb6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d105      	bne.n	8005cb6 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cae:	f043 0201 	orr.w	r2, r3, #1
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
	...

08005cdc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d101      	bne.n	8005cf8 <HAL_ADC_ConfigChannel+0x1c>
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	e113      	b.n	8005f20 <HAL_ADC_ConfigChannel+0x244>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2b09      	cmp	r3, #9
 8005d06:	d925      	bls.n	8005d54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68d9      	ldr	r1, [r3, #12]
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	461a      	mov	r2, r3
 8005d16:	4613      	mov	r3, r2
 8005d18:	005b      	lsls	r3, r3, #1
 8005d1a:	4413      	add	r3, r2
 8005d1c:	3b1e      	subs	r3, #30
 8005d1e:	2207      	movs	r2, #7
 8005d20:	fa02 f303 	lsl.w	r3, r2, r3
 8005d24:	43da      	mvns	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	400a      	ands	r2, r1
 8005d2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68d9      	ldr	r1, [r3, #12]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	689a      	ldr	r2, [r3, #8]
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	4618      	mov	r0, r3
 8005d40:	4603      	mov	r3, r0
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	4403      	add	r3, r0
 8005d46:	3b1e      	subs	r3, #30
 8005d48:	409a      	lsls	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	430a      	orrs	r2, r1
 8005d50:	60da      	str	r2, [r3, #12]
 8005d52:	e022      	b.n	8005d9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	6919      	ldr	r1, [r3, #16]
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	461a      	mov	r2, r3
 8005d62:	4613      	mov	r3, r2
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	4413      	add	r3, r2
 8005d68:	2207      	movs	r2, #7
 8005d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6e:	43da      	mvns	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	400a      	ands	r2, r1
 8005d76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	6919      	ldr	r1, [r3, #16]
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	4618      	mov	r0, r3
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	4403      	add	r3, r0
 8005d90:	409a      	lsls	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	430a      	orrs	r2, r1
 8005d98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	2b06      	cmp	r3, #6
 8005da0:	d824      	bhi.n	8005dec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	685a      	ldr	r2, [r3, #4]
 8005dac:	4613      	mov	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	4413      	add	r3, r2
 8005db2:	3b05      	subs	r3, #5
 8005db4:	221f      	movs	r2, #31
 8005db6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dba:	43da      	mvns	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	400a      	ands	r2, r1
 8005dc2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	685a      	ldr	r2, [r3, #4]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	4413      	add	r3, r2
 8005ddc:	3b05      	subs	r3, #5
 8005dde:	fa00 f203 	lsl.w	r2, r0, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	635a      	str	r2, [r3, #52]	; 0x34
 8005dea:	e04c      	b.n	8005e86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	2b0c      	cmp	r3, #12
 8005df2:	d824      	bhi.n	8005e3e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	009b      	lsls	r3, r3, #2
 8005e02:	4413      	add	r3, r2
 8005e04:	3b23      	subs	r3, #35	; 0x23
 8005e06:	221f      	movs	r2, #31
 8005e08:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0c:	43da      	mvns	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	400a      	ands	r2, r1
 8005e14:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	4618      	mov	r0, r3
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	3b23      	subs	r3, #35	; 0x23
 8005e30:	fa00 f203 	lsl.w	r2, r0, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	631a      	str	r2, [r3, #48]	; 0x30
 8005e3c:	e023      	b.n	8005e86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	685a      	ldr	r2, [r3, #4]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	4413      	add	r3, r2
 8005e4e:	3b41      	subs	r3, #65	; 0x41
 8005e50:	221f      	movs	r2, #31
 8005e52:	fa02 f303 	lsl.w	r3, r2, r3
 8005e56:	43da      	mvns	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	400a      	ands	r2, r1
 8005e5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	685a      	ldr	r2, [r3, #4]
 8005e72:	4613      	mov	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	4413      	add	r3, r2
 8005e78:	3b41      	subs	r3, #65	; 0x41
 8005e7a:	fa00 f203 	lsl.w	r2, r0, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	430a      	orrs	r2, r1
 8005e84:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e86:	4b29      	ldr	r3, [pc, #164]	; (8005f2c <HAL_ADC_ConfigChannel+0x250>)
 8005e88:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a28      	ldr	r2, [pc, #160]	; (8005f30 <HAL_ADC_ConfigChannel+0x254>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d10f      	bne.n	8005eb4 <HAL_ADC_ConfigChannel+0x1d8>
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	2b12      	cmp	r3, #18
 8005e9a:	d10b      	bne.n	8005eb4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a1d      	ldr	r2, [pc, #116]	; (8005f30 <HAL_ADC_ConfigChannel+0x254>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d12b      	bne.n	8005f16 <HAL_ADC_ConfigChannel+0x23a>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a1c      	ldr	r2, [pc, #112]	; (8005f34 <HAL_ADC_ConfigChannel+0x258>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d003      	beq.n	8005ed0 <HAL_ADC_ConfigChannel+0x1f4>
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2b11      	cmp	r3, #17
 8005ece:	d122      	bne.n	8005f16 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a11      	ldr	r2, [pc, #68]	; (8005f34 <HAL_ADC_ConfigChannel+0x258>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d111      	bne.n	8005f16 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005ef2:	4b11      	ldr	r3, [pc, #68]	; (8005f38 <HAL_ADC_ConfigChannel+0x25c>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a11      	ldr	r2, [pc, #68]	; (8005f3c <HAL_ADC_ConfigChannel+0x260>)
 8005ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8005efc:	0c9a      	lsrs	r2, r3, #18
 8005efe:	4613      	mov	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	4413      	add	r3, r2
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005f08:	e002      	b.n	8005f10 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1f9      	bne.n	8005f0a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3714      	adds	r7, #20
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	40012300 	.word	0x40012300
 8005f30:	40012000 	.word	0x40012000
 8005f34:	10000012 	.word	0x10000012
 8005f38:	20000008 	.word	0x20000008
 8005f3c:	431bde83 	.word	0x431bde83

08005f40 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005f48:	4b79      	ldr	r3, [pc, #484]	; (8006130 <ADC_Init+0x1f0>)
 8005f4a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	431a      	orrs	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	685a      	ldr	r2, [r3, #4]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6859      	ldr	r1, [r3, #4]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	021a      	lsls	r2, r3, #8
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	685a      	ldr	r2, [r3, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005f98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	6859      	ldr	r1, [r3, #4]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	689a      	ldr	r2, [r3, #8]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	689a      	ldr	r2, [r3, #8]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6899      	ldr	r1, [r3, #8]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68da      	ldr	r2, [r3, #12]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd2:	4a58      	ldr	r2, [pc, #352]	; (8006134 <ADC_Init+0x1f4>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d022      	beq.n	800601e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689a      	ldr	r2, [r3, #8]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005fe6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	6899      	ldr	r1, [r3, #8]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	430a      	orrs	r2, r1
 8005ff8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006008:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6899      	ldr	r1, [r3, #8]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	430a      	orrs	r2, r1
 800601a:	609a      	str	r2, [r3, #8]
 800601c:	e00f      	b.n	800603e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800602c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800603c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689a      	ldr	r2, [r3, #8]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 0202 	bic.w	r2, r2, #2
 800604c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6899      	ldr	r1, [r3, #8]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	7e1b      	ldrb	r3, [r3, #24]
 8006058:	005a      	lsls	r2, r3, #1
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d01b      	beq.n	80060a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800607a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800608a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	6859      	ldr	r1, [r3, #4]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006096:	3b01      	subs	r3, #1
 8006098:	035a      	lsls	r2, r3, #13
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	605a      	str	r2, [r3, #4]
 80060a2:	e007      	b.n	80060b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80060c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	69db      	ldr	r3, [r3, #28]
 80060ce:	3b01      	subs	r3, #1
 80060d0:	051a      	lsls	r2, r3, #20
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	430a      	orrs	r2, r1
 80060d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689a      	ldr	r2, [r3, #8]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80060e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	6899      	ldr	r1, [r3, #8]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80060f6:	025a      	lsls	r2, r3, #9
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	430a      	orrs	r2, r1
 80060fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689a      	ldr	r2, [r3, #8]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800610e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6899      	ldr	r1, [r3, #8]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	029a      	lsls	r2, r3, #10
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	609a      	str	r2, [r3, #8]
}
 8006124:	bf00      	nop
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	40012300 	.word	0x40012300
 8006134:	0f000001 	.word	0x0f000001

08006138 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f003 0307 	and.w	r3, r3, #7
 8006146:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006148:	4b0c      	ldr	r3, [pc, #48]	; (800617c <__NVIC_SetPriorityGrouping+0x44>)
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800614e:	68ba      	ldr	r2, [r7, #8]
 8006150:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006154:	4013      	ands	r3, r2
 8006156:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006160:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800616a:	4a04      	ldr	r2, [pc, #16]	; (800617c <__NVIC_SetPriorityGrouping+0x44>)
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	60d3      	str	r3, [r2, #12]
}
 8006170:	bf00      	nop
 8006172:	3714      	adds	r7, #20
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr
 800617c:	e000ed00 	.word	0xe000ed00

08006180 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006180:	b480      	push	{r7}
 8006182:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006184:	4b04      	ldr	r3, [pc, #16]	; (8006198 <__NVIC_GetPriorityGrouping+0x18>)
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	0a1b      	lsrs	r3, r3, #8
 800618a:	f003 0307 	and.w	r3, r3, #7
}
 800618e:	4618      	mov	r0, r3
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr
 8006198:	e000ed00 	.word	0xe000ed00

0800619c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	4603      	mov	r3, r0
 80061a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	db0b      	blt.n	80061c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061ae:	79fb      	ldrb	r3, [r7, #7]
 80061b0:	f003 021f 	and.w	r2, r3, #31
 80061b4:	4907      	ldr	r1, [pc, #28]	; (80061d4 <__NVIC_EnableIRQ+0x38>)
 80061b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061ba:	095b      	lsrs	r3, r3, #5
 80061bc:	2001      	movs	r0, #1
 80061be:	fa00 f202 	lsl.w	r2, r0, r2
 80061c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80061c6:	bf00      	nop
 80061c8:	370c      	adds	r7, #12
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	e000e100 	.word	0xe000e100

080061d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	4603      	mov	r3, r0
 80061e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	db12      	blt.n	8006210 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061ea:	79fb      	ldrb	r3, [r7, #7]
 80061ec:	f003 021f 	and.w	r2, r3, #31
 80061f0:	490a      	ldr	r1, [pc, #40]	; (800621c <__NVIC_DisableIRQ+0x44>)
 80061f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061f6:	095b      	lsrs	r3, r3, #5
 80061f8:	2001      	movs	r0, #1
 80061fa:	fa00 f202 	lsl.w	r2, r0, r2
 80061fe:	3320      	adds	r3, #32
 8006200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006204:	f3bf 8f4f 	dsb	sy
}
 8006208:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800620a:	f3bf 8f6f 	isb	sy
}
 800620e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr
 800621c:	e000e100 	.word	0xe000e100

08006220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	4603      	mov	r3, r0
 8006228:	6039      	str	r1, [r7, #0]
 800622a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800622c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006230:	2b00      	cmp	r3, #0
 8006232:	db0a      	blt.n	800624a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	b2da      	uxtb	r2, r3
 8006238:	490c      	ldr	r1, [pc, #48]	; (800626c <__NVIC_SetPriority+0x4c>)
 800623a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800623e:	0112      	lsls	r2, r2, #4
 8006240:	b2d2      	uxtb	r2, r2
 8006242:	440b      	add	r3, r1
 8006244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006248:	e00a      	b.n	8006260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	b2da      	uxtb	r2, r3
 800624e:	4908      	ldr	r1, [pc, #32]	; (8006270 <__NVIC_SetPriority+0x50>)
 8006250:	79fb      	ldrb	r3, [r7, #7]
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	3b04      	subs	r3, #4
 8006258:	0112      	lsls	r2, r2, #4
 800625a:	b2d2      	uxtb	r2, r2
 800625c:	440b      	add	r3, r1
 800625e:	761a      	strb	r2, [r3, #24]
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr
 800626c:	e000e100 	.word	0xe000e100
 8006270:	e000ed00 	.word	0xe000ed00

08006274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006274:	b480      	push	{r7}
 8006276:	b089      	sub	sp, #36	; 0x24
 8006278:	af00      	add	r7, sp, #0
 800627a:	60f8      	str	r0, [r7, #12]
 800627c:	60b9      	str	r1, [r7, #8]
 800627e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f003 0307 	and.w	r3, r3, #7
 8006286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	f1c3 0307 	rsb	r3, r3, #7
 800628e:	2b04      	cmp	r3, #4
 8006290:	bf28      	it	cs
 8006292:	2304      	movcs	r3, #4
 8006294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	3304      	adds	r3, #4
 800629a:	2b06      	cmp	r3, #6
 800629c:	d902      	bls.n	80062a4 <NVIC_EncodePriority+0x30>
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	3b03      	subs	r3, #3
 80062a2:	e000      	b.n	80062a6 <NVIC_EncodePriority+0x32>
 80062a4:	2300      	movs	r3, #0
 80062a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062a8:	f04f 32ff 	mov.w	r2, #4294967295
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	43da      	mvns	r2, r3
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	401a      	ands	r2, r3
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062bc:	f04f 31ff 	mov.w	r1, #4294967295
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	fa01 f303 	lsl.w	r3, r1, r3
 80062c6:	43d9      	mvns	r1, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062cc:	4313      	orrs	r3, r2
         );
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3724      	adds	r7, #36	; 0x24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr
	...

080062dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062ec:	d301      	bcc.n	80062f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062ee:	2301      	movs	r3, #1
 80062f0:	e00f      	b.n	8006312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062f2:	4a0a      	ldr	r2, [pc, #40]	; (800631c <SysTick_Config+0x40>)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	3b01      	subs	r3, #1
 80062f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062fa:	210f      	movs	r1, #15
 80062fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006300:	f7ff ff8e 	bl	8006220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006304:	4b05      	ldr	r3, [pc, #20]	; (800631c <SysTick_Config+0x40>)
 8006306:	2200      	movs	r2, #0
 8006308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800630a:	4b04      	ldr	r3, [pc, #16]	; (800631c <SysTick_Config+0x40>)
 800630c:	2207      	movs	r2, #7
 800630e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3708      	adds	r7, #8
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	e000e010 	.word	0xe000e010

08006320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff ff05 	bl	8006138 <__NVIC_SetPriorityGrouping>
}
 800632e:	bf00      	nop
 8006330:	3708      	adds	r7, #8
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006336:	b580      	push	{r7, lr}
 8006338:	b086      	sub	sp, #24
 800633a:	af00      	add	r7, sp, #0
 800633c:	4603      	mov	r3, r0
 800633e:	60b9      	str	r1, [r7, #8]
 8006340:	607a      	str	r2, [r7, #4]
 8006342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006344:	2300      	movs	r3, #0
 8006346:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006348:	f7ff ff1a 	bl	8006180 <__NVIC_GetPriorityGrouping>
 800634c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	68b9      	ldr	r1, [r7, #8]
 8006352:	6978      	ldr	r0, [r7, #20]
 8006354:	f7ff ff8e 	bl	8006274 <NVIC_EncodePriority>
 8006358:	4602      	mov	r2, r0
 800635a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800635e:	4611      	mov	r1, r2
 8006360:	4618      	mov	r0, r3
 8006362:	f7ff ff5d 	bl	8006220 <__NVIC_SetPriority>
}
 8006366:	bf00      	nop
 8006368:	3718      	adds	r7, #24
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b082      	sub	sp, #8
 8006372:	af00      	add	r7, sp, #0
 8006374:	4603      	mov	r3, r0
 8006376:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff ff0d 	bl	800619c <__NVIC_EnableIRQ>
}
 8006382:	bf00      	nop
 8006384:	3708      	adds	r7, #8
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800638a:	b580      	push	{r7, lr}
 800638c:	b082      	sub	sp, #8
 800638e:	af00      	add	r7, sp, #0
 8006390:	4603      	mov	r3, r0
 8006392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006398:	4618      	mov	r0, r3
 800639a:	f7ff ff1d 	bl	80061d8 <__NVIC_DisableIRQ>
}
 800639e:	bf00      	nop
 80063a0:	3708      	adds	r7, #8
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80063a6:	b580      	push	{r7, lr}
 80063a8:	b082      	sub	sp, #8
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7ff ff94 	bl	80062dc <SysTick_Config>
 80063b4:	4603      	mov	r3, r0
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
	...

080063c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80063c8:	2300      	movs	r3, #0
 80063ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80063cc:	f7ff fa74 	bl	80058b8 <HAL_GetTick>
 80063d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d101      	bne.n	80063dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e099      	b.n	8006510 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2202      	movs	r2, #2
 80063e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 0201 	bic.w	r2, r2, #1
 80063fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063fc:	e00f      	b.n	800641e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80063fe:	f7ff fa5b 	bl	80058b8 <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b05      	cmp	r3, #5
 800640a:	d908      	bls.n	800641e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2220      	movs	r2, #32
 8006410:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2203      	movs	r2, #3
 8006416:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e078      	b.n	8006510 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1e8      	bne.n	80063fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	4b38      	ldr	r3, [pc, #224]	; (8006518 <HAL_DMA_Init+0x158>)
 8006438:	4013      	ands	r3, r2
 800643a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685a      	ldr	r2, [r3, #4]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800644a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006456:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006462:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6a1b      	ldr	r3, [r3, #32]
 8006468:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	4313      	orrs	r3, r2
 800646e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006474:	2b04      	cmp	r3, #4
 8006476:	d107      	bne.n	8006488 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006480:	4313      	orrs	r3, r2
 8006482:	697a      	ldr	r2, [r7, #20]
 8006484:	4313      	orrs	r3, r2
 8006486:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	f023 0307 	bic.w	r3, r3, #7
 800649e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ae:	2b04      	cmp	r3, #4
 80064b0:	d117      	bne.n	80064e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d00e      	beq.n	80064e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 fb6d 	bl	8006ba4 <DMA_CheckFifoParam>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d008      	beq.n	80064e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2240      	movs	r2, #64	; 0x40
 80064d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2201      	movs	r2, #1
 80064da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80064de:	2301      	movs	r3, #1
 80064e0:	e016      	b.n	8006510 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 fb24 	bl	8006b38 <DMA_CalcBaseAndBitshift>
 80064f0:	4603      	mov	r3, r0
 80064f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064f8:	223f      	movs	r2, #63	; 0x3f
 80064fa:	409a      	lsls	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2201      	movs	r2, #1
 800650a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3718      	adds	r7, #24
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	f010803f 	.word	0xf010803f

0800651c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e050      	b.n	80065d0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006534:	b2db      	uxtb	r3, r3
 8006536:	2b02      	cmp	r3, #2
 8006538:	d101      	bne.n	800653e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800653a:	2302      	movs	r3, #2
 800653c:	e048      	b.n	80065d0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f022 0201 	bic.w	r2, r2, #1
 800654c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2200      	movs	r2, #0
 8006554:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2200      	movs	r2, #0
 800655c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2200      	movs	r2, #0
 8006564:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2200      	movs	r2, #0
 800656c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2200      	movs	r2, #0
 8006574:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2221      	movs	r2, #33	; 0x21
 800657c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fada 	bl	8006b38 <DMA_CalcBaseAndBitshift>
 8006584:	4603      	mov	r3, r0
 8006586:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2200      	movs	r2, #0
 80065a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065b0:	223f      	movs	r2, #63	; 0x3f
 80065b2:	409a      	lsls	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3710      	adds	r7, #16
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b086      	sub	sp, #24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]
 80065e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065e6:	2300      	movs	r3, #0
 80065e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80065f6:	2b01      	cmp	r3, #1
 80065f8:	d101      	bne.n	80065fe <HAL_DMA_Start_IT+0x26>
 80065fa:	2302      	movs	r3, #2
 80065fc:	e040      	b.n	8006680 <HAL_DMA_Start_IT+0xa8>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b01      	cmp	r3, #1
 8006610:	d12f      	bne.n	8006672 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2202      	movs	r2, #2
 8006616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	68b9      	ldr	r1, [r7, #8]
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 fa58 	bl	8006adc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006630:	223f      	movs	r2, #63	; 0x3f
 8006632:	409a      	lsls	r2, r3
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f042 0216 	orr.w	r2, r2, #22
 8006646:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800664c:	2b00      	cmp	r3, #0
 800664e:	d007      	beq.n	8006660 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f042 0208 	orr.w	r2, r2, #8
 800665e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f042 0201 	orr.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	e005      	b.n	800667e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800667a:	2302      	movs	r3, #2
 800667c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800667e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006680:	4618      	mov	r0, r3
 8006682:	3718      	adds	r7, #24
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}

08006688 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006694:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006696:	f7ff f90f 	bl	80058b8 <HAL_GetTick>
 800669a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d008      	beq.n	80066ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2280      	movs	r2, #128	; 0x80
 80066ac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e052      	b.n	8006760 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f022 0216 	bic.w	r2, r2, #22
 80066c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	695a      	ldr	r2, [r3, #20]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d103      	bne.n	80066ea <HAL_DMA_Abort+0x62>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681a      	ldr	r2, [r3, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f022 0208 	bic.w	r2, r2, #8
 80066f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f022 0201 	bic.w	r2, r2, #1
 8006708:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800670a:	e013      	b.n	8006734 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800670c:	f7ff f8d4 	bl	80058b8 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b05      	cmp	r3, #5
 8006718:	d90c      	bls.n	8006734 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2220      	movs	r2, #32
 800671e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2203      	movs	r2, #3
 8006724:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006730:	2303      	movs	r3, #3
 8006732:	e015      	b.n	8006760 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1e4      	bne.n	800670c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006746:	223f      	movs	r2, #63	; 0x3f
 8006748:	409a      	lsls	r2, r3
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006776:	b2db      	uxtb	r3, r3
 8006778:	2b02      	cmp	r3, #2
 800677a:	d004      	beq.n	8006786 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2280      	movs	r2, #128	; 0x80
 8006780:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e00c      	b.n	80067a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2205      	movs	r2, #5
 800678a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 0201 	bic.w	r2, r2, #1
 800679c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800679e:	2300      	movs	r3, #0
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b086      	sub	sp, #24
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80067b4:	2300      	movs	r3, #0
 80067b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80067b8:	4b8e      	ldr	r3, [pc, #568]	; (80069f4 <HAL_DMA_IRQHandler+0x248>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a8e      	ldr	r2, [pc, #568]	; (80069f8 <HAL_DMA_IRQHandler+0x24c>)
 80067be:	fba2 2303 	umull	r2, r3, r2, r3
 80067c2:	0a9b      	lsrs	r3, r3, #10
 80067c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067d6:	2208      	movs	r2, #8
 80067d8:	409a      	lsls	r2, r3
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	4013      	ands	r3, r2
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d01a      	beq.n	8006818 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0304 	and.w	r3, r3, #4
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d013      	beq.n	8006818 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 0204 	bic.w	r2, r2, #4
 80067fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006804:	2208      	movs	r2, #8
 8006806:	409a      	lsls	r2, r3
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006810:	f043 0201 	orr.w	r2, r3, #1
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800681c:	2201      	movs	r2, #1
 800681e:	409a      	lsls	r2, r3
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	4013      	ands	r3, r2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d012      	beq.n	800684e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00b      	beq.n	800684e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800683a:	2201      	movs	r2, #1
 800683c:	409a      	lsls	r2, r3
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006846:	f043 0202 	orr.w	r2, r3, #2
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006852:	2204      	movs	r2, #4
 8006854:	409a      	lsls	r2, r3
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	4013      	ands	r3, r2
 800685a:	2b00      	cmp	r3, #0
 800685c:	d012      	beq.n	8006884 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0302 	and.w	r3, r3, #2
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00b      	beq.n	8006884 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006870:	2204      	movs	r2, #4
 8006872:	409a      	lsls	r2, r3
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800687c:	f043 0204 	orr.w	r2, r3, #4
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006888:	2210      	movs	r2, #16
 800688a:	409a      	lsls	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	4013      	ands	r3, r2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d043      	beq.n	800691c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0308 	and.w	r3, r3, #8
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d03c      	beq.n	800691c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068a6:	2210      	movs	r2, #16
 80068a8:	409a      	lsls	r2, r3
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d018      	beq.n	80068ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d108      	bne.n	80068dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d024      	beq.n	800691c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	4798      	blx	r3
 80068da:	e01f      	b.n	800691c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d01b      	beq.n	800691c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	4798      	blx	r3
 80068ec:	e016      	b.n	800691c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d107      	bne.n	800690c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f022 0208 	bic.w	r2, r2, #8
 800690a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d003      	beq.n	800691c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006920:	2220      	movs	r2, #32
 8006922:	409a      	lsls	r2, r3
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	4013      	ands	r3, r2
 8006928:	2b00      	cmp	r3, #0
 800692a:	f000 808f 	beq.w	8006a4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f003 0310 	and.w	r3, r3, #16
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 8087 	beq.w	8006a4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006942:	2220      	movs	r2, #32
 8006944:	409a      	lsls	r2, r3
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b05      	cmp	r3, #5
 8006954:	d136      	bne.n	80069c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 0216 	bic.w	r2, r2, #22
 8006964:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006974:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800697a:	2b00      	cmp	r3, #0
 800697c:	d103      	bne.n	8006986 <HAL_DMA_IRQHandler+0x1da>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006982:	2b00      	cmp	r3, #0
 8006984:	d007      	beq.n	8006996 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0208 	bic.w	r2, r2, #8
 8006994:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800699a:	223f      	movs	r2, #63	; 0x3f
 800699c:	409a      	lsls	r2, r3
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d07e      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	4798      	blx	r3
        }
        return;
 80069c2:	e079      	b.n	8006ab8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d01d      	beq.n	8006a0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d10d      	bne.n	80069fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d031      	beq.n	8006a4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	4798      	blx	r3
 80069f0:	e02c      	b.n	8006a4c <HAL_DMA_IRQHandler+0x2a0>
 80069f2:	bf00      	nop
 80069f4:	20000008 	.word	0x20000008
 80069f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d023      	beq.n	8006a4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	4798      	blx	r3
 8006a0c:	e01e      	b.n	8006a4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d10f      	bne.n	8006a3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f022 0210 	bic.w	r2, r2, #16
 8006a2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d003      	beq.n	8006a4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d032      	beq.n	8006aba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a58:	f003 0301 	and.w	r3, r3, #1
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d022      	beq.n	8006aa6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2205      	movs	r2, #5
 8006a64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f022 0201 	bic.w	r2, r2, #1
 8006a76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	60bb      	str	r3, [r7, #8]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d307      	bcc.n	8006a94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f003 0301 	and.w	r3, r3, #1
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1f2      	bne.n	8006a78 <HAL_DMA_IRQHandler+0x2cc>
 8006a92:	e000      	b.n	8006a96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006a94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d005      	beq.n	8006aba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	4798      	blx	r3
 8006ab6:	e000      	b.n	8006aba <HAL_DMA_IRQHandler+0x30e>
        return;
 8006ab8:	bf00      	nop
    }
  }
}
 8006aba:	3718      	adds	r7, #24
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b083      	sub	sp, #12
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ace:	b2db      	uxtb	r3, r3
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
 8006ae8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006af8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	683a      	ldr	r2, [r7, #0]
 8006b00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	2b40      	cmp	r3, #64	; 0x40
 8006b08:	d108      	bne.n	8006b1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006b1a:	e007      	b.n	8006b2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	60da      	str	r2, [r3, #12]
}
 8006b2c:	bf00      	nop
 8006b2e:	3714      	adds	r7, #20
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr

08006b38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	3b10      	subs	r3, #16
 8006b48:	4a14      	ldr	r2, [pc, #80]	; (8006b9c <DMA_CalcBaseAndBitshift+0x64>)
 8006b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b4e:	091b      	lsrs	r3, r3, #4
 8006b50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006b52:	4a13      	ldr	r2, [pc, #76]	; (8006ba0 <DMA_CalcBaseAndBitshift+0x68>)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	4413      	add	r3, r2
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2b03      	cmp	r3, #3
 8006b64:	d909      	bls.n	8006b7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b6e:	f023 0303 	bic.w	r3, r3, #3
 8006b72:	1d1a      	adds	r2, r3, #4
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	659a      	str	r2, [r3, #88]	; 0x58
 8006b78:	e007      	b.n	8006b8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b82:	f023 0303 	bic.w	r3, r3, #3
 8006b86:	687a      	ldr	r2, [r7, #4]
 8006b88:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	aaaaaaab 	.word	0xaaaaaaab
 8006ba0:	080114d0 	.word	0x080114d0

08006ba4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b085      	sub	sp, #20
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bac:	2300      	movs	r3, #0
 8006bae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d11f      	bne.n	8006bfe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2b03      	cmp	r3, #3
 8006bc2:	d856      	bhi.n	8006c72 <DMA_CheckFifoParam+0xce>
 8006bc4:	a201      	add	r2, pc, #4	; (adr r2, 8006bcc <DMA_CheckFifoParam+0x28>)
 8006bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bca:	bf00      	nop
 8006bcc:	08006bdd 	.word	0x08006bdd
 8006bd0:	08006bef 	.word	0x08006bef
 8006bd4:	08006bdd 	.word	0x08006bdd
 8006bd8:	08006c73 	.word	0x08006c73
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d046      	beq.n	8006c76 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bec:	e043      	b.n	8006c76 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006bf6:	d140      	bne.n	8006c7a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bfc:	e03d      	b.n	8006c7a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c06:	d121      	bne.n	8006c4c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	2b03      	cmp	r3, #3
 8006c0c:	d837      	bhi.n	8006c7e <DMA_CheckFifoParam+0xda>
 8006c0e:	a201      	add	r2, pc, #4	; (adr r2, 8006c14 <DMA_CheckFifoParam+0x70>)
 8006c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c14:	08006c25 	.word	0x08006c25
 8006c18:	08006c2b 	.word	0x08006c2b
 8006c1c:	08006c25 	.word	0x08006c25
 8006c20:	08006c3d 	.word	0x08006c3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006c24:	2301      	movs	r3, #1
 8006c26:	73fb      	strb	r3, [r7, #15]
      break;
 8006c28:	e030      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d025      	beq.n	8006c82 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c3a:	e022      	b.n	8006c82 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c40:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c44:	d11f      	bne.n	8006c86 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006c4a:	e01c      	b.n	8006c86 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d903      	bls.n	8006c5a <DMA_CheckFifoParam+0xb6>
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	2b03      	cmp	r3, #3
 8006c56:	d003      	beq.n	8006c60 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006c58:	e018      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	73fb      	strb	r3, [r7, #15]
      break;
 8006c5e:	e015      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00e      	beq.n	8006c8a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	73fb      	strb	r3, [r7, #15]
      break;
 8006c70:	e00b      	b.n	8006c8a <DMA_CheckFifoParam+0xe6>
      break;
 8006c72:	bf00      	nop
 8006c74:	e00a      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      break;
 8006c76:	bf00      	nop
 8006c78:	e008      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      break;
 8006c7a:	bf00      	nop
 8006c7c:	e006      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      break;
 8006c7e:	bf00      	nop
 8006c80:	e004      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      break;
 8006c82:	bf00      	nop
 8006c84:	e002      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      break;   
 8006c86:	bf00      	nop
 8006c88:	e000      	b.n	8006c8c <DMA_CheckFifoParam+0xe8>
      break;
 8006c8a:	bf00      	nop
    }
  } 
  
  return status; 
 8006c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop

08006c9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b089      	sub	sp, #36	; 0x24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006caa:	2300      	movs	r3, #0
 8006cac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	61fb      	str	r3, [r7, #28]
 8006cb6:	e165      	b.n	8006f84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006cb8:	2201      	movs	r2, #1
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	4013      	ands	r3, r2
 8006cca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006ccc:	693a      	ldr	r2, [r7, #16]
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	f040 8154 	bne.w	8006f7e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f003 0303 	and.w	r3, r3, #3
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d005      	beq.n	8006cee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d130      	bne.n	8006d50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	005b      	lsls	r3, r3, #1
 8006cf8:	2203      	movs	r2, #3
 8006cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8006cfe:	43db      	mvns	r3, r3
 8006d00:	69ba      	ldr	r2, [r7, #24]
 8006d02:	4013      	ands	r3, r2
 8006d04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	68da      	ldr	r2, [r3, #12]
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	005b      	lsls	r3, r3, #1
 8006d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d12:	69ba      	ldr	r2, [r7, #24]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	69ba      	ldr	r2, [r7, #24]
 8006d1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006d24:	2201      	movs	r2, #1
 8006d26:	69fb      	ldr	r3, [r7, #28]
 8006d28:	fa02 f303 	lsl.w	r3, r2, r3
 8006d2c:	43db      	mvns	r3, r3
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	4013      	ands	r3, r2
 8006d32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	091b      	lsrs	r3, r3, #4
 8006d3a:	f003 0201 	and.w	r2, r3, #1
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	fa02 f303 	lsl.w	r3, r2, r3
 8006d44:	69ba      	ldr	r2, [r7, #24]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	69ba      	ldr	r2, [r7, #24]
 8006d4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	f003 0303 	and.w	r3, r3, #3
 8006d58:	2b03      	cmp	r3, #3
 8006d5a:	d017      	beq.n	8006d8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	005b      	lsls	r3, r3, #1
 8006d66:	2203      	movs	r2, #3
 8006d68:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4013      	ands	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	005b      	lsls	r3, r3, #1
 8006d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	69ba      	ldr	r2, [r7, #24]
 8006d8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	f003 0303 	and.w	r3, r3, #3
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d123      	bne.n	8006de0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	08da      	lsrs	r2, r3, #3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	3208      	adds	r2, #8
 8006da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	f003 0307 	and.w	r3, r3, #7
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	220f      	movs	r2, #15
 8006db0:	fa02 f303 	lsl.w	r3, r2, r3
 8006db4:	43db      	mvns	r3, r3
 8006db6:	69ba      	ldr	r2, [r7, #24]
 8006db8:	4013      	ands	r3, r2
 8006dba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	691a      	ldr	r2, [r3, #16]
 8006dc0:	69fb      	ldr	r3, [r7, #28]
 8006dc2:	f003 0307 	and.w	r3, r3, #7
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dcc:	69ba      	ldr	r2, [r7, #24]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	08da      	lsrs	r2, r3, #3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	3208      	adds	r2, #8
 8006dda:	69b9      	ldr	r1, [r7, #24]
 8006ddc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	005b      	lsls	r3, r3, #1
 8006dea:	2203      	movs	r2, #3
 8006dec:	fa02 f303 	lsl.w	r3, r2, r3
 8006df0:	43db      	mvns	r3, r3
 8006df2:	69ba      	ldr	r2, [r7, #24]
 8006df4:	4013      	ands	r3, r2
 8006df6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	f003 0203 	and.w	r2, r3, #3
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	fa02 f303 	lsl.w	r3, r2, r3
 8006e08:	69ba      	ldr	r2, [r7, #24]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	69ba      	ldr	r2, [r7, #24]
 8006e12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	f000 80ae 	beq.w	8006f7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e22:	2300      	movs	r3, #0
 8006e24:	60fb      	str	r3, [r7, #12]
 8006e26:	4b5d      	ldr	r3, [pc, #372]	; (8006f9c <HAL_GPIO_Init+0x300>)
 8006e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e2a:	4a5c      	ldr	r2, [pc, #368]	; (8006f9c <HAL_GPIO_Init+0x300>)
 8006e2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e30:	6453      	str	r3, [r2, #68]	; 0x44
 8006e32:	4b5a      	ldr	r3, [pc, #360]	; (8006f9c <HAL_GPIO_Init+0x300>)
 8006e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e3a:	60fb      	str	r3, [r7, #12]
 8006e3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006e3e:	4a58      	ldr	r2, [pc, #352]	; (8006fa0 <HAL_GPIO_Init+0x304>)
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	089b      	lsrs	r3, r3, #2
 8006e44:	3302      	adds	r3, #2
 8006e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	f003 0303 	and.w	r3, r3, #3
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	220f      	movs	r2, #15
 8006e56:	fa02 f303 	lsl.w	r3, r2, r3
 8006e5a:	43db      	mvns	r3, r3
 8006e5c:	69ba      	ldr	r2, [r7, #24]
 8006e5e:	4013      	ands	r3, r2
 8006e60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	4a4f      	ldr	r2, [pc, #316]	; (8006fa4 <HAL_GPIO_Init+0x308>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d025      	beq.n	8006eb6 <HAL_GPIO_Init+0x21a>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a4e      	ldr	r2, [pc, #312]	; (8006fa8 <HAL_GPIO_Init+0x30c>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d01f      	beq.n	8006eb2 <HAL_GPIO_Init+0x216>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a4d      	ldr	r2, [pc, #308]	; (8006fac <HAL_GPIO_Init+0x310>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d019      	beq.n	8006eae <HAL_GPIO_Init+0x212>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a4c      	ldr	r2, [pc, #304]	; (8006fb0 <HAL_GPIO_Init+0x314>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d013      	beq.n	8006eaa <HAL_GPIO_Init+0x20e>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a4b      	ldr	r2, [pc, #300]	; (8006fb4 <HAL_GPIO_Init+0x318>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d00d      	beq.n	8006ea6 <HAL_GPIO_Init+0x20a>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a4a      	ldr	r2, [pc, #296]	; (8006fb8 <HAL_GPIO_Init+0x31c>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d007      	beq.n	8006ea2 <HAL_GPIO_Init+0x206>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a49      	ldr	r2, [pc, #292]	; (8006fbc <HAL_GPIO_Init+0x320>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d101      	bne.n	8006e9e <HAL_GPIO_Init+0x202>
 8006e9a:	2306      	movs	r3, #6
 8006e9c:	e00c      	b.n	8006eb8 <HAL_GPIO_Init+0x21c>
 8006e9e:	2307      	movs	r3, #7
 8006ea0:	e00a      	b.n	8006eb8 <HAL_GPIO_Init+0x21c>
 8006ea2:	2305      	movs	r3, #5
 8006ea4:	e008      	b.n	8006eb8 <HAL_GPIO_Init+0x21c>
 8006ea6:	2304      	movs	r3, #4
 8006ea8:	e006      	b.n	8006eb8 <HAL_GPIO_Init+0x21c>
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e004      	b.n	8006eb8 <HAL_GPIO_Init+0x21c>
 8006eae:	2302      	movs	r3, #2
 8006eb0:	e002      	b.n	8006eb8 <HAL_GPIO_Init+0x21c>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e000      	b.n	8006eb8 <HAL_GPIO_Init+0x21c>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	69fa      	ldr	r2, [r7, #28]
 8006eba:	f002 0203 	and.w	r2, r2, #3
 8006ebe:	0092      	lsls	r2, r2, #2
 8006ec0:	4093      	lsls	r3, r2
 8006ec2:	69ba      	ldr	r2, [r7, #24]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006ec8:	4935      	ldr	r1, [pc, #212]	; (8006fa0 <HAL_GPIO_Init+0x304>)
 8006eca:	69fb      	ldr	r3, [r7, #28]
 8006ecc:	089b      	lsrs	r3, r3, #2
 8006ece:	3302      	adds	r3, #2
 8006ed0:	69ba      	ldr	r2, [r7, #24]
 8006ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006ed6:	4b3a      	ldr	r3, [pc, #232]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	43db      	mvns	r3, r3
 8006ee0:	69ba      	ldr	r2, [r7, #24]
 8006ee2:	4013      	ands	r3, r2
 8006ee4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d003      	beq.n	8006efa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006ef2:	69ba      	ldr	r2, [r7, #24]
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006efa:	4a31      	ldr	r2, [pc, #196]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006f00:	4b2f      	ldr	r3, [pc, #188]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	43db      	mvns	r3, r3
 8006f0a:	69ba      	ldr	r2, [r7, #24]
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d003      	beq.n	8006f24 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006f1c:	69ba      	ldr	r2, [r7, #24]
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006f24:	4a26      	ldr	r2, [pc, #152]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006f2a:	4b25      	ldr	r3, [pc, #148]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	43db      	mvns	r3, r3
 8006f34:	69ba      	ldr	r2, [r7, #24]
 8006f36:	4013      	ands	r3, r2
 8006f38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d003      	beq.n	8006f4e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006f46:	69ba      	ldr	r2, [r7, #24]
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006f4e:	4a1c      	ldr	r2, [pc, #112]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006f50:	69bb      	ldr	r3, [r7, #24]
 8006f52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006f54:	4b1a      	ldr	r3, [pc, #104]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	43db      	mvns	r3, r3
 8006f5e:	69ba      	ldr	r2, [r7, #24]
 8006f60:	4013      	ands	r3, r2
 8006f62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d003      	beq.n	8006f78 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006f70:	69ba      	ldr	r2, [r7, #24]
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006f78:	4a11      	ldr	r2, [pc, #68]	; (8006fc0 <HAL_GPIO_Init+0x324>)
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	3301      	adds	r3, #1
 8006f82:	61fb      	str	r3, [r7, #28]
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	2b0f      	cmp	r3, #15
 8006f88:	f67f ae96 	bls.w	8006cb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006f8c:	bf00      	nop
 8006f8e:	bf00      	nop
 8006f90:	3724      	adds	r7, #36	; 0x24
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	40013800 	.word	0x40013800
 8006fa4:	40020000 	.word	0x40020000
 8006fa8:	40020400 	.word	0x40020400
 8006fac:	40020800 	.word	0x40020800
 8006fb0:	40020c00 	.word	0x40020c00
 8006fb4:	40021000 	.word	0x40021000
 8006fb8:	40021400 	.word	0x40021400
 8006fbc:	40021800 	.word	0x40021800
 8006fc0:	40013c00 	.word	0x40013c00

08006fc4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fda:	2300      	movs	r3, #0
 8006fdc:	617b      	str	r3, [r7, #20]
 8006fde:	e0c7      	b.n	8007170 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006fea:	683a      	ldr	r2, [r7, #0]
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	4013      	ands	r3, r2
 8006ff0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006ff2:	68fa      	ldr	r2, [r7, #12]
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	f040 80b7 	bne.w	800716a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006ffc:	4a62      	ldr	r2, [pc, #392]	; (8007188 <HAL_GPIO_DeInit+0x1c4>)
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	089b      	lsrs	r3, r3, #2
 8007002:	3302      	adds	r3, #2
 8007004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007008:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f003 0303 	and.w	r3, r3, #3
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	220f      	movs	r2, #15
 8007014:	fa02 f303 	lsl.w	r3, r2, r3
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	4013      	ands	r3, r2
 800701c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a5a      	ldr	r2, [pc, #360]	; (800718c <HAL_GPIO_DeInit+0x1c8>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d025      	beq.n	8007072 <HAL_GPIO_DeInit+0xae>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a59      	ldr	r2, [pc, #356]	; (8007190 <HAL_GPIO_DeInit+0x1cc>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d01f      	beq.n	800706e <HAL_GPIO_DeInit+0xaa>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4a58      	ldr	r2, [pc, #352]	; (8007194 <HAL_GPIO_DeInit+0x1d0>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d019      	beq.n	800706a <HAL_GPIO_DeInit+0xa6>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	4a57      	ldr	r2, [pc, #348]	; (8007198 <HAL_GPIO_DeInit+0x1d4>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d013      	beq.n	8007066 <HAL_GPIO_DeInit+0xa2>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	4a56      	ldr	r2, [pc, #344]	; (800719c <HAL_GPIO_DeInit+0x1d8>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d00d      	beq.n	8007062 <HAL_GPIO_DeInit+0x9e>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	4a55      	ldr	r2, [pc, #340]	; (80071a0 <HAL_GPIO_DeInit+0x1dc>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d007      	beq.n	800705e <HAL_GPIO_DeInit+0x9a>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	4a54      	ldr	r2, [pc, #336]	; (80071a4 <HAL_GPIO_DeInit+0x1e0>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d101      	bne.n	800705a <HAL_GPIO_DeInit+0x96>
 8007056:	2306      	movs	r3, #6
 8007058:	e00c      	b.n	8007074 <HAL_GPIO_DeInit+0xb0>
 800705a:	2307      	movs	r3, #7
 800705c:	e00a      	b.n	8007074 <HAL_GPIO_DeInit+0xb0>
 800705e:	2305      	movs	r3, #5
 8007060:	e008      	b.n	8007074 <HAL_GPIO_DeInit+0xb0>
 8007062:	2304      	movs	r3, #4
 8007064:	e006      	b.n	8007074 <HAL_GPIO_DeInit+0xb0>
 8007066:	2303      	movs	r3, #3
 8007068:	e004      	b.n	8007074 <HAL_GPIO_DeInit+0xb0>
 800706a:	2302      	movs	r3, #2
 800706c:	e002      	b.n	8007074 <HAL_GPIO_DeInit+0xb0>
 800706e:	2301      	movs	r3, #1
 8007070:	e000      	b.n	8007074 <HAL_GPIO_DeInit+0xb0>
 8007072:	2300      	movs	r3, #0
 8007074:	697a      	ldr	r2, [r7, #20]
 8007076:	f002 0203 	and.w	r2, r2, #3
 800707a:	0092      	lsls	r2, r2, #2
 800707c:	4093      	lsls	r3, r2
 800707e:	68ba      	ldr	r2, [r7, #8]
 8007080:	429a      	cmp	r2, r3
 8007082:	d132      	bne.n	80070ea <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007084:	4b48      	ldr	r3, [pc, #288]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	43db      	mvns	r3, r3
 800708c:	4946      	ldr	r1, [pc, #280]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 800708e:	4013      	ands	r3, r2
 8007090:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007092:	4b45      	ldr	r3, [pc, #276]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	43db      	mvns	r3, r3
 800709a:	4943      	ldr	r1, [pc, #268]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 800709c:	4013      	ands	r3, r2
 800709e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80070a0:	4b41      	ldr	r3, [pc, #260]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 80070a2:	68da      	ldr	r2, [r3, #12]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	43db      	mvns	r3, r3
 80070a8:	493f      	ldr	r1, [pc, #252]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 80070aa:	4013      	ands	r3, r2
 80070ac:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80070ae:	4b3e      	ldr	r3, [pc, #248]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 80070b0:	689a      	ldr	r2, [r3, #8]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	43db      	mvns	r3, r3
 80070b6:	493c      	ldr	r1, [pc, #240]	; (80071a8 <HAL_GPIO_DeInit+0x1e4>)
 80070b8:	4013      	ands	r3, r2
 80070ba:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f003 0303 	and.w	r3, r3, #3
 80070c2:	009b      	lsls	r3, r3, #2
 80070c4:	220f      	movs	r2, #15
 80070c6:	fa02 f303 	lsl.w	r3, r2, r3
 80070ca:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80070cc:	4a2e      	ldr	r2, [pc, #184]	; (8007188 <HAL_GPIO_DeInit+0x1c4>)
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	089b      	lsrs	r3, r3, #2
 80070d2:	3302      	adds	r3, #2
 80070d4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	43da      	mvns	r2, r3
 80070dc:	482a      	ldr	r0, [pc, #168]	; (8007188 <HAL_GPIO_DeInit+0x1c4>)
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	089b      	lsrs	r3, r3, #2
 80070e2:	400a      	ands	r2, r1
 80070e4:	3302      	adds	r3, #2
 80070e6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	005b      	lsls	r3, r3, #1
 80070f2:	2103      	movs	r1, #3
 80070f4:	fa01 f303 	lsl.w	r3, r1, r3
 80070f8:	43db      	mvns	r3, r3
 80070fa:	401a      	ands	r2, r3
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	08da      	lsrs	r2, r3, #3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	3208      	adds	r2, #8
 8007108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	f003 0307 	and.w	r3, r3, #7
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	220f      	movs	r2, #15
 8007116:	fa02 f303 	lsl.w	r3, r2, r3
 800711a:	43db      	mvns	r3, r3
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	08d2      	lsrs	r2, r2, #3
 8007120:	4019      	ands	r1, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	3208      	adds	r2, #8
 8007126:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	005b      	lsls	r3, r3, #1
 8007132:	2103      	movs	r1, #3
 8007134:	fa01 f303 	lsl.w	r3, r1, r3
 8007138:	43db      	mvns	r3, r3
 800713a:	401a      	ands	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	685a      	ldr	r2, [r3, #4]
 8007144:	2101      	movs	r1, #1
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	fa01 f303 	lsl.w	r3, r1, r3
 800714c:	43db      	mvns	r3, r3
 800714e:	401a      	ands	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	689a      	ldr	r2, [r3, #8]
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	005b      	lsls	r3, r3, #1
 800715c:	2103      	movs	r1, #3
 800715e:	fa01 f303 	lsl.w	r3, r1, r3
 8007162:	43db      	mvns	r3, r3
 8007164:	401a      	ands	r2, r3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	3301      	adds	r3, #1
 800716e:	617b      	str	r3, [r7, #20]
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	2b0f      	cmp	r3, #15
 8007174:	f67f af34 	bls.w	8006fe0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007178:	bf00      	nop
 800717a:	bf00      	nop
 800717c:	371c      	adds	r7, #28
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	40013800 	.word	0x40013800
 800718c:	40020000 	.word	0x40020000
 8007190:	40020400 	.word	0x40020400
 8007194:	40020800 	.word	0x40020800
 8007198:	40020c00 	.word	0x40020c00
 800719c:	40021000 	.word	0x40021000
 80071a0:	40021400 	.word	0x40021400
 80071a4:	40021800 	.word	0x40021800
 80071a8:	40013c00 	.word	0x40013c00

080071ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	460b      	mov	r3, r1
 80071b6:	807b      	strh	r3, [r7, #2]
 80071b8:	4613      	mov	r3, r2
 80071ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80071bc:	787b      	ldrb	r3, [r7, #1]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80071c2:	887a      	ldrh	r2, [r7, #2]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80071c8:	e003      	b.n	80071d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80071ca:	887b      	ldrh	r3, [r7, #2]
 80071cc:	041a      	lsls	r2, r3, #16
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	619a      	str	r2, [r3, #24]
}
 80071d2:	bf00      	nop
 80071d4:	370c      	adds	r7, #12
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr

080071de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80071de:	b480      	push	{r7}
 80071e0:	b085      	sub	sp, #20
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
 80071e6:	460b      	mov	r3, r1
 80071e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	695b      	ldr	r3, [r3, #20]
 80071ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80071f0:	887a      	ldrh	r2, [r7, #2]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	4013      	ands	r3, r2
 80071f6:	041a      	lsls	r2, r3, #16
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	43d9      	mvns	r1, r3
 80071fc:	887b      	ldrh	r3, [r7, #2]
 80071fe:	400b      	ands	r3, r1
 8007200:	431a      	orrs	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	619a      	str	r2, [r3, #24]
}
 8007206:	bf00      	nop
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
	...

08007214 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	4603      	mov	r3, r0
 800721c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800721e:	4b08      	ldr	r3, [pc, #32]	; (8007240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007220:	695a      	ldr	r2, [r3, #20]
 8007222:	88fb      	ldrh	r3, [r7, #6]
 8007224:	4013      	ands	r3, r2
 8007226:	2b00      	cmp	r3, #0
 8007228:	d006      	beq.n	8007238 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800722a:	4a05      	ldr	r2, [pc, #20]	; (8007240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800722c:	88fb      	ldrh	r3, [r7, #6]
 800722e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007230:	88fb      	ldrh	r3, [r7, #6]
 8007232:	4618      	mov	r0, r3
 8007234:	f7fc ffe4 	bl	8004200 <HAL_GPIO_EXTI_Callback>
  }
}
 8007238:	bf00      	nop
 800723a:	3708      	adds	r7, #8
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	40013c00 	.word	0x40013c00

08007244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e12b      	b.n	80074ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d106      	bne.n	8007270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7fd fc9c 	bl	8004ba8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2224      	movs	r2, #36	; 0x24
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f022 0201 	bic.w	r2, r2, #1
 8007286:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007296:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80072a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80072a8:	f001 f8fe 	bl	80084a8 <HAL_RCC_GetPCLK1Freq>
 80072ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	4a81      	ldr	r2, [pc, #516]	; (80074b8 <HAL_I2C_Init+0x274>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d807      	bhi.n	80072c8 <HAL_I2C_Init+0x84>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	4a80      	ldr	r2, [pc, #512]	; (80074bc <HAL_I2C_Init+0x278>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	bf94      	ite	ls
 80072c0:	2301      	movls	r3, #1
 80072c2:	2300      	movhi	r3, #0
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	e006      	b.n	80072d6 <HAL_I2C_Init+0x92>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4a7d      	ldr	r2, [pc, #500]	; (80074c0 <HAL_I2C_Init+0x27c>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	bf94      	ite	ls
 80072d0:	2301      	movls	r3, #1
 80072d2:	2300      	movhi	r3, #0
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d001      	beq.n	80072de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e0e7      	b.n	80074ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	4a78      	ldr	r2, [pc, #480]	; (80074c4 <HAL_I2C_Init+0x280>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	0c9b      	lsrs	r3, r3, #18
 80072e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	4a6a      	ldr	r2, [pc, #424]	; (80074b8 <HAL_I2C_Init+0x274>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d802      	bhi.n	8007318 <HAL_I2C_Init+0xd4>
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	3301      	adds	r3, #1
 8007316:	e009      	b.n	800732c <HAL_I2C_Init+0xe8>
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800731e:	fb02 f303 	mul.w	r3, r2, r3
 8007322:	4a69      	ldr	r2, [pc, #420]	; (80074c8 <HAL_I2C_Init+0x284>)
 8007324:	fba2 2303 	umull	r2, r3, r2, r3
 8007328:	099b      	lsrs	r3, r3, #6
 800732a:	3301      	adds	r3, #1
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6812      	ldr	r2, [r2, #0]
 8007330:	430b      	orrs	r3, r1
 8007332:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	69db      	ldr	r3, [r3, #28]
 800733a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800733e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	495c      	ldr	r1, [pc, #368]	; (80074b8 <HAL_I2C_Init+0x274>)
 8007348:	428b      	cmp	r3, r1
 800734a:	d819      	bhi.n	8007380 <HAL_I2C_Init+0x13c>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	1e59      	subs	r1, r3, #1
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	005b      	lsls	r3, r3, #1
 8007356:	fbb1 f3f3 	udiv	r3, r1, r3
 800735a:	1c59      	adds	r1, r3, #1
 800735c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007360:	400b      	ands	r3, r1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00a      	beq.n	800737c <HAL_I2C_Init+0x138>
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	1e59      	subs	r1, r3, #1
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	005b      	lsls	r3, r3, #1
 8007370:	fbb1 f3f3 	udiv	r3, r1, r3
 8007374:	3301      	adds	r3, #1
 8007376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800737a:	e051      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 800737c:	2304      	movs	r3, #4
 800737e:	e04f      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d111      	bne.n	80073ac <HAL_I2C_Init+0x168>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	1e58      	subs	r0, r3, #1
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6859      	ldr	r1, [r3, #4]
 8007390:	460b      	mov	r3, r1
 8007392:	005b      	lsls	r3, r3, #1
 8007394:	440b      	add	r3, r1
 8007396:	fbb0 f3f3 	udiv	r3, r0, r3
 800739a:	3301      	adds	r3, #1
 800739c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	bf0c      	ite	eq
 80073a4:	2301      	moveq	r3, #1
 80073a6:	2300      	movne	r3, #0
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	e012      	b.n	80073d2 <HAL_I2C_Init+0x18e>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	1e58      	subs	r0, r3, #1
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6859      	ldr	r1, [r3, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	440b      	add	r3, r1
 80073ba:	0099      	lsls	r1, r3, #2
 80073bc:	440b      	add	r3, r1
 80073be:	fbb0 f3f3 	udiv	r3, r0, r3
 80073c2:	3301      	adds	r3, #1
 80073c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	bf0c      	ite	eq
 80073cc:	2301      	moveq	r3, #1
 80073ce:	2300      	movne	r3, #0
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d001      	beq.n	80073da <HAL_I2C_Init+0x196>
 80073d6:	2301      	movs	r3, #1
 80073d8:	e022      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10e      	bne.n	8007400 <HAL_I2C_Init+0x1bc>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	1e58      	subs	r0, r3, #1
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6859      	ldr	r1, [r3, #4]
 80073ea:	460b      	mov	r3, r1
 80073ec:	005b      	lsls	r3, r3, #1
 80073ee:	440b      	add	r3, r1
 80073f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80073f4:	3301      	adds	r3, #1
 80073f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073fe:	e00f      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	1e58      	subs	r0, r3, #1
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6859      	ldr	r1, [r3, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	440b      	add	r3, r1
 800740e:	0099      	lsls	r1, r3, #2
 8007410:	440b      	add	r3, r1
 8007412:	fbb0 f3f3 	udiv	r3, r0, r3
 8007416:	3301      	adds	r3, #1
 8007418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800741c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007420:	6879      	ldr	r1, [r7, #4]
 8007422:	6809      	ldr	r1, [r1, #0]
 8007424:	4313      	orrs	r3, r2
 8007426:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	69da      	ldr	r2, [r3, #28]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800744e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	6911      	ldr	r1, [r2, #16]
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	68d2      	ldr	r2, [r2, #12]
 800745a:	4311      	orrs	r1, r2
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	6812      	ldr	r2, [r2, #0]
 8007460:	430b      	orrs	r3, r1
 8007462:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	695a      	ldr	r2, [r3, #20]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	431a      	orrs	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	430a      	orrs	r2, r1
 800747e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f042 0201 	orr.w	r2, r2, #1
 800748e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2220      	movs	r2, #32
 800749a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3710      	adds	r7, #16
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	000186a0 	.word	0x000186a0
 80074bc:	001e847f 	.word	0x001e847f
 80074c0:	003d08ff 	.word	0x003d08ff
 80074c4:	431bde83 	.word	0x431bde83
 80074c8:	10624dd3 	.word	0x10624dd3

080074cc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e021      	b.n	8007522 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2224      	movs	r2, #36	; 0x24
 80074e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0201 	bic.w	r2, r2, #1
 80074f4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f7fd fbf6 	bl	8004ce8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3708      	adds	r7, #8
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
	...

0800752c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af02      	add	r7, sp, #8
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	4608      	mov	r0, r1
 8007536:	4611      	mov	r1, r2
 8007538:	461a      	mov	r2, r3
 800753a:	4603      	mov	r3, r0
 800753c:	817b      	strh	r3, [r7, #10]
 800753e:	460b      	mov	r3, r1
 8007540:	813b      	strh	r3, [r7, #8]
 8007542:	4613      	mov	r3, r2
 8007544:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007546:	f7fe f9b7 	bl	80058b8 <HAL_GetTick>
 800754a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b20      	cmp	r3, #32
 8007556:	f040 80d9 	bne.w	800770c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	9300      	str	r3, [sp, #0]
 800755e:	2319      	movs	r3, #25
 8007560:	2201      	movs	r2, #1
 8007562:	496d      	ldr	r1, [pc, #436]	; (8007718 <HAL_I2C_Mem_Write+0x1ec>)
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f000 fc7f 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d001      	beq.n	8007574 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007570:	2302      	movs	r3, #2
 8007572:	e0cc      	b.n	800770e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800757a:	2b01      	cmp	r3, #1
 800757c:	d101      	bne.n	8007582 <HAL_I2C_Mem_Write+0x56>
 800757e:	2302      	movs	r3, #2
 8007580:	e0c5      	b.n	800770e <HAL_I2C_Mem_Write+0x1e2>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0301 	and.w	r3, r3, #1
 8007594:	2b01      	cmp	r3, #1
 8007596:	d007      	beq.n	80075a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 0201 	orr.w	r2, r2, #1
 80075a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2221      	movs	r2, #33	; 0x21
 80075bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2240      	movs	r2, #64	; 0x40
 80075c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6a3a      	ldr	r2, [r7, #32]
 80075d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80075d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075de:	b29a      	uxth	r2, r3
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	4a4d      	ldr	r2, [pc, #308]	; (800771c <HAL_I2C_Mem_Write+0x1f0>)
 80075e8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80075ea:	88f8      	ldrh	r0, [r7, #6]
 80075ec:	893a      	ldrh	r2, [r7, #8]
 80075ee:	8979      	ldrh	r1, [r7, #10]
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	9301      	str	r3, [sp, #4]
 80075f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	4603      	mov	r3, r0
 80075fa:	68f8      	ldr	r0, [r7, #12]
 80075fc:	f000 fab6 	bl	8007b6c <I2C_RequestMemoryWrite>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d052      	beq.n	80076ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e081      	b.n	800770e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800760a:	697a      	ldr	r2, [r7, #20]
 800760c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f000 fd00 	bl	8008014 <I2C_WaitOnTXEFlagUntilTimeout>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00d      	beq.n	8007636 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	2b04      	cmp	r3, #4
 8007620:	d107      	bne.n	8007632 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007630:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	e06b      	b.n	800770e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763a:	781a      	ldrb	r2, [r3, #0]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007646:	1c5a      	adds	r2, r3, #1
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007650:	3b01      	subs	r3, #1
 8007652:	b29a      	uxth	r2, r3
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800765c:	b29b      	uxth	r3, r3
 800765e:	3b01      	subs	r3, #1
 8007660:	b29a      	uxth	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	695b      	ldr	r3, [r3, #20]
 800766c:	f003 0304 	and.w	r3, r3, #4
 8007670:	2b04      	cmp	r3, #4
 8007672:	d11b      	bne.n	80076ac <HAL_I2C_Mem_Write+0x180>
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007678:	2b00      	cmp	r3, #0
 800767a:	d017      	beq.n	80076ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007680:	781a      	ldrb	r2, [r3, #0]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800768c:	1c5a      	adds	r2, r3, #1
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007696:	3b01      	subs	r3, #1
 8007698:	b29a      	uxth	r2, r3
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	3b01      	subs	r3, #1
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d1aa      	bne.n	800760a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	f000 fcec 	bl	8008096 <I2C_WaitOnBTFFlagUntilTimeout>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00d      	beq.n	80076e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c8:	2b04      	cmp	r3, #4
 80076ca:	d107      	bne.n	80076dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e016      	b.n	800770e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2220      	movs	r2, #32
 80076f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007708:	2300      	movs	r3, #0
 800770a:	e000      	b.n	800770e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800770c:	2302      	movs	r3, #2
  }
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	00100002 	.word	0x00100002
 800771c:	ffff0000 	.word	0xffff0000

08007720 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b08c      	sub	sp, #48	; 0x30
 8007724:	af02      	add	r7, sp, #8
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	4608      	mov	r0, r1
 800772a:	4611      	mov	r1, r2
 800772c:	461a      	mov	r2, r3
 800772e:	4603      	mov	r3, r0
 8007730:	817b      	strh	r3, [r7, #10]
 8007732:	460b      	mov	r3, r1
 8007734:	813b      	strh	r3, [r7, #8]
 8007736:	4613      	mov	r3, r2
 8007738:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800773a:	f7fe f8bd 	bl	80058b8 <HAL_GetTick>
 800773e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007746:	b2db      	uxtb	r3, r3
 8007748:	2b20      	cmp	r3, #32
 800774a:	f040 8208 	bne.w	8007b5e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800774e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	2319      	movs	r3, #25
 8007754:	2201      	movs	r2, #1
 8007756:	497b      	ldr	r1, [pc, #492]	; (8007944 <HAL_I2C_Mem_Read+0x224>)
 8007758:	68f8      	ldr	r0, [r7, #12]
 800775a:	f000 fb85 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 800775e:	4603      	mov	r3, r0
 8007760:	2b00      	cmp	r3, #0
 8007762:	d001      	beq.n	8007768 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007764:	2302      	movs	r3, #2
 8007766:	e1fb      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800776e:	2b01      	cmp	r3, #1
 8007770:	d101      	bne.n	8007776 <HAL_I2C_Mem_Read+0x56>
 8007772:	2302      	movs	r3, #2
 8007774:	e1f4      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2201      	movs	r2, #1
 800777a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 0301 	and.w	r3, r3, #1
 8007788:	2b01      	cmp	r3, #1
 800778a:	d007      	beq.n	800779c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f042 0201 	orr.w	r2, r2, #1
 800779a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2222      	movs	r2, #34	; 0x22
 80077b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2240      	movs	r2, #64	; 0x40
 80077b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80077cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	4a5b      	ldr	r2, [pc, #364]	; (8007948 <HAL_I2C_Mem_Read+0x228>)
 80077dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80077de:	88f8      	ldrh	r0, [r7, #6]
 80077e0:	893a      	ldrh	r2, [r7, #8]
 80077e2:	8979      	ldrh	r1, [r7, #10]
 80077e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e6:	9301      	str	r3, [sp, #4]
 80077e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ea:	9300      	str	r3, [sp, #0]
 80077ec:	4603      	mov	r3, r0
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f000 fa52 	bl	8007c98 <I2C_RequestMemoryRead>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d001      	beq.n	80077fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e1b0      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007802:	2b00      	cmp	r3, #0
 8007804:	d113      	bne.n	800782e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007806:	2300      	movs	r3, #0
 8007808:	623b      	str	r3, [r7, #32]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	695b      	ldr	r3, [r3, #20]
 8007810:	623b      	str	r3, [r7, #32]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	699b      	ldr	r3, [r3, #24]
 8007818:	623b      	str	r3, [r7, #32]
 800781a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800782a:	601a      	str	r2, [r3, #0]
 800782c:	e184      	b.n	8007b38 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007832:	2b01      	cmp	r3, #1
 8007834:	d11b      	bne.n	800786e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007844:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007846:	2300      	movs	r3, #0
 8007848:	61fb      	str	r3, [r7, #28]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	695b      	ldr	r3, [r3, #20]
 8007850:	61fb      	str	r3, [r7, #28]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	61fb      	str	r3, [r7, #28]
 800785a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800786a:	601a      	str	r2, [r3, #0]
 800786c:	e164      	b.n	8007b38 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007872:	2b02      	cmp	r3, #2
 8007874:	d11b      	bne.n	80078ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007884:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007894:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007896:	2300      	movs	r3, #0
 8007898:	61bb      	str	r3, [r7, #24]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	695b      	ldr	r3, [r3, #20]
 80078a0:	61bb      	str	r3, [r7, #24]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	61bb      	str	r3, [r7, #24]
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	e144      	b.n	8007b38 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078ae:	2300      	movs	r3, #0
 80078b0:	617b      	str	r3, [r7, #20]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	695b      	ldr	r3, [r3, #20]
 80078b8:	617b      	str	r3, [r7, #20]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	617b      	str	r3, [r7, #20]
 80078c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80078c4:	e138      	b.n	8007b38 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ca:	2b03      	cmp	r3, #3
 80078cc:	f200 80f1 	bhi.w	8007ab2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d123      	bne.n	8007920 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80078dc:	68f8      	ldr	r0, [r7, #12]
 80078de:	f000 fc1b 	bl	8008118 <I2C_WaitOnRXNEFlagUntilTimeout>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d001      	beq.n	80078ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	e139      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	691a      	ldr	r2, [r3, #16]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f6:	b2d2      	uxtb	r2, r2
 80078f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fe:	1c5a      	adds	r2, r3, #1
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007908:	3b01      	subs	r3, #1
 800790a:	b29a      	uxth	r2, r3
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007914:	b29b      	uxth	r3, r3
 8007916:	3b01      	subs	r3, #1
 8007918:	b29a      	uxth	r2, r3
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800791e:	e10b      	b.n	8007b38 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007924:	2b02      	cmp	r3, #2
 8007926:	d14e      	bne.n	80079c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792e:	2200      	movs	r2, #0
 8007930:	4906      	ldr	r1, [pc, #24]	; (800794c <HAL_I2C_Mem_Read+0x22c>)
 8007932:	68f8      	ldr	r0, [r7, #12]
 8007934:	f000 fa98 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 8007938:	4603      	mov	r3, r0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d008      	beq.n	8007950 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e10e      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
 8007942:	bf00      	nop
 8007944:	00100002 	.word	0x00100002
 8007948:	ffff0000 	.word	0xffff0000
 800794c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800795e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	691a      	ldr	r2, [r3, #16]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800796a:	b2d2      	uxtb	r2, r2
 800796c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007972:	1c5a      	adds	r2, r3, #1
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800797c:	3b01      	subs	r3, #1
 800797e:	b29a      	uxth	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007988:	b29b      	uxth	r3, r3
 800798a:	3b01      	subs	r3, #1
 800798c:	b29a      	uxth	r2, r3
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	691a      	ldr	r2, [r3, #16]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799c:	b2d2      	uxtb	r2, r2
 800799e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079ae:	3b01      	subs	r3, #1
 80079b0:	b29a      	uxth	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	3b01      	subs	r3, #1
 80079be:	b29a      	uxth	r2, r3
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80079c4:	e0b8      	b.n	8007b38 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80079c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c8:	9300      	str	r3, [sp, #0]
 80079ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079cc:	2200      	movs	r2, #0
 80079ce:	4966      	ldr	r1, [pc, #408]	; (8007b68 <HAL_I2C_Mem_Read+0x448>)
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f000 fa49 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	e0bf      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	691a      	ldr	r2, [r3, #16]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fa:	b2d2      	uxtb	r2, r2
 80079fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a02:	1c5a      	adds	r2, r3, #1
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a0c:	3b01      	subs	r3, #1
 8007a0e:	b29a      	uxth	r2, r3
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	b29a      	uxth	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a24:	9300      	str	r3, [sp, #0]
 8007a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a28:	2200      	movs	r2, #0
 8007a2a:	494f      	ldr	r1, [pc, #316]	; (8007b68 <HAL_I2C_Mem_Read+0x448>)
 8007a2c:	68f8      	ldr	r0, [r7, #12]
 8007a2e:	f000 fa1b 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e091      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	681a      	ldr	r2, [r3, #0]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	691a      	ldr	r2, [r3, #16]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a56:	b2d2      	uxtb	r2, r2
 8007a58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5e:	1c5a      	adds	r2, r3, #1
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a68:	3b01      	subs	r3, #1
 8007a6a:	b29a      	uxth	r2, r3
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a74:	b29b      	uxth	r3, r3
 8007a76:	3b01      	subs	r3, #1
 8007a78:	b29a      	uxth	r2, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	691a      	ldr	r2, [r3, #16]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a88:	b2d2      	uxtb	r2, r2
 8007a8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a90:	1c5a      	adds	r2, r3, #1
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	3b01      	subs	r3, #1
 8007aaa:	b29a      	uxth	r2, r3
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007ab0:	e042      	b.n	8007b38 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ab2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ab4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 fb2e 	bl	8008118 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d001      	beq.n	8007ac6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e04c      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	691a      	ldr	r2, [r3, #16]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad0:	b2d2      	uxtb	r2, r2
 8007ad2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad8:	1c5a      	adds	r2, r3, #1
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	3b01      	subs	r3, #1
 8007af2:	b29a      	uxth	r2, r3
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	f003 0304 	and.w	r3, r3, #4
 8007b02:	2b04      	cmp	r3, #4
 8007b04:	d118      	bne.n	8007b38 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	691a      	ldr	r2, [r3, #16]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b10:	b2d2      	uxtb	r2, r2
 8007b12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b18:	1c5a      	adds	r2, r3, #1
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b22:	3b01      	subs	r3, #1
 8007b24:	b29a      	uxth	r2, r3
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	3b01      	subs	r3, #1
 8007b32:	b29a      	uxth	r2, r3
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f47f aec2 	bne.w	80078c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2220      	movs	r2, #32
 8007b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2200      	movs	r2, #0
 8007b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	e000      	b.n	8007b60 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007b5e:	2302      	movs	r3, #2
  }
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3728      	adds	r7, #40	; 0x28
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	00010004 	.word	0x00010004

08007b6c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b088      	sub	sp, #32
 8007b70:	af02      	add	r7, sp, #8
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	4608      	mov	r0, r1
 8007b76:	4611      	mov	r1, r2
 8007b78:	461a      	mov	r2, r3
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	817b      	strh	r3, [r7, #10]
 8007b7e:	460b      	mov	r3, r1
 8007b80:	813b      	strh	r3, [r7, #8]
 8007b82:	4613      	mov	r3, r2
 8007b84:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b98:	9300      	str	r3, [sp, #0]
 8007b9a:	6a3b      	ldr	r3, [r7, #32]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ba2:	68f8      	ldr	r0, [r7, #12]
 8007ba4:	f000 f960 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d00d      	beq.n	8007bca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bbc:	d103      	bne.n	8007bc6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bc4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007bc6:	2303      	movs	r3, #3
 8007bc8:	e05f      	b.n	8007c8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007bca:	897b      	ldrh	r3, [r7, #10]
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	461a      	mov	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007bd8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	6a3a      	ldr	r2, [r7, #32]
 8007bde:	492d      	ldr	r1, [pc, #180]	; (8007c94 <I2C_RequestMemoryWrite+0x128>)
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f000 f998 	bl	8007f16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d001      	beq.n	8007bf0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e04c      	b.n	8007c8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	617b      	str	r3, [r7, #20]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	695b      	ldr	r3, [r3, #20]
 8007bfa:	617b      	str	r3, [r7, #20]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	699b      	ldr	r3, [r3, #24]
 8007c02:	617b      	str	r3, [r7, #20]
 8007c04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c08:	6a39      	ldr	r1, [r7, #32]
 8007c0a:	68f8      	ldr	r0, [r7, #12]
 8007c0c:	f000 fa02 	bl	8008014 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c10:	4603      	mov	r3, r0
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d00d      	beq.n	8007c32 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c1a:	2b04      	cmp	r3, #4
 8007c1c:	d107      	bne.n	8007c2e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e02b      	b.n	8007c8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007c32:	88fb      	ldrh	r3, [r7, #6]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d105      	bne.n	8007c44 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c38:	893b      	ldrh	r3, [r7, #8]
 8007c3a:	b2da      	uxtb	r2, r3
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	611a      	str	r2, [r3, #16]
 8007c42:	e021      	b.n	8007c88 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007c44:	893b      	ldrh	r3, [r7, #8]
 8007c46:	0a1b      	lsrs	r3, r3, #8
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	b2da      	uxtb	r2, r3
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c54:	6a39      	ldr	r1, [r7, #32]
 8007c56:	68f8      	ldr	r0, [r7, #12]
 8007c58:	f000 f9dc 	bl	8008014 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00d      	beq.n	8007c7e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c66:	2b04      	cmp	r3, #4
 8007c68:	d107      	bne.n	8007c7a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	681a      	ldr	r2, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e005      	b.n	8007c8a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c7e:	893b      	ldrh	r3, [r7, #8]
 8007c80:	b2da      	uxtb	r2, r3
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3718      	adds	r7, #24
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	00010002 	.word	0x00010002

08007c98 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b088      	sub	sp, #32
 8007c9c:	af02      	add	r7, sp, #8
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	817b      	strh	r3, [r7, #10]
 8007caa:	460b      	mov	r3, r1
 8007cac:	813b      	strh	r3, [r7, #8]
 8007cae:	4613      	mov	r3, r2
 8007cb0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007cc0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007cd0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd4:	9300      	str	r3, [sp, #0]
 8007cd6:	6a3b      	ldr	r3, [r7, #32]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f000 f8c2 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00d      	beq.n	8007d06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007cf8:	d103      	bne.n	8007d02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e0aa      	b.n	8007e5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d06:	897b      	ldrh	r3, [r7, #10]
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007d14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d18:	6a3a      	ldr	r2, [r7, #32]
 8007d1a:	4952      	ldr	r1, [pc, #328]	; (8007e64 <I2C_RequestMemoryRead+0x1cc>)
 8007d1c:	68f8      	ldr	r0, [r7, #12]
 8007d1e:	f000 f8fa 	bl	8007f16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d22:	4603      	mov	r3, r0
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d001      	beq.n	8007d2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e097      	b.n	8007e5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	617b      	str	r3, [r7, #20]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	695b      	ldr	r3, [r3, #20]
 8007d36:	617b      	str	r3, [r7, #20]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	699b      	ldr	r3, [r3, #24]
 8007d3e:	617b      	str	r3, [r7, #20]
 8007d40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d44:	6a39      	ldr	r1, [r7, #32]
 8007d46:	68f8      	ldr	r0, [r7, #12]
 8007d48:	f000 f964 	bl	8008014 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00d      	beq.n	8007d6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d56:	2b04      	cmp	r3, #4
 8007d58:	d107      	bne.n	8007d6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e076      	b.n	8007e5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007d6e:	88fb      	ldrh	r3, [r7, #6]
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d105      	bne.n	8007d80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007d74:	893b      	ldrh	r3, [r7, #8]
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	611a      	str	r2, [r3, #16]
 8007d7e:	e021      	b.n	8007dc4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007d80:	893b      	ldrh	r3, [r7, #8]
 8007d82:	0a1b      	lsrs	r3, r3, #8
 8007d84:	b29b      	uxth	r3, r3
 8007d86:	b2da      	uxtb	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d90:	6a39      	ldr	r1, [r7, #32]
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	f000 f93e 	bl	8008014 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00d      	beq.n	8007dba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da2:	2b04      	cmp	r3, #4
 8007da4:	d107      	bne.n	8007db6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007db4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007db6:	2301      	movs	r3, #1
 8007db8:	e050      	b.n	8007e5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007dba:	893b      	ldrh	r3, [r7, #8]
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dc6:	6a39      	ldr	r1, [r7, #32]
 8007dc8:	68f8      	ldr	r0, [r7, #12]
 8007dca:	f000 f923 	bl	8008014 <I2C_WaitOnTXEFlagUntilTimeout>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00d      	beq.n	8007df0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd8:	2b04      	cmp	r3, #4
 8007dda:	d107      	bne.n	8007dec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007dea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e035      	b.n	8007e5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dfe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e02:	9300      	str	r3, [sp, #0]
 8007e04:	6a3b      	ldr	r3, [r7, #32]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 f82b 	bl	8007e68 <I2C_WaitOnFlagUntilTimeout>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d00d      	beq.n	8007e34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e26:	d103      	bne.n	8007e30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	e013      	b.n	8007e5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e34:	897b      	ldrh	r3, [r7, #10]
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	f043 0301 	orr.w	r3, r3, #1
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e46:	6a3a      	ldr	r2, [r7, #32]
 8007e48:	4906      	ldr	r1, [pc, #24]	; (8007e64 <I2C_RequestMemoryRead+0x1cc>)
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	f000 f863 	bl	8007f16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e50:	4603      	mov	r3, r0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e000      	b.n	8007e5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3718      	adds	r7, #24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}
 8007e64:	00010002 	.word	0x00010002

08007e68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	603b      	str	r3, [r7, #0]
 8007e74:	4613      	mov	r3, r2
 8007e76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e78:	e025      	b.n	8007ec6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e80:	d021      	beq.n	8007ec6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e82:	f7fd fd19 	bl	80058b8 <HAL_GetTick>
 8007e86:	4602      	mov	r2, r0
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	1ad3      	subs	r3, r2, r3
 8007e8c:	683a      	ldr	r2, [r7, #0]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d302      	bcc.n	8007e98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d116      	bne.n	8007ec6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2220      	movs	r2, #32
 8007ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb2:	f043 0220 	orr.w	r2, r3, #32
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e023      	b.n	8007f0e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	0c1b      	lsrs	r3, r3, #16
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d10d      	bne.n	8007eec <I2C_WaitOnFlagUntilTimeout+0x84>
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	695b      	ldr	r3, [r3, #20]
 8007ed6:	43da      	mvns	r2, r3
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	4013      	ands	r3, r2
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	bf0c      	ite	eq
 8007ee2:	2301      	moveq	r3, #1
 8007ee4:	2300      	movne	r3, #0
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	461a      	mov	r2, r3
 8007eea:	e00c      	b.n	8007f06 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	699b      	ldr	r3, [r3, #24]
 8007ef2:	43da      	mvns	r2, r3
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	4013      	ands	r3, r2
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	bf0c      	ite	eq
 8007efe:	2301      	moveq	r3, #1
 8007f00:	2300      	movne	r3, #0
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	461a      	mov	r2, r3
 8007f06:	79fb      	ldrb	r3, [r7, #7]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d0b6      	beq.n	8007e7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007f0c:	2300      	movs	r3, #0
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007f16:	b580      	push	{r7, lr}
 8007f18:	b084      	sub	sp, #16
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	60f8      	str	r0, [r7, #12]
 8007f1e:	60b9      	str	r1, [r7, #8]
 8007f20:	607a      	str	r2, [r7, #4]
 8007f22:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f24:	e051      	b.n	8007fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	695b      	ldr	r3, [r3, #20]
 8007f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f34:	d123      	bne.n	8007f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f4e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2220      	movs	r2, #32
 8007f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f6a:	f043 0204 	orr.w	r2, r3, #4
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e046      	b.n	800800c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f84:	d021      	beq.n	8007fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f86:	f7fd fc97 	bl	80058b8 <HAL_GetTick>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	1ad3      	subs	r3, r2, r3
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d302      	bcc.n	8007f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d116      	bne.n	8007fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb6:	f043 0220 	orr.w	r2, r3, #32
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e020      	b.n	800800c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	0c1b      	lsrs	r3, r3, #16
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d10c      	bne.n	8007fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	43da      	mvns	r2, r3
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	4013      	ands	r3, r2
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	bf14      	ite	ne
 8007fe6:	2301      	movne	r3, #1
 8007fe8:	2300      	moveq	r3, #0
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	e00b      	b.n	8008006 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	43da      	mvns	r2, r3
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	bf14      	ite	ne
 8008000:	2301      	movne	r3, #1
 8008002:	2300      	moveq	r3, #0
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b00      	cmp	r3, #0
 8008008:	d18d      	bne.n	8007f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800800a:	2300      	movs	r3, #0
}
 800800c:	4618      	mov	r0, r3
 800800e:	3710      	adds	r7, #16
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	60f8      	str	r0, [r7, #12]
 800801c:	60b9      	str	r1, [r7, #8]
 800801e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008020:	e02d      	b.n	800807e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 f8ce 	bl	80081c4 <I2C_IsAcknowledgeFailed>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d001      	beq.n	8008032 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e02d      	b.n	800808e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008038:	d021      	beq.n	800807e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800803a:	f7fd fc3d 	bl	80058b8 <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	429a      	cmp	r2, r3
 8008048:	d302      	bcc.n	8008050 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d116      	bne.n	800807e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2200      	movs	r2, #0
 8008054:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2220      	movs	r2, #32
 800805a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2200      	movs	r2, #0
 8008062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806a:	f043 0220 	orr.w	r2, r3, #32
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	2200      	movs	r2, #0
 8008076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e007      	b.n	800808e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	695b      	ldr	r3, [r3, #20]
 8008084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008088:	2b80      	cmp	r3, #128	; 0x80
 800808a:	d1ca      	bne.n	8008022 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800808c:	2300      	movs	r3, #0
}
 800808e:	4618      	mov	r0, r3
 8008090:	3710      	adds	r7, #16
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008096:	b580      	push	{r7, lr}
 8008098:	b084      	sub	sp, #16
 800809a:	af00      	add	r7, sp, #0
 800809c:	60f8      	str	r0, [r7, #12]
 800809e:	60b9      	str	r1, [r7, #8]
 80080a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80080a2:	e02d      	b.n	8008100 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f000 f88d 	bl	80081c4 <I2C_IsAcknowledgeFailed>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d001      	beq.n	80080b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e02d      	b.n	8008110 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ba:	d021      	beq.n	8008100 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080bc:	f7fd fbfc 	bl	80058b8 <HAL_GetTick>
 80080c0:	4602      	mov	r2, r0
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	1ad3      	subs	r3, r2, r3
 80080c6:	68ba      	ldr	r2, [r7, #8]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d302      	bcc.n	80080d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d116      	bne.n	8008100 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2200      	movs	r2, #0
 80080d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2220      	movs	r2, #32
 80080dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ec:	f043 0220 	orr.w	r2, r3, #32
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	e007      	b.n	8008110 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	695b      	ldr	r3, [r3, #20]
 8008106:	f003 0304 	and.w	r3, r3, #4
 800810a:	2b04      	cmp	r3, #4
 800810c:	d1ca      	bne.n	80080a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800810e:	2300      	movs	r3, #0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3710      	adds	r7, #16
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008124:	e042      	b.n	80081ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	f003 0310 	and.w	r3, r3, #16
 8008130:	2b10      	cmp	r3, #16
 8008132:	d119      	bne.n	8008168 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f06f 0210 	mvn.w	r2, #16
 800813c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2220      	movs	r2, #32
 8008148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2200      	movs	r2, #0
 8008160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008164:	2301      	movs	r3, #1
 8008166:	e029      	b.n	80081bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008168:	f7fd fba6 	bl	80058b8 <HAL_GetTick>
 800816c:	4602      	mov	r2, r0
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	68ba      	ldr	r2, [r7, #8]
 8008174:	429a      	cmp	r2, r3
 8008176:	d302      	bcc.n	800817e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d116      	bne.n	80081ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2200      	movs	r2, #0
 8008182:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2220      	movs	r2, #32
 8008188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2200      	movs	r2, #0
 8008190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008198:	f043 0220 	orr.w	r2, r3, #32
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	e007      	b.n	80081bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	695b      	ldr	r3, [r3, #20]
 80081b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081b6:	2b40      	cmp	r3, #64	; 0x40
 80081b8:	d1b5      	bne.n	8008126 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3710      	adds	r7, #16
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	695b      	ldr	r3, [r3, #20]
 80081d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081da:	d11b      	bne.n	8008214 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80081e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2200      	movs	r2, #0
 80081ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2220      	movs	r2, #32
 80081f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008200:	f043 0204 	orr.w	r2, r3, #4
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e000      	b.n	8008216 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	370c      	adds	r7, #12
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
	...

08008224 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b082      	sub	sp, #8
 8008228:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800822e:	2300      	movs	r3, #0
 8008230:	603b      	str	r3, [r7, #0]
 8008232:	4b20      	ldr	r3, [pc, #128]	; (80082b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008236:	4a1f      	ldr	r2, [pc, #124]	; (80082b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800823c:	6413      	str	r3, [r2, #64]	; 0x40
 800823e:	4b1d      	ldr	r3, [pc, #116]	; (80082b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008246:	603b      	str	r3, [r7, #0]
 8008248:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800824a:	4b1b      	ldr	r3, [pc, #108]	; (80082b8 <HAL_PWREx_EnableOverDrive+0x94>)
 800824c:	2201      	movs	r2, #1
 800824e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008250:	f7fd fb32 	bl	80058b8 <HAL_GetTick>
 8008254:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008256:	e009      	b.n	800826c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008258:	f7fd fb2e 	bl	80058b8 <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008266:	d901      	bls.n	800826c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008268:	2303      	movs	r3, #3
 800826a:	e01f      	b.n	80082ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800826c:	4b13      	ldr	r3, [pc, #76]	; (80082bc <HAL_PWREx_EnableOverDrive+0x98>)
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008278:	d1ee      	bne.n	8008258 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800827a:	4b11      	ldr	r3, [pc, #68]	; (80082c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800827c:	2201      	movs	r2, #1
 800827e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008280:	f7fd fb1a 	bl	80058b8 <HAL_GetTick>
 8008284:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008286:	e009      	b.n	800829c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008288:	f7fd fb16 	bl	80058b8 <HAL_GetTick>
 800828c:	4602      	mov	r2, r0
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	1ad3      	subs	r3, r2, r3
 8008292:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008296:	d901      	bls.n	800829c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008298:	2303      	movs	r3, #3
 800829a:	e007      	b.n	80082ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800829c:	4b07      	ldr	r3, [pc, #28]	; (80082bc <HAL_PWREx_EnableOverDrive+0x98>)
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80082a8:	d1ee      	bne.n	8008288 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3708      	adds	r7, #8
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	40023800 	.word	0x40023800
 80082b8:	420e0040 	.word	0x420e0040
 80082bc:	40007000 	.word	0x40007000
 80082c0:	420e0044 	.word	0x420e0044

080082c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e0cc      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80082d8:	4b68      	ldr	r3, [pc, #416]	; (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f003 030f 	and.w	r3, r3, #15
 80082e0:	683a      	ldr	r2, [r7, #0]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d90c      	bls.n	8008300 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082e6:	4b65      	ldr	r3, [pc, #404]	; (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80082e8:	683a      	ldr	r2, [r7, #0]
 80082ea:	b2d2      	uxtb	r2, r2
 80082ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80082ee:	4b63      	ldr	r3, [pc, #396]	; (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 030f 	and.w	r3, r3, #15
 80082f6:	683a      	ldr	r2, [r7, #0]
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d001      	beq.n	8008300 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e0b8      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f003 0302 	and.w	r3, r3, #2
 8008308:	2b00      	cmp	r3, #0
 800830a:	d020      	beq.n	800834e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 0304 	and.w	r3, r3, #4
 8008314:	2b00      	cmp	r3, #0
 8008316:	d005      	beq.n	8008324 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008318:	4b59      	ldr	r3, [pc, #356]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800831a:	689b      	ldr	r3, [r3, #8]
 800831c:	4a58      	ldr	r2, [pc, #352]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800831e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008322:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0308 	and.w	r3, r3, #8
 800832c:	2b00      	cmp	r3, #0
 800832e:	d005      	beq.n	800833c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008330:	4b53      	ldr	r3, [pc, #332]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	4a52      	ldr	r2, [pc, #328]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008336:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800833a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800833c:	4b50      	ldr	r3, [pc, #320]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	494d      	ldr	r1, [pc, #308]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800834a:	4313      	orrs	r3, r2
 800834c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 0301 	and.w	r3, r3, #1
 8008356:	2b00      	cmp	r3, #0
 8008358:	d044      	beq.n	80083e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	2b01      	cmp	r3, #1
 8008360:	d107      	bne.n	8008372 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008362:	4b47      	ldr	r3, [pc, #284]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800836a:	2b00      	cmp	r3, #0
 800836c:	d119      	bne.n	80083a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	e07f      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	2b02      	cmp	r3, #2
 8008378:	d003      	beq.n	8008382 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800837e:	2b03      	cmp	r3, #3
 8008380:	d107      	bne.n	8008392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008382:	4b3f      	ldr	r3, [pc, #252]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d109      	bne.n	80083a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	e06f      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008392:	4b3b      	ldr	r3, [pc, #236]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 0302 	and.w	r3, r3, #2
 800839a:	2b00      	cmp	r3, #0
 800839c:	d101      	bne.n	80083a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e067      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80083a2:	4b37      	ldr	r3, [pc, #220]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f023 0203 	bic.w	r2, r3, #3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	4934      	ldr	r1, [pc, #208]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 80083b0:	4313      	orrs	r3, r2
 80083b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80083b4:	f7fd fa80 	bl	80058b8 <HAL_GetTick>
 80083b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083ba:	e00a      	b.n	80083d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083bc:	f7fd fa7c 	bl	80058b8 <HAL_GetTick>
 80083c0:	4602      	mov	r2, r0
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	1ad3      	subs	r3, r2, r3
 80083c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d901      	bls.n	80083d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80083ce:	2303      	movs	r3, #3
 80083d0:	e04f      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083d2:	4b2b      	ldr	r3, [pc, #172]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	f003 020c 	and.w	r2, r3, #12
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d1eb      	bne.n	80083bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80083e4:	4b25      	ldr	r3, [pc, #148]	; (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f003 030f 	and.w	r3, r3, #15
 80083ec:	683a      	ldr	r2, [r7, #0]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d20c      	bcs.n	800840c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80083f2:	4b22      	ldr	r3, [pc, #136]	; (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80083f4:	683a      	ldr	r2, [r7, #0]
 80083f6:	b2d2      	uxtb	r2, r2
 80083f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80083fa:	4b20      	ldr	r3, [pc, #128]	; (800847c <HAL_RCC_ClockConfig+0x1b8>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f003 030f 	and.w	r3, r3, #15
 8008402:	683a      	ldr	r2, [r7, #0]
 8008404:	429a      	cmp	r2, r3
 8008406:	d001      	beq.n	800840c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008408:	2301      	movs	r3, #1
 800840a:	e032      	b.n	8008472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f003 0304 	and.w	r3, r3, #4
 8008414:	2b00      	cmp	r3, #0
 8008416:	d008      	beq.n	800842a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008418:	4b19      	ldr	r3, [pc, #100]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	4916      	ldr	r1, [pc, #88]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008426:	4313      	orrs	r3, r2
 8008428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f003 0308 	and.w	r3, r3, #8
 8008432:	2b00      	cmp	r3, #0
 8008434:	d009      	beq.n	800844a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008436:	4b12      	ldr	r3, [pc, #72]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	00db      	lsls	r3, r3, #3
 8008444:	490e      	ldr	r1, [pc, #56]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008446:	4313      	orrs	r3, r2
 8008448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800844a:	f000 f855 	bl	80084f8 <HAL_RCC_GetSysClockFreq>
 800844e:	4602      	mov	r2, r0
 8008450:	4b0b      	ldr	r3, [pc, #44]	; (8008480 <HAL_RCC_ClockConfig+0x1bc>)
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	091b      	lsrs	r3, r3, #4
 8008456:	f003 030f 	and.w	r3, r3, #15
 800845a:	490a      	ldr	r1, [pc, #40]	; (8008484 <HAL_RCC_ClockConfig+0x1c0>)
 800845c:	5ccb      	ldrb	r3, [r1, r3]
 800845e:	fa22 f303 	lsr.w	r3, r2, r3
 8008462:	4a09      	ldr	r2, [pc, #36]	; (8008488 <HAL_RCC_ClockConfig+0x1c4>)
 8008464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008466:	4b09      	ldr	r3, [pc, #36]	; (800848c <HAL_RCC_ClockConfig+0x1c8>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4618      	mov	r0, r3
 800846c:	f7fd f9e0 	bl	8005830 <HAL_InitTick>

  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3710      	adds	r7, #16
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	40023c00 	.word	0x40023c00
 8008480:	40023800 	.word	0x40023800
 8008484:	080114b8 	.word	0x080114b8
 8008488:	20000008 	.word	0x20000008
 800848c:	2000000c 	.word	0x2000000c

08008490 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008490:	b480      	push	{r7}
 8008492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008494:	4b03      	ldr	r3, [pc, #12]	; (80084a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008496:	681b      	ldr	r3, [r3, #0]
}
 8008498:	4618      	mov	r0, r3
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr
 80084a2:	bf00      	nop
 80084a4:	20000008 	.word	0x20000008

080084a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80084ac:	f7ff fff0 	bl	8008490 <HAL_RCC_GetHCLKFreq>
 80084b0:	4602      	mov	r2, r0
 80084b2:	4b05      	ldr	r3, [pc, #20]	; (80084c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	0a9b      	lsrs	r3, r3, #10
 80084b8:	f003 0307 	and.w	r3, r3, #7
 80084bc:	4903      	ldr	r1, [pc, #12]	; (80084cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80084be:	5ccb      	ldrb	r3, [r1, r3]
 80084c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	40023800 	.word	0x40023800
 80084cc:	080114c8 	.word	0x080114c8

080084d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80084d4:	f7ff ffdc 	bl	8008490 <HAL_RCC_GetHCLKFreq>
 80084d8:	4602      	mov	r2, r0
 80084da:	4b05      	ldr	r3, [pc, #20]	; (80084f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	0b5b      	lsrs	r3, r3, #13
 80084e0:	f003 0307 	and.w	r3, r3, #7
 80084e4:	4903      	ldr	r1, [pc, #12]	; (80084f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80084e6:	5ccb      	ldrb	r3, [r1, r3]
 80084e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	bd80      	pop	{r7, pc}
 80084f0:	40023800 	.word	0x40023800
 80084f4:	080114c8 	.word	0x080114c8

080084f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80084fc:	b0ae      	sub	sp, #184	; 0xb8
 80084fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008500:	2300      	movs	r3, #0
 8008502:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8008506:	2300      	movs	r3, #0
 8008508:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800850c:	2300      	movs	r3, #0
 800850e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8008512:	2300      	movs	r3, #0
 8008514:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8008518:	2300      	movs	r3, #0
 800851a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800851e:	4bcb      	ldr	r3, [pc, #812]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	f003 030c 	and.w	r3, r3, #12
 8008526:	2b0c      	cmp	r3, #12
 8008528:	f200 8206 	bhi.w	8008938 <HAL_RCC_GetSysClockFreq+0x440>
 800852c:	a201      	add	r2, pc, #4	; (adr r2, 8008534 <HAL_RCC_GetSysClockFreq+0x3c>)
 800852e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008532:	bf00      	nop
 8008534:	08008569 	.word	0x08008569
 8008538:	08008939 	.word	0x08008939
 800853c:	08008939 	.word	0x08008939
 8008540:	08008939 	.word	0x08008939
 8008544:	08008571 	.word	0x08008571
 8008548:	08008939 	.word	0x08008939
 800854c:	08008939 	.word	0x08008939
 8008550:	08008939 	.word	0x08008939
 8008554:	08008579 	.word	0x08008579
 8008558:	08008939 	.word	0x08008939
 800855c:	08008939 	.word	0x08008939
 8008560:	08008939 	.word	0x08008939
 8008564:	08008769 	.word	0x08008769
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008568:	4bb9      	ldr	r3, [pc, #740]	; (8008850 <HAL_RCC_GetSysClockFreq+0x358>)
 800856a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800856e:	e1e7      	b.n	8008940 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008570:	4bb8      	ldr	r3, [pc, #736]	; (8008854 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008572:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008576:	e1e3      	b.n	8008940 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008578:	4bb4      	ldr	r3, [pc, #720]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008580:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008584:	4bb1      	ldr	r3, [pc, #708]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800858c:	2b00      	cmp	r3, #0
 800858e:	d071      	beq.n	8008674 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008590:	4bae      	ldr	r3, [pc, #696]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	099b      	lsrs	r3, r3, #6
 8008596:	2200      	movs	r2, #0
 8008598:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800859c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80085a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80085a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80085ac:	2300      	movs	r3, #0
 80085ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80085b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80085b6:	4622      	mov	r2, r4
 80085b8:	462b      	mov	r3, r5
 80085ba:	f04f 0000 	mov.w	r0, #0
 80085be:	f04f 0100 	mov.w	r1, #0
 80085c2:	0159      	lsls	r1, r3, #5
 80085c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80085c8:	0150      	lsls	r0, r2, #5
 80085ca:	4602      	mov	r2, r0
 80085cc:	460b      	mov	r3, r1
 80085ce:	4621      	mov	r1, r4
 80085d0:	1a51      	subs	r1, r2, r1
 80085d2:	6439      	str	r1, [r7, #64]	; 0x40
 80085d4:	4629      	mov	r1, r5
 80085d6:	eb63 0301 	sbc.w	r3, r3, r1
 80085da:	647b      	str	r3, [r7, #68]	; 0x44
 80085dc:	f04f 0200 	mov.w	r2, #0
 80085e0:	f04f 0300 	mov.w	r3, #0
 80085e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80085e8:	4649      	mov	r1, r9
 80085ea:	018b      	lsls	r3, r1, #6
 80085ec:	4641      	mov	r1, r8
 80085ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80085f2:	4641      	mov	r1, r8
 80085f4:	018a      	lsls	r2, r1, #6
 80085f6:	4641      	mov	r1, r8
 80085f8:	1a51      	subs	r1, r2, r1
 80085fa:	63b9      	str	r1, [r7, #56]	; 0x38
 80085fc:	4649      	mov	r1, r9
 80085fe:	eb63 0301 	sbc.w	r3, r3, r1
 8008602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008604:	f04f 0200 	mov.w	r2, #0
 8008608:	f04f 0300 	mov.w	r3, #0
 800860c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8008610:	4649      	mov	r1, r9
 8008612:	00cb      	lsls	r3, r1, #3
 8008614:	4641      	mov	r1, r8
 8008616:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800861a:	4641      	mov	r1, r8
 800861c:	00ca      	lsls	r2, r1, #3
 800861e:	4610      	mov	r0, r2
 8008620:	4619      	mov	r1, r3
 8008622:	4603      	mov	r3, r0
 8008624:	4622      	mov	r2, r4
 8008626:	189b      	adds	r3, r3, r2
 8008628:	633b      	str	r3, [r7, #48]	; 0x30
 800862a:	462b      	mov	r3, r5
 800862c:	460a      	mov	r2, r1
 800862e:	eb42 0303 	adc.w	r3, r2, r3
 8008632:	637b      	str	r3, [r7, #52]	; 0x34
 8008634:	f04f 0200 	mov.w	r2, #0
 8008638:	f04f 0300 	mov.w	r3, #0
 800863c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008640:	4629      	mov	r1, r5
 8008642:	024b      	lsls	r3, r1, #9
 8008644:	4621      	mov	r1, r4
 8008646:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800864a:	4621      	mov	r1, r4
 800864c:	024a      	lsls	r2, r1, #9
 800864e:	4610      	mov	r0, r2
 8008650:	4619      	mov	r1, r3
 8008652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008656:	2200      	movs	r2, #0
 8008658:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800865c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008660:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008664:	f7f8 fc8e 	bl	8000f84 <__aeabi_uldivmod>
 8008668:	4602      	mov	r2, r0
 800866a:	460b      	mov	r3, r1
 800866c:	4613      	mov	r3, r2
 800866e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008672:	e067      	b.n	8008744 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008674:	4b75      	ldr	r3, [pc, #468]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	099b      	lsrs	r3, r3, #6
 800867a:	2200      	movs	r2, #0
 800867c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008680:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008684:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800868c:	67bb      	str	r3, [r7, #120]	; 0x78
 800868e:	2300      	movs	r3, #0
 8008690:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008692:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8008696:	4622      	mov	r2, r4
 8008698:	462b      	mov	r3, r5
 800869a:	f04f 0000 	mov.w	r0, #0
 800869e:	f04f 0100 	mov.w	r1, #0
 80086a2:	0159      	lsls	r1, r3, #5
 80086a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086a8:	0150      	lsls	r0, r2, #5
 80086aa:	4602      	mov	r2, r0
 80086ac:	460b      	mov	r3, r1
 80086ae:	4621      	mov	r1, r4
 80086b0:	1a51      	subs	r1, r2, r1
 80086b2:	62b9      	str	r1, [r7, #40]	; 0x28
 80086b4:	4629      	mov	r1, r5
 80086b6:	eb63 0301 	sbc.w	r3, r3, r1
 80086ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086bc:	f04f 0200 	mov.w	r2, #0
 80086c0:	f04f 0300 	mov.w	r3, #0
 80086c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80086c8:	4649      	mov	r1, r9
 80086ca:	018b      	lsls	r3, r1, #6
 80086cc:	4641      	mov	r1, r8
 80086ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80086d2:	4641      	mov	r1, r8
 80086d4:	018a      	lsls	r2, r1, #6
 80086d6:	4641      	mov	r1, r8
 80086d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80086dc:	4649      	mov	r1, r9
 80086de:	eb63 0b01 	sbc.w	fp, r3, r1
 80086e2:	f04f 0200 	mov.w	r2, #0
 80086e6:	f04f 0300 	mov.w	r3, #0
 80086ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80086ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80086f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086f6:	4692      	mov	sl, r2
 80086f8:	469b      	mov	fp, r3
 80086fa:	4623      	mov	r3, r4
 80086fc:	eb1a 0303 	adds.w	r3, sl, r3
 8008700:	623b      	str	r3, [r7, #32]
 8008702:	462b      	mov	r3, r5
 8008704:	eb4b 0303 	adc.w	r3, fp, r3
 8008708:	627b      	str	r3, [r7, #36]	; 0x24
 800870a:	f04f 0200 	mov.w	r2, #0
 800870e:	f04f 0300 	mov.w	r3, #0
 8008712:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008716:	4629      	mov	r1, r5
 8008718:	028b      	lsls	r3, r1, #10
 800871a:	4621      	mov	r1, r4
 800871c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008720:	4621      	mov	r1, r4
 8008722:	028a      	lsls	r2, r1, #10
 8008724:	4610      	mov	r0, r2
 8008726:	4619      	mov	r1, r3
 8008728:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800872c:	2200      	movs	r2, #0
 800872e:	673b      	str	r3, [r7, #112]	; 0x70
 8008730:	677a      	str	r2, [r7, #116]	; 0x74
 8008732:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008736:	f7f8 fc25 	bl	8000f84 <__aeabi_uldivmod>
 800873a:	4602      	mov	r2, r0
 800873c:	460b      	mov	r3, r1
 800873e:	4613      	mov	r3, r2
 8008740:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008744:	4b41      	ldr	r3, [pc, #260]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	0c1b      	lsrs	r3, r3, #16
 800874a:	f003 0303 	and.w	r3, r3, #3
 800874e:	3301      	adds	r3, #1
 8008750:	005b      	lsls	r3, r3, #1
 8008752:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008756:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800875a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800875e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008762:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008766:	e0eb      	b.n	8008940 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008768:	4b38      	ldr	r3, [pc, #224]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008770:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008774:	4b35      	ldr	r3, [pc, #212]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d06b      	beq.n	8008858 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008780:	4b32      	ldr	r3, [pc, #200]	; (800884c <HAL_RCC_GetSysClockFreq+0x354>)
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	099b      	lsrs	r3, r3, #6
 8008786:	2200      	movs	r2, #0
 8008788:	66bb      	str	r3, [r7, #104]	; 0x68
 800878a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800878c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800878e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008792:	663b      	str	r3, [r7, #96]	; 0x60
 8008794:	2300      	movs	r3, #0
 8008796:	667b      	str	r3, [r7, #100]	; 0x64
 8008798:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800879c:	4622      	mov	r2, r4
 800879e:	462b      	mov	r3, r5
 80087a0:	f04f 0000 	mov.w	r0, #0
 80087a4:	f04f 0100 	mov.w	r1, #0
 80087a8:	0159      	lsls	r1, r3, #5
 80087aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80087ae:	0150      	lsls	r0, r2, #5
 80087b0:	4602      	mov	r2, r0
 80087b2:	460b      	mov	r3, r1
 80087b4:	4621      	mov	r1, r4
 80087b6:	1a51      	subs	r1, r2, r1
 80087b8:	61b9      	str	r1, [r7, #24]
 80087ba:	4629      	mov	r1, r5
 80087bc:	eb63 0301 	sbc.w	r3, r3, r1
 80087c0:	61fb      	str	r3, [r7, #28]
 80087c2:	f04f 0200 	mov.w	r2, #0
 80087c6:	f04f 0300 	mov.w	r3, #0
 80087ca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80087ce:	4659      	mov	r1, fp
 80087d0:	018b      	lsls	r3, r1, #6
 80087d2:	4651      	mov	r1, sl
 80087d4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80087d8:	4651      	mov	r1, sl
 80087da:	018a      	lsls	r2, r1, #6
 80087dc:	4651      	mov	r1, sl
 80087de:	ebb2 0801 	subs.w	r8, r2, r1
 80087e2:	4659      	mov	r1, fp
 80087e4:	eb63 0901 	sbc.w	r9, r3, r1
 80087e8:	f04f 0200 	mov.w	r2, #0
 80087ec:	f04f 0300 	mov.w	r3, #0
 80087f0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80087f4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80087f8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80087fc:	4690      	mov	r8, r2
 80087fe:	4699      	mov	r9, r3
 8008800:	4623      	mov	r3, r4
 8008802:	eb18 0303 	adds.w	r3, r8, r3
 8008806:	613b      	str	r3, [r7, #16]
 8008808:	462b      	mov	r3, r5
 800880a:	eb49 0303 	adc.w	r3, r9, r3
 800880e:	617b      	str	r3, [r7, #20]
 8008810:	f04f 0200 	mov.w	r2, #0
 8008814:	f04f 0300 	mov.w	r3, #0
 8008818:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800881c:	4629      	mov	r1, r5
 800881e:	024b      	lsls	r3, r1, #9
 8008820:	4621      	mov	r1, r4
 8008822:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008826:	4621      	mov	r1, r4
 8008828:	024a      	lsls	r2, r1, #9
 800882a:	4610      	mov	r0, r2
 800882c:	4619      	mov	r1, r3
 800882e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008832:	2200      	movs	r2, #0
 8008834:	65bb      	str	r3, [r7, #88]	; 0x58
 8008836:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008838:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800883c:	f7f8 fba2 	bl	8000f84 <__aeabi_uldivmod>
 8008840:	4602      	mov	r2, r0
 8008842:	460b      	mov	r3, r1
 8008844:	4613      	mov	r3, r2
 8008846:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800884a:	e065      	b.n	8008918 <HAL_RCC_GetSysClockFreq+0x420>
 800884c:	40023800 	.word	0x40023800
 8008850:	00f42400 	.word	0x00f42400
 8008854:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008858:	4b3d      	ldr	r3, [pc, #244]	; (8008950 <HAL_RCC_GetSysClockFreq+0x458>)
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	099b      	lsrs	r3, r3, #6
 800885e:	2200      	movs	r2, #0
 8008860:	4618      	mov	r0, r3
 8008862:	4611      	mov	r1, r2
 8008864:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008868:	653b      	str	r3, [r7, #80]	; 0x50
 800886a:	2300      	movs	r3, #0
 800886c:	657b      	str	r3, [r7, #84]	; 0x54
 800886e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008872:	4642      	mov	r2, r8
 8008874:	464b      	mov	r3, r9
 8008876:	f04f 0000 	mov.w	r0, #0
 800887a:	f04f 0100 	mov.w	r1, #0
 800887e:	0159      	lsls	r1, r3, #5
 8008880:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008884:	0150      	lsls	r0, r2, #5
 8008886:	4602      	mov	r2, r0
 8008888:	460b      	mov	r3, r1
 800888a:	4641      	mov	r1, r8
 800888c:	1a51      	subs	r1, r2, r1
 800888e:	60b9      	str	r1, [r7, #8]
 8008890:	4649      	mov	r1, r9
 8008892:	eb63 0301 	sbc.w	r3, r3, r1
 8008896:	60fb      	str	r3, [r7, #12]
 8008898:	f04f 0200 	mov.w	r2, #0
 800889c:	f04f 0300 	mov.w	r3, #0
 80088a0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80088a4:	4659      	mov	r1, fp
 80088a6:	018b      	lsls	r3, r1, #6
 80088a8:	4651      	mov	r1, sl
 80088aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80088ae:	4651      	mov	r1, sl
 80088b0:	018a      	lsls	r2, r1, #6
 80088b2:	4651      	mov	r1, sl
 80088b4:	1a54      	subs	r4, r2, r1
 80088b6:	4659      	mov	r1, fp
 80088b8:	eb63 0501 	sbc.w	r5, r3, r1
 80088bc:	f04f 0200 	mov.w	r2, #0
 80088c0:	f04f 0300 	mov.w	r3, #0
 80088c4:	00eb      	lsls	r3, r5, #3
 80088c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80088ca:	00e2      	lsls	r2, r4, #3
 80088cc:	4614      	mov	r4, r2
 80088ce:	461d      	mov	r5, r3
 80088d0:	4643      	mov	r3, r8
 80088d2:	18e3      	adds	r3, r4, r3
 80088d4:	603b      	str	r3, [r7, #0]
 80088d6:	464b      	mov	r3, r9
 80088d8:	eb45 0303 	adc.w	r3, r5, r3
 80088dc:	607b      	str	r3, [r7, #4]
 80088de:	f04f 0200 	mov.w	r2, #0
 80088e2:	f04f 0300 	mov.w	r3, #0
 80088e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80088ea:	4629      	mov	r1, r5
 80088ec:	028b      	lsls	r3, r1, #10
 80088ee:	4621      	mov	r1, r4
 80088f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80088f4:	4621      	mov	r1, r4
 80088f6:	028a      	lsls	r2, r1, #10
 80088f8:	4610      	mov	r0, r2
 80088fa:	4619      	mov	r1, r3
 80088fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008900:	2200      	movs	r2, #0
 8008902:	64bb      	str	r3, [r7, #72]	; 0x48
 8008904:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008906:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800890a:	f7f8 fb3b 	bl	8000f84 <__aeabi_uldivmod>
 800890e:	4602      	mov	r2, r0
 8008910:	460b      	mov	r3, r1
 8008912:	4613      	mov	r3, r2
 8008914:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008918:	4b0d      	ldr	r3, [pc, #52]	; (8008950 <HAL_RCC_GetSysClockFreq+0x458>)
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	0f1b      	lsrs	r3, r3, #28
 800891e:	f003 0307 	and.w	r3, r3, #7
 8008922:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008926:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800892a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800892e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008932:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008936:	e003      	b.n	8008940 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008938:	4b06      	ldr	r3, [pc, #24]	; (8008954 <HAL_RCC_GetSysClockFreq+0x45c>)
 800893a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800893e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008940:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008944:	4618      	mov	r0, r3
 8008946:	37b8      	adds	r7, #184	; 0xb8
 8008948:	46bd      	mov	sp, r7
 800894a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800894e:	bf00      	nop
 8008950:	40023800 	.word	0x40023800
 8008954:	00f42400 	.word	0x00f42400

08008958 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b086      	sub	sp, #24
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d101      	bne.n	800896a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e28d      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 0301 	and.w	r3, r3, #1
 8008972:	2b00      	cmp	r3, #0
 8008974:	f000 8083 	beq.w	8008a7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008978:	4b94      	ldr	r3, [pc, #592]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	f003 030c 	and.w	r3, r3, #12
 8008980:	2b04      	cmp	r3, #4
 8008982:	d019      	beq.n	80089b8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008984:	4b91      	ldr	r3, [pc, #580]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800898c:	2b08      	cmp	r3, #8
 800898e:	d106      	bne.n	800899e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008990:	4b8e      	ldr	r3, [pc, #568]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008998:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800899c:	d00c      	beq.n	80089b8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800899e:	4b8b      	ldr	r3, [pc, #556]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 80089a0:	689b      	ldr	r3, [r3, #8]
 80089a2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80089a6:	2b0c      	cmp	r3, #12
 80089a8:	d112      	bne.n	80089d0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089aa:	4b88      	ldr	r3, [pc, #544]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80089b6:	d10b      	bne.n	80089d0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089b8:	4b84      	ldr	r3, [pc, #528]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d05b      	beq.n	8008a7c <HAL_RCC_OscConfig+0x124>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d157      	bne.n	8008a7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	e25a      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089d8:	d106      	bne.n	80089e8 <HAL_RCC_OscConfig+0x90>
 80089da:	4b7c      	ldr	r3, [pc, #496]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a7b      	ldr	r2, [pc, #492]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 80089e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80089e4:	6013      	str	r3, [r2, #0]
 80089e6:	e01d      	b.n	8008a24 <HAL_RCC_OscConfig+0xcc>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80089f0:	d10c      	bne.n	8008a0c <HAL_RCC_OscConfig+0xb4>
 80089f2:	4b76      	ldr	r3, [pc, #472]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a75      	ldr	r2, [pc, #468]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 80089f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80089fc:	6013      	str	r3, [r2, #0]
 80089fe:	4b73      	ldr	r3, [pc, #460]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a72      	ldr	r2, [pc, #456]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008a08:	6013      	str	r3, [r2, #0]
 8008a0a:	e00b      	b.n	8008a24 <HAL_RCC_OscConfig+0xcc>
 8008a0c:	4b6f      	ldr	r3, [pc, #444]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a6e      	ldr	r2, [pc, #440]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a16:	6013      	str	r3, [r2, #0]
 8008a18:	4b6c      	ldr	r3, [pc, #432]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a6b      	ldr	r2, [pc, #428]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d013      	beq.n	8008a54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a2c:	f7fc ff44 	bl	80058b8 <HAL_GetTick>
 8008a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a32:	e008      	b.n	8008a46 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008a34:	f7fc ff40 	bl	80058b8 <HAL_GetTick>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	1ad3      	subs	r3, r2, r3
 8008a3e:	2b64      	cmp	r3, #100	; 0x64
 8008a40:	d901      	bls.n	8008a46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008a42:	2303      	movs	r3, #3
 8008a44:	e21f      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a46:	4b61      	ldr	r3, [pc, #388]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d0f0      	beq.n	8008a34 <HAL_RCC_OscConfig+0xdc>
 8008a52:	e014      	b.n	8008a7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a54:	f7fc ff30 	bl	80058b8 <HAL_GetTick>
 8008a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a5a:	e008      	b.n	8008a6e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008a5c:	f7fc ff2c 	bl	80058b8 <HAL_GetTick>
 8008a60:	4602      	mov	r2, r0
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	1ad3      	subs	r3, r2, r3
 8008a66:	2b64      	cmp	r3, #100	; 0x64
 8008a68:	d901      	bls.n	8008a6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008a6a:	2303      	movs	r3, #3
 8008a6c:	e20b      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a6e:	4b57      	ldr	r3, [pc, #348]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1f0      	bne.n	8008a5c <HAL_RCC_OscConfig+0x104>
 8008a7a:	e000      	b.n	8008a7e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0302 	and.w	r3, r3, #2
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d06f      	beq.n	8008b6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008a8a:	4b50      	ldr	r3, [pc, #320]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	f003 030c 	and.w	r3, r3, #12
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d017      	beq.n	8008ac6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008a96:	4b4d      	ldr	r3, [pc, #308]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008a9e:	2b08      	cmp	r3, #8
 8008aa0:	d105      	bne.n	8008aae <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008aa2:	4b4a      	ldr	r3, [pc, #296]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00b      	beq.n	8008ac6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008aae:	4b47      	ldr	r3, [pc, #284]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008ab6:	2b0c      	cmp	r3, #12
 8008ab8:	d11c      	bne.n	8008af4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008aba:	4b44      	ldr	r3, [pc, #272]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d116      	bne.n	8008af4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ac6:	4b41      	ldr	r3, [pc, #260]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f003 0302 	and.w	r3, r3, #2
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d005      	beq.n	8008ade <HAL_RCC_OscConfig+0x186>
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	68db      	ldr	r3, [r3, #12]
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d001      	beq.n	8008ade <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	e1d3      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ade:	4b3b      	ldr	r3, [pc, #236]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	691b      	ldr	r3, [r3, #16]
 8008aea:	00db      	lsls	r3, r3, #3
 8008aec:	4937      	ldr	r1, [pc, #220]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008aee:	4313      	orrs	r3, r2
 8008af0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008af2:	e03a      	b.n	8008b6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d020      	beq.n	8008b3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008afc:	4b34      	ldr	r3, [pc, #208]	; (8008bd0 <HAL_RCC_OscConfig+0x278>)
 8008afe:	2201      	movs	r2, #1
 8008b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b02:	f7fc fed9 	bl	80058b8 <HAL_GetTick>
 8008b06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b08:	e008      	b.n	8008b1c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008b0a:	f7fc fed5 	bl	80058b8 <HAL_GetTick>
 8008b0e:	4602      	mov	r2, r0
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	1ad3      	subs	r3, r2, r3
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d901      	bls.n	8008b1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008b18:	2303      	movs	r3, #3
 8008b1a:	e1b4      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b1c:	4b2b      	ldr	r3, [pc, #172]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f003 0302 	and.w	r3, r3, #2
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d0f0      	beq.n	8008b0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b28:	4b28      	ldr	r3, [pc, #160]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	00db      	lsls	r3, r3, #3
 8008b36:	4925      	ldr	r1, [pc, #148]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008b38:	4313      	orrs	r3, r2
 8008b3a:	600b      	str	r3, [r1, #0]
 8008b3c:	e015      	b.n	8008b6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b3e:	4b24      	ldr	r3, [pc, #144]	; (8008bd0 <HAL_RCC_OscConfig+0x278>)
 8008b40:	2200      	movs	r2, #0
 8008b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b44:	f7fc feb8 	bl	80058b8 <HAL_GetTick>
 8008b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b4a:	e008      	b.n	8008b5e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008b4c:	f7fc feb4 	bl	80058b8 <HAL_GetTick>
 8008b50:	4602      	mov	r2, r0
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	1ad3      	subs	r3, r2, r3
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	d901      	bls.n	8008b5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008b5a:	2303      	movs	r3, #3
 8008b5c:	e193      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b5e:	4b1b      	ldr	r3, [pc, #108]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f003 0302 	and.w	r3, r3, #2
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d1f0      	bne.n	8008b4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f003 0308 	and.w	r3, r3, #8
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d036      	beq.n	8008be4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	695b      	ldr	r3, [r3, #20]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d016      	beq.n	8008bac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b7e:	4b15      	ldr	r3, [pc, #84]	; (8008bd4 <HAL_RCC_OscConfig+0x27c>)
 8008b80:	2201      	movs	r2, #1
 8008b82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b84:	f7fc fe98 	bl	80058b8 <HAL_GetTick>
 8008b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b8a:	e008      	b.n	8008b9e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008b8c:	f7fc fe94 	bl	80058b8 <HAL_GetTick>
 8008b90:	4602      	mov	r2, r0
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	1ad3      	subs	r3, r2, r3
 8008b96:	2b02      	cmp	r3, #2
 8008b98:	d901      	bls.n	8008b9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008b9a:	2303      	movs	r3, #3
 8008b9c:	e173      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b9e:	4b0b      	ldr	r3, [pc, #44]	; (8008bcc <HAL_RCC_OscConfig+0x274>)
 8008ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ba2:	f003 0302 	and.w	r3, r3, #2
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d0f0      	beq.n	8008b8c <HAL_RCC_OscConfig+0x234>
 8008baa:	e01b      	b.n	8008be4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008bac:	4b09      	ldr	r3, [pc, #36]	; (8008bd4 <HAL_RCC_OscConfig+0x27c>)
 8008bae:	2200      	movs	r2, #0
 8008bb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bb2:	f7fc fe81 	bl	80058b8 <HAL_GetTick>
 8008bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bb8:	e00e      	b.n	8008bd8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008bba:	f7fc fe7d 	bl	80058b8 <HAL_GetTick>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	1ad3      	subs	r3, r2, r3
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d907      	bls.n	8008bd8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e15c      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
 8008bcc:	40023800 	.word	0x40023800
 8008bd0:	42470000 	.word	0x42470000
 8008bd4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bd8:	4b8a      	ldr	r3, [pc, #552]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008bdc:	f003 0302 	and.w	r3, r3, #2
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d1ea      	bne.n	8008bba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f003 0304 	and.w	r3, r3, #4
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	f000 8097 	beq.w	8008d20 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008bf6:	4b83      	ldr	r3, [pc, #524]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d10f      	bne.n	8008c22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c02:	2300      	movs	r3, #0
 8008c04:	60bb      	str	r3, [r7, #8]
 8008c06:	4b7f      	ldr	r3, [pc, #508]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c0a:	4a7e      	ldr	r2, [pc, #504]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c10:	6413      	str	r3, [r2, #64]	; 0x40
 8008c12:	4b7c      	ldr	r3, [pc, #496]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c1a:	60bb      	str	r3, [r7, #8]
 8008c1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c22:	4b79      	ldr	r3, [pc, #484]	; (8008e08 <HAL_RCC_OscConfig+0x4b0>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d118      	bne.n	8008c60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c2e:	4b76      	ldr	r3, [pc, #472]	; (8008e08 <HAL_RCC_OscConfig+0x4b0>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a75      	ldr	r2, [pc, #468]	; (8008e08 <HAL_RCC_OscConfig+0x4b0>)
 8008c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c3a:	f7fc fe3d 	bl	80058b8 <HAL_GetTick>
 8008c3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c40:	e008      	b.n	8008c54 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c42:	f7fc fe39 	bl	80058b8 <HAL_GetTick>
 8008c46:	4602      	mov	r2, r0
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	1ad3      	subs	r3, r2, r3
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	d901      	bls.n	8008c54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008c50:	2303      	movs	r3, #3
 8008c52:	e118      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c54:	4b6c      	ldr	r3, [pc, #432]	; (8008e08 <HAL_RCC_OscConfig+0x4b0>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d0f0      	beq.n	8008c42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d106      	bne.n	8008c76 <HAL_RCC_OscConfig+0x31e>
 8008c68:	4b66      	ldr	r3, [pc, #408]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c6c:	4a65      	ldr	r2, [pc, #404]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c6e:	f043 0301 	orr.w	r3, r3, #1
 8008c72:	6713      	str	r3, [r2, #112]	; 0x70
 8008c74:	e01c      	b.n	8008cb0 <HAL_RCC_OscConfig+0x358>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	2b05      	cmp	r3, #5
 8008c7c:	d10c      	bne.n	8008c98 <HAL_RCC_OscConfig+0x340>
 8008c7e:	4b61      	ldr	r3, [pc, #388]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c82:	4a60      	ldr	r2, [pc, #384]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c84:	f043 0304 	orr.w	r3, r3, #4
 8008c88:	6713      	str	r3, [r2, #112]	; 0x70
 8008c8a:	4b5e      	ldr	r3, [pc, #376]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c8e:	4a5d      	ldr	r2, [pc, #372]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c90:	f043 0301 	orr.w	r3, r3, #1
 8008c94:	6713      	str	r3, [r2, #112]	; 0x70
 8008c96:	e00b      	b.n	8008cb0 <HAL_RCC_OscConfig+0x358>
 8008c98:	4b5a      	ldr	r3, [pc, #360]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c9c:	4a59      	ldr	r2, [pc, #356]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008c9e:	f023 0301 	bic.w	r3, r3, #1
 8008ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8008ca4:	4b57      	ldr	r3, [pc, #348]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ca8:	4a56      	ldr	r2, [pc, #344]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008caa:	f023 0304 	bic.w	r3, r3, #4
 8008cae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	689b      	ldr	r3, [r3, #8]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d015      	beq.n	8008ce4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cb8:	f7fc fdfe 	bl	80058b8 <HAL_GetTick>
 8008cbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cbe:	e00a      	b.n	8008cd6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cc0:	f7fc fdfa 	bl	80058b8 <HAL_GetTick>
 8008cc4:	4602      	mov	r2, r0
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	1ad3      	subs	r3, r2, r3
 8008cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d901      	bls.n	8008cd6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008cd2:	2303      	movs	r3, #3
 8008cd4:	e0d7      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cd6:	4b4b      	ldr	r3, [pc, #300]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cda:	f003 0302 	and.w	r3, r3, #2
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d0ee      	beq.n	8008cc0 <HAL_RCC_OscConfig+0x368>
 8008ce2:	e014      	b.n	8008d0e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ce4:	f7fc fde8 	bl	80058b8 <HAL_GetTick>
 8008ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008cea:	e00a      	b.n	8008d02 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cec:	f7fc fde4 	bl	80058b8 <HAL_GetTick>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	1ad3      	subs	r3, r2, r3
 8008cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d901      	bls.n	8008d02 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008cfe:	2303      	movs	r3, #3
 8008d00:	e0c1      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d02:	4b40      	ldr	r3, [pc, #256]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d06:	f003 0302 	and.w	r3, r3, #2
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d1ee      	bne.n	8008cec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008d0e:	7dfb      	ldrb	r3, [r7, #23]
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d105      	bne.n	8008d20 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d14:	4b3b      	ldr	r3, [pc, #236]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d18:	4a3a      	ldr	r2, [pc, #232]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008d1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008d1e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	699b      	ldr	r3, [r3, #24]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	f000 80ad 	beq.w	8008e84 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d2a:	4b36      	ldr	r3, [pc, #216]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	f003 030c 	and.w	r3, r3, #12
 8008d32:	2b08      	cmp	r3, #8
 8008d34:	d060      	beq.n	8008df8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	699b      	ldr	r3, [r3, #24]
 8008d3a:	2b02      	cmp	r3, #2
 8008d3c:	d145      	bne.n	8008dca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d3e:	4b33      	ldr	r3, [pc, #204]	; (8008e0c <HAL_RCC_OscConfig+0x4b4>)
 8008d40:	2200      	movs	r2, #0
 8008d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d44:	f7fc fdb8 	bl	80058b8 <HAL_GetTick>
 8008d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d4a:	e008      	b.n	8008d5e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d4c:	f7fc fdb4 	bl	80058b8 <HAL_GetTick>
 8008d50:	4602      	mov	r2, r0
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	1ad3      	subs	r3, r2, r3
 8008d56:	2b02      	cmp	r3, #2
 8008d58:	d901      	bls.n	8008d5e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008d5a:	2303      	movs	r3, #3
 8008d5c:	e093      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d5e:	4b29      	ldr	r3, [pc, #164]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d1f0      	bne.n	8008d4c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	69da      	ldr	r2, [r3, #28]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6a1b      	ldr	r3, [r3, #32]
 8008d72:	431a      	orrs	r2, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d78:	019b      	lsls	r3, r3, #6
 8008d7a:	431a      	orrs	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d80:	085b      	lsrs	r3, r3, #1
 8008d82:	3b01      	subs	r3, #1
 8008d84:	041b      	lsls	r3, r3, #16
 8008d86:	431a      	orrs	r2, r3
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d8c:	061b      	lsls	r3, r3, #24
 8008d8e:	431a      	orrs	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d94:	071b      	lsls	r3, r3, #28
 8008d96:	491b      	ldr	r1, [pc, #108]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d9c:	4b1b      	ldr	r3, [pc, #108]	; (8008e0c <HAL_RCC_OscConfig+0x4b4>)
 8008d9e:	2201      	movs	r2, #1
 8008da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008da2:	f7fc fd89 	bl	80058b8 <HAL_GetTick>
 8008da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008da8:	e008      	b.n	8008dbc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008daa:	f7fc fd85 	bl	80058b8 <HAL_GetTick>
 8008dae:	4602      	mov	r2, r0
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	1ad3      	subs	r3, r2, r3
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d901      	bls.n	8008dbc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e064      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008dbc:	4b11      	ldr	r3, [pc, #68]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d0f0      	beq.n	8008daa <HAL_RCC_OscConfig+0x452>
 8008dc8:	e05c      	b.n	8008e84 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008dca:	4b10      	ldr	r3, [pc, #64]	; (8008e0c <HAL_RCC_OscConfig+0x4b4>)
 8008dcc:	2200      	movs	r2, #0
 8008dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dd0:	f7fc fd72 	bl	80058b8 <HAL_GetTick>
 8008dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dd6:	e008      	b.n	8008dea <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008dd8:	f7fc fd6e 	bl	80058b8 <HAL_GetTick>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	2b02      	cmp	r3, #2
 8008de4:	d901      	bls.n	8008dea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008de6:	2303      	movs	r3, #3
 8008de8:	e04d      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dea:	4b06      	ldr	r3, [pc, #24]	; (8008e04 <HAL_RCC_OscConfig+0x4ac>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d1f0      	bne.n	8008dd8 <HAL_RCC_OscConfig+0x480>
 8008df6:	e045      	b.n	8008e84 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	699b      	ldr	r3, [r3, #24]
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d107      	bne.n	8008e10 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e040      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
 8008e04:	40023800 	.word	0x40023800
 8008e08:	40007000 	.word	0x40007000
 8008e0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008e10:	4b1f      	ldr	r3, [pc, #124]	; (8008e90 <HAL_RCC_OscConfig+0x538>)
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	699b      	ldr	r3, [r3, #24]
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d030      	beq.n	8008e80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d129      	bne.n	8008e80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d122      	bne.n	8008e80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e3a:	68fa      	ldr	r2, [r7, #12]
 8008e3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008e40:	4013      	ands	r3, r2
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008e46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d119      	bne.n	8008e80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e56:	085b      	lsrs	r3, r3, #1
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d10f      	bne.n	8008e80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d107      	bne.n	8008e80 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d001      	beq.n	8008e84 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008e80:	2301      	movs	r3, #1
 8008e82:	e000      	b.n	8008e86 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3718      	adds	r7, #24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}
 8008e8e:	bf00      	nop
 8008e90:	40023800 	.word	0x40023800

08008e94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b082      	sub	sp, #8
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d101      	bne.n	8008ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	e03f      	b.n	8008f26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d106      	bne.n	8008ec0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f7fb ff52 	bl	8004d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2224      	movs	r2, #36	; 0x24
 8008ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68da      	ldr	r2, [r3, #12]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ed6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f001 f87b 	bl	8009fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	691a      	ldr	r2, [r3, #16]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008eec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	695a      	ldr	r2, [r3, #20]
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008efc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	68da      	ldr	r2, [r3, #12]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2220      	movs	r2, #32
 8008f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2220      	movs	r2, #32
 8008f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008f2e:	b580      	push	{r7, lr}
 8008f30:	b082      	sub	sp, #8
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e021      	b.n	8008f84 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2224      	movs	r2, #36	; 0x24
 8008f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f56:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f7fc f861 	bl	8005020 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2200      	movs	r2, #0
 8008f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2200      	movs	r2, #0
 8008f78:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3708      	adds	r7, #8
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b08a      	sub	sp, #40	; 0x28
 8008f90:	af02      	add	r7, sp, #8
 8008f92:	60f8      	str	r0, [r7, #12]
 8008f94:	60b9      	str	r1, [r7, #8]
 8008f96:	603b      	str	r3, [r7, #0]
 8008f98:	4613      	mov	r3, r2
 8008f9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	2b20      	cmp	r3, #32
 8008faa:	d17c      	bne.n	80090a6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d002      	beq.n	8008fb8 <HAL_UART_Transmit+0x2c>
 8008fb2:	88fb      	ldrh	r3, [r7, #6]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d101      	bne.n	8008fbc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e075      	b.n	80090a8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d101      	bne.n	8008fca <HAL_UART_Transmit+0x3e>
 8008fc6:	2302      	movs	r3, #2
 8008fc8:	e06e      	b.n	80090a8 <HAL_UART_Transmit+0x11c>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2221      	movs	r2, #33	; 0x21
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fe0:	f7fc fc6a 	bl	80058b8 <HAL_GetTick>
 8008fe4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	88fa      	ldrh	r2, [r7, #6]
 8008fea:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	88fa      	ldrh	r2, [r7, #6]
 8008ff0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ffa:	d108      	bne.n	800900e <HAL_UART_Transmit+0x82>
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	691b      	ldr	r3, [r3, #16]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d104      	bne.n	800900e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009004:	2300      	movs	r3, #0
 8009006:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	61bb      	str	r3, [r7, #24]
 800900c:	e003      	b.n	8009016 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800900e:	68bb      	ldr	r3, [r7, #8]
 8009010:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009012:	2300      	movs	r3, #0
 8009014:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800901e:	e02a      	b.n	8009076 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	9300      	str	r3, [sp, #0]
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	2200      	movs	r2, #0
 8009028:	2180      	movs	r1, #128	; 0x80
 800902a:	68f8      	ldr	r0, [r7, #12]
 800902c:	f000 fd03 	bl	8009a36 <UART_WaitOnFlagUntilTimeout>
 8009030:	4603      	mov	r3, r0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d001      	beq.n	800903a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	e036      	b.n	80090a8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10b      	bne.n	8009058 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	881b      	ldrh	r3, [r3, #0]
 8009044:	461a      	mov	r2, r3
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800904e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	3302      	adds	r3, #2
 8009054:	61bb      	str	r3, [r7, #24]
 8009056:	e007      	b.n	8009068 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	781a      	ldrb	r2, [r3, #0]
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009062:	69fb      	ldr	r3, [r7, #28]
 8009064:	3301      	adds	r3, #1
 8009066:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800906c:	b29b      	uxth	r3, r3
 800906e:	3b01      	subs	r3, #1
 8009070:	b29a      	uxth	r2, r3
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800907a:	b29b      	uxth	r3, r3
 800907c:	2b00      	cmp	r3, #0
 800907e:	d1cf      	bne.n	8009020 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	9300      	str	r3, [sp, #0]
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	2200      	movs	r2, #0
 8009088:	2140      	movs	r1, #64	; 0x40
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f000 fcd3 	bl	8009a36 <UART_WaitOnFlagUntilTimeout>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d001      	beq.n	800909a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009096:	2303      	movs	r3, #3
 8009098:	e006      	b.n	80090a8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2220      	movs	r2, #32
 800909e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80090a2:	2300      	movs	r3, #0
 80090a4:	e000      	b.n	80090a8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80090a6:	2302      	movs	r3, #2
  }
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	3720      	adds	r7, #32
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bd80      	pop	{r7, pc}

080090b0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b08c      	sub	sp, #48	; 0x30
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	4613      	mov	r3, r2
 80090bc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b20      	cmp	r3, #32
 80090c8:	d165      	bne.n	8009196 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d002      	beq.n	80090d6 <HAL_UART_Transmit_DMA+0x26>
 80090d0:	88fb      	ldrh	r3, [r7, #6]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d101      	bne.n	80090da <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e05e      	b.n	8009198 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d101      	bne.n	80090e8 <HAL_UART_Transmit_DMA+0x38>
 80090e4:	2302      	movs	r3, #2
 80090e6:	e057      	b.n	8009198 <HAL_UART_Transmit_DMA+0xe8>
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80090f0:	68ba      	ldr	r2, [r7, #8]
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	88fa      	ldrh	r2, [r7, #6]
 80090fa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	88fa      	ldrh	r2, [r7, #6]
 8009100:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2200      	movs	r2, #0
 8009106:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2221      	movs	r2, #33	; 0x21
 800910c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009114:	4a22      	ldr	r2, [pc, #136]	; (80091a0 <HAL_UART_Transmit_DMA+0xf0>)
 8009116:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800911c:	4a21      	ldr	r2, [pc, #132]	; (80091a4 <HAL_UART_Transmit_DMA+0xf4>)
 800911e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009124:	4a20      	ldr	r2, [pc, #128]	; (80091a8 <HAL_UART_Transmit_DMA+0xf8>)
 8009126:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800912c:	2200      	movs	r2, #0
 800912e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009130:	f107 0308 	add.w	r3, r7, #8
 8009134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800913a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800913c:	6819      	ldr	r1, [r3, #0]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	3304      	adds	r3, #4
 8009144:	461a      	mov	r2, r3
 8009146:	88fb      	ldrh	r3, [r7, #6]
 8009148:	f7fd fa46 	bl	80065d8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009154:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	2200      	movs	r2, #0
 800915a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	3314      	adds	r3, #20
 8009164:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009166:	69bb      	ldr	r3, [r7, #24]
 8009168:	e853 3f00 	ldrex	r3, [r3]
 800916c:	617b      	str	r3, [r7, #20]
   return(result);
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009174:	62bb      	str	r3, [r7, #40]	; 0x28
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3314      	adds	r3, #20
 800917c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800917e:	627a      	str	r2, [r7, #36]	; 0x24
 8009180:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009182:	6a39      	ldr	r1, [r7, #32]
 8009184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009186:	e841 2300 	strex	r3, r2, [r1]
 800918a:	61fb      	str	r3, [r7, #28]
   return(result);
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1e5      	bne.n	800915e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009192:	2300      	movs	r3, #0
 8009194:	e000      	b.n	8009198 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009196:	2302      	movs	r3, #2
  }
}
 8009198:	4618      	mov	r0, r3
 800919a:	3730      	adds	r7, #48	; 0x30
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}
 80091a0:	08009791 	.word	0x08009791
 80091a4:	0800982b 	.word	0x0800982b
 80091a8:	080099a3 	.word	0x080099a3

080091ac <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	4613      	mov	r3, r2
 80091b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	2b20      	cmp	r3, #32
 80091c4:	d11d      	bne.n	8009202 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d002      	beq.n	80091d2 <HAL_UART_Receive_DMA+0x26>
 80091cc:	88fb      	ldrh	r3, [r7, #6]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d101      	bne.n	80091d6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	e016      	b.n	8009204 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d101      	bne.n	80091e4 <HAL_UART_Receive_DMA+0x38>
 80091e0:	2302      	movs	r3, #2
 80091e2:	e00f      	b.n	8009204 <HAL_UART_Receive_DMA+0x58>
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	2200      	movs	r2, #0
 80091f0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80091f2:	88fb      	ldrh	r3, [r7, #6]
 80091f4:	461a      	mov	r2, r3
 80091f6:	68b9      	ldr	r1, [r7, #8]
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f000 fc8b 	bl	8009b14 <UART_Start_Receive_DMA>
 80091fe:	4603      	mov	r3, r0
 8009200:	e000      	b.n	8009204 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009202:	2302      	movs	r3, #2
  }
}
 8009204:	4618      	mov	r0, r3
 8009206:	3710      	adds	r7, #16
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b0ba      	sub	sp, #232	; 0xe8
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	68db      	ldr	r3, [r3, #12]
 8009224:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	695b      	ldr	r3, [r3, #20]
 800922e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009232:	2300      	movs	r3, #0
 8009234:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009238:	2300      	movs	r3, #0
 800923a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800923e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009242:	f003 030f 	and.w	r3, r3, #15
 8009246:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800924a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800924e:	2b00      	cmp	r3, #0
 8009250:	d10f      	bne.n	8009272 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009256:	f003 0320 	and.w	r3, r3, #32
 800925a:	2b00      	cmp	r3, #0
 800925c:	d009      	beq.n	8009272 <HAL_UART_IRQHandler+0x66>
 800925e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009262:	f003 0320 	and.w	r3, r3, #32
 8009266:	2b00      	cmp	r3, #0
 8009268:	d003      	beq.n	8009272 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 fdf7 	bl	8009e5e <UART_Receive_IT>
      return;
 8009270:	e256      	b.n	8009720 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009272:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009276:	2b00      	cmp	r3, #0
 8009278:	f000 80de 	beq.w	8009438 <HAL_UART_IRQHandler+0x22c>
 800927c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009280:	f003 0301 	and.w	r3, r3, #1
 8009284:	2b00      	cmp	r3, #0
 8009286:	d106      	bne.n	8009296 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800928c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009290:	2b00      	cmp	r3, #0
 8009292:	f000 80d1 	beq.w	8009438 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800929a:	f003 0301 	and.w	r3, r3, #1
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00b      	beq.n	80092ba <HAL_UART_IRQHandler+0xae>
 80092a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d005      	beq.n	80092ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092b2:	f043 0201 	orr.w	r2, r3, #1
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80092ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092be:	f003 0304 	and.w	r3, r3, #4
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d00b      	beq.n	80092de <HAL_UART_IRQHandler+0xd2>
 80092c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d005      	beq.n	80092de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d6:	f043 0202 	orr.w	r2, r3, #2
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80092de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092e2:	f003 0302 	and.w	r3, r3, #2
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d00b      	beq.n	8009302 <HAL_UART_IRQHandler+0xf6>
 80092ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092ee:	f003 0301 	and.w	r3, r3, #1
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d005      	beq.n	8009302 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092fa:	f043 0204 	orr.w	r2, r3, #4
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009306:	f003 0308 	and.w	r3, r3, #8
 800930a:	2b00      	cmp	r3, #0
 800930c:	d011      	beq.n	8009332 <HAL_UART_IRQHandler+0x126>
 800930e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009312:	f003 0320 	and.w	r3, r3, #32
 8009316:	2b00      	cmp	r3, #0
 8009318:	d105      	bne.n	8009326 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800931a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800931e:	f003 0301 	and.w	r3, r3, #1
 8009322:	2b00      	cmp	r3, #0
 8009324:	d005      	beq.n	8009332 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800932a:	f043 0208 	orr.w	r2, r3, #8
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009336:	2b00      	cmp	r3, #0
 8009338:	f000 81ed 	beq.w	8009716 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800933c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009340:	f003 0320 	and.w	r3, r3, #32
 8009344:	2b00      	cmp	r3, #0
 8009346:	d008      	beq.n	800935a <HAL_UART_IRQHandler+0x14e>
 8009348:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800934c:	f003 0320 	and.w	r3, r3, #32
 8009350:	2b00      	cmp	r3, #0
 8009352:	d002      	beq.n	800935a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 fd82 	bl	8009e5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	695b      	ldr	r3, [r3, #20]
 8009360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009364:	2b40      	cmp	r3, #64	; 0x40
 8009366:	bf0c      	ite	eq
 8009368:	2301      	moveq	r3, #1
 800936a:	2300      	movne	r3, #0
 800936c:	b2db      	uxtb	r3, r3
 800936e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009376:	f003 0308 	and.w	r3, r3, #8
 800937a:	2b00      	cmp	r3, #0
 800937c:	d103      	bne.n	8009386 <HAL_UART_IRQHandler+0x17a>
 800937e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009382:	2b00      	cmp	r3, #0
 8009384:	d04f      	beq.n	8009426 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f000 fc8a 	bl	8009ca0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009396:	2b40      	cmp	r3, #64	; 0x40
 8009398:	d141      	bne.n	800941e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	3314      	adds	r3, #20
 80093a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80093a8:	e853 3f00 	ldrex	r3, [r3]
 80093ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80093b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80093b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	3314      	adds	r3, #20
 80093c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80093c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80093ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80093d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80093d6:	e841 2300 	strex	r3, r2, [r1]
 80093da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80093de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d1d9      	bne.n	800939a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d013      	beq.n	8009416 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f2:	4a7d      	ldr	r2, [pc, #500]	; (80095e8 <HAL_UART_IRQHandler+0x3dc>)
 80093f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fa:	4618      	mov	r0, r3
 80093fc:	f7fd f9b4 	bl	8006768 <HAL_DMA_Abort_IT>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d016      	beq.n	8009434 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800940a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009410:	4610      	mov	r0, r2
 8009412:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009414:	e00e      	b.n	8009434 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 f9a4 	bl	8009764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800941c:	e00a      	b.n	8009434 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 f9a0 	bl	8009764 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009424:	e006      	b.n	8009434 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f99c 	bl	8009764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009432:	e170      	b.n	8009716 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009434:	bf00      	nop
    return;
 8009436:	e16e      	b.n	8009716 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800943c:	2b01      	cmp	r3, #1
 800943e:	f040 814a 	bne.w	80096d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009446:	f003 0310 	and.w	r3, r3, #16
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 8143 	beq.w	80096d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009454:	f003 0310 	and.w	r3, r3, #16
 8009458:	2b00      	cmp	r3, #0
 800945a:	f000 813c 	beq.w	80096d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800945e:	2300      	movs	r3, #0
 8009460:	60bb      	str	r3, [r7, #8]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	60bb      	str	r3, [r7, #8]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	60bb      	str	r3, [r7, #8]
 8009472:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800947e:	2b40      	cmp	r3, #64	; 0x40
 8009480:	f040 80b4 	bne.w	80095ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009490:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009494:	2b00      	cmp	r3, #0
 8009496:	f000 8140 	beq.w	800971a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800949e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80094a2:	429a      	cmp	r2, r3
 80094a4:	f080 8139 	bcs.w	800971a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80094ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094b4:	69db      	ldr	r3, [r3, #28]
 80094b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094ba:	f000 8088 	beq.w	80095ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	330c      	adds	r3, #12
 80094c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80094cc:	e853 3f00 	ldrex	r3, [r3]
 80094d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80094d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80094d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80094dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	330c      	adds	r3, #12
 80094e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80094ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80094ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80094f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80094fa:	e841 2300 	strex	r3, r2, [r1]
 80094fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009502:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1d9      	bne.n	80094be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	3314      	adds	r3, #20
 8009510:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009512:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009514:	e853 3f00 	ldrex	r3, [r3]
 8009518:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800951a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800951c:	f023 0301 	bic.w	r3, r3, #1
 8009520:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	3314      	adds	r3, #20
 800952a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800952e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009532:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009534:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009536:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800953a:	e841 2300 	strex	r3, r2, [r1]
 800953e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009540:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009542:	2b00      	cmp	r3, #0
 8009544:	d1e1      	bne.n	800950a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	3314      	adds	r3, #20
 800954c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800954e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009550:	e853 3f00 	ldrex	r3, [r3]
 8009554:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800955c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	3314      	adds	r3, #20
 8009566:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800956a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800956c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009570:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009572:	e841 2300 	strex	r3, r2, [r1]
 8009576:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009578:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800957a:	2b00      	cmp	r3, #0
 800957c:	d1e3      	bne.n	8009546 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2220      	movs	r2, #32
 8009582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	330c      	adds	r3, #12
 8009592:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009594:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009596:	e853 3f00 	ldrex	r3, [r3]
 800959a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800959c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800959e:	f023 0310 	bic.w	r3, r3, #16
 80095a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	330c      	adds	r3, #12
 80095ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80095b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80095b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80095b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80095b8:	e841 2300 	strex	r3, r2, [r1]
 80095bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80095be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1e3      	bne.n	800958c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095c8:	4618      	mov	r0, r3
 80095ca:	f7fd f85d 	bl	8006688 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	1ad3      	subs	r3, r2, r3
 80095da:	b29b      	uxth	r3, r3
 80095dc:	4619      	mov	r1, r3
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f8ca 	bl	8009778 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80095e4:	e099      	b.n	800971a <HAL_UART_IRQHandler+0x50e>
 80095e6:	bf00      	nop
 80095e8:	08009d67 	.word	0x08009d67
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80095f4:	b29b      	uxth	r3, r3
 80095f6:	1ad3      	subs	r3, r2, r3
 80095f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009600:	b29b      	uxth	r3, r3
 8009602:	2b00      	cmp	r3, #0
 8009604:	f000 808b 	beq.w	800971e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009608:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800960c:	2b00      	cmp	r3, #0
 800960e:	f000 8086 	beq.w	800971e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	330c      	adds	r3, #12
 8009618:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800961a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800961c:	e853 3f00 	ldrex	r3, [r3]
 8009620:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009624:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009628:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	330c      	adds	r3, #12
 8009632:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009636:	647a      	str	r2, [r7, #68]	; 0x44
 8009638:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800963c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800963e:	e841 2300 	strex	r3, r2, [r1]
 8009642:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009646:	2b00      	cmp	r3, #0
 8009648:	d1e3      	bne.n	8009612 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	3314      	adds	r3, #20
 8009650:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009654:	e853 3f00 	ldrex	r3, [r3]
 8009658:	623b      	str	r3, [r7, #32]
   return(result);
 800965a:	6a3b      	ldr	r3, [r7, #32]
 800965c:	f023 0301 	bic.w	r3, r3, #1
 8009660:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	3314      	adds	r3, #20
 800966a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800966e:	633a      	str	r2, [r7, #48]	; 0x30
 8009670:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009672:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009674:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009676:	e841 2300 	strex	r3, r2, [r1]
 800967a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800967c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800967e:	2b00      	cmp	r3, #0
 8009680:	d1e3      	bne.n	800964a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2220      	movs	r2, #32
 8009686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	330c      	adds	r3, #12
 8009696:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	e853 3f00 	ldrex	r3, [r3]
 800969e:	60fb      	str	r3, [r7, #12]
   return(result);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f023 0310 	bic.w	r3, r3, #16
 80096a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	330c      	adds	r3, #12
 80096b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80096b4:	61fa      	str	r2, [r7, #28]
 80096b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b8:	69b9      	ldr	r1, [r7, #24]
 80096ba:	69fa      	ldr	r2, [r7, #28]
 80096bc:	e841 2300 	strex	r3, r2, [r1]
 80096c0:	617b      	str	r3, [r7, #20]
   return(result);
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1e3      	bne.n	8009690 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80096c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80096cc:	4619      	mov	r1, r3
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f000 f852 	bl	8009778 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80096d4:	e023      	b.n	800971e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80096d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d009      	beq.n	80096f6 <HAL_UART_IRQHandler+0x4ea>
 80096e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d003      	beq.n	80096f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f000 fb4d 	bl	8009d8e <UART_Transmit_IT>
    return;
 80096f4:	e014      	b.n	8009720 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80096f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d00e      	beq.n	8009720 <HAL_UART_IRQHandler+0x514>
 8009702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800970a:	2b00      	cmp	r3, #0
 800970c:	d008      	beq.n	8009720 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 fb8d 	bl	8009e2e <UART_EndTransmit_IT>
    return;
 8009714:	e004      	b.n	8009720 <HAL_UART_IRQHandler+0x514>
    return;
 8009716:	bf00      	nop
 8009718:	e002      	b.n	8009720 <HAL_UART_IRQHandler+0x514>
      return;
 800971a:	bf00      	nop
 800971c:	e000      	b.n	8009720 <HAL_UART_IRQHandler+0x514>
      return;
 800971e:	bf00      	nop
  }
}
 8009720:	37e8      	adds	r7, #232	; 0xe8
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop

08009728 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009758:	bf00      	nop
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800976c:	bf00      	nop
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009776:	4770      	bx	lr

08009778 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	460b      	mov	r3, r1
 8009782:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009784:	bf00      	nop
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b090      	sub	sp, #64	; 0x40
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800979c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d137      	bne.n	800981c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80097ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097ae:	2200      	movs	r2, #0
 80097b0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80097b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	3314      	adds	r3, #20
 80097b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097bc:	e853 3f00 	ldrex	r3, [r3]
 80097c0:	623b      	str	r3, [r7, #32]
   return(result);
 80097c2:	6a3b      	ldr	r3, [r7, #32]
 80097c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80097ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	3314      	adds	r3, #20
 80097d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097d2:	633a      	str	r2, [r7, #48]	; 0x30
 80097d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80097d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80097da:	e841 2300 	strex	r3, r2, [r1]
 80097de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80097e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1e5      	bne.n	80097b2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80097e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	330c      	adds	r3, #12
 80097ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	e853 3f00 	ldrex	r3, [r3]
 80097f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097fc:	637b      	str	r3, [r7, #52]	; 0x34
 80097fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	330c      	adds	r3, #12
 8009804:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009806:	61fa      	str	r2, [r7, #28]
 8009808:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800980a:	69b9      	ldr	r1, [r7, #24]
 800980c:	69fa      	ldr	r2, [r7, #28]
 800980e:	e841 2300 	strex	r3, r2, [r1]
 8009812:	617b      	str	r3, [r7, #20]
   return(result);
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d1e5      	bne.n	80097e6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800981a:	e002      	b.n	8009822 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800981c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800981e:	f7ff ff83 	bl	8009728 <HAL_UART_TxCpltCallback>
}
 8009822:	bf00      	nop
 8009824:	3740      	adds	r7, #64	; 0x40
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}

0800982a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800982a:	b580      	push	{r7, lr}
 800982c:	b084      	sub	sp, #16
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009836:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009838:	68f8      	ldr	r0, [r7, #12]
 800983a:	f7ff ff7f 	bl	800973c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800983e:	bf00      	nop
 8009840:	3710      	adds	r7, #16
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b09c      	sub	sp, #112	; 0x70
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009852:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800985e:	2b00      	cmp	r3, #0
 8009860:	d172      	bne.n	8009948 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009862:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009864:	2200      	movs	r2, #0
 8009866:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	330c      	adds	r3, #12
 800986e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009872:	e853 3f00 	ldrex	r3, [r3]
 8009876:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800987a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800987e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009880:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	330c      	adds	r3, #12
 8009886:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009888:	65ba      	str	r2, [r7, #88]	; 0x58
 800988a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800988c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800988e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009890:	e841 2300 	strex	r3, r2, [r1]
 8009894:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009898:	2b00      	cmp	r3, #0
 800989a:	d1e5      	bne.n	8009868 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800989c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	3314      	adds	r3, #20
 80098a2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a6:	e853 3f00 	ldrex	r3, [r3]
 80098aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80098ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098ae:	f023 0301 	bic.w	r3, r3, #1
 80098b2:	667b      	str	r3, [r7, #100]	; 0x64
 80098b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	3314      	adds	r3, #20
 80098ba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80098bc:	647a      	str	r2, [r7, #68]	; 0x44
 80098be:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80098c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098c4:	e841 2300 	strex	r3, r2, [r1]
 80098c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80098ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d1e5      	bne.n	800989c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	3314      	adds	r3, #20
 80098d6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098da:	e853 3f00 	ldrex	r3, [r3]
 80098de:	623b      	str	r3, [r7, #32]
   return(result);
 80098e0:	6a3b      	ldr	r3, [r7, #32]
 80098e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098e6:	663b      	str	r3, [r7, #96]	; 0x60
 80098e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	3314      	adds	r3, #20
 80098ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80098f0:	633a      	str	r2, [r7, #48]	; 0x30
 80098f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80098f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098f8:	e841 2300 	strex	r3, r2, [r1]
 80098fc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80098fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009900:	2b00      	cmp	r3, #0
 8009902:	d1e5      	bne.n	80098d0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009904:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009906:	2220      	movs	r2, #32
 8009908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800990c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800990e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009910:	2b01      	cmp	r3, #1
 8009912:	d119      	bne.n	8009948 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009914:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	330c      	adds	r3, #12
 800991a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	e853 3f00 	ldrex	r3, [r3]
 8009922:	60fb      	str	r3, [r7, #12]
   return(result);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f023 0310 	bic.w	r3, r3, #16
 800992a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800992c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	330c      	adds	r3, #12
 8009932:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009934:	61fa      	str	r2, [r7, #28]
 8009936:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009938:	69b9      	ldr	r1, [r7, #24]
 800993a:	69fa      	ldr	r2, [r7, #28]
 800993c:	e841 2300 	strex	r3, r2, [r1]
 8009940:	617b      	str	r3, [r7, #20]
   return(result);
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d1e5      	bne.n	8009914 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009948:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800994a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800994c:	2b01      	cmp	r3, #1
 800994e:	d106      	bne.n	800995e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009950:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009952:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009954:	4619      	mov	r1, r3
 8009956:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009958:	f7ff ff0e 	bl	8009778 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800995c:	e002      	b.n	8009964 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800995e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009960:	f7fb fd04 	bl	800536c <HAL_UART_RxCpltCallback>
}
 8009964:	bf00      	nop
 8009966:	3770      	adds	r7, #112	; 0x70
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b084      	sub	sp, #16
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009978:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800997e:	2b01      	cmp	r3, #1
 8009980:	d108      	bne.n	8009994 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009986:	085b      	lsrs	r3, r3, #1
 8009988:	b29b      	uxth	r3, r3
 800998a:	4619      	mov	r1, r3
 800998c:	68f8      	ldr	r0, [r7, #12]
 800998e:	f7ff fef3 	bl	8009778 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009992:	e002      	b.n	800999a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009994:	68f8      	ldr	r0, [r7, #12]
 8009996:	f7ff fedb 	bl	8009750 <HAL_UART_RxHalfCpltCallback>
}
 800999a:	bf00      	nop
 800999c:	3710      	adds	r7, #16
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}

080099a2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80099a2:	b580      	push	{r7, lr}
 80099a4:	b084      	sub	sp, #16
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80099aa:	2300      	movs	r3, #0
 80099ac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099b2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	695b      	ldr	r3, [r3, #20]
 80099ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099be:	2b80      	cmp	r3, #128	; 0x80
 80099c0:	bf0c      	ite	eq
 80099c2:	2301      	moveq	r3, #1
 80099c4:	2300      	movne	r3, #0
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	2b21      	cmp	r3, #33	; 0x21
 80099d4:	d108      	bne.n	80099e8 <UART_DMAError+0x46>
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d005      	beq.n	80099e8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	2200      	movs	r2, #0
 80099e0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80099e2:	68b8      	ldr	r0, [r7, #8]
 80099e4:	f000 f934 	bl	8009c50 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	695b      	ldr	r3, [r3, #20]
 80099ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099f2:	2b40      	cmp	r3, #64	; 0x40
 80099f4:	bf0c      	ite	eq
 80099f6:	2301      	moveq	r3, #1
 80099f8:	2300      	movne	r3, #0
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	2b22      	cmp	r3, #34	; 0x22
 8009a08:	d108      	bne.n	8009a1c <UART_DMAError+0x7a>
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d005      	beq.n	8009a1c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	2200      	movs	r2, #0
 8009a14:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009a16:	68b8      	ldr	r0, [r7, #8]
 8009a18:	f000 f942 	bl	8009ca0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a20:	f043 0210 	orr.w	r2, r3, #16
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a28:	68b8      	ldr	r0, [r7, #8]
 8009a2a:	f7ff fe9b 	bl	8009764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a2e:	bf00      	nop
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}

08009a36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009a36:	b580      	push	{r7, lr}
 8009a38:	b090      	sub	sp, #64	; 0x40
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	60f8      	str	r0, [r7, #12]
 8009a3e:	60b9      	str	r1, [r7, #8]
 8009a40:	603b      	str	r3, [r7, #0]
 8009a42:	4613      	mov	r3, r2
 8009a44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a46:	e050      	b.n	8009aea <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a4e:	d04c      	beq.n	8009aea <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009a50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d007      	beq.n	8009a66 <UART_WaitOnFlagUntilTimeout+0x30>
 8009a56:	f7fb ff2f 	bl	80058b8 <HAL_GetTick>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	1ad3      	subs	r3, r2, r3
 8009a60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d241      	bcs.n	8009aea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	330c      	adds	r3, #12
 8009a6c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a70:	e853 3f00 	ldrex	r3, [r3]
 8009a74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009a7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	330c      	adds	r3, #12
 8009a84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009a86:	637a      	str	r2, [r7, #52]	; 0x34
 8009a88:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a8a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009a8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009a8e:	e841 2300 	strex	r3, r2, [r1]
 8009a92:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d1e5      	bne.n	8009a66 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	3314      	adds	r3, #20
 8009aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	e853 3f00 	ldrex	r3, [r3]
 8009aa8:	613b      	str	r3, [r7, #16]
   return(result);
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	f023 0301 	bic.w	r3, r3, #1
 8009ab0:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	3314      	adds	r3, #20
 8009ab8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009aba:	623a      	str	r2, [r7, #32]
 8009abc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009abe:	69f9      	ldr	r1, [r7, #28]
 8009ac0:	6a3a      	ldr	r2, [r7, #32]
 8009ac2:	e841 2300 	strex	r3, r2, [r1]
 8009ac6:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1e5      	bne.n	8009a9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2220      	movs	r2, #32
 8009ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	2220      	movs	r2, #32
 8009ada:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009ae6:	2303      	movs	r3, #3
 8009ae8:	e00f      	b.n	8009b0a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	4013      	ands	r3, r2
 8009af4:	68ba      	ldr	r2, [r7, #8]
 8009af6:	429a      	cmp	r2, r3
 8009af8:	bf0c      	ite	eq
 8009afa:	2301      	moveq	r3, #1
 8009afc:	2300      	movne	r3, #0
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	461a      	mov	r2, r3
 8009b02:	79fb      	ldrb	r3, [r7, #7]
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d09f      	beq.n	8009a48 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b08:	2300      	movs	r3, #0
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3740      	adds	r7, #64	; 0x40
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
	...

08009b14 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b098      	sub	sp, #96	; 0x60
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	4613      	mov	r3, r2
 8009b20:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009b22:	68ba      	ldr	r2, [r7, #8]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	88fa      	ldrh	r2, [r7, #6]
 8009b2c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2200      	movs	r2, #0
 8009b32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	2222      	movs	r2, #34	; 0x22
 8009b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b40:	4a40      	ldr	r2, [pc, #256]	; (8009c44 <UART_Start_Receive_DMA+0x130>)
 8009b42:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b48:	4a3f      	ldr	r2, [pc, #252]	; (8009c48 <UART_Start_Receive_DMA+0x134>)
 8009b4a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b50:	4a3e      	ldr	r2, [pc, #248]	; (8009c4c <UART_Start_Receive_DMA+0x138>)
 8009b52:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b58:	2200      	movs	r2, #0
 8009b5a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009b5c:	f107 0308 	add.w	r3, r7, #8
 8009b60:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	3304      	adds	r3, #4
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	88fb      	ldrh	r3, [r7, #6]
 8009b74:	f7fc fd30 	bl	80065d8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009b78:	2300      	movs	r3, #0
 8009b7a:	613b      	str	r3, [r7, #16]
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	613b      	str	r3, [r7, #16]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	613b      	str	r3, [r7, #16]
 8009b8c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	691b      	ldr	r3, [r3, #16]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d019      	beq.n	8009bd2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	330c      	adds	r3, #12
 8009ba4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ba8:	e853 3f00 	ldrex	r3, [r3]
 8009bac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bb4:	65bb      	str	r3, [r7, #88]	; 0x58
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	330c      	adds	r3, #12
 8009bbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009bbe:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009bc0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009bc4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009bc6:	e841 2300 	strex	r3, r2, [r1]
 8009bca:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009bcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d1e5      	bne.n	8009b9e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	3314      	adds	r3, #20
 8009bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bdc:	e853 3f00 	ldrex	r3, [r3]
 8009be0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009be4:	f043 0301 	orr.w	r3, r3, #1
 8009be8:	657b      	str	r3, [r7, #84]	; 0x54
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	3314      	adds	r3, #20
 8009bf0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009bf2:	63ba      	str	r2, [r7, #56]	; 0x38
 8009bf4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009bf8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bfa:	e841 2300 	strex	r3, r2, [r1]
 8009bfe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d1e5      	bne.n	8009bd2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	3314      	adds	r3, #20
 8009c0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0e:	69bb      	ldr	r3, [r7, #24]
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	617b      	str	r3, [r7, #20]
   return(result);
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c1c:	653b      	str	r3, [r7, #80]	; 0x50
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	3314      	adds	r3, #20
 8009c24:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009c26:	627a      	str	r2, [r7, #36]	; 0x24
 8009c28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	6a39      	ldr	r1, [r7, #32]
 8009c2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c34:	69fb      	ldr	r3, [r7, #28]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e5      	bne.n	8009c06 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009c3a:	2300      	movs	r3, #0
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3760      	adds	r7, #96	; 0x60
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}
 8009c44:	08009847 	.word	0x08009847
 8009c48:	0800996d 	.word	0x0800996d
 8009c4c:	080099a3 	.word	0x080099a3

08009c50 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009c50:	b480      	push	{r7}
 8009c52:	b089      	sub	sp, #36	; 0x24
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	330c      	adds	r3, #12
 8009c5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	e853 3f00 	ldrex	r3, [r3]
 8009c66:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009c6e:	61fb      	str	r3, [r7, #28]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	330c      	adds	r3, #12
 8009c76:	69fa      	ldr	r2, [r7, #28]
 8009c78:	61ba      	str	r2, [r7, #24]
 8009c7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7c:	6979      	ldr	r1, [r7, #20]
 8009c7e:	69ba      	ldr	r2, [r7, #24]
 8009c80:	e841 2300 	strex	r3, r2, [r1]
 8009c84:	613b      	str	r3, [r7, #16]
   return(result);
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d1e5      	bne.n	8009c58 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2220      	movs	r2, #32
 8009c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009c94:	bf00      	nop
 8009c96:	3724      	adds	r7, #36	; 0x24
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr

08009ca0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b095      	sub	sp, #84	; 0x54
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	330c      	adds	r3, #12
 8009cae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cb2:	e853 3f00 	ldrex	r3, [r3]
 8009cb6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009cbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	330c      	adds	r3, #12
 8009cc6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009cc8:	643a      	str	r2, [r7, #64]	; 0x40
 8009cca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ccc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009cce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009cd0:	e841 2300 	strex	r3, r2, [r1]
 8009cd4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d1e5      	bne.n	8009ca8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3314      	adds	r3, #20
 8009ce2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce4:	6a3b      	ldr	r3, [r7, #32]
 8009ce6:	e853 3f00 	ldrex	r3, [r3]
 8009cea:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cec:	69fb      	ldr	r3, [r7, #28]
 8009cee:	f023 0301 	bic.w	r3, r3, #1
 8009cf2:	64bb      	str	r3, [r7, #72]	; 0x48
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	3314      	adds	r3, #20
 8009cfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009cfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009d02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009d04:	e841 2300 	strex	r3, r2, [r1]
 8009d08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d1e5      	bne.n	8009cdc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d119      	bne.n	8009d4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	330c      	adds	r3, #12
 8009d1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	e853 3f00 	ldrex	r3, [r3]
 8009d26:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	f023 0310 	bic.w	r3, r3, #16
 8009d2e:	647b      	str	r3, [r7, #68]	; 0x44
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	330c      	adds	r3, #12
 8009d36:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009d38:	61ba      	str	r2, [r7, #24]
 8009d3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d3c:	6979      	ldr	r1, [r7, #20]
 8009d3e:	69ba      	ldr	r2, [r7, #24]
 8009d40:	e841 2300 	strex	r3, r2, [r1]
 8009d44:	613b      	str	r3, [r7, #16]
   return(result);
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1e5      	bne.n	8009d18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2220      	movs	r2, #32
 8009d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2200      	movs	r2, #0
 8009d58:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009d5a:	bf00      	nop
 8009d5c:	3754      	adds	r7, #84	; 0x54
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d66:	b580      	push	{r7, lr}
 8009d68:	b084      	sub	sp, #16
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d72:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	2200      	movs	r2, #0
 8009d78:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d80:	68f8      	ldr	r0, [r7, #12]
 8009d82:	f7ff fcef 	bl	8009764 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d86:	bf00      	nop
 8009d88:	3710      	adds	r7, #16
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}

08009d8e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009d8e:	b480      	push	{r7}
 8009d90:	b085      	sub	sp, #20
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	2b21      	cmp	r3, #33	; 0x21
 8009da0:	d13e      	bne.n	8009e20 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009daa:	d114      	bne.n	8009dd6 <UART_Transmit_IT+0x48>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	691b      	ldr	r3, [r3, #16]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d110      	bne.n	8009dd6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6a1b      	ldr	r3, [r3, #32]
 8009db8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	881b      	ldrh	r3, [r3, #0]
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009dc8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6a1b      	ldr	r3, [r3, #32]
 8009dce:	1c9a      	adds	r2, r3, #2
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	621a      	str	r2, [r3, #32]
 8009dd4:	e008      	b.n	8009de8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6a1b      	ldr	r3, [r3, #32]
 8009dda:	1c59      	adds	r1, r3, #1
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	6211      	str	r1, [r2, #32]
 8009de0:	781a      	ldrb	r2, [r3, #0]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	3b01      	subs	r3, #1
 8009df0:	b29b      	uxth	r3, r3
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	4619      	mov	r1, r3
 8009df6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d10f      	bne.n	8009e1c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	68da      	ldr	r2, [r3, #12]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e0a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	68da      	ldr	r2, [r3, #12]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e1a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	e000      	b.n	8009e22 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009e20:	2302      	movs	r3, #2
  }
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3714      	adds	r7, #20
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e2e:	b580      	push	{r7, lr}
 8009e30:	b082      	sub	sp, #8
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	68da      	ldr	r2, [r3, #12]
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e44:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	2220      	movs	r2, #32
 8009e4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f7ff fc6a 	bl	8009728 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009e54:	2300      	movs	r3, #0
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3708      	adds	r7, #8
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b08c      	sub	sp, #48	; 0x30
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	2b22      	cmp	r3, #34	; 0x22
 8009e70:	f040 80ab 	bne.w	8009fca <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e7c:	d117      	bne.n	8009eae <UART_Receive_IT+0x50>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d113      	bne.n	8009eae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009e86:	2300      	movs	r3, #0
 8009e88:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e8e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	b29b      	uxth	r3, r3
 8009e98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e9c:	b29a      	uxth	r2, r3
 8009e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea6:	1c9a      	adds	r2, r3, #2
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	629a      	str	r2, [r3, #40]	; 0x28
 8009eac:	e026      	b.n	8009efc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ec0:	d007      	beq.n	8009ed2 <UART_Receive_IT+0x74>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d10a      	bne.n	8009ee0 <UART_Receive_IT+0x82>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	691b      	ldr	r3, [r3, #16]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d106      	bne.n	8009ee0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	b2da      	uxtb	r2, r3
 8009eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009edc:	701a      	strb	r2, [r3, #0]
 8009ede:	e008      	b.n	8009ef2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009eec:	b2da      	uxtb	r2, r3
 8009eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ef0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ef6:	1c5a      	adds	r2, r3, #1
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	3b01      	subs	r3, #1
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	4619      	mov	r1, r3
 8009f0a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d15a      	bne.n	8009fc6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	68da      	ldr	r2, [r3, #12]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	f022 0220 	bic.w	r2, r2, #32
 8009f1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	68da      	ldr	r2, [r3, #12]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	695a      	ldr	r2, [r3, #20]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f022 0201 	bic.w	r2, r2, #1
 8009f3e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2220      	movs	r2, #32
 8009f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	d135      	bne.n	8009fbc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	330c      	adds	r3, #12
 8009f5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	e853 3f00 	ldrex	r3, [r3]
 8009f64:	613b      	str	r3, [r7, #16]
   return(result);
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	f023 0310 	bic.w	r3, r3, #16
 8009f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	330c      	adds	r3, #12
 8009f74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f76:	623a      	str	r2, [r7, #32]
 8009f78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7a:	69f9      	ldr	r1, [r7, #28]
 8009f7c:	6a3a      	ldr	r2, [r7, #32]
 8009f7e:	e841 2300 	strex	r3, r2, [r1]
 8009f82:	61bb      	str	r3, [r7, #24]
   return(result);
 8009f84:	69bb      	ldr	r3, [r7, #24]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1e5      	bne.n	8009f56 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 0310 	and.w	r3, r3, #16
 8009f94:	2b10      	cmp	r3, #16
 8009f96:	d10a      	bne.n	8009fae <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009f98:	2300      	movs	r3, #0
 8009f9a:	60fb      	str	r3, [r7, #12]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	60fb      	str	r3, [r7, #12]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	60fb      	str	r3, [r7, #12]
 8009fac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f7ff fbdf 	bl	8009778 <HAL_UARTEx_RxEventCallback>
 8009fba:	e002      	b.n	8009fc2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f7fb f9d5 	bl	800536c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	e002      	b.n	8009fcc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	e000      	b.n	8009fcc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009fca:	2302      	movs	r3, #2
  }
}
 8009fcc:	4618      	mov	r0, r3
 8009fce:	3730      	adds	r7, #48	; 0x30
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}

08009fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009fd8:	b0c0      	sub	sp, #256	; 0x100
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ff0:	68d9      	ldr	r1, [r3, #12]
 8009ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	ea40 0301 	orr.w	r3, r0, r1
 8009ffc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a002:	689a      	ldr	r2, [r3, #8]
 800a004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	431a      	orrs	r2, r3
 800a00c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a010:	695b      	ldr	r3, [r3, #20]
 800a012:	431a      	orrs	r2, r3
 800a014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a018:	69db      	ldr	r3, [r3, #28]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	68db      	ldr	r3, [r3, #12]
 800a028:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a02c:	f021 010c 	bic.w	r1, r1, #12
 800a030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a034:	681a      	ldr	r2, [r3, #0]
 800a036:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a03a:	430b      	orrs	r3, r1
 800a03c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a03e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	695b      	ldr	r3, [r3, #20]
 800a046:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a04a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a04e:	6999      	ldr	r1, [r3, #24]
 800a050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a054:	681a      	ldr	r2, [r3, #0]
 800a056:	ea40 0301 	orr.w	r3, r0, r1
 800a05a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a05c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	4b8f      	ldr	r3, [pc, #572]	; (800a2a0 <UART_SetConfig+0x2cc>)
 800a064:	429a      	cmp	r2, r3
 800a066:	d005      	beq.n	800a074 <UART_SetConfig+0xa0>
 800a068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a06c:	681a      	ldr	r2, [r3, #0]
 800a06e:	4b8d      	ldr	r3, [pc, #564]	; (800a2a4 <UART_SetConfig+0x2d0>)
 800a070:	429a      	cmp	r2, r3
 800a072:	d104      	bne.n	800a07e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a074:	f7fe fa2c 	bl	80084d0 <HAL_RCC_GetPCLK2Freq>
 800a078:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a07c:	e003      	b.n	800a086 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a07e:	f7fe fa13 	bl	80084a8 <HAL_RCC_GetPCLK1Freq>
 800a082:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a08a:	69db      	ldr	r3, [r3, #28]
 800a08c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a090:	f040 810c 	bne.w	800a2ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a098:	2200      	movs	r2, #0
 800a09a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a09e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a0a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a0a6:	4622      	mov	r2, r4
 800a0a8:	462b      	mov	r3, r5
 800a0aa:	1891      	adds	r1, r2, r2
 800a0ac:	65b9      	str	r1, [r7, #88]	; 0x58
 800a0ae:	415b      	adcs	r3, r3
 800a0b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a0b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a0b6:	4621      	mov	r1, r4
 800a0b8:	eb12 0801 	adds.w	r8, r2, r1
 800a0bc:	4629      	mov	r1, r5
 800a0be:	eb43 0901 	adc.w	r9, r3, r1
 800a0c2:	f04f 0200 	mov.w	r2, #0
 800a0c6:	f04f 0300 	mov.w	r3, #0
 800a0ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a0ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a0d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a0d6:	4690      	mov	r8, r2
 800a0d8:	4699      	mov	r9, r3
 800a0da:	4623      	mov	r3, r4
 800a0dc:	eb18 0303 	adds.w	r3, r8, r3
 800a0e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a0e4:	462b      	mov	r3, r5
 800a0e6:	eb49 0303 	adc.w	r3, r9, r3
 800a0ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a0ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a0fa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a0fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a102:	460b      	mov	r3, r1
 800a104:	18db      	adds	r3, r3, r3
 800a106:	653b      	str	r3, [r7, #80]	; 0x50
 800a108:	4613      	mov	r3, r2
 800a10a:	eb42 0303 	adc.w	r3, r2, r3
 800a10e:	657b      	str	r3, [r7, #84]	; 0x54
 800a110:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a114:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a118:	f7f6 ff34 	bl	8000f84 <__aeabi_uldivmod>
 800a11c:	4602      	mov	r2, r0
 800a11e:	460b      	mov	r3, r1
 800a120:	4b61      	ldr	r3, [pc, #388]	; (800a2a8 <UART_SetConfig+0x2d4>)
 800a122:	fba3 2302 	umull	r2, r3, r3, r2
 800a126:	095b      	lsrs	r3, r3, #5
 800a128:	011c      	lsls	r4, r3, #4
 800a12a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a12e:	2200      	movs	r2, #0
 800a130:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a134:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a138:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a13c:	4642      	mov	r2, r8
 800a13e:	464b      	mov	r3, r9
 800a140:	1891      	adds	r1, r2, r2
 800a142:	64b9      	str	r1, [r7, #72]	; 0x48
 800a144:	415b      	adcs	r3, r3
 800a146:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a148:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a14c:	4641      	mov	r1, r8
 800a14e:	eb12 0a01 	adds.w	sl, r2, r1
 800a152:	4649      	mov	r1, r9
 800a154:	eb43 0b01 	adc.w	fp, r3, r1
 800a158:	f04f 0200 	mov.w	r2, #0
 800a15c:	f04f 0300 	mov.w	r3, #0
 800a160:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a164:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a168:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a16c:	4692      	mov	sl, r2
 800a16e:	469b      	mov	fp, r3
 800a170:	4643      	mov	r3, r8
 800a172:	eb1a 0303 	adds.w	r3, sl, r3
 800a176:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a17a:	464b      	mov	r3, r9
 800a17c:	eb4b 0303 	adc.w	r3, fp, r3
 800a180:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	2200      	movs	r2, #0
 800a18c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a190:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a194:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a198:	460b      	mov	r3, r1
 800a19a:	18db      	adds	r3, r3, r3
 800a19c:	643b      	str	r3, [r7, #64]	; 0x40
 800a19e:	4613      	mov	r3, r2
 800a1a0:	eb42 0303 	adc.w	r3, r2, r3
 800a1a4:	647b      	str	r3, [r7, #68]	; 0x44
 800a1a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a1aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a1ae:	f7f6 fee9 	bl	8000f84 <__aeabi_uldivmod>
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	460b      	mov	r3, r1
 800a1b6:	4611      	mov	r1, r2
 800a1b8:	4b3b      	ldr	r3, [pc, #236]	; (800a2a8 <UART_SetConfig+0x2d4>)
 800a1ba:	fba3 2301 	umull	r2, r3, r3, r1
 800a1be:	095b      	lsrs	r3, r3, #5
 800a1c0:	2264      	movs	r2, #100	; 0x64
 800a1c2:	fb02 f303 	mul.w	r3, r2, r3
 800a1c6:	1acb      	subs	r3, r1, r3
 800a1c8:	00db      	lsls	r3, r3, #3
 800a1ca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a1ce:	4b36      	ldr	r3, [pc, #216]	; (800a2a8 <UART_SetConfig+0x2d4>)
 800a1d0:	fba3 2302 	umull	r2, r3, r3, r2
 800a1d4:	095b      	lsrs	r3, r3, #5
 800a1d6:	005b      	lsls	r3, r3, #1
 800a1d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a1dc:	441c      	add	r4, r3
 800a1de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a1e8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a1ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a1f0:	4642      	mov	r2, r8
 800a1f2:	464b      	mov	r3, r9
 800a1f4:	1891      	adds	r1, r2, r2
 800a1f6:	63b9      	str	r1, [r7, #56]	; 0x38
 800a1f8:	415b      	adcs	r3, r3
 800a1fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a1fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a200:	4641      	mov	r1, r8
 800a202:	1851      	adds	r1, r2, r1
 800a204:	6339      	str	r1, [r7, #48]	; 0x30
 800a206:	4649      	mov	r1, r9
 800a208:	414b      	adcs	r3, r1
 800a20a:	637b      	str	r3, [r7, #52]	; 0x34
 800a20c:	f04f 0200 	mov.w	r2, #0
 800a210:	f04f 0300 	mov.w	r3, #0
 800a214:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a218:	4659      	mov	r1, fp
 800a21a:	00cb      	lsls	r3, r1, #3
 800a21c:	4651      	mov	r1, sl
 800a21e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a222:	4651      	mov	r1, sl
 800a224:	00ca      	lsls	r2, r1, #3
 800a226:	4610      	mov	r0, r2
 800a228:	4619      	mov	r1, r3
 800a22a:	4603      	mov	r3, r0
 800a22c:	4642      	mov	r2, r8
 800a22e:	189b      	adds	r3, r3, r2
 800a230:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a234:	464b      	mov	r3, r9
 800a236:	460a      	mov	r2, r1
 800a238:	eb42 0303 	adc.w	r3, r2, r3
 800a23c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	2200      	movs	r2, #0
 800a248:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a24c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a250:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a254:	460b      	mov	r3, r1
 800a256:	18db      	adds	r3, r3, r3
 800a258:	62bb      	str	r3, [r7, #40]	; 0x28
 800a25a:	4613      	mov	r3, r2
 800a25c:	eb42 0303 	adc.w	r3, r2, r3
 800a260:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a262:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a266:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a26a:	f7f6 fe8b 	bl	8000f84 <__aeabi_uldivmod>
 800a26e:	4602      	mov	r2, r0
 800a270:	460b      	mov	r3, r1
 800a272:	4b0d      	ldr	r3, [pc, #52]	; (800a2a8 <UART_SetConfig+0x2d4>)
 800a274:	fba3 1302 	umull	r1, r3, r3, r2
 800a278:	095b      	lsrs	r3, r3, #5
 800a27a:	2164      	movs	r1, #100	; 0x64
 800a27c:	fb01 f303 	mul.w	r3, r1, r3
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	00db      	lsls	r3, r3, #3
 800a284:	3332      	adds	r3, #50	; 0x32
 800a286:	4a08      	ldr	r2, [pc, #32]	; (800a2a8 <UART_SetConfig+0x2d4>)
 800a288:	fba2 2303 	umull	r2, r3, r2, r3
 800a28c:	095b      	lsrs	r3, r3, #5
 800a28e:	f003 0207 	and.w	r2, r3, #7
 800a292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4422      	add	r2, r4
 800a29a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a29c:	e105      	b.n	800a4aa <UART_SetConfig+0x4d6>
 800a29e:	bf00      	nop
 800a2a0:	40011000 	.word	0x40011000
 800a2a4:	40011400 	.word	0x40011400
 800a2a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a2ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a2b6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a2ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a2be:	4642      	mov	r2, r8
 800a2c0:	464b      	mov	r3, r9
 800a2c2:	1891      	adds	r1, r2, r2
 800a2c4:	6239      	str	r1, [r7, #32]
 800a2c6:	415b      	adcs	r3, r3
 800a2c8:	627b      	str	r3, [r7, #36]	; 0x24
 800a2ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a2ce:	4641      	mov	r1, r8
 800a2d0:	1854      	adds	r4, r2, r1
 800a2d2:	4649      	mov	r1, r9
 800a2d4:	eb43 0501 	adc.w	r5, r3, r1
 800a2d8:	f04f 0200 	mov.w	r2, #0
 800a2dc:	f04f 0300 	mov.w	r3, #0
 800a2e0:	00eb      	lsls	r3, r5, #3
 800a2e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a2e6:	00e2      	lsls	r2, r4, #3
 800a2e8:	4614      	mov	r4, r2
 800a2ea:	461d      	mov	r5, r3
 800a2ec:	4643      	mov	r3, r8
 800a2ee:	18e3      	adds	r3, r4, r3
 800a2f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a2f4:	464b      	mov	r3, r9
 800a2f6:	eb45 0303 	adc.w	r3, r5, r3
 800a2fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a2fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	2200      	movs	r2, #0
 800a306:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a30a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a30e:	f04f 0200 	mov.w	r2, #0
 800a312:	f04f 0300 	mov.w	r3, #0
 800a316:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a31a:	4629      	mov	r1, r5
 800a31c:	008b      	lsls	r3, r1, #2
 800a31e:	4621      	mov	r1, r4
 800a320:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a324:	4621      	mov	r1, r4
 800a326:	008a      	lsls	r2, r1, #2
 800a328:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a32c:	f7f6 fe2a 	bl	8000f84 <__aeabi_uldivmod>
 800a330:	4602      	mov	r2, r0
 800a332:	460b      	mov	r3, r1
 800a334:	4b60      	ldr	r3, [pc, #384]	; (800a4b8 <UART_SetConfig+0x4e4>)
 800a336:	fba3 2302 	umull	r2, r3, r3, r2
 800a33a:	095b      	lsrs	r3, r3, #5
 800a33c:	011c      	lsls	r4, r3, #4
 800a33e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a342:	2200      	movs	r2, #0
 800a344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a348:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a34c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a350:	4642      	mov	r2, r8
 800a352:	464b      	mov	r3, r9
 800a354:	1891      	adds	r1, r2, r2
 800a356:	61b9      	str	r1, [r7, #24]
 800a358:	415b      	adcs	r3, r3
 800a35a:	61fb      	str	r3, [r7, #28]
 800a35c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a360:	4641      	mov	r1, r8
 800a362:	1851      	adds	r1, r2, r1
 800a364:	6139      	str	r1, [r7, #16]
 800a366:	4649      	mov	r1, r9
 800a368:	414b      	adcs	r3, r1
 800a36a:	617b      	str	r3, [r7, #20]
 800a36c:	f04f 0200 	mov.w	r2, #0
 800a370:	f04f 0300 	mov.w	r3, #0
 800a374:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a378:	4659      	mov	r1, fp
 800a37a:	00cb      	lsls	r3, r1, #3
 800a37c:	4651      	mov	r1, sl
 800a37e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a382:	4651      	mov	r1, sl
 800a384:	00ca      	lsls	r2, r1, #3
 800a386:	4610      	mov	r0, r2
 800a388:	4619      	mov	r1, r3
 800a38a:	4603      	mov	r3, r0
 800a38c:	4642      	mov	r2, r8
 800a38e:	189b      	adds	r3, r3, r2
 800a390:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a394:	464b      	mov	r3, r9
 800a396:	460a      	mov	r2, r1
 800a398:	eb42 0303 	adc.w	r3, r2, r3
 800a39c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a3a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	67bb      	str	r3, [r7, #120]	; 0x78
 800a3aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a3ac:	f04f 0200 	mov.w	r2, #0
 800a3b0:	f04f 0300 	mov.w	r3, #0
 800a3b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a3b8:	4649      	mov	r1, r9
 800a3ba:	008b      	lsls	r3, r1, #2
 800a3bc:	4641      	mov	r1, r8
 800a3be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3c2:	4641      	mov	r1, r8
 800a3c4:	008a      	lsls	r2, r1, #2
 800a3c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a3ca:	f7f6 fddb 	bl	8000f84 <__aeabi_uldivmod>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	4b39      	ldr	r3, [pc, #228]	; (800a4b8 <UART_SetConfig+0x4e4>)
 800a3d4:	fba3 1302 	umull	r1, r3, r3, r2
 800a3d8:	095b      	lsrs	r3, r3, #5
 800a3da:	2164      	movs	r1, #100	; 0x64
 800a3dc:	fb01 f303 	mul.w	r3, r1, r3
 800a3e0:	1ad3      	subs	r3, r2, r3
 800a3e2:	011b      	lsls	r3, r3, #4
 800a3e4:	3332      	adds	r3, #50	; 0x32
 800a3e6:	4a34      	ldr	r2, [pc, #208]	; (800a4b8 <UART_SetConfig+0x4e4>)
 800a3e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ec:	095b      	lsrs	r3, r3, #5
 800a3ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a3f2:	441c      	add	r4, r3
 800a3f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	673b      	str	r3, [r7, #112]	; 0x70
 800a3fc:	677a      	str	r2, [r7, #116]	; 0x74
 800a3fe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a402:	4642      	mov	r2, r8
 800a404:	464b      	mov	r3, r9
 800a406:	1891      	adds	r1, r2, r2
 800a408:	60b9      	str	r1, [r7, #8]
 800a40a:	415b      	adcs	r3, r3
 800a40c:	60fb      	str	r3, [r7, #12]
 800a40e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a412:	4641      	mov	r1, r8
 800a414:	1851      	adds	r1, r2, r1
 800a416:	6039      	str	r1, [r7, #0]
 800a418:	4649      	mov	r1, r9
 800a41a:	414b      	adcs	r3, r1
 800a41c:	607b      	str	r3, [r7, #4]
 800a41e:	f04f 0200 	mov.w	r2, #0
 800a422:	f04f 0300 	mov.w	r3, #0
 800a426:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a42a:	4659      	mov	r1, fp
 800a42c:	00cb      	lsls	r3, r1, #3
 800a42e:	4651      	mov	r1, sl
 800a430:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a434:	4651      	mov	r1, sl
 800a436:	00ca      	lsls	r2, r1, #3
 800a438:	4610      	mov	r0, r2
 800a43a:	4619      	mov	r1, r3
 800a43c:	4603      	mov	r3, r0
 800a43e:	4642      	mov	r2, r8
 800a440:	189b      	adds	r3, r3, r2
 800a442:	66bb      	str	r3, [r7, #104]	; 0x68
 800a444:	464b      	mov	r3, r9
 800a446:	460a      	mov	r2, r1
 800a448:	eb42 0303 	adc.w	r3, r2, r3
 800a44c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a44e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	2200      	movs	r2, #0
 800a456:	663b      	str	r3, [r7, #96]	; 0x60
 800a458:	667a      	str	r2, [r7, #100]	; 0x64
 800a45a:	f04f 0200 	mov.w	r2, #0
 800a45e:	f04f 0300 	mov.w	r3, #0
 800a462:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a466:	4649      	mov	r1, r9
 800a468:	008b      	lsls	r3, r1, #2
 800a46a:	4641      	mov	r1, r8
 800a46c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a470:	4641      	mov	r1, r8
 800a472:	008a      	lsls	r2, r1, #2
 800a474:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a478:	f7f6 fd84 	bl	8000f84 <__aeabi_uldivmod>
 800a47c:	4602      	mov	r2, r0
 800a47e:	460b      	mov	r3, r1
 800a480:	4b0d      	ldr	r3, [pc, #52]	; (800a4b8 <UART_SetConfig+0x4e4>)
 800a482:	fba3 1302 	umull	r1, r3, r3, r2
 800a486:	095b      	lsrs	r3, r3, #5
 800a488:	2164      	movs	r1, #100	; 0x64
 800a48a:	fb01 f303 	mul.w	r3, r1, r3
 800a48e:	1ad3      	subs	r3, r2, r3
 800a490:	011b      	lsls	r3, r3, #4
 800a492:	3332      	adds	r3, #50	; 0x32
 800a494:	4a08      	ldr	r2, [pc, #32]	; (800a4b8 <UART_SetConfig+0x4e4>)
 800a496:	fba2 2303 	umull	r2, r3, r2, r3
 800a49a:	095b      	lsrs	r3, r3, #5
 800a49c:	f003 020f 	and.w	r2, r3, #15
 800a4a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4422      	add	r2, r4
 800a4a8:	609a      	str	r2, [r3, #8]
}
 800a4aa:	bf00      	nop
 800a4ac:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a4b6:	bf00      	nop
 800a4b8:	51eb851f 	.word	0x51eb851f

0800a4bc <__errno>:
 800a4bc:	4b01      	ldr	r3, [pc, #4]	; (800a4c4 <__errno+0x8>)
 800a4be:	6818      	ldr	r0, [r3, #0]
 800a4c0:	4770      	bx	lr
 800a4c2:	bf00      	nop
 800a4c4:	20000014 	.word	0x20000014

0800a4c8 <__libc_init_array>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	4d0d      	ldr	r5, [pc, #52]	; (800a500 <__libc_init_array+0x38>)
 800a4cc:	4c0d      	ldr	r4, [pc, #52]	; (800a504 <__libc_init_array+0x3c>)
 800a4ce:	1b64      	subs	r4, r4, r5
 800a4d0:	10a4      	asrs	r4, r4, #2
 800a4d2:	2600      	movs	r6, #0
 800a4d4:	42a6      	cmp	r6, r4
 800a4d6:	d109      	bne.n	800a4ec <__libc_init_array+0x24>
 800a4d8:	4d0b      	ldr	r5, [pc, #44]	; (800a508 <__libc_init_array+0x40>)
 800a4da:	4c0c      	ldr	r4, [pc, #48]	; (800a50c <__libc_init_array+0x44>)
 800a4dc:	f006 ff9a 	bl	8011414 <_init>
 800a4e0:	1b64      	subs	r4, r4, r5
 800a4e2:	10a4      	asrs	r4, r4, #2
 800a4e4:	2600      	movs	r6, #0
 800a4e6:	42a6      	cmp	r6, r4
 800a4e8:	d105      	bne.n	800a4f6 <__libc_init_array+0x2e>
 800a4ea:	bd70      	pop	{r4, r5, r6, pc}
 800a4ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4f0:	4798      	blx	r3
 800a4f2:	3601      	adds	r6, #1
 800a4f4:	e7ee      	b.n	800a4d4 <__libc_init_array+0xc>
 800a4f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a4fa:	4798      	blx	r3
 800a4fc:	3601      	adds	r6, #1
 800a4fe:	e7f2      	b.n	800a4e6 <__libc_init_array+0x1e>
 800a500:	08011a40 	.word	0x08011a40
 800a504:	08011a40 	.word	0x08011a40
 800a508:	08011a40 	.word	0x08011a40
 800a50c:	08011a44 	.word	0x08011a44

0800a510 <memset>:
 800a510:	4402      	add	r2, r0
 800a512:	4603      	mov	r3, r0
 800a514:	4293      	cmp	r3, r2
 800a516:	d100      	bne.n	800a51a <memset+0xa>
 800a518:	4770      	bx	lr
 800a51a:	f803 1b01 	strb.w	r1, [r3], #1
 800a51e:	e7f9      	b.n	800a514 <memset+0x4>

0800a520 <__cvt>:
 800a520:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a524:	ec55 4b10 	vmov	r4, r5, d0
 800a528:	2d00      	cmp	r5, #0
 800a52a:	460e      	mov	r6, r1
 800a52c:	4619      	mov	r1, r3
 800a52e:	462b      	mov	r3, r5
 800a530:	bfbb      	ittet	lt
 800a532:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a536:	461d      	movlt	r5, r3
 800a538:	2300      	movge	r3, #0
 800a53a:	232d      	movlt	r3, #45	; 0x2d
 800a53c:	700b      	strb	r3, [r1, #0]
 800a53e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a540:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a544:	4691      	mov	r9, r2
 800a546:	f023 0820 	bic.w	r8, r3, #32
 800a54a:	bfbc      	itt	lt
 800a54c:	4622      	movlt	r2, r4
 800a54e:	4614      	movlt	r4, r2
 800a550:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a554:	d005      	beq.n	800a562 <__cvt+0x42>
 800a556:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a55a:	d100      	bne.n	800a55e <__cvt+0x3e>
 800a55c:	3601      	adds	r6, #1
 800a55e:	2102      	movs	r1, #2
 800a560:	e000      	b.n	800a564 <__cvt+0x44>
 800a562:	2103      	movs	r1, #3
 800a564:	ab03      	add	r3, sp, #12
 800a566:	9301      	str	r3, [sp, #4]
 800a568:	ab02      	add	r3, sp, #8
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	ec45 4b10 	vmov	d0, r4, r5
 800a570:	4653      	mov	r3, sl
 800a572:	4632      	mov	r2, r6
 800a574:	f001 fe60 	bl	800c238 <_dtoa_r>
 800a578:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a57c:	4607      	mov	r7, r0
 800a57e:	d102      	bne.n	800a586 <__cvt+0x66>
 800a580:	f019 0f01 	tst.w	r9, #1
 800a584:	d022      	beq.n	800a5cc <__cvt+0xac>
 800a586:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a58a:	eb07 0906 	add.w	r9, r7, r6
 800a58e:	d110      	bne.n	800a5b2 <__cvt+0x92>
 800a590:	783b      	ldrb	r3, [r7, #0]
 800a592:	2b30      	cmp	r3, #48	; 0x30
 800a594:	d10a      	bne.n	800a5ac <__cvt+0x8c>
 800a596:	2200      	movs	r2, #0
 800a598:	2300      	movs	r3, #0
 800a59a:	4620      	mov	r0, r4
 800a59c:	4629      	mov	r1, r5
 800a59e:	f7f6 fab3 	bl	8000b08 <__aeabi_dcmpeq>
 800a5a2:	b918      	cbnz	r0, 800a5ac <__cvt+0x8c>
 800a5a4:	f1c6 0601 	rsb	r6, r6, #1
 800a5a8:	f8ca 6000 	str.w	r6, [sl]
 800a5ac:	f8da 3000 	ldr.w	r3, [sl]
 800a5b0:	4499      	add	r9, r3
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	4629      	mov	r1, r5
 800a5ba:	f7f6 faa5 	bl	8000b08 <__aeabi_dcmpeq>
 800a5be:	b108      	cbz	r0, 800a5c4 <__cvt+0xa4>
 800a5c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a5c4:	2230      	movs	r2, #48	; 0x30
 800a5c6:	9b03      	ldr	r3, [sp, #12]
 800a5c8:	454b      	cmp	r3, r9
 800a5ca:	d307      	bcc.n	800a5dc <__cvt+0xbc>
 800a5cc:	9b03      	ldr	r3, [sp, #12]
 800a5ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5d0:	1bdb      	subs	r3, r3, r7
 800a5d2:	4638      	mov	r0, r7
 800a5d4:	6013      	str	r3, [r2, #0]
 800a5d6:	b004      	add	sp, #16
 800a5d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5dc:	1c59      	adds	r1, r3, #1
 800a5de:	9103      	str	r1, [sp, #12]
 800a5e0:	701a      	strb	r2, [r3, #0]
 800a5e2:	e7f0      	b.n	800a5c6 <__cvt+0xa6>

0800a5e4 <__exponent>:
 800a5e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	2900      	cmp	r1, #0
 800a5ea:	bfb8      	it	lt
 800a5ec:	4249      	neglt	r1, r1
 800a5ee:	f803 2b02 	strb.w	r2, [r3], #2
 800a5f2:	bfb4      	ite	lt
 800a5f4:	222d      	movlt	r2, #45	; 0x2d
 800a5f6:	222b      	movge	r2, #43	; 0x2b
 800a5f8:	2909      	cmp	r1, #9
 800a5fa:	7042      	strb	r2, [r0, #1]
 800a5fc:	dd2a      	ble.n	800a654 <__exponent+0x70>
 800a5fe:	f10d 0407 	add.w	r4, sp, #7
 800a602:	46a4      	mov	ip, r4
 800a604:	270a      	movs	r7, #10
 800a606:	46a6      	mov	lr, r4
 800a608:	460a      	mov	r2, r1
 800a60a:	fb91 f6f7 	sdiv	r6, r1, r7
 800a60e:	fb07 1516 	mls	r5, r7, r6, r1
 800a612:	3530      	adds	r5, #48	; 0x30
 800a614:	2a63      	cmp	r2, #99	; 0x63
 800a616:	f104 34ff 	add.w	r4, r4, #4294967295
 800a61a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a61e:	4631      	mov	r1, r6
 800a620:	dcf1      	bgt.n	800a606 <__exponent+0x22>
 800a622:	3130      	adds	r1, #48	; 0x30
 800a624:	f1ae 0502 	sub.w	r5, lr, #2
 800a628:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a62c:	1c44      	adds	r4, r0, #1
 800a62e:	4629      	mov	r1, r5
 800a630:	4561      	cmp	r1, ip
 800a632:	d30a      	bcc.n	800a64a <__exponent+0x66>
 800a634:	f10d 0209 	add.w	r2, sp, #9
 800a638:	eba2 020e 	sub.w	r2, r2, lr
 800a63c:	4565      	cmp	r5, ip
 800a63e:	bf88      	it	hi
 800a640:	2200      	movhi	r2, #0
 800a642:	4413      	add	r3, r2
 800a644:	1a18      	subs	r0, r3, r0
 800a646:	b003      	add	sp, #12
 800a648:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a64a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a64e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a652:	e7ed      	b.n	800a630 <__exponent+0x4c>
 800a654:	2330      	movs	r3, #48	; 0x30
 800a656:	3130      	adds	r1, #48	; 0x30
 800a658:	7083      	strb	r3, [r0, #2]
 800a65a:	70c1      	strb	r1, [r0, #3]
 800a65c:	1d03      	adds	r3, r0, #4
 800a65e:	e7f1      	b.n	800a644 <__exponent+0x60>

0800a660 <_printf_float>:
 800a660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a664:	ed2d 8b02 	vpush	{d8}
 800a668:	b08d      	sub	sp, #52	; 0x34
 800a66a:	460c      	mov	r4, r1
 800a66c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a670:	4616      	mov	r6, r2
 800a672:	461f      	mov	r7, r3
 800a674:	4605      	mov	r5, r0
 800a676:	f002 ff3d 	bl	800d4f4 <_localeconv_r>
 800a67a:	f8d0 a000 	ldr.w	sl, [r0]
 800a67e:	4650      	mov	r0, sl
 800a680:	f7f5 fdc6 	bl	8000210 <strlen>
 800a684:	2300      	movs	r3, #0
 800a686:	930a      	str	r3, [sp, #40]	; 0x28
 800a688:	6823      	ldr	r3, [r4, #0]
 800a68a:	9305      	str	r3, [sp, #20]
 800a68c:	f8d8 3000 	ldr.w	r3, [r8]
 800a690:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a694:	3307      	adds	r3, #7
 800a696:	f023 0307 	bic.w	r3, r3, #7
 800a69a:	f103 0208 	add.w	r2, r3, #8
 800a69e:	f8c8 2000 	str.w	r2, [r8]
 800a6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a6aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a6ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a6b2:	9307      	str	r3, [sp, #28]
 800a6b4:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6b8:	ee08 0a10 	vmov	s16, r0
 800a6bc:	4b9f      	ldr	r3, [pc, #636]	; (800a93c <_printf_float+0x2dc>)
 800a6be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c6:	f7f6 fa51 	bl	8000b6c <__aeabi_dcmpun>
 800a6ca:	bb88      	cbnz	r0, 800a730 <_printf_float+0xd0>
 800a6cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6d0:	4b9a      	ldr	r3, [pc, #616]	; (800a93c <_printf_float+0x2dc>)
 800a6d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d6:	f7f6 fa2b 	bl	8000b30 <__aeabi_dcmple>
 800a6da:	bb48      	cbnz	r0, 800a730 <_printf_float+0xd0>
 800a6dc:	2200      	movs	r2, #0
 800a6de:	2300      	movs	r3, #0
 800a6e0:	4640      	mov	r0, r8
 800a6e2:	4649      	mov	r1, r9
 800a6e4:	f7f6 fa1a 	bl	8000b1c <__aeabi_dcmplt>
 800a6e8:	b110      	cbz	r0, 800a6f0 <_printf_float+0x90>
 800a6ea:	232d      	movs	r3, #45	; 0x2d
 800a6ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6f0:	4b93      	ldr	r3, [pc, #588]	; (800a940 <_printf_float+0x2e0>)
 800a6f2:	4894      	ldr	r0, [pc, #592]	; (800a944 <_printf_float+0x2e4>)
 800a6f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a6f8:	bf94      	ite	ls
 800a6fa:	4698      	movls	r8, r3
 800a6fc:	4680      	movhi	r8, r0
 800a6fe:	2303      	movs	r3, #3
 800a700:	6123      	str	r3, [r4, #16]
 800a702:	9b05      	ldr	r3, [sp, #20]
 800a704:	f023 0204 	bic.w	r2, r3, #4
 800a708:	6022      	str	r2, [r4, #0]
 800a70a:	f04f 0900 	mov.w	r9, #0
 800a70e:	9700      	str	r7, [sp, #0]
 800a710:	4633      	mov	r3, r6
 800a712:	aa0b      	add	r2, sp, #44	; 0x2c
 800a714:	4621      	mov	r1, r4
 800a716:	4628      	mov	r0, r5
 800a718:	f000 f9d8 	bl	800aacc <_printf_common>
 800a71c:	3001      	adds	r0, #1
 800a71e:	f040 8090 	bne.w	800a842 <_printf_float+0x1e2>
 800a722:	f04f 30ff 	mov.w	r0, #4294967295
 800a726:	b00d      	add	sp, #52	; 0x34
 800a728:	ecbd 8b02 	vpop	{d8}
 800a72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a730:	4642      	mov	r2, r8
 800a732:	464b      	mov	r3, r9
 800a734:	4640      	mov	r0, r8
 800a736:	4649      	mov	r1, r9
 800a738:	f7f6 fa18 	bl	8000b6c <__aeabi_dcmpun>
 800a73c:	b140      	cbz	r0, 800a750 <_printf_float+0xf0>
 800a73e:	464b      	mov	r3, r9
 800a740:	2b00      	cmp	r3, #0
 800a742:	bfbc      	itt	lt
 800a744:	232d      	movlt	r3, #45	; 0x2d
 800a746:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a74a:	487f      	ldr	r0, [pc, #508]	; (800a948 <_printf_float+0x2e8>)
 800a74c:	4b7f      	ldr	r3, [pc, #508]	; (800a94c <_printf_float+0x2ec>)
 800a74e:	e7d1      	b.n	800a6f4 <_printf_float+0x94>
 800a750:	6863      	ldr	r3, [r4, #4]
 800a752:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a756:	9206      	str	r2, [sp, #24]
 800a758:	1c5a      	adds	r2, r3, #1
 800a75a:	d13f      	bne.n	800a7dc <_printf_float+0x17c>
 800a75c:	2306      	movs	r3, #6
 800a75e:	6063      	str	r3, [r4, #4]
 800a760:	9b05      	ldr	r3, [sp, #20]
 800a762:	6861      	ldr	r1, [r4, #4]
 800a764:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a768:	2300      	movs	r3, #0
 800a76a:	9303      	str	r3, [sp, #12]
 800a76c:	ab0a      	add	r3, sp, #40	; 0x28
 800a76e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a772:	ab09      	add	r3, sp, #36	; 0x24
 800a774:	ec49 8b10 	vmov	d0, r8, r9
 800a778:	9300      	str	r3, [sp, #0]
 800a77a:	6022      	str	r2, [r4, #0]
 800a77c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a780:	4628      	mov	r0, r5
 800a782:	f7ff fecd 	bl	800a520 <__cvt>
 800a786:	9b06      	ldr	r3, [sp, #24]
 800a788:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a78a:	2b47      	cmp	r3, #71	; 0x47
 800a78c:	4680      	mov	r8, r0
 800a78e:	d108      	bne.n	800a7a2 <_printf_float+0x142>
 800a790:	1cc8      	adds	r0, r1, #3
 800a792:	db02      	blt.n	800a79a <_printf_float+0x13a>
 800a794:	6863      	ldr	r3, [r4, #4]
 800a796:	4299      	cmp	r1, r3
 800a798:	dd41      	ble.n	800a81e <_printf_float+0x1be>
 800a79a:	f1ab 0b02 	sub.w	fp, fp, #2
 800a79e:	fa5f fb8b 	uxtb.w	fp, fp
 800a7a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a7a6:	d820      	bhi.n	800a7ea <_printf_float+0x18a>
 800a7a8:	3901      	subs	r1, #1
 800a7aa:	465a      	mov	r2, fp
 800a7ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a7b0:	9109      	str	r1, [sp, #36]	; 0x24
 800a7b2:	f7ff ff17 	bl	800a5e4 <__exponent>
 800a7b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7b8:	1813      	adds	r3, r2, r0
 800a7ba:	2a01      	cmp	r2, #1
 800a7bc:	4681      	mov	r9, r0
 800a7be:	6123      	str	r3, [r4, #16]
 800a7c0:	dc02      	bgt.n	800a7c8 <_printf_float+0x168>
 800a7c2:	6822      	ldr	r2, [r4, #0]
 800a7c4:	07d2      	lsls	r2, r2, #31
 800a7c6:	d501      	bpl.n	800a7cc <_printf_float+0x16c>
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	6123      	str	r3, [r4, #16]
 800a7cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d09c      	beq.n	800a70e <_printf_float+0xae>
 800a7d4:	232d      	movs	r3, #45	; 0x2d
 800a7d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7da:	e798      	b.n	800a70e <_printf_float+0xae>
 800a7dc:	9a06      	ldr	r2, [sp, #24]
 800a7de:	2a47      	cmp	r2, #71	; 0x47
 800a7e0:	d1be      	bne.n	800a760 <_printf_float+0x100>
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d1bc      	bne.n	800a760 <_printf_float+0x100>
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e7b9      	b.n	800a75e <_printf_float+0xfe>
 800a7ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a7ee:	d118      	bne.n	800a822 <_printf_float+0x1c2>
 800a7f0:	2900      	cmp	r1, #0
 800a7f2:	6863      	ldr	r3, [r4, #4]
 800a7f4:	dd0b      	ble.n	800a80e <_printf_float+0x1ae>
 800a7f6:	6121      	str	r1, [r4, #16]
 800a7f8:	b913      	cbnz	r3, 800a800 <_printf_float+0x1a0>
 800a7fa:	6822      	ldr	r2, [r4, #0]
 800a7fc:	07d0      	lsls	r0, r2, #31
 800a7fe:	d502      	bpl.n	800a806 <_printf_float+0x1a6>
 800a800:	3301      	adds	r3, #1
 800a802:	440b      	add	r3, r1
 800a804:	6123      	str	r3, [r4, #16]
 800a806:	65a1      	str	r1, [r4, #88]	; 0x58
 800a808:	f04f 0900 	mov.w	r9, #0
 800a80c:	e7de      	b.n	800a7cc <_printf_float+0x16c>
 800a80e:	b913      	cbnz	r3, 800a816 <_printf_float+0x1b6>
 800a810:	6822      	ldr	r2, [r4, #0]
 800a812:	07d2      	lsls	r2, r2, #31
 800a814:	d501      	bpl.n	800a81a <_printf_float+0x1ba>
 800a816:	3302      	adds	r3, #2
 800a818:	e7f4      	b.n	800a804 <_printf_float+0x1a4>
 800a81a:	2301      	movs	r3, #1
 800a81c:	e7f2      	b.n	800a804 <_printf_float+0x1a4>
 800a81e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a824:	4299      	cmp	r1, r3
 800a826:	db05      	blt.n	800a834 <_printf_float+0x1d4>
 800a828:	6823      	ldr	r3, [r4, #0]
 800a82a:	6121      	str	r1, [r4, #16]
 800a82c:	07d8      	lsls	r0, r3, #31
 800a82e:	d5ea      	bpl.n	800a806 <_printf_float+0x1a6>
 800a830:	1c4b      	adds	r3, r1, #1
 800a832:	e7e7      	b.n	800a804 <_printf_float+0x1a4>
 800a834:	2900      	cmp	r1, #0
 800a836:	bfd4      	ite	le
 800a838:	f1c1 0202 	rsble	r2, r1, #2
 800a83c:	2201      	movgt	r2, #1
 800a83e:	4413      	add	r3, r2
 800a840:	e7e0      	b.n	800a804 <_printf_float+0x1a4>
 800a842:	6823      	ldr	r3, [r4, #0]
 800a844:	055a      	lsls	r2, r3, #21
 800a846:	d407      	bmi.n	800a858 <_printf_float+0x1f8>
 800a848:	6923      	ldr	r3, [r4, #16]
 800a84a:	4642      	mov	r2, r8
 800a84c:	4631      	mov	r1, r6
 800a84e:	4628      	mov	r0, r5
 800a850:	47b8      	blx	r7
 800a852:	3001      	adds	r0, #1
 800a854:	d12c      	bne.n	800a8b0 <_printf_float+0x250>
 800a856:	e764      	b.n	800a722 <_printf_float+0xc2>
 800a858:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a85c:	f240 80e0 	bls.w	800aa20 <_printf_float+0x3c0>
 800a860:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a864:	2200      	movs	r2, #0
 800a866:	2300      	movs	r3, #0
 800a868:	f7f6 f94e 	bl	8000b08 <__aeabi_dcmpeq>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d034      	beq.n	800a8da <_printf_float+0x27a>
 800a870:	4a37      	ldr	r2, [pc, #220]	; (800a950 <_printf_float+0x2f0>)
 800a872:	2301      	movs	r3, #1
 800a874:	4631      	mov	r1, r6
 800a876:	4628      	mov	r0, r5
 800a878:	47b8      	blx	r7
 800a87a:	3001      	adds	r0, #1
 800a87c:	f43f af51 	beq.w	800a722 <_printf_float+0xc2>
 800a880:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a884:	429a      	cmp	r2, r3
 800a886:	db02      	blt.n	800a88e <_printf_float+0x22e>
 800a888:	6823      	ldr	r3, [r4, #0]
 800a88a:	07d8      	lsls	r0, r3, #31
 800a88c:	d510      	bpl.n	800a8b0 <_printf_float+0x250>
 800a88e:	ee18 3a10 	vmov	r3, s16
 800a892:	4652      	mov	r2, sl
 800a894:	4631      	mov	r1, r6
 800a896:	4628      	mov	r0, r5
 800a898:	47b8      	blx	r7
 800a89a:	3001      	adds	r0, #1
 800a89c:	f43f af41 	beq.w	800a722 <_printf_float+0xc2>
 800a8a0:	f04f 0800 	mov.w	r8, #0
 800a8a4:	f104 091a 	add.w	r9, r4, #26
 800a8a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8aa:	3b01      	subs	r3, #1
 800a8ac:	4543      	cmp	r3, r8
 800a8ae:	dc09      	bgt.n	800a8c4 <_printf_float+0x264>
 800a8b0:	6823      	ldr	r3, [r4, #0]
 800a8b2:	079b      	lsls	r3, r3, #30
 800a8b4:	f100 8105 	bmi.w	800aac2 <_printf_float+0x462>
 800a8b8:	68e0      	ldr	r0, [r4, #12]
 800a8ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8bc:	4298      	cmp	r0, r3
 800a8be:	bfb8      	it	lt
 800a8c0:	4618      	movlt	r0, r3
 800a8c2:	e730      	b.n	800a726 <_printf_float+0xc6>
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	464a      	mov	r2, r9
 800a8c8:	4631      	mov	r1, r6
 800a8ca:	4628      	mov	r0, r5
 800a8cc:	47b8      	blx	r7
 800a8ce:	3001      	adds	r0, #1
 800a8d0:	f43f af27 	beq.w	800a722 <_printf_float+0xc2>
 800a8d4:	f108 0801 	add.w	r8, r8, #1
 800a8d8:	e7e6      	b.n	800a8a8 <_printf_float+0x248>
 800a8da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	dc39      	bgt.n	800a954 <_printf_float+0x2f4>
 800a8e0:	4a1b      	ldr	r2, [pc, #108]	; (800a950 <_printf_float+0x2f0>)
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	4631      	mov	r1, r6
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	47b8      	blx	r7
 800a8ea:	3001      	adds	r0, #1
 800a8ec:	f43f af19 	beq.w	800a722 <_printf_float+0xc2>
 800a8f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	d102      	bne.n	800a8fe <_printf_float+0x29e>
 800a8f8:	6823      	ldr	r3, [r4, #0]
 800a8fa:	07d9      	lsls	r1, r3, #31
 800a8fc:	d5d8      	bpl.n	800a8b0 <_printf_float+0x250>
 800a8fe:	ee18 3a10 	vmov	r3, s16
 800a902:	4652      	mov	r2, sl
 800a904:	4631      	mov	r1, r6
 800a906:	4628      	mov	r0, r5
 800a908:	47b8      	blx	r7
 800a90a:	3001      	adds	r0, #1
 800a90c:	f43f af09 	beq.w	800a722 <_printf_float+0xc2>
 800a910:	f04f 0900 	mov.w	r9, #0
 800a914:	f104 0a1a 	add.w	sl, r4, #26
 800a918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a91a:	425b      	negs	r3, r3
 800a91c:	454b      	cmp	r3, r9
 800a91e:	dc01      	bgt.n	800a924 <_printf_float+0x2c4>
 800a920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a922:	e792      	b.n	800a84a <_printf_float+0x1ea>
 800a924:	2301      	movs	r3, #1
 800a926:	4652      	mov	r2, sl
 800a928:	4631      	mov	r1, r6
 800a92a:	4628      	mov	r0, r5
 800a92c:	47b8      	blx	r7
 800a92e:	3001      	adds	r0, #1
 800a930:	f43f aef7 	beq.w	800a722 <_printf_float+0xc2>
 800a934:	f109 0901 	add.w	r9, r9, #1
 800a938:	e7ee      	b.n	800a918 <_printf_float+0x2b8>
 800a93a:	bf00      	nop
 800a93c:	7fefffff 	.word	0x7fefffff
 800a940:	080114dc 	.word	0x080114dc
 800a944:	080114e0 	.word	0x080114e0
 800a948:	080114e8 	.word	0x080114e8
 800a94c:	080114e4 	.word	0x080114e4
 800a950:	080118e1 	.word	0x080118e1
 800a954:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a956:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a958:	429a      	cmp	r2, r3
 800a95a:	bfa8      	it	ge
 800a95c:	461a      	movge	r2, r3
 800a95e:	2a00      	cmp	r2, #0
 800a960:	4691      	mov	r9, r2
 800a962:	dc37      	bgt.n	800a9d4 <_printf_float+0x374>
 800a964:	f04f 0b00 	mov.w	fp, #0
 800a968:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a96c:	f104 021a 	add.w	r2, r4, #26
 800a970:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a972:	9305      	str	r3, [sp, #20]
 800a974:	eba3 0309 	sub.w	r3, r3, r9
 800a978:	455b      	cmp	r3, fp
 800a97a:	dc33      	bgt.n	800a9e4 <_printf_float+0x384>
 800a97c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a980:	429a      	cmp	r2, r3
 800a982:	db3b      	blt.n	800a9fc <_printf_float+0x39c>
 800a984:	6823      	ldr	r3, [r4, #0]
 800a986:	07da      	lsls	r2, r3, #31
 800a988:	d438      	bmi.n	800a9fc <_printf_float+0x39c>
 800a98a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a98c:	9a05      	ldr	r2, [sp, #20]
 800a98e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a990:	1a9a      	subs	r2, r3, r2
 800a992:	eba3 0901 	sub.w	r9, r3, r1
 800a996:	4591      	cmp	r9, r2
 800a998:	bfa8      	it	ge
 800a99a:	4691      	movge	r9, r2
 800a99c:	f1b9 0f00 	cmp.w	r9, #0
 800a9a0:	dc35      	bgt.n	800aa0e <_printf_float+0x3ae>
 800a9a2:	f04f 0800 	mov.w	r8, #0
 800a9a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9aa:	f104 0a1a 	add.w	sl, r4, #26
 800a9ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a9b2:	1a9b      	subs	r3, r3, r2
 800a9b4:	eba3 0309 	sub.w	r3, r3, r9
 800a9b8:	4543      	cmp	r3, r8
 800a9ba:	f77f af79 	ble.w	800a8b0 <_printf_float+0x250>
 800a9be:	2301      	movs	r3, #1
 800a9c0:	4652      	mov	r2, sl
 800a9c2:	4631      	mov	r1, r6
 800a9c4:	4628      	mov	r0, r5
 800a9c6:	47b8      	blx	r7
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	f43f aeaa 	beq.w	800a722 <_printf_float+0xc2>
 800a9ce:	f108 0801 	add.w	r8, r8, #1
 800a9d2:	e7ec      	b.n	800a9ae <_printf_float+0x34e>
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	4642      	mov	r2, r8
 800a9da:	4628      	mov	r0, r5
 800a9dc:	47b8      	blx	r7
 800a9de:	3001      	adds	r0, #1
 800a9e0:	d1c0      	bne.n	800a964 <_printf_float+0x304>
 800a9e2:	e69e      	b.n	800a722 <_printf_float+0xc2>
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	4631      	mov	r1, r6
 800a9e8:	4628      	mov	r0, r5
 800a9ea:	9205      	str	r2, [sp, #20]
 800a9ec:	47b8      	blx	r7
 800a9ee:	3001      	adds	r0, #1
 800a9f0:	f43f ae97 	beq.w	800a722 <_printf_float+0xc2>
 800a9f4:	9a05      	ldr	r2, [sp, #20]
 800a9f6:	f10b 0b01 	add.w	fp, fp, #1
 800a9fa:	e7b9      	b.n	800a970 <_printf_float+0x310>
 800a9fc:	ee18 3a10 	vmov	r3, s16
 800aa00:	4652      	mov	r2, sl
 800aa02:	4631      	mov	r1, r6
 800aa04:	4628      	mov	r0, r5
 800aa06:	47b8      	blx	r7
 800aa08:	3001      	adds	r0, #1
 800aa0a:	d1be      	bne.n	800a98a <_printf_float+0x32a>
 800aa0c:	e689      	b.n	800a722 <_printf_float+0xc2>
 800aa0e:	9a05      	ldr	r2, [sp, #20]
 800aa10:	464b      	mov	r3, r9
 800aa12:	4442      	add	r2, r8
 800aa14:	4631      	mov	r1, r6
 800aa16:	4628      	mov	r0, r5
 800aa18:	47b8      	blx	r7
 800aa1a:	3001      	adds	r0, #1
 800aa1c:	d1c1      	bne.n	800a9a2 <_printf_float+0x342>
 800aa1e:	e680      	b.n	800a722 <_printf_float+0xc2>
 800aa20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa22:	2a01      	cmp	r2, #1
 800aa24:	dc01      	bgt.n	800aa2a <_printf_float+0x3ca>
 800aa26:	07db      	lsls	r3, r3, #31
 800aa28:	d538      	bpl.n	800aa9c <_printf_float+0x43c>
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	4642      	mov	r2, r8
 800aa2e:	4631      	mov	r1, r6
 800aa30:	4628      	mov	r0, r5
 800aa32:	47b8      	blx	r7
 800aa34:	3001      	adds	r0, #1
 800aa36:	f43f ae74 	beq.w	800a722 <_printf_float+0xc2>
 800aa3a:	ee18 3a10 	vmov	r3, s16
 800aa3e:	4652      	mov	r2, sl
 800aa40:	4631      	mov	r1, r6
 800aa42:	4628      	mov	r0, r5
 800aa44:	47b8      	blx	r7
 800aa46:	3001      	adds	r0, #1
 800aa48:	f43f ae6b 	beq.w	800a722 <_printf_float+0xc2>
 800aa4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa50:	2200      	movs	r2, #0
 800aa52:	2300      	movs	r3, #0
 800aa54:	f7f6 f858 	bl	8000b08 <__aeabi_dcmpeq>
 800aa58:	b9d8      	cbnz	r0, 800aa92 <_printf_float+0x432>
 800aa5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa5c:	f108 0201 	add.w	r2, r8, #1
 800aa60:	3b01      	subs	r3, #1
 800aa62:	4631      	mov	r1, r6
 800aa64:	4628      	mov	r0, r5
 800aa66:	47b8      	blx	r7
 800aa68:	3001      	adds	r0, #1
 800aa6a:	d10e      	bne.n	800aa8a <_printf_float+0x42a>
 800aa6c:	e659      	b.n	800a722 <_printf_float+0xc2>
 800aa6e:	2301      	movs	r3, #1
 800aa70:	4652      	mov	r2, sl
 800aa72:	4631      	mov	r1, r6
 800aa74:	4628      	mov	r0, r5
 800aa76:	47b8      	blx	r7
 800aa78:	3001      	adds	r0, #1
 800aa7a:	f43f ae52 	beq.w	800a722 <_printf_float+0xc2>
 800aa7e:	f108 0801 	add.w	r8, r8, #1
 800aa82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa84:	3b01      	subs	r3, #1
 800aa86:	4543      	cmp	r3, r8
 800aa88:	dcf1      	bgt.n	800aa6e <_printf_float+0x40e>
 800aa8a:	464b      	mov	r3, r9
 800aa8c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aa90:	e6dc      	b.n	800a84c <_printf_float+0x1ec>
 800aa92:	f04f 0800 	mov.w	r8, #0
 800aa96:	f104 0a1a 	add.w	sl, r4, #26
 800aa9a:	e7f2      	b.n	800aa82 <_printf_float+0x422>
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	4642      	mov	r2, r8
 800aaa0:	e7df      	b.n	800aa62 <_printf_float+0x402>
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	464a      	mov	r2, r9
 800aaa6:	4631      	mov	r1, r6
 800aaa8:	4628      	mov	r0, r5
 800aaaa:	47b8      	blx	r7
 800aaac:	3001      	adds	r0, #1
 800aaae:	f43f ae38 	beq.w	800a722 <_printf_float+0xc2>
 800aab2:	f108 0801 	add.w	r8, r8, #1
 800aab6:	68e3      	ldr	r3, [r4, #12]
 800aab8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aaba:	1a5b      	subs	r3, r3, r1
 800aabc:	4543      	cmp	r3, r8
 800aabe:	dcf0      	bgt.n	800aaa2 <_printf_float+0x442>
 800aac0:	e6fa      	b.n	800a8b8 <_printf_float+0x258>
 800aac2:	f04f 0800 	mov.w	r8, #0
 800aac6:	f104 0919 	add.w	r9, r4, #25
 800aaca:	e7f4      	b.n	800aab6 <_printf_float+0x456>

0800aacc <_printf_common>:
 800aacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aad0:	4616      	mov	r6, r2
 800aad2:	4699      	mov	r9, r3
 800aad4:	688a      	ldr	r2, [r1, #8]
 800aad6:	690b      	ldr	r3, [r1, #16]
 800aad8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aadc:	4293      	cmp	r3, r2
 800aade:	bfb8      	it	lt
 800aae0:	4613      	movlt	r3, r2
 800aae2:	6033      	str	r3, [r6, #0]
 800aae4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aae8:	4607      	mov	r7, r0
 800aaea:	460c      	mov	r4, r1
 800aaec:	b10a      	cbz	r2, 800aaf2 <_printf_common+0x26>
 800aaee:	3301      	adds	r3, #1
 800aaf0:	6033      	str	r3, [r6, #0]
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	0699      	lsls	r1, r3, #26
 800aaf6:	bf42      	ittt	mi
 800aaf8:	6833      	ldrmi	r3, [r6, #0]
 800aafa:	3302      	addmi	r3, #2
 800aafc:	6033      	strmi	r3, [r6, #0]
 800aafe:	6825      	ldr	r5, [r4, #0]
 800ab00:	f015 0506 	ands.w	r5, r5, #6
 800ab04:	d106      	bne.n	800ab14 <_printf_common+0x48>
 800ab06:	f104 0a19 	add.w	sl, r4, #25
 800ab0a:	68e3      	ldr	r3, [r4, #12]
 800ab0c:	6832      	ldr	r2, [r6, #0]
 800ab0e:	1a9b      	subs	r3, r3, r2
 800ab10:	42ab      	cmp	r3, r5
 800ab12:	dc26      	bgt.n	800ab62 <_printf_common+0x96>
 800ab14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab18:	1e13      	subs	r3, r2, #0
 800ab1a:	6822      	ldr	r2, [r4, #0]
 800ab1c:	bf18      	it	ne
 800ab1e:	2301      	movne	r3, #1
 800ab20:	0692      	lsls	r2, r2, #26
 800ab22:	d42b      	bmi.n	800ab7c <_printf_common+0xb0>
 800ab24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab28:	4649      	mov	r1, r9
 800ab2a:	4638      	mov	r0, r7
 800ab2c:	47c0      	blx	r8
 800ab2e:	3001      	adds	r0, #1
 800ab30:	d01e      	beq.n	800ab70 <_printf_common+0xa4>
 800ab32:	6823      	ldr	r3, [r4, #0]
 800ab34:	68e5      	ldr	r5, [r4, #12]
 800ab36:	6832      	ldr	r2, [r6, #0]
 800ab38:	f003 0306 	and.w	r3, r3, #6
 800ab3c:	2b04      	cmp	r3, #4
 800ab3e:	bf08      	it	eq
 800ab40:	1aad      	subeq	r5, r5, r2
 800ab42:	68a3      	ldr	r3, [r4, #8]
 800ab44:	6922      	ldr	r2, [r4, #16]
 800ab46:	bf0c      	ite	eq
 800ab48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab4c:	2500      	movne	r5, #0
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	bfc4      	itt	gt
 800ab52:	1a9b      	subgt	r3, r3, r2
 800ab54:	18ed      	addgt	r5, r5, r3
 800ab56:	2600      	movs	r6, #0
 800ab58:	341a      	adds	r4, #26
 800ab5a:	42b5      	cmp	r5, r6
 800ab5c:	d11a      	bne.n	800ab94 <_printf_common+0xc8>
 800ab5e:	2000      	movs	r0, #0
 800ab60:	e008      	b.n	800ab74 <_printf_common+0xa8>
 800ab62:	2301      	movs	r3, #1
 800ab64:	4652      	mov	r2, sl
 800ab66:	4649      	mov	r1, r9
 800ab68:	4638      	mov	r0, r7
 800ab6a:	47c0      	blx	r8
 800ab6c:	3001      	adds	r0, #1
 800ab6e:	d103      	bne.n	800ab78 <_printf_common+0xac>
 800ab70:	f04f 30ff 	mov.w	r0, #4294967295
 800ab74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab78:	3501      	adds	r5, #1
 800ab7a:	e7c6      	b.n	800ab0a <_printf_common+0x3e>
 800ab7c:	18e1      	adds	r1, r4, r3
 800ab7e:	1c5a      	adds	r2, r3, #1
 800ab80:	2030      	movs	r0, #48	; 0x30
 800ab82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab86:	4422      	add	r2, r4
 800ab88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab90:	3302      	adds	r3, #2
 800ab92:	e7c7      	b.n	800ab24 <_printf_common+0x58>
 800ab94:	2301      	movs	r3, #1
 800ab96:	4622      	mov	r2, r4
 800ab98:	4649      	mov	r1, r9
 800ab9a:	4638      	mov	r0, r7
 800ab9c:	47c0      	blx	r8
 800ab9e:	3001      	adds	r0, #1
 800aba0:	d0e6      	beq.n	800ab70 <_printf_common+0xa4>
 800aba2:	3601      	adds	r6, #1
 800aba4:	e7d9      	b.n	800ab5a <_printf_common+0x8e>
	...

0800aba8 <_printf_i>:
 800aba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abac:	7e0f      	ldrb	r7, [r1, #24]
 800abae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800abb0:	2f78      	cmp	r7, #120	; 0x78
 800abb2:	4691      	mov	r9, r2
 800abb4:	4680      	mov	r8, r0
 800abb6:	460c      	mov	r4, r1
 800abb8:	469a      	mov	sl, r3
 800abba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800abbe:	d807      	bhi.n	800abd0 <_printf_i+0x28>
 800abc0:	2f62      	cmp	r7, #98	; 0x62
 800abc2:	d80a      	bhi.n	800abda <_printf_i+0x32>
 800abc4:	2f00      	cmp	r7, #0
 800abc6:	f000 80d8 	beq.w	800ad7a <_printf_i+0x1d2>
 800abca:	2f58      	cmp	r7, #88	; 0x58
 800abcc:	f000 80a3 	beq.w	800ad16 <_printf_i+0x16e>
 800abd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800abd8:	e03a      	b.n	800ac50 <_printf_i+0xa8>
 800abda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abde:	2b15      	cmp	r3, #21
 800abe0:	d8f6      	bhi.n	800abd0 <_printf_i+0x28>
 800abe2:	a101      	add	r1, pc, #4	; (adr r1, 800abe8 <_printf_i+0x40>)
 800abe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abe8:	0800ac41 	.word	0x0800ac41
 800abec:	0800ac55 	.word	0x0800ac55
 800abf0:	0800abd1 	.word	0x0800abd1
 800abf4:	0800abd1 	.word	0x0800abd1
 800abf8:	0800abd1 	.word	0x0800abd1
 800abfc:	0800abd1 	.word	0x0800abd1
 800ac00:	0800ac55 	.word	0x0800ac55
 800ac04:	0800abd1 	.word	0x0800abd1
 800ac08:	0800abd1 	.word	0x0800abd1
 800ac0c:	0800abd1 	.word	0x0800abd1
 800ac10:	0800abd1 	.word	0x0800abd1
 800ac14:	0800ad61 	.word	0x0800ad61
 800ac18:	0800ac85 	.word	0x0800ac85
 800ac1c:	0800ad43 	.word	0x0800ad43
 800ac20:	0800abd1 	.word	0x0800abd1
 800ac24:	0800abd1 	.word	0x0800abd1
 800ac28:	0800ad83 	.word	0x0800ad83
 800ac2c:	0800abd1 	.word	0x0800abd1
 800ac30:	0800ac85 	.word	0x0800ac85
 800ac34:	0800abd1 	.word	0x0800abd1
 800ac38:	0800abd1 	.word	0x0800abd1
 800ac3c:	0800ad4b 	.word	0x0800ad4b
 800ac40:	682b      	ldr	r3, [r5, #0]
 800ac42:	1d1a      	adds	r2, r3, #4
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	602a      	str	r2, [r5, #0]
 800ac48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac50:	2301      	movs	r3, #1
 800ac52:	e0a3      	b.n	800ad9c <_printf_i+0x1f4>
 800ac54:	6820      	ldr	r0, [r4, #0]
 800ac56:	6829      	ldr	r1, [r5, #0]
 800ac58:	0606      	lsls	r6, r0, #24
 800ac5a:	f101 0304 	add.w	r3, r1, #4
 800ac5e:	d50a      	bpl.n	800ac76 <_printf_i+0xce>
 800ac60:	680e      	ldr	r6, [r1, #0]
 800ac62:	602b      	str	r3, [r5, #0]
 800ac64:	2e00      	cmp	r6, #0
 800ac66:	da03      	bge.n	800ac70 <_printf_i+0xc8>
 800ac68:	232d      	movs	r3, #45	; 0x2d
 800ac6a:	4276      	negs	r6, r6
 800ac6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac70:	485e      	ldr	r0, [pc, #376]	; (800adec <_printf_i+0x244>)
 800ac72:	230a      	movs	r3, #10
 800ac74:	e019      	b.n	800acaa <_printf_i+0x102>
 800ac76:	680e      	ldr	r6, [r1, #0]
 800ac78:	602b      	str	r3, [r5, #0]
 800ac7a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac7e:	bf18      	it	ne
 800ac80:	b236      	sxthne	r6, r6
 800ac82:	e7ef      	b.n	800ac64 <_printf_i+0xbc>
 800ac84:	682b      	ldr	r3, [r5, #0]
 800ac86:	6820      	ldr	r0, [r4, #0]
 800ac88:	1d19      	adds	r1, r3, #4
 800ac8a:	6029      	str	r1, [r5, #0]
 800ac8c:	0601      	lsls	r1, r0, #24
 800ac8e:	d501      	bpl.n	800ac94 <_printf_i+0xec>
 800ac90:	681e      	ldr	r6, [r3, #0]
 800ac92:	e002      	b.n	800ac9a <_printf_i+0xf2>
 800ac94:	0646      	lsls	r6, r0, #25
 800ac96:	d5fb      	bpl.n	800ac90 <_printf_i+0xe8>
 800ac98:	881e      	ldrh	r6, [r3, #0]
 800ac9a:	4854      	ldr	r0, [pc, #336]	; (800adec <_printf_i+0x244>)
 800ac9c:	2f6f      	cmp	r7, #111	; 0x6f
 800ac9e:	bf0c      	ite	eq
 800aca0:	2308      	moveq	r3, #8
 800aca2:	230a      	movne	r3, #10
 800aca4:	2100      	movs	r1, #0
 800aca6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acaa:	6865      	ldr	r5, [r4, #4]
 800acac:	60a5      	str	r5, [r4, #8]
 800acae:	2d00      	cmp	r5, #0
 800acb0:	bfa2      	ittt	ge
 800acb2:	6821      	ldrge	r1, [r4, #0]
 800acb4:	f021 0104 	bicge.w	r1, r1, #4
 800acb8:	6021      	strge	r1, [r4, #0]
 800acba:	b90e      	cbnz	r6, 800acc0 <_printf_i+0x118>
 800acbc:	2d00      	cmp	r5, #0
 800acbe:	d04d      	beq.n	800ad5c <_printf_i+0x1b4>
 800acc0:	4615      	mov	r5, r2
 800acc2:	fbb6 f1f3 	udiv	r1, r6, r3
 800acc6:	fb03 6711 	mls	r7, r3, r1, r6
 800acca:	5dc7      	ldrb	r7, [r0, r7]
 800accc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800acd0:	4637      	mov	r7, r6
 800acd2:	42bb      	cmp	r3, r7
 800acd4:	460e      	mov	r6, r1
 800acd6:	d9f4      	bls.n	800acc2 <_printf_i+0x11a>
 800acd8:	2b08      	cmp	r3, #8
 800acda:	d10b      	bne.n	800acf4 <_printf_i+0x14c>
 800acdc:	6823      	ldr	r3, [r4, #0]
 800acde:	07de      	lsls	r6, r3, #31
 800ace0:	d508      	bpl.n	800acf4 <_printf_i+0x14c>
 800ace2:	6923      	ldr	r3, [r4, #16]
 800ace4:	6861      	ldr	r1, [r4, #4]
 800ace6:	4299      	cmp	r1, r3
 800ace8:	bfde      	ittt	le
 800acea:	2330      	movle	r3, #48	; 0x30
 800acec:	f805 3c01 	strble.w	r3, [r5, #-1]
 800acf0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800acf4:	1b52      	subs	r2, r2, r5
 800acf6:	6122      	str	r2, [r4, #16]
 800acf8:	f8cd a000 	str.w	sl, [sp]
 800acfc:	464b      	mov	r3, r9
 800acfe:	aa03      	add	r2, sp, #12
 800ad00:	4621      	mov	r1, r4
 800ad02:	4640      	mov	r0, r8
 800ad04:	f7ff fee2 	bl	800aacc <_printf_common>
 800ad08:	3001      	adds	r0, #1
 800ad0a:	d14c      	bne.n	800ada6 <_printf_i+0x1fe>
 800ad0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad10:	b004      	add	sp, #16
 800ad12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad16:	4835      	ldr	r0, [pc, #212]	; (800adec <_printf_i+0x244>)
 800ad18:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ad1c:	6829      	ldr	r1, [r5, #0]
 800ad1e:	6823      	ldr	r3, [r4, #0]
 800ad20:	f851 6b04 	ldr.w	r6, [r1], #4
 800ad24:	6029      	str	r1, [r5, #0]
 800ad26:	061d      	lsls	r5, r3, #24
 800ad28:	d514      	bpl.n	800ad54 <_printf_i+0x1ac>
 800ad2a:	07df      	lsls	r7, r3, #31
 800ad2c:	bf44      	itt	mi
 800ad2e:	f043 0320 	orrmi.w	r3, r3, #32
 800ad32:	6023      	strmi	r3, [r4, #0]
 800ad34:	b91e      	cbnz	r6, 800ad3e <_printf_i+0x196>
 800ad36:	6823      	ldr	r3, [r4, #0]
 800ad38:	f023 0320 	bic.w	r3, r3, #32
 800ad3c:	6023      	str	r3, [r4, #0]
 800ad3e:	2310      	movs	r3, #16
 800ad40:	e7b0      	b.n	800aca4 <_printf_i+0xfc>
 800ad42:	6823      	ldr	r3, [r4, #0]
 800ad44:	f043 0320 	orr.w	r3, r3, #32
 800ad48:	6023      	str	r3, [r4, #0]
 800ad4a:	2378      	movs	r3, #120	; 0x78
 800ad4c:	4828      	ldr	r0, [pc, #160]	; (800adf0 <_printf_i+0x248>)
 800ad4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ad52:	e7e3      	b.n	800ad1c <_printf_i+0x174>
 800ad54:	0659      	lsls	r1, r3, #25
 800ad56:	bf48      	it	mi
 800ad58:	b2b6      	uxthmi	r6, r6
 800ad5a:	e7e6      	b.n	800ad2a <_printf_i+0x182>
 800ad5c:	4615      	mov	r5, r2
 800ad5e:	e7bb      	b.n	800acd8 <_printf_i+0x130>
 800ad60:	682b      	ldr	r3, [r5, #0]
 800ad62:	6826      	ldr	r6, [r4, #0]
 800ad64:	6961      	ldr	r1, [r4, #20]
 800ad66:	1d18      	adds	r0, r3, #4
 800ad68:	6028      	str	r0, [r5, #0]
 800ad6a:	0635      	lsls	r5, r6, #24
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	d501      	bpl.n	800ad74 <_printf_i+0x1cc>
 800ad70:	6019      	str	r1, [r3, #0]
 800ad72:	e002      	b.n	800ad7a <_printf_i+0x1d2>
 800ad74:	0670      	lsls	r0, r6, #25
 800ad76:	d5fb      	bpl.n	800ad70 <_printf_i+0x1c8>
 800ad78:	8019      	strh	r1, [r3, #0]
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	6123      	str	r3, [r4, #16]
 800ad7e:	4615      	mov	r5, r2
 800ad80:	e7ba      	b.n	800acf8 <_printf_i+0x150>
 800ad82:	682b      	ldr	r3, [r5, #0]
 800ad84:	1d1a      	adds	r2, r3, #4
 800ad86:	602a      	str	r2, [r5, #0]
 800ad88:	681d      	ldr	r5, [r3, #0]
 800ad8a:	6862      	ldr	r2, [r4, #4]
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	4628      	mov	r0, r5
 800ad90:	f7f5 fa46 	bl	8000220 <memchr>
 800ad94:	b108      	cbz	r0, 800ad9a <_printf_i+0x1f2>
 800ad96:	1b40      	subs	r0, r0, r5
 800ad98:	6060      	str	r0, [r4, #4]
 800ad9a:	6863      	ldr	r3, [r4, #4]
 800ad9c:	6123      	str	r3, [r4, #16]
 800ad9e:	2300      	movs	r3, #0
 800ada0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ada4:	e7a8      	b.n	800acf8 <_printf_i+0x150>
 800ada6:	6923      	ldr	r3, [r4, #16]
 800ada8:	462a      	mov	r2, r5
 800adaa:	4649      	mov	r1, r9
 800adac:	4640      	mov	r0, r8
 800adae:	47d0      	blx	sl
 800adb0:	3001      	adds	r0, #1
 800adb2:	d0ab      	beq.n	800ad0c <_printf_i+0x164>
 800adb4:	6823      	ldr	r3, [r4, #0]
 800adb6:	079b      	lsls	r3, r3, #30
 800adb8:	d413      	bmi.n	800ade2 <_printf_i+0x23a>
 800adba:	68e0      	ldr	r0, [r4, #12]
 800adbc:	9b03      	ldr	r3, [sp, #12]
 800adbe:	4298      	cmp	r0, r3
 800adc0:	bfb8      	it	lt
 800adc2:	4618      	movlt	r0, r3
 800adc4:	e7a4      	b.n	800ad10 <_printf_i+0x168>
 800adc6:	2301      	movs	r3, #1
 800adc8:	4632      	mov	r2, r6
 800adca:	4649      	mov	r1, r9
 800adcc:	4640      	mov	r0, r8
 800adce:	47d0      	blx	sl
 800add0:	3001      	adds	r0, #1
 800add2:	d09b      	beq.n	800ad0c <_printf_i+0x164>
 800add4:	3501      	adds	r5, #1
 800add6:	68e3      	ldr	r3, [r4, #12]
 800add8:	9903      	ldr	r1, [sp, #12]
 800adda:	1a5b      	subs	r3, r3, r1
 800addc:	42ab      	cmp	r3, r5
 800adde:	dcf2      	bgt.n	800adc6 <_printf_i+0x21e>
 800ade0:	e7eb      	b.n	800adba <_printf_i+0x212>
 800ade2:	2500      	movs	r5, #0
 800ade4:	f104 0619 	add.w	r6, r4, #25
 800ade8:	e7f5      	b.n	800add6 <_printf_i+0x22e>
 800adea:	bf00      	nop
 800adec:	080114ec 	.word	0x080114ec
 800adf0:	080114fd 	.word	0x080114fd

0800adf4 <_scanf_float>:
 800adf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf8:	b087      	sub	sp, #28
 800adfa:	4617      	mov	r7, r2
 800adfc:	9303      	str	r3, [sp, #12]
 800adfe:	688b      	ldr	r3, [r1, #8]
 800ae00:	1e5a      	subs	r2, r3, #1
 800ae02:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ae06:	bf83      	ittte	hi
 800ae08:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ae0c:	195b      	addhi	r3, r3, r5
 800ae0e:	9302      	strhi	r3, [sp, #8]
 800ae10:	2300      	movls	r3, #0
 800ae12:	bf86      	itte	hi
 800ae14:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ae18:	608b      	strhi	r3, [r1, #8]
 800ae1a:	9302      	strls	r3, [sp, #8]
 800ae1c:	680b      	ldr	r3, [r1, #0]
 800ae1e:	468b      	mov	fp, r1
 800ae20:	2500      	movs	r5, #0
 800ae22:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ae26:	f84b 3b1c 	str.w	r3, [fp], #28
 800ae2a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ae2e:	4680      	mov	r8, r0
 800ae30:	460c      	mov	r4, r1
 800ae32:	465e      	mov	r6, fp
 800ae34:	46aa      	mov	sl, r5
 800ae36:	46a9      	mov	r9, r5
 800ae38:	9501      	str	r5, [sp, #4]
 800ae3a:	68a2      	ldr	r2, [r4, #8]
 800ae3c:	b152      	cbz	r2, 800ae54 <_scanf_float+0x60>
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	2b4e      	cmp	r3, #78	; 0x4e
 800ae44:	d864      	bhi.n	800af10 <_scanf_float+0x11c>
 800ae46:	2b40      	cmp	r3, #64	; 0x40
 800ae48:	d83c      	bhi.n	800aec4 <_scanf_float+0xd0>
 800ae4a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ae4e:	b2c8      	uxtb	r0, r1
 800ae50:	280e      	cmp	r0, #14
 800ae52:	d93a      	bls.n	800aeca <_scanf_float+0xd6>
 800ae54:	f1b9 0f00 	cmp.w	r9, #0
 800ae58:	d003      	beq.n	800ae62 <_scanf_float+0x6e>
 800ae5a:	6823      	ldr	r3, [r4, #0]
 800ae5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae60:	6023      	str	r3, [r4, #0]
 800ae62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae66:	f1ba 0f01 	cmp.w	sl, #1
 800ae6a:	f200 8113 	bhi.w	800b094 <_scanf_float+0x2a0>
 800ae6e:	455e      	cmp	r6, fp
 800ae70:	f200 8105 	bhi.w	800b07e <_scanf_float+0x28a>
 800ae74:	2501      	movs	r5, #1
 800ae76:	4628      	mov	r0, r5
 800ae78:	b007      	add	sp, #28
 800ae7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae7e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800ae82:	2a0d      	cmp	r2, #13
 800ae84:	d8e6      	bhi.n	800ae54 <_scanf_float+0x60>
 800ae86:	a101      	add	r1, pc, #4	; (adr r1, 800ae8c <_scanf_float+0x98>)
 800ae88:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ae8c:	0800afcb 	.word	0x0800afcb
 800ae90:	0800ae55 	.word	0x0800ae55
 800ae94:	0800ae55 	.word	0x0800ae55
 800ae98:	0800ae55 	.word	0x0800ae55
 800ae9c:	0800b02b 	.word	0x0800b02b
 800aea0:	0800b003 	.word	0x0800b003
 800aea4:	0800ae55 	.word	0x0800ae55
 800aea8:	0800ae55 	.word	0x0800ae55
 800aeac:	0800afd9 	.word	0x0800afd9
 800aeb0:	0800ae55 	.word	0x0800ae55
 800aeb4:	0800ae55 	.word	0x0800ae55
 800aeb8:	0800ae55 	.word	0x0800ae55
 800aebc:	0800ae55 	.word	0x0800ae55
 800aec0:	0800af91 	.word	0x0800af91
 800aec4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800aec8:	e7db      	b.n	800ae82 <_scanf_float+0x8e>
 800aeca:	290e      	cmp	r1, #14
 800aecc:	d8c2      	bhi.n	800ae54 <_scanf_float+0x60>
 800aece:	a001      	add	r0, pc, #4	; (adr r0, 800aed4 <_scanf_float+0xe0>)
 800aed0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aed4:	0800af83 	.word	0x0800af83
 800aed8:	0800ae55 	.word	0x0800ae55
 800aedc:	0800af83 	.word	0x0800af83
 800aee0:	0800b017 	.word	0x0800b017
 800aee4:	0800ae55 	.word	0x0800ae55
 800aee8:	0800af31 	.word	0x0800af31
 800aeec:	0800af6d 	.word	0x0800af6d
 800aef0:	0800af6d 	.word	0x0800af6d
 800aef4:	0800af6d 	.word	0x0800af6d
 800aef8:	0800af6d 	.word	0x0800af6d
 800aefc:	0800af6d 	.word	0x0800af6d
 800af00:	0800af6d 	.word	0x0800af6d
 800af04:	0800af6d 	.word	0x0800af6d
 800af08:	0800af6d 	.word	0x0800af6d
 800af0c:	0800af6d 	.word	0x0800af6d
 800af10:	2b6e      	cmp	r3, #110	; 0x6e
 800af12:	d809      	bhi.n	800af28 <_scanf_float+0x134>
 800af14:	2b60      	cmp	r3, #96	; 0x60
 800af16:	d8b2      	bhi.n	800ae7e <_scanf_float+0x8a>
 800af18:	2b54      	cmp	r3, #84	; 0x54
 800af1a:	d077      	beq.n	800b00c <_scanf_float+0x218>
 800af1c:	2b59      	cmp	r3, #89	; 0x59
 800af1e:	d199      	bne.n	800ae54 <_scanf_float+0x60>
 800af20:	2d07      	cmp	r5, #7
 800af22:	d197      	bne.n	800ae54 <_scanf_float+0x60>
 800af24:	2508      	movs	r5, #8
 800af26:	e029      	b.n	800af7c <_scanf_float+0x188>
 800af28:	2b74      	cmp	r3, #116	; 0x74
 800af2a:	d06f      	beq.n	800b00c <_scanf_float+0x218>
 800af2c:	2b79      	cmp	r3, #121	; 0x79
 800af2e:	e7f6      	b.n	800af1e <_scanf_float+0x12a>
 800af30:	6821      	ldr	r1, [r4, #0]
 800af32:	05c8      	lsls	r0, r1, #23
 800af34:	d51a      	bpl.n	800af6c <_scanf_float+0x178>
 800af36:	9b02      	ldr	r3, [sp, #8]
 800af38:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800af3c:	6021      	str	r1, [r4, #0]
 800af3e:	f109 0901 	add.w	r9, r9, #1
 800af42:	b11b      	cbz	r3, 800af4c <_scanf_float+0x158>
 800af44:	3b01      	subs	r3, #1
 800af46:	3201      	adds	r2, #1
 800af48:	9302      	str	r3, [sp, #8]
 800af4a:	60a2      	str	r2, [r4, #8]
 800af4c:	68a3      	ldr	r3, [r4, #8]
 800af4e:	3b01      	subs	r3, #1
 800af50:	60a3      	str	r3, [r4, #8]
 800af52:	6923      	ldr	r3, [r4, #16]
 800af54:	3301      	adds	r3, #1
 800af56:	6123      	str	r3, [r4, #16]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	3b01      	subs	r3, #1
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	607b      	str	r3, [r7, #4]
 800af60:	f340 8084 	ble.w	800b06c <_scanf_float+0x278>
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	3301      	adds	r3, #1
 800af68:	603b      	str	r3, [r7, #0]
 800af6a:	e766      	b.n	800ae3a <_scanf_float+0x46>
 800af6c:	eb1a 0f05 	cmn.w	sl, r5
 800af70:	f47f af70 	bne.w	800ae54 <_scanf_float+0x60>
 800af74:	6822      	ldr	r2, [r4, #0]
 800af76:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800af7a:	6022      	str	r2, [r4, #0]
 800af7c:	f806 3b01 	strb.w	r3, [r6], #1
 800af80:	e7e4      	b.n	800af4c <_scanf_float+0x158>
 800af82:	6822      	ldr	r2, [r4, #0]
 800af84:	0610      	lsls	r0, r2, #24
 800af86:	f57f af65 	bpl.w	800ae54 <_scanf_float+0x60>
 800af8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800af8e:	e7f4      	b.n	800af7a <_scanf_float+0x186>
 800af90:	f1ba 0f00 	cmp.w	sl, #0
 800af94:	d10e      	bne.n	800afb4 <_scanf_float+0x1c0>
 800af96:	f1b9 0f00 	cmp.w	r9, #0
 800af9a:	d10e      	bne.n	800afba <_scanf_float+0x1c6>
 800af9c:	6822      	ldr	r2, [r4, #0]
 800af9e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800afa2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800afa6:	d108      	bne.n	800afba <_scanf_float+0x1c6>
 800afa8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800afac:	6022      	str	r2, [r4, #0]
 800afae:	f04f 0a01 	mov.w	sl, #1
 800afb2:	e7e3      	b.n	800af7c <_scanf_float+0x188>
 800afb4:	f1ba 0f02 	cmp.w	sl, #2
 800afb8:	d055      	beq.n	800b066 <_scanf_float+0x272>
 800afba:	2d01      	cmp	r5, #1
 800afbc:	d002      	beq.n	800afc4 <_scanf_float+0x1d0>
 800afbe:	2d04      	cmp	r5, #4
 800afc0:	f47f af48 	bne.w	800ae54 <_scanf_float+0x60>
 800afc4:	3501      	adds	r5, #1
 800afc6:	b2ed      	uxtb	r5, r5
 800afc8:	e7d8      	b.n	800af7c <_scanf_float+0x188>
 800afca:	f1ba 0f01 	cmp.w	sl, #1
 800afce:	f47f af41 	bne.w	800ae54 <_scanf_float+0x60>
 800afd2:	f04f 0a02 	mov.w	sl, #2
 800afd6:	e7d1      	b.n	800af7c <_scanf_float+0x188>
 800afd8:	b97d      	cbnz	r5, 800affa <_scanf_float+0x206>
 800afda:	f1b9 0f00 	cmp.w	r9, #0
 800afde:	f47f af3c 	bne.w	800ae5a <_scanf_float+0x66>
 800afe2:	6822      	ldr	r2, [r4, #0]
 800afe4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800afe8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800afec:	f47f af39 	bne.w	800ae62 <_scanf_float+0x6e>
 800aff0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800aff4:	6022      	str	r2, [r4, #0]
 800aff6:	2501      	movs	r5, #1
 800aff8:	e7c0      	b.n	800af7c <_scanf_float+0x188>
 800affa:	2d03      	cmp	r5, #3
 800affc:	d0e2      	beq.n	800afc4 <_scanf_float+0x1d0>
 800affe:	2d05      	cmp	r5, #5
 800b000:	e7de      	b.n	800afc0 <_scanf_float+0x1cc>
 800b002:	2d02      	cmp	r5, #2
 800b004:	f47f af26 	bne.w	800ae54 <_scanf_float+0x60>
 800b008:	2503      	movs	r5, #3
 800b00a:	e7b7      	b.n	800af7c <_scanf_float+0x188>
 800b00c:	2d06      	cmp	r5, #6
 800b00e:	f47f af21 	bne.w	800ae54 <_scanf_float+0x60>
 800b012:	2507      	movs	r5, #7
 800b014:	e7b2      	b.n	800af7c <_scanf_float+0x188>
 800b016:	6822      	ldr	r2, [r4, #0]
 800b018:	0591      	lsls	r1, r2, #22
 800b01a:	f57f af1b 	bpl.w	800ae54 <_scanf_float+0x60>
 800b01e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b022:	6022      	str	r2, [r4, #0]
 800b024:	f8cd 9004 	str.w	r9, [sp, #4]
 800b028:	e7a8      	b.n	800af7c <_scanf_float+0x188>
 800b02a:	6822      	ldr	r2, [r4, #0]
 800b02c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b030:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b034:	d006      	beq.n	800b044 <_scanf_float+0x250>
 800b036:	0550      	lsls	r0, r2, #21
 800b038:	f57f af0c 	bpl.w	800ae54 <_scanf_float+0x60>
 800b03c:	f1b9 0f00 	cmp.w	r9, #0
 800b040:	f43f af0f 	beq.w	800ae62 <_scanf_float+0x6e>
 800b044:	0591      	lsls	r1, r2, #22
 800b046:	bf58      	it	pl
 800b048:	9901      	ldrpl	r1, [sp, #4]
 800b04a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b04e:	bf58      	it	pl
 800b050:	eba9 0101 	subpl.w	r1, r9, r1
 800b054:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b058:	bf58      	it	pl
 800b05a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b05e:	6022      	str	r2, [r4, #0]
 800b060:	f04f 0900 	mov.w	r9, #0
 800b064:	e78a      	b.n	800af7c <_scanf_float+0x188>
 800b066:	f04f 0a03 	mov.w	sl, #3
 800b06a:	e787      	b.n	800af7c <_scanf_float+0x188>
 800b06c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b070:	4639      	mov	r1, r7
 800b072:	4640      	mov	r0, r8
 800b074:	4798      	blx	r3
 800b076:	2800      	cmp	r0, #0
 800b078:	f43f aedf 	beq.w	800ae3a <_scanf_float+0x46>
 800b07c:	e6ea      	b.n	800ae54 <_scanf_float+0x60>
 800b07e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b082:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b086:	463a      	mov	r2, r7
 800b088:	4640      	mov	r0, r8
 800b08a:	4798      	blx	r3
 800b08c:	6923      	ldr	r3, [r4, #16]
 800b08e:	3b01      	subs	r3, #1
 800b090:	6123      	str	r3, [r4, #16]
 800b092:	e6ec      	b.n	800ae6e <_scanf_float+0x7a>
 800b094:	1e6b      	subs	r3, r5, #1
 800b096:	2b06      	cmp	r3, #6
 800b098:	d825      	bhi.n	800b0e6 <_scanf_float+0x2f2>
 800b09a:	2d02      	cmp	r5, #2
 800b09c:	d836      	bhi.n	800b10c <_scanf_float+0x318>
 800b09e:	455e      	cmp	r6, fp
 800b0a0:	f67f aee8 	bls.w	800ae74 <_scanf_float+0x80>
 800b0a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0a8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0ac:	463a      	mov	r2, r7
 800b0ae:	4640      	mov	r0, r8
 800b0b0:	4798      	blx	r3
 800b0b2:	6923      	ldr	r3, [r4, #16]
 800b0b4:	3b01      	subs	r3, #1
 800b0b6:	6123      	str	r3, [r4, #16]
 800b0b8:	e7f1      	b.n	800b09e <_scanf_float+0x2aa>
 800b0ba:	9802      	ldr	r0, [sp, #8]
 800b0bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0c0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b0c4:	9002      	str	r0, [sp, #8]
 800b0c6:	463a      	mov	r2, r7
 800b0c8:	4640      	mov	r0, r8
 800b0ca:	4798      	blx	r3
 800b0cc:	6923      	ldr	r3, [r4, #16]
 800b0ce:	3b01      	subs	r3, #1
 800b0d0:	6123      	str	r3, [r4, #16]
 800b0d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b0d6:	fa5f fa8a 	uxtb.w	sl, sl
 800b0da:	f1ba 0f02 	cmp.w	sl, #2
 800b0de:	d1ec      	bne.n	800b0ba <_scanf_float+0x2c6>
 800b0e0:	3d03      	subs	r5, #3
 800b0e2:	b2ed      	uxtb	r5, r5
 800b0e4:	1b76      	subs	r6, r6, r5
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	05da      	lsls	r2, r3, #23
 800b0ea:	d52f      	bpl.n	800b14c <_scanf_float+0x358>
 800b0ec:	055b      	lsls	r3, r3, #21
 800b0ee:	d510      	bpl.n	800b112 <_scanf_float+0x31e>
 800b0f0:	455e      	cmp	r6, fp
 800b0f2:	f67f aebf 	bls.w	800ae74 <_scanf_float+0x80>
 800b0f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0fe:	463a      	mov	r2, r7
 800b100:	4640      	mov	r0, r8
 800b102:	4798      	blx	r3
 800b104:	6923      	ldr	r3, [r4, #16]
 800b106:	3b01      	subs	r3, #1
 800b108:	6123      	str	r3, [r4, #16]
 800b10a:	e7f1      	b.n	800b0f0 <_scanf_float+0x2fc>
 800b10c:	46aa      	mov	sl, r5
 800b10e:	9602      	str	r6, [sp, #8]
 800b110:	e7df      	b.n	800b0d2 <_scanf_float+0x2de>
 800b112:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b116:	6923      	ldr	r3, [r4, #16]
 800b118:	2965      	cmp	r1, #101	; 0x65
 800b11a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b11e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b122:	6123      	str	r3, [r4, #16]
 800b124:	d00c      	beq.n	800b140 <_scanf_float+0x34c>
 800b126:	2945      	cmp	r1, #69	; 0x45
 800b128:	d00a      	beq.n	800b140 <_scanf_float+0x34c>
 800b12a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b12e:	463a      	mov	r2, r7
 800b130:	4640      	mov	r0, r8
 800b132:	4798      	blx	r3
 800b134:	6923      	ldr	r3, [r4, #16]
 800b136:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b13a:	3b01      	subs	r3, #1
 800b13c:	1eb5      	subs	r5, r6, #2
 800b13e:	6123      	str	r3, [r4, #16]
 800b140:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b144:	463a      	mov	r2, r7
 800b146:	4640      	mov	r0, r8
 800b148:	4798      	blx	r3
 800b14a:	462e      	mov	r6, r5
 800b14c:	6825      	ldr	r5, [r4, #0]
 800b14e:	f015 0510 	ands.w	r5, r5, #16
 800b152:	d159      	bne.n	800b208 <_scanf_float+0x414>
 800b154:	7035      	strb	r5, [r6, #0]
 800b156:	6823      	ldr	r3, [r4, #0]
 800b158:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b15c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b160:	d11b      	bne.n	800b19a <_scanf_float+0x3a6>
 800b162:	9b01      	ldr	r3, [sp, #4]
 800b164:	454b      	cmp	r3, r9
 800b166:	eba3 0209 	sub.w	r2, r3, r9
 800b16a:	d123      	bne.n	800b1b4 <_scanf_float+0x3c0>
 800b16c:	2200      	movs	r2, #0
 800b16e:	4659      	mov	r1, fp
 800b170:	4640      	mov	r0, r8
 800b172:	f000 ff27 	bl	800bfc4 <_strtod_r>
 800b176:	6822      	ldr	r2, [r4, #0]
 800b178:	9b03      	ldr	r3, [sp, #12]
 800b17a:	f012 0f02 	tst.w	r2, #2
 800b17e:	ec57 6b10 	vmov	r6, r7, d0
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	d021      	beq.n	800b1ca <_scanf_float+0x3d6>
 800b186:	9903      	ldr	r1, [sp, #12]
 800b188:	1d1a      	adds	r2, r3, #4
 800b18a:	600a      	str	r2, [r1, #0]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	e9c3 6700 	strd	r6, r7, [r3]
 800b192:	68e3      	ldr	r3, [r4, #12]
 800b194:	3301      	adds	r3, #1
 800b196:	60e3      	str	r3, [r4, #12]
 800b198:	e66d      	b.n	800ae76 <_scanf_float+0x82>
 800b19a:	9b04      	ldr	r3, [sp, #16]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d0e5      	beq.n	800b16c <_scanf_float+0x378>
 800b1a0:	9905      	ldr	r1, [sp, #20]
 800b1a2:	230a      	movs	r3, #10
 800b1a4:	462a      	mov	r2, r5
 800b1a6:	3101      	adds	r1, #1
 800b1a8:	4640      	mov	r0, r8
 800b1aa:	f000 ff93 	bl	800c0d4 <_strtol_r>
 800b1ae:	9b04      	ldr	r3, [sp, #16]
 800b1b0:	9e05      	ldr	r6, [sp, #20]
 800b1b2:	1ac2      	subs	r2, r0, r3
 800b1b4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b1b8:	429e      	cmp	r6, r3
 800b1ba:	bf28      	it	cs
 800b1bc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b1c0:	4912      	ldr	r1, [pc, #72]	; (800b20c <_scanf_float+0x418>)
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	f000 f82c 	bl	800b220 <siprintf>
 800b1c8:	e7d0      	b.n	800b16c <_scanf_float+0x378>
 800b1ca:	9903      	ldr	r1, [sp, #12]
 800b1cc:	f012 0f04 	tst.w	r2, #4
 800b1d0:	f103 0204 	add.w	r2, r3, #4
 800b1d4:	600a      	str	r2, [r1, #0]
 800b1d6:	d1d9      	bne.n	800b18c <_scanf_float+0x398>
 800b1d8:	f8d3 8000 	ldr.w	r8, [r3]
 800b1dc:	ee10 2a10 	vmov	r2, s0
 800b1e0:	ee10 0a10 	vmov	r0, s0
 800b1e4:	463b      	mov	r3, r7
 800b1e6:	4639      	mov	r1, r7
 800b1e8:	f7f5 fcc0 	bl	8000b6c <__aeabi_dcmpun>
 800b1ec:	b128      	cbz	r0, 800b1fa <_scanf_float+0x406>
 800b1ee:	4808      	ldr	r0, [pc, #32]	; (800b210 <_scanf_float+0x41c>)
 800b1f0:	f000 f810 	bl	800b214 <nanf>
 800b1f4:	ed88 0a00 	vstr	s0, [r8]
 800b1f8:	e7cb      	b.n	800b192 <_scanf_float+0x39e>
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	4639      	mov	r1, r7
 800b1fe:	f7f5 fd13 	bl	8000c28 <__aeabi_d2f>
 800b202:	f8c8 0000 	str.w	r0, [r8]
 800b206:	e7c4      	b.n	800b192 <_scanf_float+0x39e>
 800b208:	2500      	movs	r5, #0
 800b20a:	e634      	b.n	800ae76 <_scanf_float+0x82>
 800b20c:	0801150e 	.word	0x0801150e
 800b210:	08011933 	.word	0x08011933

0800b214 <nanf>:
 800b214:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b21c <nanf+0x8>
 800b218:	4770      	bx	lr
 800b21a:	bf00      	nop
 800b21c:	7fc00000 	.word	0x7fc00000

0800b220 <siprintf>:
 800b220:	b40e      	push	{r1, r2, r3}
 800b222:	b500      	push	{lr}
 800b224:	b09c      	sub	sp, #112	; 0x70
 800b226:	ab1d      	add	r3, sp, #116	; 0x74
 800b228:	9002      	str	r0, [sp, #8]
 800b22a:	9006      	str	r0, [sp, #24]
 800b22c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b230:	4809      	ldr	r0, [pc, #36]	; (800b258 <siprintf+0x38>)
 800b232:	9107      	str	r1, [sp, #28]
 800b234:	9104      	str	r1, [sp, #16]
 800b236:	4909      	ldr	r1, [pc, #36]	; (800b25c <siprintf+0x3c>)
 800b238:	f853 2b04 	ldr.w	r2, [r3], #4
 800b23c:	9105      	str	r1, [sp, #20]
 800b23e:	6800      	ldr	r0, [r0, #0]
 800b240:	9301      	str	r3, [sp, #4]
 800b242:	a902      	add	r1, sp, #8
 800b244:	f002 ffa8 	bl	800e198 <_svfiprintf_r>
 800b248:	9b02      	ldr	r3, [sp, #8]
 800b24a:	2200      	movs	r2, #0
 800b24c:	701a      	strb	r2, [r3, #0]
 800b24e:	b01c      	add	sp, #112	; 0x70
 800b250:	f85d eb04 	ldr.w	lr, [sp], #4
 800b254:	b003      	add	sp, #12
 800b256:	4770      	bx	lr
 800b258:	20000014 	.word	0x20000014
 800b25c:	ffff0208 	.word	0xffff0208

0800b260 <siscanf>:
 800b260:	b40e      	push	{r1, r2, r3}
 800b262:	b510      	push	{r4, lr}
 800b264:	b09f      	sub	sp, #124	; 0x7c
 800b266:	ac21      	add	r4, sp, #132	; 0x84
 800b268:	f44f 7101 	mov.w	r1, #516	; 0x204
 800b26c:	f854 2b04 	ldr.w	r2, [r4], #4
 800b270:	9201      	str	r2, [sp, #4]
 800b272:	f8ad 101c 	strh.w	r1, [sp, #28]
 800b276:	9004      	str	r0, [sp, #16]
 800b278:	9008      	str	r0, [sp, #32]
 800b27a:	f7f4 ffc9 	bl	8000210 <strlen>
 800b27e:	4b0c      	ldr	r3, [pc, #48]	; (800b2b0 <siscanf+0x50>)
 800b280:	9005      	str	r0, [sp, #20]
 800b282:	9009      	str	r0, [sp, #36]	; 0x24
 800b284:	930d      	str	r3, [sp, #52]	; 0x34
 800b286:	480b      	ldr	r0, [pc, #44]	; (800b2b4 <siscanf+0x54>)
 800b288:	9a01      	ldr	r2, [sp, #4]
 800b28a:	6800      	ldr	r0, [r0, #0]
 800b28c:	9403      	str	r4, [sp, #12]
 800b28e:	2300      	movs	r3, #0
 800b290:	9311      	str	r3, [sp, #68]	; 0x44
 800b292:	9316      	str	r3, [sp, #88]	; 0x58
 800b294:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b298:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b29c:	a904      	add	r1, sp, #16
 800b29e:	4623      	mov	r3, r4
 800b2a0:	f003 f8d4 	bl	800e44c <__ssvfiscanf_r>
 800b2a4:	b01f      	add	sp, #124	; 0x7c
 800b2a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2aa:	b003      	add	sp, #12
 800b2ac:	4770      	bx	lr
 800b2ae:	bf00      	nop
 800b2b0:	0800b2db 	.word	0x0800b2db
 800b2b4:	20000014 	.word	0x20000014

0800b2b8 <__sread>:
 800b2b8:	b510      	push	{r4, lr}
 800b2ba:	460c      	mov	r4, r1
 800b2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2c0:	f003 fb8e 	bl	800e9e0 <_read_r>
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	bfab      	itete	ge
 800b2c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b2ca:	89a3      	ldrhlt	r3, [r4, #12]
 800b2cc:	181b      	addge	r3, r3, r0
 800b2ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b2d2:	bfac      	ite	ge
 800b2d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b2d6:	81a3      	strhlt	r3, [r4, #12]
 800b2d8:	bd10      	pop	{r4, pc}

0800b2da <__seofread>:
 800b2da:	2000      	movs	r0, #0
 800b2dc:	4770      	bx	lr

0800b2de <__swrite>:
 800b2de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e2:	461f      	mov	r7, r3
 800b2e4:	898b      	ldrh	r3, [r1, #12]
 800b2e6:	05db      	lsls	r3, r3, #23
 800b2e8:	4605      	mov	r5, r0
 800b2ea:	460c      	mov	r4, r1
 800b2ec:	4616      	mov	r6, r2
 800b2ee:	d505      	bpl.n	800b2fc <__swrite+0x1e>
 800b2f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2f4:	2302      	movs	r3, #2
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	f002 f900 	bl	800d4fc <_lseek_r>
 800b2fc:	89a3      	ldrh	r3, [r4, #12]
 800b2fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b302:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b306:	81a3      	strh	r3, [r4, #12]
 800b308:	4632      	mov	r2, r6
 800b30a:	463b      	mov	r3, r7
 800b30c:	4628      	mov	r0, r5
 800b30e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b312:	f000 bee1 	b.w	800c0d8 <_write_r>

0800b316 <__sseek>:
 800b316:	b510      	push	{r4, lr}
 800b318:	460c      	mov	r4, r1
 800b31a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b31e:	f002 f8ed 	bl	800d4fc <_lseek_r>
 800b322:	1c43      	adds	r3, r0, #1
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	bf15      	itete	ne
 800b328:	6560      	strne	r0, [r4, #84]	; 0x54
 800b32a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b32e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b332:	81a3      	strheq	r3, [r4, #12]
 800b334:	bf18      	it	ne
 800b336:	81a3      	strhne	r3, [r4, #12]
 800b338:	bd10      	pop	{r4, pc}

0800b33a <__sclose>:
 800b33a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b33e:	f000 bedd 	b.w	800c0fc <_close_r>

0800b342 <strcpy>:
 800b342:	4603      	mov	r3, r0
 800b344:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b348:	f803 2b01 	strb.w	r2, [r3], #1
 800b34c:	2a00      	cmp	r2, #0
 800b34e:	d1f9      	bne.n	800b344 <strcpy+0x2>
 800b350:	4770      	bx	lr

0800b352 <strstr>:
 800b352:	780a      	ldrb	r2, [r1, #0]
 800b354:	b570      	push	{r4, r5, r6, lr}
 800b356:	b96a      	cbnz	r2, 800b374 <strstr+0x22>
 800b358:	bd70      	pop	{r4, r5, r6, pc}
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d109      	bne.n	800b372 <strstr+0x20>
 800b35e:	460c      	mov	r4, r1
 800b360:	4605      	mov	r5, r0
 800b362:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b366:	2b00      	cmp	r3, #0
 800b368:	d0f6      	beq.n	800b358 <strstr+0x6>
 800b36a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b36e:	429e      	cmp	r6, r3
 800b370:	d0f7      	beq.n	800b362 <strstr+0x10>
 800b372:	3001      	adds	r0, #1
 800b374:	7803      	ldrb	r3, [r0, #0]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d1ef      	bne.n	800b35a <strstr+0x8>
 800b37a:	4618      	mov	r0, r3
 800b37c:	e7ec      	b.n	800b358 <strstr+0x6>

0800b37e <sulp>:
 800b37e:	b570      	push	{r4, r5, r6, lr}
 800b380:	4604      	mov	r4, r0
 800b382:	460d      	mov	r5, r1
 800b384:	ec45 4b10 	vmov	d0, r4, r5
 800b388:	4616      	mov	r6, r2
 800b38a:	f002 fc63 	bl	800dc54 <__ulp>
 800b38e:	ec51 0b10 	vmov	r0, r1, d0
 800b392:	b17e      	cbz	r6, 800b3b4 <sulp+0x36>
 800b394:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b398:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	dd09      	ble.n	800b3b4 <sulp+0x36>
 800b3a0:	051b      	lsls	r3, r3, #20
 800b3a2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b3a6:	2400      	movs	r4, #0
 800b3a8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b3ac:	4622      	mov	r2, r4
 800b3ae:	462b      	mov	r3, r5
 800b3b0:	f7f5 f942 	bl	8000638 <__aeabi_dmul>
 800b3b4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b3b8 <_strtod_l>:
 800b3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3bc:	ed2d 8b02 	vpush	{d8}
 800b3c0:	b09d      	sub	sp, #116	; 0x74
 800b3c2:	461f      	mov	r7, r3
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	9318      	str	r3, [sp, #96]	; 0x60
 800b3c8:	4ba2      	ldr	r3, [pc, #648]	; (800b654 <_strtod_l+0x29c>)
 800b3ca:	9213      	str	r2, [sp, #76]	; 0x4c
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	9305      	str	r3, [sp, #20]
 800b3d0:	4604      	mov	r4, r0
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	4688      	mov	r8, r1
 800b3d6:	f7f4 ff1b 	bl	8000210 <strlen>
 800b3da:	f04f 0a00 	mov.w	sl, #0
 800b3de:	4605      	mov	r5, r0
 800b3e0:	f04f 0b00 	mov.w	fp, #0
 800b3e4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b3e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b3ea:	781a      	ldrb	r2, [r3, #0]
 800b3ec:	2a2b      	cmp	r2, #43	; 0x2b
 800b3ee:	d04e      	beq.n	800b48e <_strtod_l+0xd6>
 800b3f0:	d83b      	bhi.n	800b46a <_strtod_l+0xb2>
 800b3f2:	2a0d      	cmp	r2, #13
 800b3f4:	d834      	bhi.n	800b460 <_strtod_l+0xa8>
 800b3f6:	2a08      	cmp	r2, #8
 800b3f8:	d834      	bhi.n	800b464 <_strtod_l+0xac>
 800b3fa:	2a00      	cmp	r2, #0
 800b3fc:	d03e      	beq.n	800b47c <_strtod_l+0xc4>
 800b3fe:	2300      	movs	r3, #0
 800b400:	930a      	str	r3, [sp, #40]	; 0x28
 800b402:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b404:	7833      	ldrb	r3, [r6, #0]
 800b406:	2b30      	cmp	r3, #48	; 0x30
 800b408:	f040 80b0 	bne.w	800b56c <_strtod_l+0x1b4>
 800b40c:	7873      	ldrb	r3, [r6, #1]
 800b40e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b412:	2b58      	cmp	r3, #88	; 0x58
 800b414:	d168      	bne.n	800b4e8 <_strtod_l+0x130>
 800b416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b418:	9301      	str	r3, [sp, #4]
 800b41a:	ab18      	add	r3, sp, #96	; 0x60
 800b41c:	9702      	str	r7, [sp, #8]
 800b41e:	9300      	str	r3, [sp, #0]
 800b420:	4a8d      	ldr	r2, [pc, #564]	; (800b658 <_strtod_l+0x2a0>)
 800b422:	ab19      	add	r3, sp, #100	; 0x64
 800b424:	a917      	add	r1, sp, #92	; 0x5c
 800b426:	4620      	mov	r0, r4
 800b428:	f001 fd5c 	bl	800cee4 <__gethex>
 800b42c:	f010 0707 	ands.w	r7, r0, #7
 800b430:	4605      	mov	r5, r0
 800b432:	d005      	beq.n	800b440 <_strtod_l+0x88>
 800b434:	2f06      	cmp	r7, #6
 800b436:	d12c      	bne.n	800b492 <_strtod_l+0xda>
 800b438:	3601      	adds	r6, #1
 800b43a:	2300      	movs	r3, #0
 800b43c:	9617      	str	r6, [sp, #92]	; 0x5c
 800b43e:	930a      	str	r3, [sp, #40]	; 0x28
 800b440:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b442:	2b00      	cmp	r3, #0
 800b444:	f040 8590 	bne.w	800bf68 <_strtod_l+0xbb0>
 800b448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b44a:	b1eb      	cbz	r3, 800b488 <_strtod_l+0xd0>
 800b44c:	4652      	mov	r2, sl
 800b44e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b452:	ec43 2b10 	vmov	d0, r2, r3
 800b456:	b01d      	add	sp, #116	; 0x74
 800b458:	ecbd 8b02 	vpop	{d8}
 800b45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b460:	2a20      	cmp	r2, #32
 800b462:	d1cc      	bne.n	800b3fe <_strtod_l+0x46>
 800b464:	3301      	adds	r3, #1
 800b466:	9317      	str	r3, [sp, #92]	; 0x5c
 800b468:	e7be      	b.n	800b3e8 <_strtod_l+0x30>
 800b46a:	2a2d      	cmp	r2, #45	; 0x2d
 800b46c:	d1c7      	bne.n	800b3fe <_strtod_l+0x46>
 800b46e:	2201      	movs	r2, #1
 800b470:	920a      	str	r2, [sp, #40]	; 0x28
 800b472:	1c5a      	adds	r2, r3, #1
 800b474:	9217      	str	r2, [sp, #92]	; 0x5c
 800b476:	785b      	ldrb	r3, [r3, #1]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d1c2      	bne.n	800b402 <_strtod_l+0x4a>
 800b47c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b47e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b482:	2b00      	cmp	r3, #0
 800b484:	f040 856e 	bne.w	800bf64 <_strtod_l+0xbac>
 800b488:	4652      	mov	r2, sl
 800b48a:	465b      	mov	r3, fp
 800b48c:	e7e1      	b.n	800b452 <_strtod_l+0x9a>
 800b48e:	2200      	movs	r2, #0
 800b490:	e7ee      	b.n	800b470 <_strtod_l+0xb8>
 800b492:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b494:	b13a      	cbz	r2, 800b4a6 <_strtod_l+0xee>
 800b496:	2135      	movs	r1, #53	; 0x35
 800b498:	a81a      	add	r0, sp, #104	; 0x68
 800b49a:	f002 fce6 	bl	800de6a <__copybits>
 800b49e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b4a0:	4620      	mov	r0, r4
 800b4a2:	f002 f8a5 	bl	800d5f0 <_Bfree>
 800b4a6:	3f01      	subs	r7, #1
 800b4a8:	2f04      	cmp	r7, #4
 800b4aa:	d806      	bhi.n	800b4ba <_strtod_l+0x102>
 800b4ac:	e8df f007 	tbb	[pc, r7]
 800b4b0:	1714030a 	.word	0x1714030a
 800b4b4:	0a          	.byte	0x0a
 800b4b5:	00          	.byte	0x00
 800b4b6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800b4ba:	0728      	lsls	r0, r5, #28
 800b4bc:	d5c0      	bpl.n	800b440 <_strtod_l+0x88>
 800b4be:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b4c2:	e7bd      	b.n	800b440 <_strtod_l+0x88>
 800b4c4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800b4c8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b4ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b4ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b4d2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b4d6:	e7f0      	b.n	800b4ba <_strtod_l+0x102>
 800b4d8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800b65c <_strtod_l+0x2a4>
 800b4dc:	e7ed      	b.n	800b4ba <_strtod_l+0x102>
 800b4de:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b4e2:	f04f 3aff 	mov.w	sl, #4294967295
 800b4e6:	e7e8      	b.n	800b4ba <_strtod_l+0x102>
 800b4e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b4ea:	1c5a      	adds	r2, r3, #1
 800b4ec:	9217      	str	r2, [sp, #92]	; 0x5c
 800b4ee:	785b      	ldrb	r3, [r3, #1]
 800b4f0:	2b30      	cmp	r3, #48	; 0x30
 800b4f2:	d0f9      	beq.n	800b4e8 <_strtod_l+0x130>
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d0a3      	beq.n	800b440 <_strtod_l+0x88>
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	f04f 0900 	mov.w	r9, #0
 800b4fe:	9304      	str	r3, [sp, #16]
 800b500:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b502:	9308      	str	r3, [sp, #32]
 800b504:	f8cd 901c 	str.w	r9, [sp, #28]
 800b508:	464f      	mov	r7, r9
 800b50a:	220a      	movs	r2, #10
 800b50c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b50e:	7806      	ldrb	r6, [r0, #0]
 800b510:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b514:	b2d9      	uxtb	r1, r3
 800b516:	2909      	cmp	r1, #9
 800b518:	d92a      	bls.n	800b570 <_strtod_l+0x1b8>
 800b51a:	9905      	ldr	r1, [sp, #20]
 800b51c:	462a      	mov	r2, r5
 800b51e:	f003 fac3 	bl	800eaa8 <strncmp>
 800b522:	b398      	cbz	r0, 800b58c <_strtod_l+0x1d4>
 800b524:	2000      	movs	r0, #0
 800b526:	4632      	mov	r2, r6
 800b528:	463d      	mov	r5, r7
 800b52a:	9005      	str	r0, [sp, #20]
 800b52c:	4603      	mov	r3, r0
 800b52e:	2a65      	cmp	r2, #101	; 0x65
 800b530:	d001      	beq.n	800b536 <_strtod_l+0x17e>
 800b532:	2a45      	cmp	r2, #69	; 0x45
 800b534:	d118      	bne.n	800b568 <_strtod_l+0x1b0>
 800b536:	b91d      	cbnz	r5, 800b540 <_strtod_l+0x188>
 800b538:	9a04      	ldr	r2, [sp, #16]
 800b53a:	4302      	orrs	r2, r0
 800b53c:	d09e      	beq.n	800b47c <_strtod_l+0xc4>
 800b53e:	2500      	movs	r5, #0
 800b540:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800b544:	f108 0201 	add.w	r2, r8, #1
 800b548:	9217      	str	r2, [sp, #92]	; 0x5c
 800b54a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800b54e:	2a2b      	cmp	r2, #43	; 0x2b
 800b550:	d075      	beq.n	800b63e <_strtod_l+0x286>
 800b552:	2a2d      	cmp	r2, #45	; 0x2d
 800b554:	d07b      	beq.n	800b64e <_strtod_l+0x296>
 800b556:	f04f 0c00 	mov.w	ip, #0
 800b55a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b55e:	2909      	cmp	r1, #9
 800b560:	f240 8082 	bls.w	800b668 <_strtod_l+0x2b0>
 800b564:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b568:	2600      	movs	r6, #0
 800b56a:	e09d      	b.n	800b6a8 <_strtod_l+0x2f0>
 800b56c:	2300      	movs	r3, #0
 800b56e:	e7c4      	b.n	800b4fa <_strtod_l+0x142>
 800b570:	2f08      	cmp	r7, #8
 800b572:	bfd8      	it	le
 800b574:	9907      	ldrle	r1, [sp, #28]
 800b576:	f100 0001 	add.w	r0, r0, #1
 800b57a:	bfda      	itte	le
 800b57c:	fb02 3301 	mlale	r3, r2, r1, r3
 800b580:	9307      	strle	r3, [sp, #28]
 800b582:	fb02 3909 	mlagt	r9, r2, r9, r3
 800b586:	3701      	adds	r7, #1
 800b588:	9017      	str	r0, [sp, #92]	; 0x5c
 800b58a:	e7bf      	b.n	800b50c <_strtod_l+0x154>
 800b58c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b58e:	195a      	adds	r2, r3, r5
 800b590:	9217      	str	r2, [sp, #92]	; 0x5c
 800b592:	5d5a      	ldrb	r2, [r3, r5]
 800b594:	2f00      	cmp	r7, #0
 800b596:	d037      	beq.n	800b608 <_strtod_l+0x250>
 800b598:	9005      	str	r0, [sp, #20]
 800b59a:	463d      	mov	r5, r7
 800b59c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b5a0:	2b09      	cmp	r3, #9
 800b5a2:	d912      	bls.n	800b5ca <_strtod_l+0x212>
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	e7c2      	b.n	800b52e <_strtod_l+0x176>
 800b5a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b5aa:	1c5a      	adds	r2, r3, #1
 800b5ac:	9217      	str	r2, [sp, #92]	; 0x5c
 800b5ae:	785a      	ldrb	r2, [r3, #1]
 800b5b0:	3001      	adds	r0, #1
 800b5b2:	2a30      	cmp	r2, #48	; 0x30
 800b5b4:	d0f8      	beq.n	800b5a8 <_strtod_l+0x1f0>
 800b5b6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b5ba:	2b08      	cmp	r3, #8
 800b5bc:	f200 84d9 	bhi.w	800bf72 <_strtod_l+0xbba>
 800b5c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b5c2:	9005      	str	r0, [sp, #20]
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	9308      	str	r3, [sp, #32]
 800b5c8:	4605      	mov	r5, r0
 800b5ca:	3a30      	subs	r2, #48	; 0x30
 800b5cc:	f100 0301 	add.w	r3, r0, #1
 800b5d0:	d014      	beq.n	800b5fc <_strtod_l+0x244>
 800b5d2:	9905      	ldr	r1, [sp, #20]
 800b5d4:	4419      	add	r1, r3
 800b5d6:	9105      	str	r1, [sp, #20]
 800b5d8:	462b      	mov	r3, r5
 800b5da:	eb00 0e05 	add.w	lr, r0, r5
 800b5de:	210a      	movs	r1, #10
 800b5e0:	4573      	cmp	r3, lr
 800b5e2:	d113      	bne.n	800b60c <_strtod_l+0x254>
 800b5e4:	182b      	adds	r3, r5, r0
 800b5e6:	2b08      	cmp	r3, #8
 800b5e8:	f105 0501 	add.w	r5, r5, #1
 800b5ec:	4405      	add	r5, r0
 800b5ee:	dc1c      	bgt.n	800b62a <_strtod_l+0x272>
 800b5f0:	9907      	ldr	r1, [sp, #28]
 800b5f2:	230a      	movs	r3, #10
 800b5f4:	fb03 2301 	mla	r3, r3, r1, r2
 800b5f8:	9307      	str	r3, [sp, #28]
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b5fe:	1c51      	adds	r1, r2, #1
 800b600:	9117      	str	r1, [sp, #92]	; 0x5c
 800b602:	7852      	ldrb	r2, [r2, #1]
 800b604:	4618      	mov	r0, r3
 800b606:	e7c9      	b.n	800b59c <_strtod_l+0x1e4>
 800b608:	4638      	mov	r0, r7
 800b60a:	e7d2      	b.n	800b5b2 <_strtod_l+0x1fa>
 800b60c:	2b08      	cmp	r3, #8
 800b60e:	dc04      	bgt.n	800b61a <_strtod_l+0x262>
 800b610:	9e07      	ldr	r6, [sp, #28]
 800b612:	434e      	muls	r6, r1
 800b614:	9607      	str	r6, [sp, #28]
 800b616:	3301      	adds	r3, #1
 800b618:	e7e2      	b.n	800b5e0 <_strtod_l+0x228>
 800b61a:	f103 0c01 	add.w	ip, r3, #1
 800b61e:	f1bc 0f10 	cmp.w	ip, #16
 800b622:	bfd8      	it	le
 800b624:	fb01 f909 	mulle.w	r9, r1, r9
 800b628:	e7f5      	b.n	800b616 <_strtod_l+0x25e>
 800b62a:	2d10      	cmp	r5, #16
 800b62c:	bfdc      	itt	le
 800b62e:	230a      	movle	r3, #10
 800b630:	fb03 2909 	mlale	r9, r3, r9, r2
 800b634:	e7e1      	b.n	800b5fa <_strtod_l+0x242>
 800b636:	2300      	movs	r3, #0
 800b638:	9305      	str	r3, [sp, #20]
 800b63a:	2301      	movs	r3, #1
 800b63c:	e77c      	b.n	800b538 <_strtod_l+0x180>
 800b63e:	f04f 0c00 	mov.w	ip, #0
 800b642:	f108 0202 	add.w	r2, r8, #2
 800b646:	9217      	str	r2, [sp, #92]	; 0x5c
 800b648:	f898 2002 	ldrb.w	r2, [r8, #2]
 800b64c:	e785      	b.n	800b55a <_strtod_l+0x1a2>
 800b64e:	f04f 0c01 	mov.w	ip, #1
 800b652:	e7f6      	b.n	800b642 <_strtod_l+0x28a>
 800b654:	08011760 	.word	0x08011760
 800b658:	08011514 	.word	0x08011514
 800b65c:	7ff00000 	.word	0x7ff00000
 800b660:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b662:	1c51      	adds	r1, r2, #1
 800b664:	9117      	str	r1, [sp, #92]	; 0x5c
 800b666:	7852      	ldrb	r2, [r2, #1]
 800b668:	2a30      	cmp	r2, #48	; 0x30
 800b66a:	d0f9      	beq.n	800b660 <_strtod_l+0x2a8>
 800b66c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b670:	2908      	cmp	r1, #8
 800b672:	f63f af79 	bhi.w	800b568 <_strtod_l+0x1b0>
 800b676:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b67a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b67c:	9206      	str	r2, [sp, #24]
 800b67e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b680:	1c51      	adds	r1, r2, #1
 800b682:	9117      	str	r1, [sp, #92]	; 0x5c
 800b684:	7852      	ldrb	r2, [r2, #1]
 800b686:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800b68a:	2e09      	cmp	r6, #9
 800b68c:	d937      	bls.n	800b6fe <_strtod_l+0x346>
 800b68e:	9e06      	ldr	r6, [sp, #24]
 800b690:	1b89      	subs	r1, r1, r6
 800b692:	2908      	cmp	r1, #8
 800b694:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b698:	dc02      	bgt.n	800b6a0 <_strtod_l+0x2e8>
 800b69a:	4576      	cmp	r6, lr
 800b69c:	bfa8      	it	ge
 800b69e:	4676      	movge	r6, lr
 800b6a0:	f1bc 0f00 	cmp.w	ip, #0
 800b6a4:	d000      	beq.n	800b6a8 <_strtod_l+0x2f0>
 800b6a6:	4276      	negs	r6, r6
 800b6a8:	2d00      	cmp	r5, #0
 800b6aa:	d14d      	bne.n	800b748 <_strtod_l+0x390>
 800b6ac:	9904      	ldr	r1, [sp, #16]
 800b6ae:	4301      	orrs	r1, r0
 800b6b0:	f47f aec6 	bne.w	800b440 <_strtod_l+0x88>
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	f47f aee1 	bne.w	800b47c <_strtod_l+0xc4>
 800b6ba:	2a69      	cmp	r2, #105	; 0x69
 800b6bc:	d027      	beq.n	800b70e <_strtod_l+0x356>
 800b6be:	dc24      	bgt.n	800b70a <_strtod_l+0x352>
 800b6c0:	2a49      	cmp	r2, #73	; 0x49
 800b6c2:	d024      	beq.n	800b70e <_strtod_l+0x356>
 800b6c4:	2a4e      	cmp	r2, #78	; 0x4e
 800b6c6:	f47f aed9 	bne.w	800b47c <_strtod_l+0xc4>
 800b6ca:	499f      	ldr	r1, [pc, #636]	; (800b948 <_strtod_l+0x590>)
 800b6cc:	a817      	add	r0, sp, #92	; 0x5c
 800b6ce:	f001 fe61 	bl	800d394 <__match>
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	f43f aed2 	beq.w	800b47c <_strtod_l+0xc4>
 800b6d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b6da:	781b      	ldrb	r3, [r3, #0]
 800b6dc:	2b28      	cmp	r3, #40	; 0x28
 800b6de:	d12d      	bne.n	800b73c <_strtod_l+0x384>
 800b6e0:	499a      	ldr	r1, [pc, #616]	; (800b94c <_strtod_l+0x594>)
 800b6e2:	aa1a      	add	r2, sp, #104	; 0x68
 800b6e4:	a817      	add	r0, sp, #92	; 0x5c
 800b6e6:	f001 fe69 	bl	800d3bc <__hexnan>
 800b6ea:	2805      	cmp	r0, #5
 800b6ec:	d126      	bne.n	800b73c <_strtod_l+0x384>
 800b6ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b6f0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800b6f4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b6f8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b6fc:	e6a0      	b.n	800b440 <_strtod_l+0x88>
 800b6fe:	210a      	movs	r1, #10
 800b700:	fb01 2e0e 	mla	lr, r1, lr, r2
 800b704:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b708:	e7b9      	b.n	800b67e <_strtod_l+0x2c6>
 800b70a:	2a6e      	cmp	r2, #110	; 0x6e
 800b70c:	e7db      	b.n	800b6c6 <_strtod_l+0x30e>
 800b70e:	4990      	ldr	r1, [pc, #576]	; (800b950 <_strtod_l+0x598>)
 800b710:	a817      	add	r0, sp, #92	; 0x5c
 800b712:	f001 fe3f 	bl	800d394 <__match>
 800b716:	2800      	cmp	r0, #0
 800b718:	f43f aeb0 	beq.w	800b47c <_strtod_l+0xc4>
 800b71c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b71e:	498d      	ldr	r1, [pc, #564]	; (800b954 <_strtod_l+0x59c>)
 800b720:	3b01      	subs	r3, #1
 800b722:	a817      	add	r0, sp, #92	; 0x5c
 800b724:	9317      	str	r3, [sp, #92]	; 0x5c
 800b726:	f001 fe35 	bl	800d394 <__match>
 800b72a:	b910      	cbnz	r0, 800b732 <_strtod_l+0x37a>
 800b72c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b72e:	3301      	adds	r3, #1
 800b730:	9317      	str	r3, [sp, #92]	; 0x5c
 800b732:	f8df b230 	ldr.w	fp, [pc, #560]	; 800b964 <_strtod_l+0x5ac>
 800b736:	f04f 0a00 	mov.w	sl, #0
 800b73a:	e681      	b.n	800b440 <_strtod_l+0x88>
 800b73c:	4886      	ldr	r0, [pc, #536]	; (800b958 <_strtod_l+0x5a0>)
 800b73e:	f003 f963 	bl	800ea08 <nan>
 800b742:	ec5b ab10 	vmov	sl, fp, d0
 800b746:	e67b      	b.n	800b440 <_strtod_l+0x88>
 800b748:	9b05      	ldr	r3, [sp, #20]
 800b74a:	9807      	ldr	r0, [sp, #28]
 800b74c:	1af3      	subs	r3, r6, r3
 800b74e:	2f00      	cmp	r7, #0
 800b750:	bf08      	it	eq
 800b752:	462f      	moveq	r7, r5
 800b754:	2d10      	cmp	r5, #16
 800b756:	9306      	str	r3, [sp, #24]
 800b758:	46a8      	mov	r8, r5
 800b75a:	bfa8      	it	ge
 800b75c:	f04f 0810 	movge.w	r8, #16
 800b760:	f7f4 fef0 	bl	8000544 <__aeabi_ui2d>
 800b764:	2d09      	cmp	r5, #9
 800b766:	4682      	mov	sl, r0
 800b768:	468b      	mov	fp, r1
 800b76a:	dd13      	ble.n	800b794 <_strtod_l+0x3dc>
 800b76c:	4b7b      	ldr	r3, [pc, #492]	; (800b95c <_strtod_l+0x5a4>)
 800b76e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b772:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b776:	f7f4 ff5f 	bl	8000638 <__aeabi_dmul>
 800b77a:	4682      	mov	sl, r0
 800b77c:	4648      	mov	r0, r9
 800b77e:	468b      	mov	fp, r1
 800b780:	f7f4 fee0 	bl	8000544 <__aeabi_ui2d>
 800b784:	4602      	mov	r2, r0
 800b786:	460b      	mov	r3, r1
 800b788:	4650      	mov	r0, sl
 800b78a:	4659      	mov	r1, fp
 800b78c:	f7f4 fd9e 	bl	80002cc <__adddf3>
 800b790:	4682      	mov	sl, r0
 800b792:	468b      	mov	fp, r1
 800b794:	2d0f      	cmp	r5, #15
 800b796:	dc38      	bgt.n	800b80a <_strtod_l+0x452>
 800b798:	9b06      	ldr	r3, [sp, #24]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	f43f ae50 	beq.w	800b440 <_strtod_l+0x88>
 800b7a0:	dd24      	ble.n	800b7ec <_strtod_l+0x434>
 800b7a2:	2b16      	cmp	r3, #22
 800b7a4:	dc0b      	bgt.n	800b7be <_strtod_l+0x406>
 800b7a6:	496d      	ldr	r1, [pc, #436]	; (800b95c <_strtod_l+0x5a4>)
 800b7a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b7ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7b0:	4652      	mov	r2, sl
 800b7b2:	465b      	mov	r3, fp
 800b7b4:	f7f4 ff40 	bl	8000638 <__aeabi_dmul>
 800b7b8:	4682      	mov	sl, r0
 800b7ba:	468b      	mov	fp, r1
 800b7bc:	e640      	b.n	800b440 <_strtod_l+0x88>
 800b7be:	9a06      	ldr	r2, [sp, #24]
 800b7c0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b7c4:	4293      	cmp	r3, r2
 800b7c6:	db20      	blt.n	800b80a <_strtod_l+0x452>
 800b7c8:	4c64      	ldr	r4, [pc, #400]	; (800b95c <_strtod_l+0x5a4>)
 800b7ca:	f1c5 050f 	rsb	r5, r5, #15
 800b7ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b7d2:	4652      	mov	r2, sl
 800b7d4:	465b      	mov	r3, fp
 800b7d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7da:	f7f4 ff2d 	bl	8000638 <__aeabi_dmul>
 800b7de:	9b06      	ldr	r3, [sp, #24]
 800b7e0:	1b5d      	subs	r5, r3, r5
 800b7e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b7e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b7ea:	e7e3      	b.n	800b7b4 <_strtod_l+0x3fc>
 800b7ec:	9b06      	ldr	r3, [sp, #24]
 800b7ee:	3316      	adds	r3, #22
 800b7f0:	db0b      	blt.n	800b80a <_strtod_l+0x452>
 800b7f2:	9b05      	ldr	r3, [sp, #20]
 800b7f4:	1b9e      	subs	r6, r3, r6
 800b7f6:	4b59      	ldr	r3, [pc, #356]	; (800b95c <_strtod_l+0x5a4>)
 800b7f8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800b7fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b800:	4650      	mov	r0, sl
 800b802:	4659      	mov	r1, fp
 800b804:	f7f5 f842 	bl	800088c <__aeabi_ddiv>
 800b808:	e7d6      	b.n	800b7b8 <_strtod_l+0x400>
 800b80a:	9b06      	ldr	r3, [sp, #24]
 800b80c:	eba5 0808 	sub.w	r8, r5, r8
 800b810:	4498      	add	r8, r3
 800b812:	f1b8 0f00 	cmp.w	r8, #0
 800b816:	dd74      	ble.n	800b902 <_strtod_l+0x54a>
 800b818:	f018 030f 	ands.w	r3, r8, #15
 800b81c:	d00a      	beq.n	800b834 <_strtod_l+0x47c>
 800b81e:	494f      	ldr	r1, [pc, #316]	; (800b95c <_strtod_l+0x5a4>)
 800b820:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b824:	4652      	mov	r2, sl
 800b826:	465b      	mov	r3, fp
 800b828:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b82c:	f7f4 ff04 	bl	8000638 <__aeabi_dmul>
 800b830:	4682      	mov	sl, r0
 800b832:	468b      	mov	fp, r1
 800b834:	f038 080f 	bics.w	r8, r8, #15
 800b838:	d04f      	beq.n	800b8da <_strtod_l+0x522>
 800b83a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b83e:	dd22      	ble.n	800b886 <_strtod_l+0x4ce>
 800b840:	2500      	movs	r5, #0
 800b842:	462e      	mov	r6, r5
 800b844:	9507      	str	r5, [sp, #28]
 800b846:	9505      	str	r5, [sp, #20]
 800b848:	2322      	movs	r3, #34	; 0x22
 800b84a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800b964 <_strtod_l+0x5ac>
 800b84e:	6023      	str	r3, [r4, #0]
 800b850:	f04f 0a00 	mov.w	sl, #0
 800b854:	9b07      	ldr	r3, [sp, #28]
 800b856:	2b00      	cmp	r3, #0
 800b858:	f43f adf2 	beq.w	800b440 <_strtod_l+0x88>
 800b85c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b85e:	4620      	mov	r0, r4
 800b860:	f001 fec6 	bl	800d5f0 <_Bfree>
 800b864:	9905      	ldr	r1, [sp, #20]
 800b866:	4620      	mov	r0, r4
 800b868:	f001 fec2 	bl	800d5f0 <_Bfree>
 800b86c:	4631      	mov	r1, r6
 800b86e:	4620      	mov	r0, r4
 800b870:	f001 febe 	bl	800d5f0 <_Bfree>
 800b874:	9907      	ldr	r1, [sp, #28]
 800b876:	4620      	mov	r0, r4
 800b878:	f001 feba 	bl	800d5f0 <_Bfree>
 800b87c:	4629      	mov	r1, r5
 800b87e:	4620      	mov	r0, r4
 800b880:	f001 feb6 	bl	800d5f0 <_Bfree>
 800b884:	e5dc      	b.n	800b440 <_strtod_l+0x88>
 800b886:	4b36      	ldr	r3, [pc, #216]	; (800b960 <_strtod_l+0x5a8>)
 800b888:	9304      	str	r3, [sp, #16]
 800b88a:	2300      	movs	r3, #0
 800b88c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b890:	4650      	mov	r0, sl
 800b892:	4659      	mov	r1, fp
 800b894:	4699      	mov	r9, r3
 800b896:	f1b8 0f01 	cmp.w	r8, #1
 800b89a:	dc21      	bgt.n	800b8e0 <_strtod_l+0x528>
 800b89c:	b10b      	cbz	r3, 800b8a2 <_strtod_l+0x4ea>
 800b89e:	4682      	mov	sl, r0
 800b8a0:	468b      	mov	fp, r1
 800b8a2:	4b2f      	ldr	r3, [pc, #188]	; (800b960 <_strtod_l+0x5a8>)
 800b8a4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b8a8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b8ac:	4652      	mov	r2, sl
 800b8ae:	465b      	mov	r3, fp
 800b8b0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b8b4:	f7f4 fec0 	bl	8000638 <__aeabi_dmul>
 800b8b8:	4b2a      	ldr	r3, [pc, #168]	; (800b964 <_strtod_l+0x5ac>)
 800b8ba:	460a      	mov	r2, r1
 800b8bc:	400b      	ands	r3, r1
 800b8be:	492a      	ldr	r1, [pc, #168]	; (800b968 <_strtod_l+0x5b0>)
 800b8c0:	428b      	cmp	r3, r1
 800b8c2:	4682      	mov	sl, r0
 800b8c4:	d8bc      	bhi.n	800b840 <_strtod_l+0x488>
 800b8c6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b8ca:	428b      	cmp	r3, r1
 800b8cc:	bf86      	itte	hi
 800b8ce:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800b96c <_strtod_l+0x5b4>
 800b8d2:	f04f 3aff 	movhi.w	sl, #4294967295
 800b8d6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b8da:	2300      	movs	r3, #0
 800b8dc:	9304      	str	r3, [sp, #16]
 800b8de:	e084      	b.n	800b9ea <_strtod_l+0x632>
 800b8e0:	f018 0f01 	tst.w	r8, #1
 800b8e4:	d005      	beq.n	800b8f2 <_strtod_l+0x53a>
 800b8e6:	9b04      	ldr	r3, [sp, #16]
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	f7f4 fea4 	bl	8000638 <__aeabi_dmul>
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	9a04      	ldr	r2, [sp, #16]
 800b8f4:	3208      	adds	r2, #8
 800b8f6:	f109 0901 	add.w	r9, r9, #1
 800b8fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b8fe:	9204      	str	r2, [sp, #16]
 800b900:	e7c9      	b.n	800b896 <_strtod_l+0x4de>
 800b902:	d0ea      	beq.n	800b8da <_strtod_l+0x522>
 800b904:	f1c8 0800 	rsb	r8, r8, #0
 800b908:	f018 020f 	ands.w	r2, r8, #15
 800b90c:	d00a      	beq.n	800b924 <_strtod_l+0x56c>
 800b90e:	4b13      	ldr	r3, [pc, #76]	; (800b95c <_strtod_l+0x5a4>)
 800b910:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b914:	4650      	mov	r0, sl
 800b916:	4659      	mov	r1, fp
 800b918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91c:	f7f4 ffb6 	bl	800088c <__aeabi_ddiv>
 800b920:	4682      	mov	sl, r0
 800b922:	468b      	mov	fp, r1
 800b924:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b928:	d0d7      	beq.n	800b8da <_strtod_l+0x522>
 800b92a:	f1b8 0f1f 	cmp.w	r8, #31
 800b92e:	dd1f      	ble.n	800b970 <_strtod_l+0x5b8>
 800b930:	2500      	movs	r5, #0
 800b932:	462e      	mov	r6, r5
 800b934:	9507      	str	r5, [sp, #28]
 800b936:	9505      	str	r5, [sp, #20]
 800b938:	2322      	movs	r3, #34	; 0x22
 800b93a:	f04f 0a00 	mov.w	sl, #0
 800b93e:	f04f 0b00 	mov.w	fp, #0
 800b942:	6023      	str	r3, [r4, #0]
 800b944:	e786      	b.n	800b854 <_strtod_l+0x49c>
 800b946:	bf00      	nop
 800b948:	080114e9 	.word	0x080114e9
 800b94c:	08011528 	.word	0x08011528
 800b950:	080114e1 	.word	0x080114e1
 800b954:	0801166c 	.word	0x0801166c
 800b958:	08011933 	.word	0x08011933
 800b95c:	080117f8 	.word	0x080117f8
 800b960:	080117d0 	.word	0x080117d0
 800b964:	7ff00000 	.word	0x7ff00000
 800b968:	7ca00000 	.word	0x7ca00000
 800b96c:	7fefffff 	.word	0x7fefffff
 800b970:	f018 0310 	ands.w	r3, r8, #16
 800b974:	bf18      	it	ne
 800b976:	236a      	movne	r3, #106	; 0x6a
 800b978:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800bd28 <_strtod_l+0x970>
 800b97c:	9304      	str	r3, [sp, #16]
 800b97e:	4650      	mov	r0, sl
 800b980:	4659      	mov	r1, fp
 800b982:	2300      	movs	r3, #0
 800b984:	f018 0f01 	tst.w	r8, #1
 800b988:	d004      	beq.n	800b994 <_strtod_l+0x5dc>
 800b98a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b98e:	f7f4 fe53 	bl	8000638 <__aeabi_dmul>
 800b992:	2301      	movs	r3, #1
 800b994:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b998:	f109 0908 	add.w	r9, r9, #8
 800b99c:	d1f2      	bne.n	800b984 <_strtod_l+0x5cc>
 800b99e:	b10b      	cbz	r3, 800b9a4 <_strtod_l+0x5ec>
 800b9a0:	4682      	mov	sl, r0
 800b9a2:	468b      	mov	fp, r1
 800b9a4:	9b04      	ldr	r3, [sp, #16]
 800b9a6:	b1c3      	cbz	r3, 800b9da <_strtod_l+0x622>
 800b9a8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b9ac:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	4659      	mov	r1, fp
 800b9b4:	dd11      	ble.n	800b9da <_strtod_l+0x622>
 800b9b6:	2b1f      	cmp	r3, #31
 800b9b8:	f340 8124 	ble.w	800bc04 <_strtod_l+0x84c>
 800b9bc:	2b34      	cmp	r3, #52	; 0x34
 800b9be:	bfde      	ittt	le
 800b9c0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b9c4:	f04f 33ff 	movle.w	r3, #4294967295
 800b9c8:	fa03 f202 	lslle.w	r2, r3, r2
 800b9cc:	f04f 0a00 	mov.w	sl, #0
 800b9d0:	bfcc      	ite	gt
 800b9d2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b9d6:	ea02 0b01 	andle.w	fp, r2, r1
 800b9da:	2200      	movs	r2, #0
 800b9dc:	2300      	movs	r3, #0
 800b9de:	4650      	mov	r0, sl
 800b9e0:	4659      	mov	r1, fp
 800b9e2:	f7f5 f891 	bl	8000b08 <__aeabi_dcmpeq>
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	d1a2      	bne.n	800b930 <_strtod_l+0x578>
 800b9ea:	9b07      	ldr	r3, [sp, #28]
 800b9ec:	9300      	str	r3, [sp, #0]
 800b9ee:	9908      	ldr	r1, [sp, #32]
 800b9f0:	462b      	mov	r3, r5
 800b9f2:	463a      	mov	r2, r7
 800b9f4:	4620      	mov	r0, r4
 800b9f6:	f001 fe63 	bl	800d6c0 <__s2b>
 800b9fa:	9007      	str	r0, [sp, #28]
 800b9fc:	2800      	cmp	r0, #0
 800b9fe:	f43f af1f 	beq.w	800b840 <_strtod_l+0x488>
 800ba02:	9b05      	ldr	r3, [sp, #20]
 800ba04:	1b9e      	subs	r6, r3, r6
 800ba06:	9b06      	ldr	r3, [sp, #24]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	bfb4      	ite	lt
 800ba0c:	4633      	movlt	r3, r6
 800ba0e:	2300      	movge	r3, #0
 800ba10:	930c      	str	r3, [sp, #48]	; 0x30
 800ba12:	9b06      	ldr	r3, [sp, #24]
 800ba14:	2500      	movs	r5, #0
 800ba16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ba1a:	9312      	str	r3, [sp, #72]	; 0x48
 800ba1c:	462e      	mov	r6, r5
 800ba1e:	9b07      	ldr	r3, [sp, #28]
 800ba20:	4620      	mov	r0, r4
 800ba22:	6859      	ldr	r1, [r3, #4]
 800ba24:	f001 fda4 	bl	800d570 <_Balloc>
 800ba28:	9005      	str	r0, [sp, #20]
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	f43f af0c 	beq.w	800b848 <_strtod_l+0x490>
 800ba30:	9b07      	ldr	r3, [sp, #28]
 800ba32:	691a      	ldr	r2, [r3, #16]
 800ba34:	3202      	adds	r2, #2
 800ba36:	f103 010c 	add.w	r1, r3, #12
 800ba3a:	0092      	lsls	r2, r2, #2
 800ba3c:	300c      	adds	r0, #12
 800ba3e:	f001 fd89 	bl	800d554 <memcpy>
 800ba42:	ec4b ab10 	vmov	d0, sl, fp
 800ba46:	aa1a      	add	r2, sp, #104	; 0x68
 800ba48:	a919      	add	r1, sp, #100	; 0x64
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	f002 f97e 	bl	800dd4c <__d2b>
 800ba50:	ec4b ab18 	vmov	d8, sl, fp
 800ba54:	9018      	str	r0, [sp, #96]	; 0x60
 800ba56:	2800      	cmp	r0, #0
 800ba58:	f43f aef6 	beq.w	800b848 <_strtod_l+0x490>
 800ba5c:	2101      	movs	r1, #1
 800ba5e:	4620      	mov	r0, r4
 800ba60:	f001 fec8 	bl	800d7f4 <__i2b>
 800ba64:	4606      	mov	r6, r0
 800ba66:	2800      	cmp	r0, #0
 800ba68:	f43f aeee 	beq.w	800b848 <_strtod_l+0x490>
 800ba6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ba6e:	9904      	ldr	r1, [sp, #16]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	bfab      	itete	ge
 800ba74:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ba76:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ba78:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ba7a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ba7e:	bfac      	ite	ge
 800ba80:	eb03 0902 	addge.w	r9, r3, r2
 800ba84:	1ad7      	sublt	r7, r2, r3
 800ba86:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ba88:	eba3 0801 	sub.w	r8, r3, r1
 800ba8c:	4490      	add	r8, r2
 800ba8e:	4ba1      	ldr	r3, [pc, #644]	; (800bd14 <_strtod_l+0x95c>)
 800ba90:	f108 38ff 	add.w	r8, r8, #4294967295
 800ba94:	4598      	cmp	r8, r3
 800ba96:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ba9a:	f280 80c7 	bge.w	800bc2c <_strtod_l+0x874>
 800ba9e:	eba3 0308 	sub.w	r3, r3, r8
 800baa2:	2b1f      	cmp	r3, #31
 800baa4:	eba2 0203 	sub.w	r2, r2, r3
 800baa8:	f04f 0101 	mov.w	r1, #1
 800baac:	f300 80b1 	bgt.w	800bc12 <_strtod_l+0x85a>
 800bab0:	fa01 f303 	lsl.w	r3, r1, r3
 800bab4:	930d      	str	r3, [sp, #52]	; 0x34
 800bab6:	2300      	movs	r3, #0
 800bab8:	9308      	str	r3, [sp, #32]
 800baba:	eb09 0802 	add.w	r8, r9, r2
 800babe:	9b04      	ldr	r3, [sp, #16]
 800bac0:	45c1      	cmp	r9, r8
 800bac2:	4417      	add	r7, r2
 800bac4:	441f      	add	r7, r3
 800bac6:	464b      	mov	r3, r9
 800bac8:	bfa8      	it	ge
 800baca:	4643      	movge	r3, r8
 800bacc:	42bb      	cmp	r3, r7
 800bace:	bfa8      	it	ge
 800bad0:	463b      	movge	r3, r7
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	bfc2      	ittt	gt
 800bad6:	eba8 0803 	subgt.w	r8, r8, r3
 800bada:	1aff      	subgt	r7, r7, r3
 800badc:	eba9 0903 	subgt.w	r9, r9, r3
 800bae0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	dd17      	ble.n	800bb16 <_strtod_l+0x75e>
 800bae6:	4631      	mov	r1, r6
 800bae8:	461a      	mov	r2, r3
 800baea:	4620      	mov	r0, r4
 800baec:	f001 ff42 	bl	800d974 <__pow5mult>
 800baf0:	4606      	mov	r6, r0
 800baf2:	2800      	cmp	r0, #0
 800baf4:	f43f aea8 	beq.w	800b848 <_strtod_l+0x490>
 800baf8:	4601      	mov	r1, r0
 800bafa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bafc:	4620      	mov	r0, r4
 800bafe:	f001 fe8f 	bl	800d820 <__multiply>
 800bb02:	900b      	str	r0, [sp, #44]	; 0x2c
 800bb04:	2800      	cmp	r0, #0
 800bb06:	f43f ae9f 	beq.w	800b848 <_strtod_l+0x490>
 800bb0a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bb0c:	4620      	mov	r0, r4
 800bb0e:	f001 fd6f 	bl	800d5f0 <_Bfree>
 800bb12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb14:	9318      	str	r3, [sp, #96]	; 0x60
 800bb16:	f1b8 0f00 	cmp.w	r8, #0
 800bb1a:	f300 808c 	bgt.w	800bc36 <_strtod_l+0x87e>
 800bb1e:	9b06      	ldr	r3, [sp, #24]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	dd08      	ble.n	800bb36 <_strtod_l+0x77e>
 800bb24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb26:	9905      	ldr	r1, [sp, #20]
 800bb28:	4620      	mov	r0, r4
 800bb2a:	f001 ff23 	bl	800d974 <__pow5mult>
 800bb2e:	9005      	str	r0, [sp, #20]
 800bb30:	2800      	cmp	r0, #0
 800bb32:	f43f ae89 	beq.w	800b848 <_strtod_l+0x490>
 800bb36:	2f00      	cmp	r7, #0
 800bb38:	dd08      	ble.n	800bb4c <_strtod_l+0x794>
 800bb3a:	9905      	ldr	r1, [sp, #20]
 800bb3c:	463a      	mov	r2, r7
 800bb3e:	4620      	mov	r0, r4
 800bb40:	f001 ff72 	bl	800da28 <__lshift>
 800bb44:	9005      	str	r0, [sp, #20]
 800bb46:	2800      	cmp	r0, #0
 800bb48:	f43f ae7e 	beq.w	800b848 <_strtod_l+0x490>
 800bb4c:	f1b9 0f00 	cmp.w	r9, #0
 800bb50:	dd08      	ble.n	800bb64 <_strtod_l+0x7ac>
 800bb52:	4631      	mov	r1, r6
 800bb54:	464a      	mov	r2, r9
 800bb56:	4620      	mov	r0, r4
 800bb58:	f001 ff66 	bl	800da28 <__lshift>
 800bb5c:	4606      	mov	r6, r0
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	f43f ae72 	beq.w	800b848 <_strtod_l+0x490>
 800bb64:	9a05      	ldr	r2, [sp, #20]
 800bb66:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bb68:	4620      	mov	r0, r4
 800bb6a:	f001 ffe9 	bl	800db40 <__mdiff>
 800bb6e:	4605      	mov	r5, r0
 800bb70:	2800      	cmp	r0, #0
 800bb72:	f43f ae69 	beq.w	800b848 <_strtod_l+0x490>
 800bb76:	68c3      	ldr	r3, [r0, #12]
 800bb78:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	60c3      	str	r3, [r0, #12]
 800bb7e:	4631      	mov	r1, r6
 800bb80:	f001 ffc2 	bl	800db08 <__mcmp>
 800bb84:	2800      	cmp	r0, #0
 800bb86:	da60      	bge.n	800bc4a <_strtod_l+0x892>
 800bb88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb8a:	ea53 030a 	orrs.w	r3, r3, sl
 800bb8e:	f040 8082 	bne.w	800bc96 <_strtod_l+0x8de>
 800bb92:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d17d      	bne.n	800bc96 <_strtod_l+0x8de>
 800bb9a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bb9e:	0d1b      	lsrs	r3, r3, #20
 800bba0:	051b      	lsls	r3, r3, #20
 800bba2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bba6:	d976      	bls.n	800bc96 <_strtod_l+0x8de>
 800bba8:	696b      	ldr	r3, [r5, #20]
 800bbaa:	b913      	cbnz	r3, 800bbb2 <_strtod_l+0x7fa>
 800bbac:	692b      	ldr	r3, [r5, #16]
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	dd71      	ble.n	800bc96 <_strtod_l+0x8de>
 800bbb2:	4629      	mov	r1, r5
 800bbb4:	2201      	movs	r2, #1
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	f001 ff36 	bl	800da28 <__lshift>
 800bbbc:	4631      	mov	r1, r6
 800bbbe:	4605      	mov	r5, r0
 800bbc0:	f001 ffa2 	bl	800db08 <__mcmp>
 800bbc4:	2800      	cmp	r0, #0
 800bbc6:	dd66      	ble.n	800bc96 <_strtod_l+0x8de>
 800bbc8:	9904      	ldr	r1, [sp, #16]
 800bbca:	4a53      	ldr	r2, [pc, #332]	; (800bd18 <_strtod_l+0x960>)
 800bbcc:	465b      	mov	r3, fp
 800bbce:	2900      	cmp	r1, #0
 800bbd0:	f000 8081 	beq.w	800bcd6 <_strtod_l+0x91e>
 800bbd4:	ea02 010b 	and.w	r1, r2, fp
 800bbd8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bbdc:	dc7b      	bgt.n	800bcd6 <_strtod_l+0x91e>
 800bbde:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bbe2:	f77f aea9 	ble.w	800b938 <_strtod_l+0x580>
 800bbe6:	4b4d      	ldr	r3, [pc, #308]	; (800bd1c <_strtod_l+0x964>)
 800bbe8:	4650      	mov	r0, sl
 800bbea:	4659      	mov	r1, fp
 800bbec:	2200      	movs	r2, #0
 800bbee:	f7f4 fd23 	bl	8000638 <__aeabi_dmul>
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4303      	orrs	r3, r0
 800bbf6:	bf08      	it	eq
 800bbf8:	2322      	moveq	r3, #34	; 0x22
 800bbfa:	4682      	mov	sl, r0
 800bbfc:	468b      	mov	fp, r1
 800bbfe:	bf08      	it	eq
 800bc00:	6023      	streq	r3, [r4, #0]
 800bc02:	e62b      	b.n	800b85c <_strtod_l+0x4a4>
 800bc04:	f04f 32ff 	mov.w	r2, #4294967295
 800bc08:	fa02 f303 	lsl.w	r3, r2, r3
 800bc0c:	ea03 0a0a 	and.w	sl, r3, sl
 800bc10:	e6e3      	b.n	800b9da <_strtod_l+0x622>
 800bc12:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800bc16:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800bc1a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800bc1e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800bc22:	fa01 f308 	lsl.w	r3, r1, r8
 800bc26:	9308      	str	r3, [sp, #32]
 800bc28:	910d      	str	r1, [sp, #52]	; 0x34
 800bc2a:	e746      	b.n	800baba <_strtod_l+0x702>
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	9308      	str	r3, [sp, #32]
 800bc30:	2301      	movs	r3, #1
 800bc32:	930d      	str	r3, [sp, #52]	; 0x34
 800bc34:	e741      	b.n	800baba <_strtod_l+0x702>
 800bc36:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bc38:	4642      	mov	r2, r8
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	f001 fef4 	bl	800da28 <__lshift>
 800bc40:	9018      	str	r0, [sp, #96]	; 0x60
 800bc42:	2800      	cmp	r0, #0
 800bc44:	f47f af6b 	bne.w	800bb1e <_strtod_l+0x766>
 800bc48:	e5fe      	b.n	800b848 <_strtod_l+0x490>
 800bc4a:	465f      	mov	r7, fp
 800bc4c:	d16e      	bne.n	800bd2c <_strtod_l+0x974>
 800bc4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bc50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bc54:	b342      	cbz	r2, 800bca8 <_strtod_l+0x8f0>
 800bc56:	4a32      	ldr	r2, [pc, #200]	; (800bd20 <_strtod_l+0x968>)
 800bc58:	4293      	cmp	r3, r2
 800bc5a:	d128      	bne.n	800bcae <_strtod_l+0x8f6>
 800bc5c:	9b04      	ldr	r3, [sp, #16]
 800bc5e:	4651      	mov	r1, sl
 800bc60:	b1eb      	cbz	r3, 800bc9e <_strtod_l+0x8e6>
 800bc62:	4b2d      	ldr	r3, [pc, #180]	; (800bd18 <_strtod_l+0x960>)
 800bc64:	403b      	ands	r3, r7
 800bc66:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bc6a:	f04f 32ff 	mov.w	r2, #4294967295
 800bc6e:	d819      	bhi.n	800bca4 <_strtod_l+0x8ec>
 800bc70:	0d1b      	lsrs	r3, r3, #20
 800bc72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bc76:	fa02 f303 	lsl.w	r3, r2, r3
 800bc7a:	4299      	cmp	r1, r3
 800bc7c:	d117      	bne.n	800bcae <_strtod_l+0x8f6>
 800bc7e:	4b29      	ldr	r3, [pc, #164]	; (800bd24 <_strtod_l+0x96c>)
 800bc80:	429f      	cmp	r7, r3
 800bc82:	d102      	bne.n	800bc8a <_strtod_l+0x8d2>
 800bc84:	3101      	adds	r1, #1
 800bc86:	f43f addf 	beq.w	800b848 <_strtod_l+0x490>
 800bc8a:	4b23      	ldr	r3, [pc, #140]	; (800bd18 <_strtod_l+0x960>)
 800bc8c:	403b      	ands	r3, r7
 800bc8e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800bc92:	f04f 0a00 	mov.w	sl, #0
 800bc96:	9b04      	ldr	r3, [sp, #16]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d1a4      	bne.n	800bbe6 <_strtod_l+0x82e>
 800bc9c:	e5de      	b.n	800b85c <_strtod_l+0x4a4>
 800bc9e:	f04f 33ff 	mov.w	r3, #4294967295
 800bca2:	e7ea      	b.n	800bc7a <_strtod_l+0x8c2>
 800bca4:	4613      	mov	r3, r2
 800bca6:	e7e8      	b.n	800bc7a <_strtod_l+0x8c2>
 800bca8:	ea53 030a 	orrs.w	r3, r3, sl
 800bcac:	d08c      	beq.n	800bbc8 <_strtod_l+0x810>
 800bcae:	9b08      	ldr	r3, [sp, #32]
 800bcb0:	b1db      	cbz	r3, 800bcea <_strtod_l+0x932>
 800bcb2:	423b      	tst	r3, r7
 800bcb4:	d0ef      	beq.n	800bc96 <_strtod_l+0x8de>
 800bcb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcb8:	9a04      	ldr	r2, [sp, #16]
 800bcba:	4650      	mov	r0, sl
 800bcbc:	4659      	mov	r1, fp
 800bcbe:	b1c3      	cbz	r3, 800bcf2 <_strtod_l+0x93a>
 800bcc0:	f7ff fb5d 	bl	800b37e <sulp>
 800bcc4:	4602      	mov	r2, r0
 800bcc6:	460b      	mov	r3, r1
 800bcc8:	ec51 0b18 	vmov	r0, r1, d8
 800bccc:	f7f4 fafe 	bl	80002cc <__adddf3>
 800bcd0:	4682      	mov	sl, r0
 800bcd2:	468b      	mov	fp, r1
 800bcd4:	e7df      	b.n	800bc96 <_strtod_l+0x8de>
 800bcd6:	4013      	ands	r3, r2
 800bcd8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bcdc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bce0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bce4:	f04f 3aff 	mov.w	sl, #4294967295
 800bce8:	e7d5      	b.n	800bc96 <_strtod_l+0x8de>
 800bcea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcec:	ea13 0f0a 	tst.w	r3, sl
 800bcf0:	e7e0      	b.n	800bcb4 <_strtod_l+0x8fc>
 800bcf2:	f7ff fb44 	bl	800b37e <sulp>
 800bcf6:	4602      	mov	r2, r0
 800bcf8:	460b      	mov	r3, r1
 800bcfa:	ec51 0b18 	vmov	r0, r1, d8
 800bcfe:	f7f4 fae3 	bl	80002c8 <__aeabi_dsub>
 800bd02:	2200      	movs	r2, #0
 800bd04:	2300      	movs	r3, #0
 800bd06:	4682      	mov	sl, r0
 800bd08:	468b      	mov	fp, r1
 800bd0a:	f7f4 fefd 	bl	8000b08 <__aeabi_dcmpeq>
 800bd0e:	2800      	cmp	r0, #0
 800bd10:	d0c1      	beq.n	800bc96 <_strtod_l+0x8de>
 800bd12:	e611      	b.n	800b938 <_strtod_l+0x580>
 800bd14:	fffffc02 	.word	0xfffffc02
 800bd18:	7ff00000 	.word	0x7ff00000
 800bd1c:	39500000 	.word	0x39500000
 800bd20:	000fffff 	.word	0x000fffff
 800bd24:	7fefffff 	.word	0x7fefffff
 800bd28:	08011540 	.word	0x08011540
 800bd2c:	4631      	mov	r1, r6
 800bd2e:	4628      	mov	r0, r5
 800bd30:	f002 f868 	bl	800de04 <__ratio>
 800bd34:	ec59 8b10 	vmov	r8, r9, d0
 800bd38:	ee10 0a10 	vmov	r0, s0
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bd42:	4649      	mov	r1, r9
 800bd44:	f7f4 fef4 	bl	8000b30 <__aeabi_dcmple>
 800bd48:	2800      	cmp	r0, #0
 800bd4a:	d07a      	beq.n	800be42 <_strtod_l+0xa8a>
 800bd4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d04a      	beq.n	800bde8 <_strtod_l+0xa30>
 800bd52:	4b95      	ldr	r3, [pc, #596]	; (800bfa8 <_strtod_l+0xbf0>)
 800bd54:	2200      	movs	r2, #0
 800bd56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bd5a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800bfa8 <_strtod_l+0xbf0>
 800bd5e:	f04f 0800 	mov.w	r8, #0
 800bd62:	4b92      	ldr	r3, [pc, #584]	; (800bfac <_strtod_l+0xbf4>)
 800bd64:	403b      	ands	r3, r7
 800bd66:	930d      	str	r3, [sp, #52]	; 0x34
 800bd68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bd6a:	4b91      	ldr	r3, [pc, #580]	; (800bfb0 <_strtod_l+0xbf8>)
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	f040 80b0 	bne.w	800bed2 <_strtod_l+0xb1a>
 800bd72:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bd76:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800bd7a:	ec4b ab10 	vmov	d0, sl, fp
 800bd7e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bd82:	f001 ff67 	bl	800dc54 <__ulp>
 800bd86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bd8a:	ec53 2b10 	vmov	r2, r3, d0
 800bd8e:	f7f4 fc53 	bl	8000638 <__aeabi_dmul>
 800bd92:	4652      	mov	r2, sl
 800bd94:	465b      	mov	r3, fp
 800bd96:	f7f4 fa99 	bl	80002cc <__adddf3>
 800bd9a:	460b      	mov	r3, r1
 800bd9c:	4983      	ldr	r1, [pc, #524]	; (800bfac <_strtod_l+0xbf4>)
 800bd9e:	4a85      	ldr	r2, [pc, #532]	; (800bfb4 <_strtod_l+0xbfc>)
 800bda0:	4019      	ands	r1, r3
 800bda2:	4291      	cmp	r1, r2
 800bda4:	4682      	mov	sl, r0
 800bda6:	d960      	bls.n	800be6a <_strtod_l+0xab2>
 800bda8:	ee18 3a90 	vmov	r3, s17
 800bdac:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d104      	bne.n	800bdbe <_strtod_l+0xa06>
 800bdb4:	ee18 3a10 	vmov	r3, s16
 800bdb8:	3301      	adds	r3, #1
 800bdba:	f43f ad45 	beq.w	800b848 <_strtod_l+0x490>
 800bdbe:	f8df b200 	ldr.w	fp, [pc, #512]	; 800bfc0 <_strtod_l+0xc08>
 800bdc2:	f04f 3aff 	mov.w	sl, #4294967295
 800bdc6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bdc8:	4620      	mov	r0, r4
 800bdca:	f001 fc11 	bl	800d5f0 <_Bfree>
 800bdce:	9905      	ldr	r1, [sp, #20]
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	f001 fc0d 	bl	800d5f0 <_Bfree>
 800bdd6:	4631      	mov	r1, r6
 800bdd8:	4620      	mov	r0, r4
 800bdda:	f001 fc09 	bl	800d5f0 <_Bfree>
 800bdde:	4629      	mov	r1, r5
 800bde0:	4620      	mov	r0, r4
 800bde2:	f001 fc05 	bl	800d5f0 <_Bfree>
 800bde6:	e61a      	b.n	800ba1e <_strtod_l+0x666>
 800bde8:	f1ba 0f00 	cmp.w	sl, #0
 800bdec:	d11b      	bne.n	800be26 <_strtod_l+0xa6e>
 800bdee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bdf2:	b9f3      	cbnz	r3, 800be32 <_strtod_l+0xa7a>
 800bdf4:	4b6c      	ldr	r3, [pc, #432]	; (800bfa8 <_strtod_l+0xbf0>)
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	4640      	mov	r0, r8
 800bdfa:	4649      	mov	r1, r9
 800bdfc:	f7f4 fe8e 	bl	8000b1c <__aeabi_dcmplt>
 800be00:	b9d0      	cbnz	r0, 800be38 <_strtod_l+0xa80>
 800be02:	4640      	mov	r0, r8
 800be04:	4649      	mov	r1, r9
 800be06:	4b6c      	ldr	r3, [pc, #432]	; (800bfb8 <_strtod_l+0xc00>)
 800be08:	2200      	movs	r2, #0
 800be0a:	f7f4 fc15 	bl	8000638 <__aeabi_dmul>
 800be0e:	4680      	mov	r8, r0
 800be10:	4689      	mov	r9, r1
 800be12:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800be16:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800be1a:	9315      	str	r3, [sp, #84]	; 0x54
 800be1c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800be20:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800be24:	e79d      	b.n	800bd62 <_strtod_l+0x9aa>
 800be26:	f1ba 0f01 	cmp.w	sl, #1
 800be2a:	d102      	bne.n	800be32 <_strtod_l+0xa7a>
 800be2c:	2f00      	cmp	r7, #0
 800be2e:	f43f ad83 	beq.w	800b938 <_strtod_l+0x580>
 800be32:	4b62      	ldr	r3, [pc, #392]	; (800bfbc <_strtod_l+0xc04>)
 800be34:	2200      	movs	r2, #0
 800be36:	e78e      	b.n	800bd56 <_strtod_l+0x99e>
 800be38:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800bfb8 <_strtod_l+0xc00>
 800be3c:	f04f 0800 	mov.w	r8, #0
 800be40:	e7e7      	b.n	800be12 <_strtod_l+0xa5a>
 800be42:	4b5d      	ldr	r3, [pc, #372]	; (800bfb8 <_strtod_l+0xc00>)
 800be44:	4640      	mov	r0, r8
 800be46:	4649      	mov	r1, r9
 800be48:	2200      	movs	r2, #0
 800be4a:	f7f4 fbf5 	bl	8000638 <__aeabi_dmul>
 800be4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be50:	4680      	mov	r8, r0
 800be52:	4689      	mov	r9, r1
 800be54:	b933      	cbnz	r3, 800be64 <_strtod_l+0xaac>
 800be56:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be5a:	900e      	str	r0, [sp, #56]	; 0x38
 800be5c:	930f      	str	r3, [sp, #60]	; 0x3c
 800be5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800be62:	e7dd      	b.n	800be20 <_strtod_l+0xa68>
 800be64:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800be68:	e7f9      	b.n	800be5e <_strtod_l+0xaa6>
 800be6a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800be6e:	9b04      	ldr	r3, [sp, #16]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d1a8      	bne.n	800bdc6 <_strtod_l+0xa0e>
 800be74:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800be78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be7a:	0d1b      	lsrs	r3, r3, #20
 800be7c:	051b      	lsls	r3, r3, #20
 800be7e:	429a      	cmp	r2, r3
 800be80:	d1a1      	bne.n	800bdc6 <_strtod_l+0xa0e>
 800be82:	4640      	mov	r0, r8
 800be84:	4649      	mov	r1, r9
 800be86:	f7f5 f895 	bl	8000fb4 <__aeabi_d2lz>
 800be8a:	f7f4 fba7 	bl	80005dc <__aeabi_l2d>
 800be8e:	4602      	mov	r2, r0
 800be90:	460b      	mov	r3, r1
 800be92:	4640      	mov	r0, r8
 800be94:	4649      	mov	r1, r9
 800be96:	f7f4 fa17 	bl	80002c8 <__aeabi_dsub>
 800be9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bea0:	ea43 030a 	orr.w	r3, r3, sl
 800bea4:	4313      	orrs	r3, r2
 800bea6:	4680      	mov	r8, r0
 800bea8:	4689      	mov	r9, r1
 800beaa:	d055      	beq.n	800bf58 <_strtod_l+0xba0>
 800beac:	a336      	add	r3, pc, #216	; (adr r3, 800bf88 <_strtod_l+0xbd0>)
 800beae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb2:	f7f4 fe33 	bl	8000b1c <__aeabi_dcmplt>
 800beb6:	2800      	cmp	r0, #0
 800beb8:	f47f acd0 	bne.w	800b85c <_strtod_l+0x4a4>
 800bebc:	a334      	add	r3, pc, #208	; (adr r3, 800bf90 <_strtod_l+0xbd8>)
 800bebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec2:	4640      	mov	r0, r8
 800bec4:	4649      	mov	r1, r9
 800bec6:	f7f4 fe47 	bl	8000b58 <__aeabi_dcmpgt>
 800beca:	2800      	cmp	r0, #0
 800becc:	f43f af7b 	beq.w	800bdc6 <_strtod_l+0xa0e>
 800bed0:	e4c4      	b.n	800b85c <_strtod_l+0x4a4>
 800bed2:	9b04      	ldr	r3, [sp, #16]
 800bed4:	b333      	cbz	r3, 800bf24 <_strtod_l+0xb6c>
 800bed6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bed8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bedc:	d822      	bhi.n	800bf24 <_strtod_l+0xb6c>
 800bede:	a32e      	add	r3, pc, #184	; (adr r3, 800bf98 <_strtod_l+0xbe0>)
 800bee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee4:	4640      	mov	r0, r8
 800bee6:	4649      	mov	r1, r9
 800bee8:	f7f4 fe22 	bl	8000b30 <__aeabi_dcmple>
 800beec:	b1a0      	cbz	r0, 800bf18 <_strtod_l+0xb60>
 800beee:	4649      	mov	r1, r9
 800bef0:	4640      	mov	r0, r8
 800bef2:	f7f4 fe79 	bl	8000be8 <__aeabi_d2uiz>
 800bef6:	2801      	cmp	r0, #1
 800bef8:	bf38      	it	cc
 800befa:	2001      	movcc	r0, #1
 800befc:	f7f4 fb22 	bl	8000544 <__aeabi_ui2d>
 800bf00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf02:	4680      	mov	r8, r0
 800bf04:	4689      	mov	r9, r1
 800bf06:	bb23      	cbnz	r3, 800bf52 <_strtod_l+0xb9a>
 800bf08:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf0c:	9010      	str	r0, [sp, #64]	; 0x40
 800bf0e:	9311      	str	r3, [sp, #68]	; 0x44
 800bf10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bf14:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bf18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf1c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800bf20:	1a9b      	subs	r3, r3, r2
 800bf22:	9309      	str	r3, [sp, #36]	; 0x24
 800bf24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bf28:	eeb0 0a48 	vmov.f32	s0, s16
 800bf2c:	eef0 0a68 	vmov.f32	s1, s17
 800bf30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bf34:	f001 fe8e 	bl	800dc54 <__ulp>
 800bf38:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bf3c:	ec53 2b10 	vmov	r2, r3, d0
 800bf40:	f7f4 fb7a 	bl	8000638 <__aeabi_dmul>
 800bf44:	ec53 2b18 	vmov	r2, r3, d8
 800bf48:	f7f4 f9c0 	bl	80002cc <__adddf3>
 800bf4c:	4682      	mov	sl, r0
 800bf4e:	468b      	mov	fp, r1
 800bf50:	e78d      	b.n	800be6e <_strtod_l+0xab6>
 800bf52:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800bf56:	e7db      	b.n	800bf10 <_strtod_l+0xb58>
 800bf58:	a311      	add	r3, pc, #68	; (adr r3, 800bfa0 <_strtod_l+0xbe8>)
 800bf5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf5e:	f7f4 fddd 	bl	8000b1c <__aeabi_dcmplt>
 800bf62:	e7b2      	b.n	800beca <_strtod_l+0xb12>
 800bf64:	2300      	movs	r3, #0
 800bf66:	930a      	str	r3, [sp, #40]	; 0x28
 800bf68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bf6a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf6c:	6013      	str	r3, [r2, #0]
 800bf6e:	f7ff ba6b 	b.w	800b448 <_strtod_l+0x90>
 800bf72:	2a65      	cmp	r2, #101	; 0x65
 800bf74:	f43f ab5f 	beq.w	800b636 <_strtod_l+0x27e>
 800bf78:	2a45      	cmp	r2, #69	; 0x45
 800bf7a:	f43f ab5c 	beq.w	800b636 <_strtod_l+0x27e>
 800bf7e:	2301      	movs	r3, #1
 800bf80:	f7ff bb94 	b.w	800b6ac <_strtod_l+0x2f4>
 800bf84:	f3af 8000 	nop.w
 800bf88:	94a03595 	.word	0x94a03595
 800bf8c:	3fdfffff 	.word	0x3fdfffff
 800bf90:	35afe535 	.word	0x35afe535
 800bf94:	3fe00000 	.word	0x3fe00000
 800bf98:	ffc00000 	.word	0xffc00000
 800bf9c:	41dfffff 	.word	0x41dfffff
 800bfa0:	94a03595 	.word	0x94a03595
 800bfa4:	3fcfffff 	.word	0x3fcfffff
 800bfa8:	3ff00000 	.word	0x3ff00000
 800bfac:	7ff00000 	.word	0x7ff00000
 800bfb0:	7fe00000 	.word	0x7fe00000
 800bfb4:	7c9fffff 	.word	0x7c9fffff
 800bfb8:	3fe00000 	.word	0x3fe00000
 800bfbc:	bff00000 	.word	0xbff00000
 800bfc0:	7fefffff 	.word	0x7fefffff

0800bfc4 <_strtod_r>:
 800bfc4:	4b01      	ldr	r3, [pc, #4]	; (800bfcc <_strtod_r+0x8>)
 800bfc6:	f7ff b9f7 	b.w	800b3b8 <_strtod_l>
 800bfca:	bf00      	nop
 800bfcc:	2000007c 	.word	0x2000007c

0800bfd0 <_strtol_l.constprop.0>:
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd6:	d001      	beq.n	800bfdc <_strtol_l.constprop.0+0xc>
 800bfd8:	2b24      	cmp	r3, #36	; 0x24
 800bfda:	d906      	bls.n	800bfea <_strtol_l.constprop.0+0x1a>
 800bfdc:	f7fe fa6e 	bl	800a4bc <__errno>
 800bfe0:	2316      	movs	r3, #22
 800bfe2:	6003      	str	r3, [r0, #0]
 800bfe4:	2000      	movs	r0, #0
 800bfe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfea:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c0d0 <_strtol_l.constprop.0+0x100>
 800bfee:	460d      	mov	r5, r1
 800bff0:	462e      	mov	r6, r5
 800bff2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bff6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800bffa:	f017 0708 	ands.w	r7, r7, #8
 800bffe:	d1f7      	bne.n	800bff0 <_strtol_l.constprop.0+0x20>
 800c000:	2c2d      	cmp	r4, #45	; 0x2d
 800c002:	d132      	bne.n	800c06a <_strtol_l.constprop.0+0x9a>
 800c004:	782c      	ldrb	r4, [r5, #0]
 800c006:	2701      	movs	r7, #1
 800c008:	1cb5      	adds	r5, r6, #2
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d05b      	beq.n	800c0c6 <_strtol_l.constprop.0+0xf6>
 800c00e:	2b10      	cmp	r3, #16
 800c010:	d109      	bne.n	800c026 <_strtol_l.constprop.0+0x56>
 800c012:	2c30      	cmp	r4, #48	; 0x30
 800c014:	d107      	bne.n	800c026 <_strtol_l.constprop.0+0x56>
 800c016:	782c      	ldrb	r4, [r5, #0]
 800c018:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c01c:	2c58      	cmp	r4, #88	; 0x58
 800c01e:	d14d      	bne.n	800c0bc <_strtol_l.constprop.0+0xec>
 800c020:	786c      	ldrb	r4, [r5, #1]
 800c022:	2310      	movs	r3, #16
 800c024:	3502      	adds	r5, #2
 800c026:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c02a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c02e:	f04f 0c00 	mov.w	ip, #0
 800c032:	fbb8 f9f3 	udiv	r9, r8, r3
 800c036:	4666      	mov	r6, ip
 800c038:	fb03 8a19 	mls	sl, r3, r9, r8
 800c03c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c040:	f1be 0f09 	cmp.w	lr, #9
 800c044:	d816      	bhi.n	800c074 <_strtol_l.constprop.0+0xa4>
 800c046:	4674      	mov	r4, lr
 800c048:	42a3      	cmp	r3, r4
 800c04a:	dd24      	ble.n	800c096 <_strtol_l.constprop.0+0xc6>
 800c04c:	f1bc 0f00 	cmp.w	ip, #0
 800c050:	db1e      	blt.n	800c090 <_strtol_l.constprop.0+0xc0>
 800c052:	45b1      	cmp	r9, r6
 800c054:	d31c      	bcc.n	800c090 <_strtol_l.constprop.0+0xc0>
 800c056:	d101      	bne.n	800c05c <_strtol_l.constprop.0+0x8c>
 800c058:	45a2      	cmp	sl, r4
 800c05a:	db19      	blt.n	800c090 <_strtol_l.constprop.0+0xc0>
 800c05c:	fb06 4603 	mla	r6, r6, r3, r4
 800c060:	f04f 0c01 	mov.w	ip, #1
 800c064:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c068:	e7e8      	b.n	800c03c <_strtol_l.constprop.0+0x6c>
 800c06a:	2c2b      	cmp	r4, #43	; 0x2b
 800c06c:	bf04      	itt	eq
 800c06e:	782c      	ldrbeq	r4, [r5, #0]
 800c070:	1cb5      	addeq	r5, r6, #2
 800c072:	e7ca      	b.n	800c00a <_strtol_l.constprop.0+0x3a>
 800c074:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c078:	f1be 0f19 	cmp.w	lr, #25
 800c07c:	d801      	bhi.n	800c082 <_strtol_l.constprop.0+0xb2>
 800c07e:	3c37      	subs	r4, #55	; 0x37
 800c080:	e7e2      	b.n	800c048 <_strtol_l.constprop.0+0x78>
 800c082:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c086:	f1be 0f19 	cmp.w	lr, #25
 800c08a:	d804      	bhi.n	800c096 <_strtol_l.constprop.0+0xc6>
 800c08c:	3c57      	subs	r4, #87	; 0x57
 800c08e:	e7db      	b.n	800c048 <_strtol_l.constprop.0+0x78>
 800c090:	f04f 3cff 	mov.w	ip, #4294967295
 800c094:	e7e6      	b.n	800c064 <_strtol_l.constprop.0+0x94>
 800c096:	f1bc 0f00 	cmp.w	ip, #0
 800c09a:	da05      	bge.n	800c0a8 <_strtol_l.constprop.0+0xd8>
 800c09c:	2322      	movs	r3, #34	; 0x22
 800c09e:	6003      	str	r3, [r0, #0]
 800c0a0:	4646      	mov	r6, r8
 800c0a2:	b942      	cbnz	r2, 800c0b6 <_strtol_l.constprop.0+0xe6>
 800c0a4:	4630      	mov	r0, r6
 800c0a6:	e79e      	b.n	800bfe6 <_strtol_l.constprop.0+0x16>
 800c0a8:	b107      	cbz	r7, 800c0ac <_strtol_l.constprop.0+0xdc>
 800c0aa:	4276      	negs	r6, r6
 800c0ac:	2a00      	cmp	r2, #0
 800c0ae:	d0f9      	beq.n	800c0a4 <_strtol_l.constprop.0+0xd4>
 800c0b0:	f1bc 0f00 	cmp.w	ip, #0
 800c0b4:	d000      	beq.n	800c0b8 <_strtol_l.constprop.0+0xe8>
 800c0b6:	1e69      	subs	r1, r5, #1
 800c0b8:	6011      	str	r1, [r2, #0]
 800c0ba:	e7f3      	b.n	800c0a4 <_strtol_l.constprop.0+0xd4>
 800c0bc:	2430      	movs	r4, #48	; 0x30
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d1b1      	bne.n	800c026 <_strtol_l.constprop.0+0x56>
 800c0c2:	2308      	movs	r3, #8
 800c0c4:	e7af      	b.n	800c026 <_strtol_l.constprop.0+0x56>
 800c0c6:	2c30      	cmp	r4, #48	; 0x30
 800c0c8:	d0a5      	beq.n	800c016 <_strtol_l.constprop.0+0x46>
 800c0ca:	230a      	movs	r3, #10
 800c0cc:	e7ab      	b.n	800c026 <_strtol_l.constprop.0+0x56>
 800c0ce:	bf00      	nop
 800c0d0:	08011569 	.word	0x08011569

0800c0d4 <_strtol_r>:
 800c0d4:	f7ff bf7c 	b.w	800bfd0 <_strtol_l.constprop.0>

0800c0d8 <_write_r>:
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4d07      	ldr	r5, [pc, #28]	; (800c0f8 <_write_r+0x20>)
 800c0dc:	4604      	mov	r4, r0
 800c0de:	4608      	mov	r0, r1
 800c0e0:	4611      	mov	r1, r2
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	602a      	str	r2, [r5, #0]
 800c0e6:	461a      	mov	r2, r3
 800c0e8:	f7f9 f8a7 	bl	800523a <_write>
 800c0ec:	1c43      	adds	r3, r0, #1
 800c0ee:	d102      	bne.n	800c0f6 <_write_r+0x1e>
 800c0f0:	682b      	ldr	r3, [r5, #0]
 800c0f2:	b103      	cbz	r3, 800c0f6 <_write_r+0x1e>
 800c0f4:	6023      	str	r3, [r4, #0]
 800c0f6:	bd38      	pop	{r3, r4, r5, pc}
 800c0f8:	20001194 	.word	0x20001194

0800c0fc <_close_r>:
 800c0fc:	b538      	push	{r3, r4, r5, lr}
 800c0fe:	4d06      	ldr	r5, [pc, #24]	; (800c118 <_close_r+0x1c>)
 800c100:	2300      	movs	r3, #0
 800c102:	4604      	mov	r4, r0
 800c104:	4608      	mov	r0, r1
 800c106:	602b      	str	r3, [r5, #0]
 800c108:	f7f9 f8b3 	bl	8005272 <_close>
 800c10c:	1c43      	adds	r3, r0, #1
 800c10e:	d102      	bne.n	800c116 <_close_r+0x1a>
 800c110:	682b      	ldr	r3, [r5, #0]
 800c112:	b103      	cbz	r3, 800c116 <_close_r+0x1a>
 800c114:	6023      	str	r3, [r4, #0]
 800c116:	bd38      	pop	{r3, r4, r5, pc}
 800c118:	20001194 	.word	0x20001194

0800c11c <quorem>:
 800c11c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c120:	6903      	ldr	r3, [r0, #16]
 800c122:	690c      	ldr	r4, [r1, #16]
 800c124:	42a3      	cmp	r3, r4
 800c126:	4607      	mov	r7, r0
 800c128:	f2c0 8081 	blt.w	800c22e <quorem+0x112>
 800c12c:	3c01      	subs	r4, #1
 800c12e:	f101 0814 	add.w	r8, r1, #20
 800c132:	f100 0514 	add.w	r5, r0, #20
 800c136:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c13a:	9301      	str	r3, [sp, #4]
 800c13c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c140:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c144:	3301      	adds	r3, #1
 800c146:	429a      	cmp	r2, r3
 800c148:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c14c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c150:	fbb2 f6f3 	udiv	r6, r2, r3
 800c154:	d331      	bcc.n	800c1ba <quorem+0x9e>
 800c156:	f04f 0e00 	mov.w	lr, #0
 800c15a:	4640      	mov	r0, r8
 800c15c:	46ac      	mov	ip, r5
 800c15e:	46f2      	mov	sl, lr
 800c160:	f850 2b04 	ldr.w	r2, [r0], #4
 800c164:	b293      	uxth	r3, r2
 800c166:	fb06 e303 	mla	r3, r6, r3, lr
 800c16a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c16e:	b29b      	uxth	r3, r3
 800c170:	ebaa 0303 	sub.w	r3, sl, r3
 800c174:	f8dc a000 	ldr.w	sl, [ip]
 800c178:	0c12      	lsrs	r2, r2, #16
 800c17a:	fa13 f38a 	uxtah	r3, r3, sl
 800c17e:	fb06 e202 	mla	r2, r6, r2, lr
 800c182:	9300      	str	r3, [sp, #0]
 800c184:	9b00      	ldr	r3, [sp, #0]
 800c186:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c18a:	b292      	uxth	r2, r2
 800c18c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c190:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c194:	f8bd 3000 	ldrh.w	r3, [sp]
 800c198:	4581      	cmp	r9, r0
 800c19a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c19e:	f84c 3b04 	str.w	r3, [ip], #4
 800c1a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c1a6:	d2db      	bcs.n	800c160 <quorem+0x44>
 800c1a8:	f855 300b 	ldr.w	r3, [r5, fp]
 800c1ac:	b92b      	cbnz	r3, 800c1ba <quorem+0x9e>
 800c1ae:	9b01      	ldr	r3, [sp, #4]
 800c1b0:	3b04      	subs	r3, #4
 800c1b2:	429d      	cmp	r5, r3
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	d32e      	bcc.n	800c216 <quorem+0xfa>
 800c1b8:	613c      	str	r4, [r7, #16]
 800c1ba:	4638      	mov	r0, r7
 800c1bc:	f001 fca4 	bl	800db08 <__mcmp>
 800c1c0:	2800      	cmp	r0, #0
 800c1c2:	db24      	blt.n	800c20e <quorem+0xf2>
 800c1c4:	3601      	adds	r6, #1
 800c1c6:	4628      	mov	r0, r5
 800c1c8:	f04f 0c00 	mov.w	ip, #0
 800c1cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1d0:	f8d0 e000 	ldr.w	lr, [r0]
 800c1d4:	b293      	uxth	r3, r2
 800c1d6:	ebac 0303 	sub.w	r3, ip, r3
 800c1da:	0c12      	lsrs	r2, r2, #16
 800c1dc:	fa13 f38e 	uxtah	r3, r3, lr
 800c1e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c1e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1e8:	b29b      	uxth	r3, r3
 800c1ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1ee:	45c1      	cmp	r9, r8
 800c1f0:	f840 3b04 	str.w	r3, [r0], #4
 800c1f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c1f8:	d2e8      	bcs.n	800c1cc <quorem+0xb0>
 800c1fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c1fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c202:	b922      	cbnz	r2, 800c20e <quorem+0xf2>
 800c204:	3b04      	subs	r3, #4
 800c206:	429d      	cmp	r5, r3
 800c208:	461a      	mov	r2, r3
 800c20a:	d30a      	bcc.n	800c222 <quorem+0x106>
 800c20c:	613c      	str	r4, [r7, #16]
 800c20e:	4630      	mov	r0, r6
 800c210:	b003      	add	sp, #12
 800c212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c216:	6812      	ldr	r2, [r2, #0]
 800c218:	3b04      	subs	r3, #4
 800c21a:	2a00      	cmp	r2, #0
 800c21c:	d1cc      	bne.n	800c1b8 <quorem+0x9c>
 800c21e:	3c01      	subs	r4, #1
 800c220:	e7c7      	b.n	800c1b2 <quorem+0x96>
 800c222:	6812      	ldr	r2, [r2, #0]
 800c224:	3b04      	subs	r3, #4
 800c226:	2a00      	cmp	r2, #0
 800c228:	d1f0      	bne.n	800c20c <quorem+0xf0>
 800c22a:	3c01      	subs	r4, #1
 800c22c:	e7eb      	b.n	800c206 <quorem+0xea>
 800c22e:	2000      	movs	r0, #0
 800c230:	e7ee      	b.n	800c210 <quorem+0xf4>
 800c232:	0000      	movs	r0, r0
 800c234:	0000      	movs	r0, r0
	...

0800c238 <_dtoa_r>:
 800c238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c23c:	ed2d 8b04 	vpush	{d8-d9}
 800c240:	ec57 6b10 	vmov	r6, r7, d0
 800c244:	b093      	sub	sp, #76	; 0x4c
 800c246:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c248:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c24c:	9106      	str	r1, [sp, #24]
 800c24e:	ee10 aa10 	vmov	sl, s0
 800c252:	4604      	mov	r4, r0
 800c254:	9209      	str	r2, [sp, #36]	; 0x24
 800c256:	930c      	str	r3, [sp, #48]	; 0x30
 800c258:	46bb      	mov	fp, r7
 800c25a:	b975      	cbnz	r5, 800c27a <_dtoa_r+0x42>
 800c25c:	2010      	movs	r0, #16
 800c25e:	f001 f95f 	bl	800d520 <malloc>
 800c262:	4602      	mov	r2, r0
 800c264:	6260      	str	r0, [r4, #36]	; 0x24
 800c266:	b920      	cbnz	r0, 800c272 <_dtoa_r+0x3a>
 800c268:	4ba7      	ldr	r3, [pc, #668]	; (800c508 <_dtoa_r+0x2d0>)
 800c26a:	21ea      	movs	r1, #234	; 0xea
 800c26c:	48a7      	ldr	r0, [pc, #668]	; (800c50c <_dtoa_r+0x2d4>)
 800c26e:	f002 fceb 	bl	800ec48 <__assert_func>
 800c272:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c276:	6005      	str	r5, [r0, #0]
 800c278:	60c5      	str	r5, [r0, #12]
 800c27a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c27c:	6819      	ldr	r1, [r3, #0]
 800c27e:	b151      	cbz	r1, 800c296 <_dtoa_r+0x5e>
 800c280:	685a      	ldr	r2, [r3, #4]
 800c282:	604a      	str	r2, [r1, #4]
 800c284:	2301      	movs	r3, #1
 800c286:	4093      	lsls	r3, r2
 800c288:	608b      	str	r3, [r1, #8]
 800c28a:	4620      	mov	r0, r4
 800c28c:	f001 f9b0 	bl	800d5f0 <_Bfree>
 800c290:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c292:	2200      	movs	r2, #0
 800c294:	601a      	str	r2, [r3, #0]
 800c296:	1e3b      	subs	r3, r7, #0
 800c298:	bfaa      	itet	ge
 800c29a:	2300      	movge	r3, #0
 800c29c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c2a0:	f8c8 3000 	strge.w	r3, [r8]
 800c2a4:	4b9a      	ldr	r3, [pc, #616]	; (800c510 <_dtoa_r+0x2d8>)
 800c2a6:	bfbc      	itt	lt
 800c2a8:	2201      	movlt	r2, #1
 800c2aa:	f8c8 2000 	strlt.w	r2, [r8]
 800c2ae:	ea33 030b 	bics.w	r3, r3, fp
 800c2b2:	d11b      	bne.n	800c2ec <_dtoa_r+0xb4>
 800c2b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c2b6:	f242 730f 	movw	r3, #9999	; 0x270f
 800c2ba:	6013      	str	r3, [r2, #0]
 800c2bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c2c0:	4333      	orrs	r3, r6
 800c2c2:	f000 8592 	beq.w	800cdea <_dtoa_r+0xbb2>
 800c2c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2c8:	b963      	cbnz	r3, 800c2e4 <_dtoa_r+0xac>
 800c2ca:	4b92      	ldr	r3, [pc, #584]	; (800c514 <_dtoa_r+0x2dc>)
 800c2cc:	e022      	b.n	800c314 <_dtoa_r+0xdc>
 800c2ce:	4b92      	ldr	r3, [pc, #584]	; (800c518 <_dtoa_r+0x2e0>)
 800c2d0:	9301      	str	r3, [sp, #4]
 800c2d2:	3308      	adds	r3, #8
 800c2d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2d6:	6013      	str	r3, [r2, #0]
 800c2d8:	9801      	ldr	r0, [sp, #4]
 800c2da:	b013      	add	sp, #76	; 0x4c
 800c2dc:	ecbd 8b04 	vpop	{d8-d9}
 800c2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e4:	4b8b      	ldr	r3, [pc, #556]	; (800c514 <_dtoa_r+0x2dc>)
 800c2e6:	9301      	str	r3, [sp, #4]
 800c2e8:	3303      	adds	r3, #3
 800c2ea:	e7f3      	b.n	800c2d4 <_dtoa_r+0x9c>
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	4650      	mov	r0, sl
 800c2f2:	4659      	mov	r1, fp
 800c2f4:	f7f4 fc08 	bl	8000b08 <__aeabi_dcmpeq>
 800c2f8:	ec4b ab19 	vmov	d9, sl, fp
 800c2fc:	4680      	mov	r8, r0
 800c2fe:	b158      	cbz	r0, 800c318 <_dtoa_r+0xe0>
 800c300:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c302:	2301      	movs	r3, #1
 800c304:	6013      	str	r3, [r2, #0]
 800c306:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c308:	2b00      	cmp	r3, #0
 800c30a:	f000 856b 	beq.w	800cde4 <_dtoa_r+0xbac>
 800c30e:	4883      	ldr	r0, [pc, #524]	; (800c51c <_dtoa_r+0x2e4>)
 800c310:	6018      	str	r0, [r3, #0]
 800c312:	1e43      	subs	r3, r0, #1
 800c314:	9301      	str	r3, [sp, #4]
 800c316:	e7df      	b.n	800c2d8 <_dtoa_r+0xa0>
 800c318:	ec4b ab10 	vmov	d0, sl, fp
 800c31c:	aa10      	add	r2, sp, #64	; 0x40
 800c31e:	a911      	add	r1, sp, #68	; 0x44
 800c320:	4620      	mov	r0, r4
 800c322:	f001 fd13 	bl	800dd4c <__d2b>
 800c326:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c32a:	ee08 0a10 	vmov	s16, r0
 800c32e:	2d00      	cmp	r5, #0
 800c330:	f000 8084 	beq.w	800c43c <_dtoa_r+0x204>
 800c334:	ee19 3a90 	vmov	r3, s19
 800c338:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c33c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c340:	4656      	mov	r6, sl
 800c342:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c346:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c34a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c34e:	4b74      	ldr	r3, [pc, #464]	; (800c520 <_dtoa_r+0x2e8>)
 800c350:	2200      	movs	r2, #0
 800c352:	4630      	mov	r0, r6
 800c354:	4639      	mov	r1, r7
 800c356:	f7f3 ffb7 	bl	80002c8 <__aeabi_dsub>
 800c35a:	a365      	add	r3, pc, #404	; (adr r3, 800c4f0 <_dtoa_r+0x2b8>)
 800c35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c360:	f7f4 f96a 	bl	8000638 <__aeabi_dmul>
 800c364:	a364      	add	r3, pc, #400	; (adr r3, 800c4f8 <_dtoa_r+0x2c0>)
 800c366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c36a:	f7f3 ffaf 	bl	80002cc <__adddf3>
 800c36e:	4606      	mov	r6, r0
 800c370:	4628      	mov	r0, r5
 800c372:	460f      	mov	r7, r1
 800c374:	f7f4 f8f6 	bl	8000564 <__aeabi_i2d>
 800c378:	a361      	add	r3, pc, #388	; (adr r3, 800c500 <_dtoa_r+0x2c8>)
 800c37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c37e:	f7f4 f95b 	bl	8000638 <__aeabi_dmul>
 800c382:	4602      	mov	r2, r0
 800c384:	460b      	mov	r3, r1
 800c386:	4630      	mov	r0, r6
 800c388:	4639      	mov	r1, r7
 800c38a:	f7f3 ff9f 	bl	80002cc <__adddf3>
 800c38e:	4606      	mov	r6, r0
 800c390:	460f      	mov	r7, r1
 800c392:	f7f4 fc01 	bl	8000b98 <__aeabi_d2iz>
 800c396:	2200      	movs	r2, #0
 800c398:	9000      	str	r0, [sp, #0]
 800c39a:	2300      	movs	r3, #0
 800c39c:	4630      	mov	r0, r6
 800c39e:	4639      	mov	r1, r7
 800c3a0:	f7f4 fbbc 	bl	8000b1c <__aeabi_dcmplt>
 800c3a4:	b150      	cbz	r0, 800c3bc <_dtoa_r+0x184>
 800c3a6:	9800      	ldr	r0, [sp, #0]
 800c3a8:	f7f4 f8dc 	bl	8000564 <__aeabi_i2d>
 800c3ac:	4632      	mov	r2, r6
 800c3ae:	463b      	mov	r3, r7
 800c3b0:	f7f4 fbaa 	bl	8000b08 <__aeabi_dcmpeq>
 800c3b4:	b910      	cbnz	r0, 800c3bc <_dtoa_r+0x184>
 800c3b6:	9b00      	ldr	r3, [sp, #0]
 800c3b8:	3b01      	subs	r3, #1
 800c3ba:	9300      	str	r3, [sp, #0]
 800c3bc:	9b00      	ldr	r3, [sp, #0]
 800c3be:	2b16      	cmp	r3, #22
 800c3c0:	d85a      	bhi.n	800c478 <_dtoa_r+0x240>
 800c3c2:	9a00      	ldr	r2, [sp, #0]
 800c3c4:	4b57      	ldr	r3, [pc, #348]	; (800c524 <_dtoa_r+0x2ec>)
 800c3c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ce:	ec51 0b19 	vmov	r0, r1, d9
 800c3d2:	f7f4 fba3 	bl	8000b1c <__aeabi_dcmplt>
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	d050      	beq.n	800c47c <_dtoa_r+0x244>
 800c3da:	9b00      	ldr	r3, [sp, #0]
 800c3dc:	3b01      	subs	r3, #1
 800c3de:	9300      	str	r3, [sp, #0]
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c3e6:	1b5d      	subs	r5, r3, r5
 800c3e8:	1e6b      	subs	r3, r5, #1
 800c3ea:	9305      	str	r3, [sp, #20]
 800c3ec:	bf45      	ittet	mi
 800c3ee:	f1c5 0301 	rsbmi	r3, r5, #1
 800c3f2:	9304      	strmi	r3, [sp, #16]
 800c3f4:	2300      	movpl	r3, #0
 800c3f6:	2300      	movmi	r3, #0
 800c3f8:	bf4c      	ite	mi
 800c3fa:	9305      	strmi	r3, [sp, #20]
 800c3fc:	9304      	strpl	r3, [sp, #16]
 800c3fe:	9b00      	ldr	r3, [sp, #0]
 800c400:	2b00      	cmp	r3, #0
 800c402:	db3d      	blt.n	800c480 <_dtoa_r+0x248>
 800c404:	9b05      	ldr	r3, [sp, #20]
 800c406:	9a00      	ldr	r2, [sp, #0]
 800c408:	920a      	str	r2, [sp, #40]	; 0x28
 800c40a:	4413      	add	r3, r2
 800c40c:	9305      	str	r3, [sp, #20]
 800c40e:	2300      	movs	r3, #0
 800c410:	9307      	str	r3, [sp, #28]
 800c412:	9b06      	ldr	r3, [sp, #24]
 800c414:	2b09      	cmp	r3, #9
 800c416:	f200 8089 	bhi.w	800c52c <_dtoa_r+0x2f4>
 800c41a:	2b05      	cmp	r3, #5
 800c41c:	bfc4      	itt	gt
 800c41e:	3b04      	subgt	r3, #4
 800c420:	9306      	strgt	r3, [sp, #24]
 800c422:	9b06      	ldr	r3, [sp, #24]
 800c424:	f1a3 0302 	sub.w	r3, r3, #2
 800c428:	bfcc      	ite	gt
 800c42a:	2500      	movgt	r5, #0
 800c42c:	2501      	movle	r5, #1
 800c42e:	2b03      	cmp	r3, #3
 800c430:	f200 8087 	bhi.w	800c542 <_dtoa_r+0x30a>
 800c434:	e8df f003 	tbb	[pc, r3]
 800c438:	59383a2d 	.word	0x59383a2d
 800c43c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c440:	441d      	add	r5, r3
 800c442:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c446:	2b20      	cmp	r3, #32
 800c448:	bfc1      	itttt	gt
 800c44a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c44e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c452:	fa0b f303 	lslgt.w	r3, fp, r3
 800c456:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c45a:	bfda      	itte	le
 800c45c:	f1c3 0320 	rsble	r3, r3, #32
 800c460:	fa06 f003 	lslle.w	r0, r6, r3
 800c464:	4318      	orrgt	r0, r3
 800c466:	f7f4 f86d 	bl	8000544 <__aeabi_ui2d>
 800c46a:	2301      	movs	r3, #1
 800c46c:	4606      	mov	r6, r0
 800c46e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c472:	3d01      	subs	r5, #1
 800c474:	930e      	str	r3, [sp, #56]	; 0x38
 800c476:	e76a      	b.n	800c34e <_dtoa_r+0x116>
 800c478:	2301      	movs	r3, #1
 800c47a:	e7b2      	b.n	800c3e2 <_dtoa_r+0x1aa>
 800c47c:	900b      	str	r0, [sp, #44]	; 0x2c
 800c47e:	e7b1      	b.n	800c3e4 <_dtoa_r+0x1ac>
 800c480:	9b04      	ldr	r3, [sp, #16]
 800c482:	9a00      	ldr	r2, [sp, #0]
 800c484:	1a9b      	subs	r3, r3, r2
 800c486:	9304      	str	r3, [sp, #16]
 800c488:	4253      	negs	r3, r2
 800c48a:	9307      	str	r3, [sp, #28]
 800c48c:	2300      	movs	r3, #0
 800c48e:	930a      	str	r3, [sp, #40]	; 0x28
 800c490:	e7bf      	b.n	800c412 <_dtoa_r+0x1da>
 800c492:	2300      	movs	r3, #0
 800c494:	9308      	str	r3, [sp, #32]
 800c496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c498:	2b00      	cmp	r3, #0
 800c49a:	dc55      	bgt.n	800c548 <_dtoa_r+0x310>
 800c49c:	2301      	movs	r3, #1
 800c49e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c4a2:	461a      	mov	r2, r3
 800c4a4:	9209      	str	r2, [sp, #36]	; 0x24
 800c4a6:	e00c      	b.n	800c4c2 <_dtoa_r+0x28a>
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	e7f3      	b.n	800c494 <_dtoa_r+0x25c>
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4b0:	9308      	str	r3, [sp, #32]
 800c4b2:	9b00      	ldr	r3, [sp, #0]
 800c4b4:	4413      	add	r3, r2
 800c4b6:	9302      	str	r3, [sp, #8]
 800c4b8:	3301      	adds	r3, #1
 800c4ba:	2b01      	cmp	r3, #1
 800c4bc:	9303      	str	r3, [sp, #12]
 800c4be:	bfb8      	it	lt
 800c4c0:	2301      	movlt	r3, #1
 800c4c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	6042      	str	r2, [r0, #4]
 800c4c8:	2204      	movs	r2, #4
 800c4ca:	f102 0614 	add.w	r6, r2, #20
 800c4ce:	429e      	cmp	r6, r3
 800c4d0:	6841      	ldr	r1, [r0, #4]
 800c4d2:	d93d      	bls.n	800c550 <_dtoa_r+0x318>
 800c4d4:	4620      	mov	r0, r4
 800c4d6:	f001 f84b 	bl	800d570 <_Balloc>
 800c4da:	9001      	str	r0, [sp, #4]
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	d13b      	bne.n	800c558 <_dtoa_r+0x320>
 800c4e0:	4b11      	ldr	r3, [pc, #68]	; (800c528 <_dtoa_r+0x2f0>)
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c4e8:	e6c0      	b.n	800c26c <_dtoa_r+0x34>
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	e7df      	b.n	800c4ae <_dtoa_r+0x276>
 800c4ee:	bf00      	nop
 800c4f0:	636f4361 	.word	0x636f4361
 800c4f4:	3fd287a7 	.word	0x3fd287a7
 800c4f8:	8b60c8b3 	.word	0x8b60c8b3
 800c4fc:	3fc68a28 	.word	0x3fc68a28
 800c500:	509f79fb 	.word	0x509f79fb
 800c504:	3fd34413 	.word	0x3fd34413
 800c508:	08011676 	.word	0x08011676
 800c50c:	0801168d 	.word	0x0801168d
 800c510:	7ff00000 	.word	0x7ff00000
 800c514:	08011672 	.word	0x08011672
 800c518:	08011669 	.word	0x08011669
 800c51c:	080118e2 	.word	0x080118e2
 800c520:	3ff80000 	.word	0x3ff80000
 800c524:	080117f8 	.word	0x080117f8
 800c528:	080116e8 	.word	0x080116e8
 800c52c:	2501      	movs	r5, #1
 800c52e:	2300      	movs	r3, #0
 800c530:	9306      	str	r3, [sp, #24]
 800c532:	9508      	str	r5, [sp, #32]
 800c534:	f04f 33ff 	mov.w	r3, #4294967295
 800c538:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c53c:	2200      	movs	r2, #0
 800c53e:	2312      	movs	r3, #18
 800c540:	e7b0      	b.n	800c4a4 <_dtoa_r+0x26c>
 800c542:	2301      	movs	r3, #1
 800c544:	9308      	str	r3, [sp, #32]
 800c546:	e7f5      	b.n	800c534 <_dtoa_r+0x2fc>
 800c548:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c54a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c54e:	e7b8      	b.n	800c4c2 <_dtoa_r+0x28a>
 800c550:	3101      	adds	r1, #1
 800c552:	6041      	str	r1, [r0, #4]
 800c554:	0052      	lsls	r2, r2, #1
 800c556:	e7b8      	b.n	800c4ca <_dtoa_r+0x292>
 800c558:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c55a:	9a01      	ldr	r2, [sp, #4]
 800c55c:	601a      	str	r2, [r3, #0]
 800c55e:	9b03      	ldr	r3, [sp, #12]
 800c560:	2b0e      	cmp	r3, #14
 800c562:	f200 809d 	bhi.w	800c6a0 <_dtoa_r+0x468>
 800c566:	2d00      	cmp	r5, #0
 800c568:	f000 809a 	beq.w	800c6a0 <_dtoa_r+0x468>
 800c56c:	9b00      	ldr	r3, [sp, #0]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	dd32      	ble.n	800c5d8 <_dtoa_r+0x3a0>
 800c572:	4ab7      	ldr	r2, [pc, #732]	; (800c850 <_dtoa_r+0x618>)
 800c574:	f003 030f 	and.w	r3, r3, #15
 800c578:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c57c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c580:	9b00      	ldr	r3, [sp, #0]
 800c582:	05d8      	lsls	r0, r3, #23
 800c584:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c588:	d516      	bpl.n	800c5b8 <_dtoa_r+0x380>
 800c58a:	4bb2      	ldr	r3, [pc, #712]	; (800c854 <_dtoa_r+0x61c>)
 800c58c:	ec51 0b19 	vmov	r0, r1, d9
 800c590:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c594:	f7f4 f97a 	bl	800088c <__aeabi_ddiv>
 800c598:	f007 070f 	and.w	r7, r7, #15
 800c59c:	4682      	mov	sl, r0
 800c59e:	468b      	mov	fp, r1
 800c5a0:	2503      	movs	r5, #3
 800c5a2:	4eac      	ldr	r6, [pc, #688]	; (800c854 <_dtoa_r+0x61c>)
 800c5a4:	b957      	cbnz	r7, 800c5bc <_dtoa_r+0x384>
 800c5a6:	4642      	mov	r2, r8
 800c5a8:	464b      	mov	r3, r9
 800c5aa:	4650      	mov	r0, sl
 800c5ac:	4659      	mov	r1, fp
 800c5ae:	f7f4 f96d 	bl	800088c <__aeabi_ddiv>
 800c5b2:	4682      	mov	sl, r0
 800c5b4:	468b      	mov	fp, r1
 800c5b6:	e028      	b.n	800c60a <_dtoa_r+0x3d2>
 800c5b8:	2502      	movs	r5, #2
 800c5ba:	e7f2      	b.n	800c5a2 <_dtoa_r+0x36a>
 800c5bc:	07f9      	lsls	r1, r7, #31
 800c5be:	d508      	bpl.n	800c5d2 <_dtoa_r+0x39a>
 800c5c0:	4640      	mov	r0, r8
 800c5c2:	4649      	mov	r1, r9
 800c5c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c5c8:	f7f4 f836 	bl	8000638 <__aeabi_dmul>
 800c5cc:	3501      	adds	r5, #1
 800c5ce:	4680      	mov	r8, r0
 800c5d0:	4689      	mov	r9, r1
 800c5d2:	107f      	asrs	r7, r7, #1
 800c5d4:	3608      	adds	r6, #8
 800c5d6:	e7e5      	b.n	800c5a4 <_dtoa_r+0x36c>
 800c5d8:	f000 809b 	beq.w	800c712 <_dtoa_r+0x4da>
 800c5dc:	9b00      	ldr	r3, [sp, #0]
 800c5de:	4f9d      	ldr	r7, [pc, #628]	; (800c854 <_dtoa_r+0x61c>)
 800c5e0:	425e      	negs	r6, r3
 800c5e2:	4b9b      	ldr	r3, [pc, #620]	; (800c850 <_dtoa_r+0x618>)
 800c5e4:	f006 020f 	and.w	r2, r6, #15
 800c5e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5f0:	ec51 0b19 	vmov	r0, r1, d9
 800c5f4:	f7f4 f820 	bl	8000638 <__aeabi_dmul>
 800c5f8:	1136      	asrs	r6, r6, #4
 800c5fa:	4682      	mov	sl, r0
 800c5fc:	468b      	mov	fp, r1
 800c5fe:	2300      	movs	r3, #0
 800c600:	2502      	movs	r5, #2
 800c602:	2e00      	cmp	r6, #0
 800c604:	d17a      	bne.n	800c6fc <_dtoa_r+0x4c4>
 800c606:	2b00      	cmp	r3, #0
 800c608:	d1d3      	bne.n	800c5b2 <_dtoa_r+0x37a>
 800c60a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	f000 8082 	beq.w	800c716 <_dtoa_r+0x4de>
 800c612:	4b91      	ldr	r3, [pc, #580]	; (800c858 <_dtoa_r+0x620>)
 800c614:	2200      	movs	r2, #0
 800c616:	4650      	mov	r0, sl
 800c618:	4659      	mov	r1, fp
 800c61a:	f7f4 fa7f 	bl	8000b1c <__aeabi_dcmplt>
 800c61e:	2800      	cmp	r0, #0
 800c620:	d079      	beq.n	800c716 <_dtoa_r+0x4de>
 800c622:	9b03      	ldr	r3, [sp, #12]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d076      	beq.n	800c716 <_dtoa_r+0x4de>
 800c628:	9b02      	ldr	r3, [sp, #8]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	dd36      	ble.n	800c69c <_dtoa_r+0x464>
 800c62e:	9b00      	ldr	r3, [sp, #0]
 800c630:	4650      	mov	r0, sl
 800c632:	4659      	mov	r1, fp
 800c634:	1e5f      	subs	r7, r3, #1
 800c636:	2200      	movs	r2, #0
 800c638:	4b88      	ldr	r3, [pc, #544]	; (800c85c <_dtoa_r+0x624>)
 800c63a:	f7f3 fffd 	bl	8000638 <__aeabi_dmul>
 800c63e:	9e02      	ldr	r6, [sp, #8]
 800c640:	4682      	mov	sl, r0
 800c642:	468b      	mov	fp, r1
 800c644:	3501      	adds	r5, #1
 800c646:	4628      	mov	r0, r5
 800c648:	f7f3 ff8c 	bl	8000564 <__aeabi_i2d>
 800c64c:	4652      	mov	r2, sl
 800c64e:	465b      	mov	r3, fp
 800c650:	f7f3 fff2 	bl	8000638 <__aeabi_dmul>
 800c654:	4b82      	ldr	r3, [pc, #520]	; (800c860 <_dtoa_r+0x628>)
 800c656:	2200      	movs	r2, #0
 800c658:	f7f3 fe38 	bl	80002cc <__adddf3>
 800c65c:	46d0      	mov	r8, sl
 800c65e:	46d9      	mov	r9, fp
 800c660:	4682      	mov	sl, r0
 800c662:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c666:	2e00      	cmp	r6, #0
 800c668:	d158      	bne.n	800c71c <_dtoa_r+0x4e4>
 800c66a:	4b7e      	ldr	r3, [pc, #504]	; (800c864 <_dtoa_r+0x62c>)
 800c66c:	2200      	movs	r2, #0
 800c66e:	4640      	mov	r0, r8
 800c670:	4649      	mov	r1, r9
 800c672:	f7f3 fe29 	bl	80002c8 <__aeabi_dsub>
 800c676:	4652      	mov	r2, sl
 800c678:	465b      	mov	r3, fp
 800c67a:	4680      	mov	r8, r0
 800c67c:	4689      	mov	r9, r1
 800c67e:	f7f4 fa6b 	bl	8000b58 <__aeabi_dcmpgt>
 800c682:	2800      	cmp	r0, #0
 800c684:	f040 8295 	bne.w	800cbb2 <_dtoa_r+0x97a>
 800c688:	4652      	mov	r2, sl
 800c68a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c68e:	4640      	mov	r0, r8
 800c690:	4649      	mov	r1, r9
 800c692:	f7f4 fa43 	bl	8000b1c <__aeabi_dcmplt>
 800c696:	2800      	cmp	r0, #0
 800c698:	f040 8289 	bne.w	800cbae <_dtoa_r+0x976>
 800c69c:	ec5b ab19 	vmov	sl, fp, d9
 800c6a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	f2c0 8148 	blt.w	800c938 <_dtoa_r+0x700>
 800c6a8:	9a00      	ldr	r2, [sp, #0]
 800c6aa:	2a0e      	cmp	r2, #14
 800c6ac:	f300 8144 	bgt.w	800c938 <_dtoa_r+0x700>
 800c6b0:	4b67      	ldr	r3, [pc, #412]	; (800c850 <_dtoa_r+0x618>)
 800c6b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	f280 80d5 	bge.w	800c86c <_dtoa_r+0x634>
 800c6c2:	9b03      	ldr	r3, [sp, #12]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	f300 80d1 	bgt.w	800c86c <_dtoa_r+0x634>
 800c6ca:	f040 826f 	bne.w	800cbac <_dtoa_r+0x974>
 800c6ce:	4b65      	ldr	r3, [pc, #404]	; (800c864 <_dtoa_r+0x62c>)
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	4640      	mov	r0, r8
 800c6d4:	4649      	mov	r1, r9
 800c6d6:	f7f3 ffaf 	bl	8000638 <__aeabi_dmul>
 800c6da:	4652      	mov	r2, sl
 800c6dc:	465b      	mov	r3, fp
 800c6de:	f7f4 fa31 	bl	8000b44 <__aeabi_dcmpge>
 800c6e2:	9e03      	ldr	r6, [sp, #12]
 800c6e4:	4637      	mov	r7, r6
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	f040 8245 	bne.w	800cb76 <_dtoa_r+0x93e>
 800c6ec:	9d01      	ldr	r5, [sp, #4]
 800c6ee:	2331      	movs	r3, #49	; 0x31
 800c6f0:	f805 3b01 	strb.w	r3, [r5], #1
 800c6f4:	9b00      	ldr	r3, [sp, #0]
 800c6f6:	3301      	adds	r3, #1
 800c6f8:	9300      	str	r3, [sp, #0]
 800c6fa:	e240      	b.n	800cb7e <_dtoa_r+0x946>
 800c6fc:	07f2      	lsls	r2, r6, #31
 800c6fe:	d505      	bpl.n	800c70c <_dtoa_r+0x4d4>
 800c700:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c704:	f7f3 ff98 	bl	8000638 <__aeabi_dmul>
 800c708:	3501      	adds	r5, #1
 800c70a:	2301      	movs	r3, #1
 800c70c:	1076      	asrs	r6, r6, #1
 800c70e:	3708      	adds	r7, #8
 800c710:	e777      	b.n	800c602 <_dtoa_r+0x3ca>
 800c712:	2502      	movs	r5, #2
 800c714:	e779      	b.n	800c60a <_dtoa_r+0x3d2>
 800c716:	9f00      	ldr	r7, [sp, #0]
 800c718:	9e03      	ldr	r6, [sp, #12]
 800c71a:	e794      	b.n	800c646 <_dtoa_r+0x40e>
 800c71c:	9901      	ldr	r1, [sp, #4]
 800c71e:	4b4c      	ldr	r3, [pc, #304]	; (800c850 <_dtoa_r+0x618>)
 800c720:	4431      	add	r1, r6
 800c722:	910d      	str	r1, [sp, #52]	; 0x34
 800c724:	9908      	ldr	r1, [sp, #32]
 800c726:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c72a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c72e:	2900      	cmp	r1, #0
 800c730:	d043      	beq.n	800c7ba <_dtoa_r+0x582>
 800c732:	494d      	ldr	r1, [pc, #308]	; (800c868 <_dtoa_r+0x630>)
 800c734:	2000      	movs	r0, #0
 800c736:	f7f4 f8a9 	bl	800088c <__aeabi_ddiv>
 800c73a:	4652      	mov	r2, sl
 800c73c:	465b      	mov	r3, fp
 800c73e:	f7f3 fdc3 	bl	80002c8 <__aeabi_dsub>
 800c742:	9d01      	ldr	r5, [sp, #4]
 800c744:	4682      	mov	sl, r0
 800c746:	468b      	mov	fp, r1
 800c748:	4649      	mov	r1, r9
 800c74a:	4640      	mov	r0, r8
 800c74c:	f7f4 fa24 	bl	8000b98 <__aeabi_d2iz>
 800c750:	4606      	mov	r6, r0
 800c752:	f7f3 ff07 	bl	8000564 <__aeabi_i2d>
 800c756:	4602      	mov	r2, r0
 800c758:	460b      	mov	r3, r1
 800c75a:	4640      	mov	r0, r8
 800c75c:	4649      	mov	r1, r9
 800c75e:	f7f3 fdb3 	bl	80002c8 <__aeabi_dsub>
 800c762:	3630      	adds	r6, #48	; 0x30
 800c764:	f805 6b01 	strb.w	r6, [r5], #1
 800c768:	4652      	mov	r2, sl
 800c76a:	465b      	mov	r3, fp
 800c76c:	4680      	mov	r8, r0
 800c76e:	4689      	mov	r9, r1
 800c770:	f7f4 f9d4 	bl	8000b1c <__aeabi_dcmplt>
 800c774:	2800      	cmp	r0, #0
 800c776:	d163      	bne.n	800c840 <_dtoa_r+0x608>
 800c778:	4642      	mov	r2, r8
 800c77a:	464b      	mov	r3, r9
 800c77c:	4936      	ldr	r1, [pc, #216]	; (800c858 <_dtoa_r+0x620>)
 800c77e:	2000      	movs	r0, #0
 800c780:	f7f3 fda2 	bl	80002c8 <__aeabi_dsub>
 800c784:	4652      	mov	r2, sl
 800c786:	465b      	mov	r3, fp
 800c788:	f7f4 f9c8 	bl	8000b1c <__aeabi_dcmplt>
 800c78c:	2800      	cmp	r0, #0
 800c78e:	f040 80b5 	bne.w	800c8fc <_dtoa_r+0x6c4>
 800c792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c794:	429d      	cmp	r5, r3
 800c796:	d081      	beq.n	800c69c <_dtoa_r+0x464>
 800c798:	4b30      	ldr	r3, [pc, #192]	; (800c85c <_dtoa_r+0x624>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	4650      	mov	r0, sl
 800c79e:	4659      	mov	r1, fp
 800c7a0:	f7f3 ff4a 	bl	8000638 <__aeabi_dmul>
 800c7a4:	4b2d      	ldr	r3, [pc, #180]	; (800c85c <_dtoa_r+0x624>)
 800c7a6:	4682      	mov	sl, r0
 800c7a8:	468b      	mov	fp, r1
 800c7aa:	4640      	mov	r0, r8
 800c7ac:	4649      	mov	r1, r9
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	f7f3 ff42 	bl	8000638 <__aeabi_dmul>
 800c7b4:	4680      	mov	r8, r0
 800c7b6:	4689      	mov	r9, r1
 800c7b8:	e7c6      	b.n	800c748 <_dtoa_r+0x510>
 800c7ba:	4650      	mov	r0, sl
 800c7bc:	4659      	mov	r1, fp
 800c7be:	f7f3 ff3b 	bl	8000638 <__aeabi_dmul>
 800c7c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7c4:	9d01      	ldr	r5, [sp, #4]
 800c7c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c7c8:	4682      	mov	sl, r0
 800c7ca:	468b      	mov	fp, r1
 800c7cc:	4649      	mov	r1, r9
 800c7ce:	4640      	mov	r0, r8
 800c7d0:	f7f4 f9e2 	bl	8000b98 <__aeabi_d2iz>
 800c7d4:	4606      	mov	r6, r0
 800c7d6:	f7f3 fec5 	bl	8000564 <__aeabi_i2d>
 800c7da:	3630      	adds	r6, #48	; 0x30
 800c7dc:	4602      	mov	r2, r0
 800c7de:	460b      	mov	r3, r1
 800c7e0:	4640      	mov	r0, r8
 800c7e2:	4649      	mov	r1, r9
 800c7e4:	f7f3 fd70 	bl	80002c8 <__aeabi_dsub>
 800c7e8:	f805 6b01 	strb.w	r6, [r5], #1
 800c7ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c7ee:	429d      	cmp	r5, r3
 800c7f0:	4680      	mov	r8, r0
 800c7f2:	4689      	mov	r9, r1
 800c7f4:	f04f 0200 	mov.w	r2, #0
 800c7f8:	d124      	bne.n	800c844 <_dtoa_r+0x60c>
 800c7fa:	4b1b      	ldr	r3, [pc, #108]	; (800c868 <_dtoa_r+0x630>)
 800c7fc:	4650      	mov	r0, sl
 800c7fe:	4659      	mov	r1, fp
 800c800:	f7f3 fd64 	bl	80002cc <__adddf3>
 800c804:	4602      	mov	r2, r0
 800c806:	460b      	mov	r3, r1
 800c808:	4640      	mov	r0, r8
 800c80a:	4649      	mov	r1, r9
 800c80c:	f7f4 f9a4 	bl	8000b58 <__aeabi_dcmpgt>
 800c810:	2800      	cmp	r0, #0
 800c812:	d173      	bne.n	800c8fc <_dtoa_r+0x6c4>
 800c814:	4652      	mov	r2, sl
 800c816:	465b      	mov	r3, fp
 800c818:	4913      	ldr	r1, [pc, #76]	; (800c868 <_dtoa_r+0x630>)
 800c81a:	2000      	movs	r0, #0
 800c81c:	f7f3 fd54 	bl	80002c8 <__aeabi_dsub>
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	4640      	mov	r0, r8
 800c826:	4649      	mov	r1, r9
 800c828:	f7f4 f978 	bl	8000b1c <__aeabi_dcmplt>
 800c82c:	2800      	cmp	r0, #0
 800c82e:	f43f af35 	beq.w	800c69c <_dtoa_r+0x464>
 800c832:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c834:	1e6b      	subs	r3, r5, #1
 800c836:	930f      	str	r3, [sp, #60]	; 0x3c
 800c838:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c83c:	2b30      	cmp	r3, #48	; 0x30
 800c83e:	d0f8      	beq.n	800c832 <_dtoa_r+0x5fa>
 800c840:	9700      	str	r7, [sp, #0]
 800c842:	e049      	b.n	800c8d8 <_dtoa_r+0x6a0>
 800c844:	4b05      	ldr	r3, [pc, #20]	; (800c85c <_dtoa_r+0x624>)
 800c846:	f7f3 fef7 	bl	8000638 <__aeabi_dmul>
 800c84a:	4680      	mov	r8, r0
 800c84c:	4689      	mov	r9, r1
 800c84e:	e7bd      	b.n	800c7cc <_dtoa_r+0x594>
 800c850:	080117f8 	.word	0x080117f8
 800c854:	080117d0 	.word	0x080117d0
 800c858:	3ff00000 	.word	0x3ff00000
 800c85c:	40240000 	.word	0x40240000
 800c860:	401c0000 	.word	0x401c0000
 800c864:	40140000 	.word	0x40140000
 800c868:	3fe00000 	.word	0x3fe00000
 800c86c:	9d01      	ldr	r5, [sp, #4]
 800c86e:	4656      	mov	r6, sl
 800c870:	465f      	mov	r7, fp
 800c872:	4642      	mov	r2, r8
 800c874:	464b      	mov	r3, r9
 800c876:	4630      	mov	r0, r6
 800c878:	4639      	mov	r1, r7
 800c87a:	f7f4 f807 	bl	800088c <__aeabi_ddiv>
 800c87e:	f7f4 f98b 	bl	8000b98 <__aeabi_d2iz>
 800c882:	4682      	mov	sl, r0
 800c884:	f7f3 fe6e 	bl	8000564 <__aeabi_i2d>
 800c888:	4642      	mov	r2, r8
 800c88a:	464b      	mov	r3, r9
 800c88c:	f7f3 fed4 	bl	8000638 <__aeabi_dmul>
 800c890:	4602      	mov	r2, r0
 800c892:	460b      	mov	r3, r1
 800c894:	4630      	mov	r0, r6
 800c896:	4639      	mov	r1, r7
 800c898:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c89c:	f7f3 fd14 	bl	80002c8 <__aeabi_dsub>
 800c8a0:	f805 6b01 	strb.w	r6, [r5], #1
 800c8a4:	9e01      	ldr	r6, [sp, #4]
 800c8a6:	9f03      	ldr	r7, [sp, #12]
 800c8a8:	1bae      	subs	r6, r5, r6
 800c8aa:	42b7      	cmp	r7, r6
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	460b      	mov	r3, r1
 800c8b0:	d135      	bne.n	800c91e <_dtoa_r+0x6e6>
 800c8b2:	f7f3 fd0b 	bl	80002cc <__adddf3>
 800c8b6:	4642      	mov	r2, r8
 800c8b8:	464b      	mov	r3, r9
 800c8ba:	4606      	mov	r6, r0
 800c8bc:	460f      	mov	r7, r1
 800c8be:	f7f4 f94b 	bl	8000b58 <__aeabi_dcmpgt>
 800c8c2:	b9d0      	cbnz	r0, 800c8fa <_dtoa_r+0x6c2>
 800c8c4:	4642      	mov	r2, r8
 800c8c6:	464b      	mov	r3, r9
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	4639      	mov	r1, r7
 800c8cc:	f7f4 f91c 	bl	8000b08 <__aeabi_dcmpeq>
 800c8d0:	b110      	cbz	r0, 800c8d8 <_dtoa_r+0x6a0>
 800c8d2:	f01a 0f01 	tst.w	sl, #1
 800c8d6:	d110      	bne.n	800c8fa <_dtoa_r+0x6c2>
 800c8d8:	4620      	mov	r0, r4
 800c8da:	ee18 1a10 	vmov	r1, s16
 800c8de:	f000 fe87 	bl	800d5f0 <_Bfree>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	9800      	ldr	r0, [sp, #0]
 800c8e6:	702b      	strb	r3, [r5, #0]
 800c8e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c8ea:	3001      	adds	r0, #1
 800c8ec:	6018      	str	r0, [r3, #0]
 800c8ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	f43f acf1 	beq.w	800c2d8 <_dtoa_r+0xa0>
 800c8f6:	601d      	str	r5, [r3, #0]
 800c8f8:	e4ee      	b.n	800c2d8 <_dtoa_r+0xa0>
 800c8fa:	9f00      	ldr	r7, [sp, #0]
 800c8fc:	462b      	mov	r3, r5
 800c8fe:	461d      	mov	r5, r3
 800c900:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c904:	2a39      	cmp	r2, #57	; 0x39
 800c906:	d106      	bne.n	800c916 <_dtoa_r+0x6de>
 800c908:	9a01      	ldr	r2, [sp, #4]
 800c90a:	429a      	cmp	r2, r3
 800c90c:	d1f7      	bne.n	800c8fe <_dtoa_r+0x6c6>
 800c90e:	9901      	ldr	r1, [sp, #4]
 800c910:	2230      	movs	r2, #48	; 0x30
 800c912:	3701      	adds	r7, #1
 800c914:	700a      	strb	r2, [r1, #0]
 800c916:	781a      	ldrb	r2, [r3, #0]
 800c918:	3201      	adds	r2, #1
 800c91a:	701a      	strb	r2, [r3, #0]
 800c91c:	e790      	b.n	800c840 <_dtoa_r+0x608>
 800c91e:	4ba6      	ldr	r3, [pc, #664]	; (800cbb8 <_dtoa_r+0x980>)
 800c920:	2200      	movs	r2, #0
 800c922:	f7f3 fe89 	bl	8000638 <__aeabi_dmul>
 800c926:	2200      	movs	r2, #0
 800c928:	2300      	movs	r3, #0
 800c92a:	4606      	mov	r6, r0
 800c92c:	460f      	mov	r7, r1
 800c92e:	f7f4 f8eb 	bl	8000b08 <__aeabi_dcmpeq>
 800c932:	2800      	cmp	r0, #0
 800c934:	d09d      	beq.n	800c872 <_dtoa_r+0x63a>
 800c936:	e7cf      	b.n	800c8d8 <_dtoa_r+0x6a0>
 800c938:	9a08      	ldr	r2, [sp, #32]
 800c93a:	2a00      	cmp	r2, #0
 800c93c:	f000 80d7 	beq.w	800caee <_dtoa_r+0x8b6>
 800c940:	9a06      	ldr	r2, [sp, #24]
 800c942:	2a01      	cmp	r2, #1
 800c944:	f300 80ba 	bgt.w	800cabc <_dtoa_r+0x884>
 800c948:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c94a:	2a00      	cmp	r2, #0
 800c94c:	f000 80b2 	beq.w	800cab4 <_dtoa_r+0x87c>
 800c950:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c954:	9e07      	ldr	r6, [sp, #28]
 800c956:	9d04      	ldr	r5, [sp, #16]
 800c958:	9a04      	ldr	r2, [sp, #16]
 800c95a:	441a      	add	r2, r3
 800c95c:	9204      	str	r2, [sp, #16]
 800c95e:	9a05      	ldr	r2, [sp, #20]
 800c960:	2101      	movs	r1, #1
 800c962:	441a      	add	r2, r3
 800c964:	4620      	mov	r0, r4
 800c966:	9205      	str	r2, [sp, #20]
 800c968:	f000 ff44 	bl	800d7f4 <__i2b>
 800c96c:	4607      	mov	r7, r0
 800c96e:	2d00      	cmp	r5, #0
 800c970:	dd0c      	ble.n	800c98c <_dtoa_r+0x754>
 800c972:	9b05      	ldr	r3, [sp, #20]
 800c974:	2b00      	cmp	r3, #0
 800c976:	dd09      	ble.n	800c98c <_dtoa_r+0x754>
 800c978:	42ab      	cmp	r3, r5
 800c97a:	9a04      	ldr	r2, [sp, #16]
 800c97c:	bfa8      	it	ge
 800c97e:	462b      	movge	r3, r5
 800c980:	1ad2      	subs	r2, r2, r3
 800c982:	9204      	str	r2, [sp, #16]
 800c984:	9a05      	ldr	r2, [sp, #20]
 800c986:	1aed      	subs	r5, r5, r3
 800c988:	1ad3      	subs	r3, r2, r3
 800c98a:	9305      	str	r3, [sp, #20]
 800c98c:	9b07      	ldr	r3, [sp, #28]
 800c98e:	b31b      	cbz	r3, 800c9d8 <_dtoa_r+0x7a0>
 800c990:	9b08      	ldr	r3, [sp, #32]
 800c992:	2b00      	cmp	r3, #0
 800c994:	f000 80af 	beq.w	800caf6 <_dtoa_r+0x8be>
 800c998:	2e00      	cmp	r6, #0
 800c99a:	dd13      	ble.n	800c9c4 <_dtoa_r+0x78c>
 800c99c:	4639      	mov	r1, r7
 800c99e:	4632      	mov	r2, r6
 800c9a0:	4620      	mov	r0, r4
 800c9a2:	f000 ffe7 	bl	800d974 <__pow5mult>
 800c9a6:	ee18 2a10 	vmov	r2, s16
 800c9aa:	4601      	mov	r1, r0
 800c9ac:	4607      	mov	r7, r0
 800c9ae:	4620      	mov	r0, r4
 800c9b0:	f000 ff36 	bl	800d820 <__multiply>
 800c9b4:	ee18 1a10 	vmov	r1, s16
 800c9b8:	4680      	mov	r8, r0
 800c9ba:	4620      	mov	r0, r4
 800c9bc:	f000 fe18 	bl	800d5f0 <_Bfree>
 800c9c0:	ee08 8a10 	vmov	s16, r8
 800c9c4:	9b07      	ldr	r3, [sp, #28]
 800c9c6:	1b9a      	subs	r2, r3, r6
 800c9c8:	d006      	beq.n	800c9d8 <_dtoa_r+0x7a0>
 800c9ca:	ee18 1a10 	vmov	r1, s16
 800c9ce:	4620      	mov	r0, r4
 800c9d0:	f000 ffd0 	bl	800d974 <__pow5mult>
 800c9d4:	ee08 0a10 	vmov	s16, r0
 800c9d8:	2101      	movs	r1, #1
 800c9da:	4620      	mov	r0, r4
 800c9dc:	f000 ff0a 	bl	800d7f4 <__i2b>
 800c9e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	4606      	mov	r6, r0
 800c9e6:	f340 8088 	ble.w	800cafa <_dtoa_r+0x8c2>
 800c9ea:	461a      	mov	r2, r3
 800c9ec:	4601      	mov	r1, r0
 800c9ee:	4620      	mov	r0, r4
 800c9f0:	f000 ffc0 	bl	800d974 <__pow5mult>
 800c9f4:	9b06      	ldr	r3, [sp, #24]
 800c9f6:	2b01      	cmp	r3, #1
 800c9f8:	4606      	mov	r6, r0
 800c9fa:	f340 8081 	ble.w	800cb00 <_dtoa_r+0x8c8>
 800c9fe:	f04f 0800 	mov.w	r8, #0
 800ca02:	6933      	ldr	r3, [r6, #16]
 800ca04:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ca08:	6918      	ldr	r0, [r3, #16]
 800ca0a:	f000 fea3 	bl	800d754 <__hi0bits>
 800ca0e:	f1c0 0020 	rsb	r0, r0, #32
 800ca12:	9b05      	ldr	r3, [sp, #20]
 800ca14:	4418      	add	r0, r3
 800ca16:	f010 001f 	ands.w	r0, r0, #31
 800ca1a:	f000 8092 	beq.w	800cb42 <_dtoa_r+0x90a>
 800ca1e:	f1c0 0320 	rsb	r3, r0, #32
 800ca22:	2b04      	cmp	r3, #4
 800ca24:	f340 808a 	ble.w	800cb3c <_dtoa_r+0x904>
 800ca28:	f1c0 001c 	rsb	r0, r0, #28
 800ca2c:	9b04      	ldr	r3, [sp, #16]
 800ca2e:	4403      	add	r3, r0
 800ca30:	9304      	str	r3, [sp, #16]
 800ca32:	9b05      	ldr	r3, [sp, #20]
 800ca34:	4403      	add	r3, r0
 800ca36:	4405      	add	r5, r0
 800ca38:	9305      	str	r3, [sp, #20]
 800ca3a:	9b04      	ldr	r3, [sp, #16]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	dd07      	ble.n	800ca50 <_dtoa_r+0x818>
 800ca40:	ee18 1a10 	vmov	r1, s16
 800ca44:	461a      	mov	r2, r3
 800ca46:	4620      	mov	r0, r4
 800ca48:	f000 ffee 	bl	800da28 <__lshift>
 800ca4c:	ee08 0a10 	vmov	s16, r0
 800ca50:	9b05      	ldr	r3, [sp, #20]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	dd05      	ble.n	800ca62 <_dtoa_r+0x82a>
 800ca56:	4631      	mov	r1, r6
 800ca58:	461a      	mov	r2, r3
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	f000 ffe4 	bl	800da28 <__lshift>
 800ca60:	4606      	mov	r6, r0
 800ca62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d06e      	beq.n	800cb46 <_dtoa_r+0x90e>
 800ca68:	ee18 0a10 	vmov	r0, s16
 800ca6c:	4631      	mov	r1, r6
 800ca6e:	f001 f84b 	bl	800db08 <__mcmp>
 800ca72:	2800      	cmp	r0, #0
 800ca74:	da67      	bge.n	800cb46 <_dtoa_r+0x90e>
 800ca76:	9b00      	ldr	r3, [sp, #0]
 800ca78:	3b01      	subs	r3, #1
 800ca7a:	ee18 1a10 	vmov	r1, s16
 800ca7e:	9300      	str	r3, [sp, #0]
 800ca80:	220a      	movs	r2, #10
 800ca82:	2300      	movs	r3, #0
 800ca84:	4620      	mov	r0, r4
 800ca86:	f000 fdd5 	bl	800d634 <__multadd>
 800ca8a:	9b08      	ldr	r3, [sp, #32]
 800ca8c:	ee08 0a10 	vmov	s16, r0
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	f000 81b1 	beq.w	800cdf8 <_dtoa_r+0xbc0>
 800ca96:	2300      	movs	r3, #0
 800ca98:	4639      	mov	r1, r7
 800ca9a:	220a      	movs	r2, #10
 800ca9c:	4620      	mov	r0, r4
 800ca9e:	f000 fdc9 	bl	800d634 <__multadd>
 800caa2:	9b02      	ldr	r3, [sp, #8]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	4607      	mov	r7, r0
 800caa8:	f300 808e 	bgt.w	800cbc8 <_dtoa_r+0x990>
 800caac:	9b06      	ldr	r3, [sp, #24]
 800caae:	2b02      	cmp	r3, #2
 800cab0:	dc51      	bgt.n	800cb56 <_dtoa_r+0x91e>
 800cab2:	e089      	b.n	800cbc8 <_dtoa_r+0x990>
 800cab4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cab6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800caba:	e74b      	b.n	800c954 <_dtoa_r+0x71c>
 800cabc:	9b03      	ldr	r3, [sp, #12]
 800cabe:	1e5e      	subs	r6, r3, #1
 800cac0:	9b07      	ldr	r3, [sp, #28]
 800cac2:	42b3      	cmp	r3, r6
 800cac4:	bfbf      	itttt	lt
 800cac6:	9b07      	ldrlt	r3, [sp, #28]
 800cac8:	9607      	strlt	r6, [sp, #28]
 800caca:	1af2      	sublt	r2, r6, r3
 800cacc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800cace:	bfb6      	itet	lt
 800cad0:	189b      	addlt	r3, r3, r2
 800cad2:	1b9e      	subge	r6, r3, r6
 800cad4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800cad6:	9b03      	ldr	r3, [sp, #12]
 800cad8:	bfb8      	it	lt
 800cada:	2600      	movlt	r6, #0
 800cadc:	2b00      	cmp	r3, #0
 800cade:	bfb7      	itett	lt
 800cae0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800cae4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800cae8:	1a9d      	sublt	r5, r3, r2
 800caea:	2300      	movlt	r3, #0
 800caec:	e734      	b.n	800c958 <_dtoa_r+0x720>
 800caee:	9e07      	ldr	r6, [sp, #28]
 800caf0:	9d04      	ldr	r5, [sp, #16]
 800caf2:	9f08      	ldr	r7, [sp, #32]
 800caf4:	e73b      	b.n	800c96e <_dtoa_r+0x736>
 800caf6:	9a07      	ldr	r2, [sp, #28]
 800caf8:	e767      	b.n	800c9ca <_dtoa_r+0x792>
 800cafa:	9b06      	ldr	r3, [sp, #24]
 800cafc:	2b01      	cmp	r3, #1
 800cafe:	dc18      	bgt.n	800cb32 <_dtoa_r+0x8fa>
 800cb00:	f1ba 0f00 	cmp.w	sl, #0
 800cb04:	d115      	bne.n	800cb32 <_dtoa_r+0x8fa>
 800cb06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb0a:	b993      	cbnz	r3, 800cb32 <_dtoa_r+0x8fa>
 800cb0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cb10:	0d1b      	lsrs	r3, r3, #20
 800cb12:	051b      	lsls	r3, r3, #20
 800cb14:	b183      	cbz	r3, 800cb38 <_dtoa_r+0x900>
 800cb16:	9b04      	ldr	r3, [sp, #16]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	9304      	str	r3, [sp, #16]
 800cb1c:	9b05      	ldr	r3, [sp, #20]
 800cb1e:	3301      	adds	r3, #1
 800cb20:	9305      	str	r3, [sp, #20]
 800cb22:	f04f 0801 	mov.w	r8, #1
 800cb26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	f47f af6a 	bne.w	800ca02 <_dtoa_r+0x7ca>
 800cb2e:	2001      	movs	r0, #1
 800cb30:	e76f      	b.n	800ca12 <_dtoa_r+0x7da>
 800cb32:	f04f 0800 	mov.w	r8, #0
 800cb36:	e7f6      	b.n	800cb26 <_dtoa_r+0x8ee>
 800cb38:	4698      	mov	r8, r3
 800cb3a:	e7f4      	b.n	800cb26 <_dtoa_r+0x8ee>
 800cb3c:	f43f af7d 	beq.w	800ca3a <_dtoa_r+0x802>
 800cb40:	4618      	mov	r0, r3
 800cb42:	301c      	adds	r0, #28
 800cb44:	e772      	b.n	800ca2c <_dtoa_r+0x7f4>
 800cb46:	9b03      	ldr	r3, [sp, #12]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	dc37      	bgt.n	800cbbc <_dtoa_r+0x984>
 800cb4c:	9b06      	ldr	r3, [sp, #24]
 800cb4e:	2b02      	cmp	r3, #2
 800cb50:	dd34      	ble.n	800cbbc <_dtoa_r+0x984>
 800cb52:	9b03      	ldr	r3, [sp, #12]
 800cb54:	9302      	str	r3, [sp, #8]
 800cb56:	9b02      	ldr	r3, [sp, #8]
 800cb58:	b96b      	cbnz	r3, 800cb76 <_dtoa_r+0x93e>
 800cb5a:	4631      	mov	r1, r6
 800cb5c:	2205      	movs	r2, #5
 800cb5e:	4620      	mov	r0, r4
 800cb60:	f000 fd68 	bl	800d634 <__multadd>
 800cb64:	4601      	mov	r1, r0
 800cb66:	4606      	mov	r6, r0
 800cb68:	ee18 0a10 	vmov	r0, s16
 800cb6c:	f000 ffcc 	bl	800db08 <__mcmp>
 800cb70:	2800      	cmp	r0, #0
 800cb72:	f73f adbb 	bgt.w	800c6ec <_dtoa_r+0x4b4>
 800cb76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb78:	9d01      	ldr	r5, [sp, #4]
 800cb7a:	43db      	mvns	r3, r3
 800cb7c:	9300      	str	r3, [sp, #0]
 800cb7e:	f04f 0800 	mov.w	r8, #0
 800cb82:	4631      	mov	r1, r6
 800cb84:	4620      	mov	r0, r4
 800cb86:	f000 fd33 	bl	800d5f0 <_Bfree>
 800cb8a:	2f00      	cmp	r7, #0
 800cb8c:	f43f aea4 	beq.w	800c8d8 <_dtoa_r+0x6a0>
 800cb90:	f1b8 0f00 	cmp.w	r8, #0
 800cb94:	d005      	beq.n	800cba2 <_dtoa_r+0x96a>
 800cb96:	45b8      	cmp	r8, r7
 800cb98:	d003      	beq.n	800cba2 <_dtoa_r+0x96a>
 800cb9a:	4641      	mov	r1, r8
 800cb9c:	4620      	mov	r0, r4
 800cb9e:	f000 fd27 	bl	800d5f0 <_Bfree>
 800cba2:	4639      	mov	r1, r7
 800cba4:	4620      	mov	r0, r4
 800cba6:	f000 fd23 	bl	800d5f0 <_Bfree>
 800cbaa:	e695      	b.n	800c8d8 <_dtoa_r+0x6a0>
 800cbac:	2600      	movs	r6, #0
 800cbae:	4637      	mov	r7, r6
 800cbb0:	e7e1      	b.n	800cb76 <_dtoa_r+0x93e>
 800cbb2:	9700      	str	r7, [sp, #0]
 800cbb4:	4637      	mov	r7, r6
 800cbb6:	e599      	b.n	800c6ec <_dtoa_r+0x4b4>
 800cbb8:	40240000 	.word	0x40240000
 800cbbc:	9b08      	ldr	r3, [sp, #32]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	f000 80ca 	beq.w	800cd58 <_dtoa_r+0xb20>
 800cbc4:	9b03      	ldr	r3, [sp, #12]
 800cbc6:	9302      	str	r3, [sp, #8]
 800cbc8:	2d00      	cmp	r5, #0
 800cbca:	dd05      	ble.n	800cbd8 <_dtoa_r+0x9a0>
 800cbcc:	4639      	mov	r1, r7
 800cbce:	462a      	mov	r2, r5
 800cbd0:	4620      	mov	r0, r4
 800cbd2:	f000 ff29 	bl	800da28 <__lshift>
 800cbd6:	4607      	mov	r7, r0
 800cbd8:	f1b8 0f00 	cmp.w	r8, #0
 800cbdc:	d05b      	beq.n	800cc96 <_dtoa_r+0xa5e>
 800cbde:	6879      	ldr	r1, [r7, #4]
 800cbe0:	4620      	mov	r0, r4
 800cbe2:	f000 fcc5 	bl	800d570 <_Balloc>
 800cbe6:	4605      	mov	r5, r0
 800cbe8:	b928      	cbnz	r0, 800cbf6 <_dtoa_r+0x9be>
 800cbea:	4b87      	ldr	r3, [pc, #540]	; (800ce08 <_dtoa_r+0xbd0>)
 800cbec:	4602      	mov	r2, r0
 800cbee:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cbf2:	f7ff bb3b 	b.w	800c26c <_dtoa_r+0x34>
 800cbf6:	693a      	ldr	r2, [r7, #16]
 800cbf8:	3202      	adds	r2, #2
 800cbfa:	0092      	lsls	r2, r2, #2
 800cbfc:	f107 010c 	add.w	r1, r7, #12
 800cc00:	300c      	adds	r0, #12
 800cc02:	f000 fca7 	bl	800d554 <memcpy>
 800cc06:	2201      	movs	r2, #1
 800cc08:	4629      	mov	r1, r5
 800cc0a:	4620      	mov	r0, r4
 800cc0c:	f000 ff0c 	bl	800da28 <__lshift>
 800cc10:	9b01      	ldr	r3, [sp, #4]
 800cc12:	f103 0901 	add.w	r9, r3, #1
 800cc16:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800cc1a:	4413      	add	r3, r2
 800cc1c:	9305      	str	r3, [sp, #20]
 800cc1e:	f00a 0301 	and.w	r3, sl, #1
 800cc22:	46b8      	mov	r8, r7
 800cc24:	9304      	str	r3, [sp, #16]
 800cc26:	4607      	mov	r7, r0
 800cc28:	4631      	mov	r1, r6
 800cc2a:	ee18 0a10 	vmov	r0, s16
 800cc2e:	f7ff fa75 	bl	800c11c <quorem>
 800cc32:	4641      	mov	r1, r8
 800cc34:	9002      	str	r0, [sp, #8]
 800cc36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cc3a:	ee18 0a10 	vmov	r0, s16
 800cc3e:	f000 ff63 	bl	800db08 <__mcmp>
 800cc42:	463a      	mov	r2, r7
 800cc44:	9003      	str	r0, [sp, #12]
 800cc46:	4631      	mov	r1, r6
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f000 ff79 	bl	800db40 <__mdiff>
 800cc4e:	68c2      	ldr	r2, [r0, #12]
 800cc50:	f109 3bff 	add.w	fp, r9, #4294967295
 800cc54:	4605      	mov	r5, r0
 800cc56:	bb02      	cbnz	r2, 800cc9a <_dtoa_r+0xa62>
 800cc58:	4601      	mov	r1, r0
 800cc5a:	ee18 0a10 	vmov	r0, s16
 800cc5e:	f000 ff53 	bl	800db08 <__mcmp>
 800cc62:	4602      	mov	r2, r0
 800cc64:	4629      	mov	r1, r5
 800cc66:	4620      	mov	r0, r4
 800cc68:	9207      	str	r2, [sp, #28]
 800cc6a:	f000 fcc1 	bl	800d5f0 <_Bfree>
 800cc6e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800cc72:	ea43 0102 	orr.w	r1, r3, r2
 800cc76:	9b04      	ldr	r3, [sp, #16]
 800cc78:	430b      	orrs	r3, r1
 800cc7a:	464d      	mov	r5, r9
 800cc7c:	d10f      	bne.n	800cc9e <_dtoa_r+0xa66>
 800cc7e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cc82:	d02a      	beq.n	800ccda <_dtoa_r+0xaa2>
 800cc84:	9b03      	ldr	r3, [sp, #12]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	dd02      	ble.n	800cc90 <_dtoa_r+0xa58>
 800cc8a:	9b02      	ldr	r3, [sp, #8]
 800cc8c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800cc90:	f88b a000 	strb.w	sl, [fp]
 800cc94:	e775      	b.n	800cb82 <_dtoa_r+0x94a>
 800cc96:	4638      	mov	r0, r7
 800cc98:	e7ba      	b.n	800cc10 <_dtoa_r+0x9d8>
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	e7e2      	b.n	800cc64 <_dtoa_r+0xa2c>
 800cc9e:	9b03      	ldr	r3, [sp, #12]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	db04      	blt.n	800ccae <_dtoa_r+0xa76>
 800cca4:	9906      	ldr	r1, [sp, #24]
 800cca6:	430b      	orrs	r3, r1
 800cca8:	9904      	ldr	r1, [sp, #16]
 800ccaa:	430b      	orrs	r3, r1
 800ccac:	d122      	bne.n	800ccf4 <_dtoa_r+0xabc>
 800ccae:	2a00      	cmp	r2, #0
 800ccb0:	ddee      	ble.n	800cc90 <_dtoa_r+0xa58>
 800ccb2:	ee18 1a10 	vmov	r1, s16
 800ccb6:	2201      	movs	r2, #1
 800ccb8:	4620      	mov	r0, r4
 800ccba:	f000 feb5 	bl	800da28 <__lshift>
 800ccbe:	4631      	mov	r1, r6
 800ccc0:	ee08 0a10 	vmov	s16, r0
 800ccc4:	f000 ff20 	bl	800db08 <__mcmp>
 800ccc8:	2800      	cmp	r0, #0
 800ccca:	dc03      	bgt.n	800ccd4 <_dtoa_r+0xa9c>
 800cccc:	d1e0      	bne.n	800cc90 <_dtoa_r+0xa58>
 800ccce:	f01a 0f01 	tst.w	sl, #1
 800ccd2:	d0dd      	beq.n	800cc90 <_dtoa_r+0xa58>
 800ccd4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ccd8:	d1d7      	bne.n	800cc8a <_dtoa_r+0xa52>
 800ccda:	2339      	movs	r3, #57	; 0x39
 800ccdc:	f88b 3000 	strb.w	r3, [fp]
 800cce0:	462b      	mov	r3, r5
 800cce2:	461d      	mov	r5, r3
 800cce4:	3b01      	subs	r3, #1
 800cce6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ccea:	2a39      	cmp	r2, #57	; 0x39
 800ccec:	d071      	beq.n	800cdd2 <_dtoa_r+0xb9a>
 800ccee:	3201      	adds	r2, #1
 800ccf0:	701a      	strb	r2, [r3, #0]
 800ccf2:	e746      	b.n	800cb82 <_dtoa_r+0x94a>
 800ccf4:	2a00      	cmp	r2, #0
 800ccf6:	dd07      	ble.n	800cd08 <_dtoa_r+0xad0>
 800ccf8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ccfc:	d0ed      	beq.n	800ccda <_dtoa_r+0xaa2>
 800ccfe:	f10a 0301 	add.w	r3, sl, #1
 800cd02:	f88b 3000 	strb.w	r3, [fp]
 800cd06:	e73c      	b.n	800cb82 <_dtoa_r+0x94a>
 800cd08:	9b05      	ldr	r3, [sp, #20]
 800cd0a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800cd0e:	4599      	cmp	r9, r3
 800cd10:	d047      	beq.n	800cda2 <_dtoa_r+0xb6a>
 800cd12:	ee18 1a10 	vmov	r1, s16
 800cd16:	2300      	movs	r3, #0
 800cd18:	220a      	movs	r2, #10
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f000 fc8a 	bl	800d634 <__multadd>
 800cd20:	45b8      	cmp	r8, r7
 800cd22:	ee08 0a10 	vmov	s16, r0
 800cd26:	f04f 0300 	mov.w	r3, #0
 800cd2a:	f04f 020a 	mov.w	r2, #10
 800cd2e:	4641      	mov	r1, r8
 800cd30:	4620      	mov	r0, r4
 800cd32:	d106      	bne.n	800cd42 <_dtoa_r+0xb0a>
 800cd34:	f000 fc7e 	bl	800d634 <__multadd>
 800cd38:	4680      	mov	r8, r0
 800cd3a:	4607      	mov	r7, r0
 800cd3c:	f109 0901 	add.w	r9, r9, #1
 800cd40:	e772      	b.n	800cc28 <_dtoa_r+0x9f0>
 800cd42:	f000 fc77 	bl	800d634 <__multadd>
 800cd46:	4639      	mov	r1, r7
 800cd48:	4680      	mov	r8, r0
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	220a      	movs	r2, #10
 800cd4e:	4620      	mov	r0, r4
 800cd50:	f000 fc70 	bl	800d634 <__multadd>
 800cd54:	4607      	mov	r7, r0
 800cd56:	e7f1      	b.n	800cd3c <_dtoa_r+0xb04>
 800cd58:	9b03      	ldr	r3, [sp, #12]
 800cd5a:	9302      	str	r3, [sp, #8]
 800cd5c:	9d01      	ldr	r5, [sp, #4]
 800cd5e:	ee18 0a10 	vmov	r0, s16
 800cd62:	4631      	mov	r1, r6
 800cd64:	f7ff f9da 	bl	800c11c <quorem>
 800cd68:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cd6c:	9b01      	ldr	r3, [sp, #4]
 800cd6e:	f805 ab01 	strb.w	sl, [r5], #1
 800cd72:	1aea      	subs	r2, r5, r3
 800cd74:	9b02      	ldr	r3, [sp, #8]
 800cd76:	4293      	cmp	r3, r2
 800cd78:	dd09      	ble.n	800cd8e <_dtoa_r+0xb56>
 800cd7a:	ee18 1a10 	vmov	r1, s16
 800cd7e:	2300      	movs	r3, #0
 800cd80:	220a      	movs	r2, #10
 800cd82:	4620      	mov	r0, r4
 800cd84:	f000 fc56 	bl	800d634 <__multadd>
 800cd88:	ee08 0a10 	vmov	s16, r0
 800cd8c:	e7e7      	b.n	800cd5e <_dtoa_r+0xb26>
 800cd8e:	9b02      	ldr	r3, [sp, #8]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	bfc8      	it	gt
 800cd94:	461d      	movgt	r5, r3
 800cd96:	9b01      	ldr	r3, [sp, #4]
 800cd98:	bfd8      	it	le
 800cd9a:	2501      	movle	r5, #1
 800cd9c:	441d      	add	r5, r3
 800cd9e:	f04f 0800 	mov.w	r8, #0
 800cda2:	ee18 1a10 	vmov	r1, s16
 800cda6:	2201      	movs	r2, #1
 800cda8:	4620      	mov	r0, r4
 800cdaa:	f000 fe3d 	bl	800da28 <__lshift>
 800cdae:	4631      	mov	r1, r6
 800cdb0:	ee08 0a10 	vmov	s16, r0
 800cdb4:	f000 fea8 	bl	800db08 <__mcmp>
 800cdb8:	2800      	cmp	r0, #0
 800cdba:	dc91      	bgt.n	800cce0 <_dtoa_r+0xaa8>
 800cdbc:	d102      	bne.n	800cdc4 <_dtoa_r+0xb8c>
 800cdbe:	f01a 0f01 	tst.w	sl, #1
 800cdc2:	d18d      	bne.n	800cce0 <_dtoa_r+0xaa8>
 800cdc4:	462b      	mov	r3, r5
 800cdc6:	461d      	mov	r5, r3
 800cdc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdcc:	2a30      	cmp	r2, #48	; 0x30
 800cdce:	d0fa      	beq.n	800cdc6 <_dtoa_r+0xb8e>
 800cdd0:	e6d7      	b.n	800cb82 <_dtoa_r+0x94a>
 800cdd2:	9a01      	ldr	r2, [sp, #4]
 800cdd4:	429a      	cmp	r2, r3
 800cdd6:	d184      	bne.n	800cce2 <_dtoa_r+0xaaa>
 800cdd8:	9b00      	ldr	r3, [sp, #0]
 800cdda:	3301      	adds	r3, #1
 800cddc:	9300      	str	r3, [sp, #0]
 800cdde:	2331      	movs	r3, #49	; 0x31
 800cde0:	7013      	strb	r3, [r2, #0]
 800cde2:	e6ce      	b.n	800cb82 <_dtoa_r+0x94a>
 800cde4:	4b09      	ldr	r3, [pc, #36]	; (800ce0c <_dtoa_r+0xbd4>)
 800cde6:	f7ff ba95 	b.w	800c314 <_dtoa_r+0xdc>
 800cdea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	f47f aa6e 	bne.w	800c2ce <_dtoa_r+0x96>
 800cdf2:	4b07      	ldr	r3, [pc, #28]	; (800ce10 <_dtoa_r+0xbd8>)
 800cdf4:	f7ff ba8e 	b.w	800c314 <_dtoa_r+0xdc>
 800cdf8:	9b02      	ldr	r3, [sp, #8]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	dcae      	bgt.n	800cd5c <_dtoa_r+0xb24>
 800cdfe:	9b06      	ldr	r3, [sp, #24]
 800ce00:	2b02      	cmp	r3, #2
 800ce02:	f73f aea8 	bgt.w	800cb56 <_dtoa_r+0x91e>
 800ce06:	e7a9      	b.n	800cd5c <_dtoa_r+0xb24>
 800ce08:	080116e8 	.word	0x080116e8
 800ce0c:	080118e1 	.word	0x080118e1
 800ce10:	08011669 	.word	0x08011669

0800ce14 <rshift>:
 800ce14:	6903      	ldr	r3, [r0, #16]
 800ce16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ce1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ce22:	f100 0414 	add.w	r4, r0, #20
 800ce26:	dd45      	ble.n	800ceb4 <rshift+0xa0>
 800ce28:	f011 011f 	ands.w	r1, r1, #31
 800ce2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ce30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ce34:	d10c      	bne.n	800ce50 <rshift+0x3c>
 800ce36:	f100 0710 	add.w	r7, r0, #16
 800ce3a:	4629      	mov	r1, r5
 800ce3c:	42b1      	cmp	r1, r6
 800ce3e:	d334      	bcc.n	800ceaa <rshift+0x96>
 800ce40:	1a9b      	subs	r3, r3, r2
 800ce42:	009b      	lsls	r3, r3, #2
 800ce44:	1eea      	subs	r2, r5, #3
 800ce46:	4296      	cmp	r6, r2
 800ce48:	bf38      	it	cc
 800ce4a:	2300      	movcc	r3, #0
 800ce4c:	4423      	add	r3, r4
 800ce4e:	e015      	b.n	800ce7c <rshift+0x68>
 800ce50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ce54:	f1c1 0820 	rsb	r8, r1, #32
 800ce58:	40cf      	lsrs	r7, r1
 800ce5a:	f105 0e04 	add.w	lr, r5, #4
 800ce5e:	46a1      	mov	r9, r4
 800ce60:	4576      	cmp	r6, lr
 800ce62:	46f4      	mov	ip, lr
 800ce64:	d815      	bhi.n	800ce92 <rshift+0x7e>
 800ce66:	1a9a      	subs	r2, r3, r2
 800ce68:	0092      	lsls	r2, r2, #2
 800ce6a:	3a04      	subs	r2, #4
 800ce6c:	3501      	adds	r5, #1
 800ce6e:	42ae      	cmp	r6, r5
 800ce70:	bf38      	it	cc
 800ce72:	2200      	movcc	r2, #0
 800ce74:	18a3      	adds	r3, r4, r2
 800ce76:	50a7      	str	r7, [r4, r2]
 800ce78:	b107      	cbz	r7, 800ce7c <rshift+0x68>
 800ce7a:	3304      	adds	r3, #4
 800ce7c:	1b1a      	subs	r2, r3, r4
 800ce7e:	42a3      	cmp	r3, r4
 800ce80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ce84:	bf08      	it	eq
 800ce86:	2300      	moveq	r3, #0
 800ce88:	6102      	str	r2, [r0, #16]
 800ce8a:	bf08      	it	eq
 800ce8c:	6143      	streq	r3, [r0, #20]
 800ce8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce92:	f8dc c000 	ldr.w	ip, [ip]
 800ce96:	fa0c fc08 	lsl.w	ip, ip, r8
 800ce9a:	ea4c 0707 	orr.w	r7, ip, r7
 800ce9e:	f849 7b04 	str.w	r7, [r9], #4
 800cea2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cea6:	40cf      	lsrs	r7, r1
 800cea8:	e7da      	b.n	800ce60 <rshift+0x4c>
 800ceaa:	f851 cb04 	ldr.w	ip, [r1], #4
 800ceae:	f847 cf04 	str.w	ip, [r7, #4]!
 800ceb2:	e7c3      	b.n	800ce3c <rshift+0x28>
 800ceb4:	4623      	mov	r3, r4
 800ceb6:	e7e1      	b.n	800ce7c <rshift+0x68>

0800ceb8 <__hexdig_fun>:
 800ceb8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cebc:	2b09      	cmp	r3, #9
 800cebe:	d802      	bhi.n	800cec6 <__hexdig_fun+0xe>
 800cec0:	3820      	subs	r0, #32
 800cec2:	b2c0      	uxtb	r0, r0
 800cec4:	4770      	bx	lr
 800cec6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ceca:	2b05      	cmp	r3, #5
 800cecc:	d801      	bhi.n	800ced2 <__hexdig_fun+0x1a>
 800cece:	3847      	subs	r0, #71	; 0x47
 800ced0:	e7f7      	b.n	800cec2 <__hexdig_fun+0xa>
 800ced2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ced6:	2b05      	cmp	r3, #5
 800ced8:	d801      	bhi.n	800cede <__hexdig_fun+0x26>
 800ceda:	3827      	subs	r0, #39	; 0x27
 800cedc:	e7f1      	b.n	800cec2 <__hexdig_fun+0xa>
 800cede:	2000      	movs	r0, #0
 800cee0:	4770      	bx	lr
	...

0800cee4 <__gethex>:
 800cee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cee8:	ed2d 8b02 	vpush	{d8}
 800ceec:	b089      	sub	sp, #36	; 0x24
 800ceee:	ee08 0a10 	vmov	s16, r0
 800cef2:	9304      	str	r3, [sp, #16]
 800cef4:	4bb4      	ldr	r3, [pc, #720]	; (800d1c8 <__gethex+0x2e4>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	9301      	str	r3, [sp, #4]
 800cefa:	4618      	mov	r0, r3
 800cefc:	468b      	mov	fp, r1
 800cefe:	4690      	mov	r8, r2
 800cf00:	f7f3 f986 	bl	8000210 <strlen>
 800cf04:	9b01      	ldr	r3, [sp, #4]
 800cf06:	f8db 2000 	ldr.w	r2, [fp]
 800cf0a:	4403      	add	r3, r0
 800cf0c:	4682      	mov	sl, r0
 800cf0e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cf12:	9305      	str	r3, [sp, #20]
 800cf14:	1c93      	adds	r3, r2, #2
 800cf16:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cf1a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cf1e:	32fe      	adds	r2, #254	; 0xfe
 800cf20:	18d1      	adds	r1, r2, r3
 800cf22:	461f      	mov	r7, r3
 800cf24:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cf28:	9100      	str	r1, [sp, #0]
 800cf2a:	2830      	cmp	r0, #48	; 0x30
 800cf2c:	d0f8      	beq.n	800cf20 <__gethex+0x3c>
 800cf2e:	f7ff ffc3 	bl	800ceb8 <__hexdig_fun>
 800cf32:	4604      	mov	r4, r0
 800cf34:	2800      	cmp	r0, #0
 800cf36:	d13a      	bne.n	800cfae <__gethex+0xca>
 800cf38:	9901      	ldr	r1, [sp, #4]
 800cf3a:	4652      	mov	r2, sl
 800cf3c:	4638      	mov	r0, r7
 800cf3e:	f001 fdb3 	bl	800eaa8 <strncmp>
 800cf42:	4605      	mov	r5, r0
 800cf44:	2800      	cmp	r0, #0
 800cf46:	d168      	bne.n	800d01a <__gethex+0x136>
 800cf48:	f817 000a 	ldrb.w	r0, [r7, sl]
 800cf4c:	eb07 060a 	add.w	r6, r7, sl
 800cf50:	f7ff ffb2 	bl	800ceb8 <__hexdig_fun>
 800cf54:	2800      	cmp	r0, #0
 800cf56:	d062      	beq.n	800d01e <__gethex+0x13a>
 800cf58:	4633      	mov	r3, r6
 800cf5a:	7818      	ldrb	r0, [r3, #0]
 800cf5c:	2830      	cmp	r0, #48	; 0x30
 800cf5e:	461f      	mov	r7, r3
 800cf60:	f103 0301 	add.w	r3, r3, #1
 800cf64:	d0f9      	beq.n	800cf5a <__gethex+0x76>
 800cf66:	f7ff ffa7 	bl	800ceb8 <__hexdig_fun>
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	fab0 f480 	clz	r4, r0
 800cf70:	0964      	lsrs	r4, r4, #5
 800cf72:	4635      	mov	r5, r6
 800cf74:	9300      	str	r3, [sp, #0]
 800cf76:	463a      	mov	r2, r7
 800cf78:	4616      	mov	r6, r2
 800cf7a:	3201      	adds	r2, #1
 800cf7c:	7830      	ldrb	r0, [r6, #0]
 800cf7e:	f7ff ff9b 	bl	800ceb8 <__hexdig_fun>
 800cf82:	2800      	cmp	r0, #0
 800cf84:	d1f8      	bne.n	800cf78 <__gethex+0x94>
 800cf86:	9901      	ldr	r1, [sp, #4]
 800cf88:	4652      	mov	r2, sl
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	f001 fd8c 	bl	800eaa8 <strncmp>
 800cf90:	b980      	cbnz	r0, 800cfb4 <__gethex+0xd0>
 800cf92:	b94d      	cbnz	r5, 800cfa8 <__gethex+0xc4>
 800cf94:	eb06 050a 	add.w	r5, r6, sl
 800cf98:	462a      	mov	r2, r5
 800cf9a:	4616      	mov	r6, r2
 800cf9c:	3201      	adds	r2, #1
 800cf9e:	7830      	ldrb	r0, [r6, #0]
 800cfa0:	f7ff ff8a 	bl	800ceb8 <__hexdig_fun>
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	d1f8      	bne.n	800cf9a <__gethex+0xb6>
 800cfa8:	1bad      	subs	r5, r5, r6
 800cfaa:	00ad      	lsls	r5, r5, #2
 800cfac:	e004      	b.n	800cfb8 <__gethex+0xd4>
 800cfae:	2400      	movs	r4, #0
 800cfb0:	4625      	mov	r5, r4
 800cfb2:	e7e0      	b.n	800cf76 <__gethex+0x92>
 800cfb4:	2d00      	cmp	r5, #0
 800cfb6:	d1f7      	bne.n	800cfa8 <__gethex+0xc4>
 800cfb8:	7833      	ldrb	r3, [r6, #0]
 800cfba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cfbe:	2b50      	cmp	r3, #80	; 0x50
 800cfc0:	d13b      	bne.n	800d03a <__gethex+0x156>
 800cfc2:	7873      	ldrb	r3, [r6, #1]
 800cfc4:	2b2b      	cmp	r3, #43	; 0x2b
 800cfc6:	d02c      	beq.n	800d022 <__gethex+0x13e>
 800cfc8:	2b2d      	cmp	r3, #45	; 0x2d
 800cfca:	d02e      	beq.n	800d02a <__gethex+0x146>
 800cfcc:	1c71      	adds	r1, r6, #1
 800cfce:	f04f 0900 	mov.w	r9, #0
 800cfd2:	7808      	ldrb	r0, [r1, #0]
 800cfd4:	f7ff ff70 	bl	800ceb8 <__hexdig_fun>
 800cfd8:	1e43      	subs	r3, r0, #1
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	2b18      	cmp	r3, #24
 800cfde:	d82c      	bhi.n	800d03a <__gethex+0x156>
 800cfe0:	f1a0 0210 	sub.w	r2, r0, #16
 800cfe4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cfe8:	f7ff ff66 	bl	800ceb8 <__hexdig_fun>
 800cfec:	1e43      	subs	r3, r0, #1
 800cfee:	b2db      	uxtb	r3, r3
 800cff0:	2b18      	cmp	r3, #24
 800cff2:	d91d      	bls.n	800d030 <__gethex+0x14c>
 800cff4:	f1b9 0f00 	cmp.w	r9, #0
 800cff8:	d000      	beq.n	800cffc <__gethex+0x118>
 800cffa:	4252      	negs	r2, r2
 800cffc:	4415      	add	r5, r2
 800cffe:	f8cb 1000 	str.w	r1, [fp]
 800d002:	b1e4      	cbz	r4, 800d03e <__gethex+0x15a>
 800d004:	9b00      	ldr	r3, [sp, #0]
 800d006:	2b00      	cmp	r3, #0
 800d008:	bf14      	ite	ne
 800d00a:	2700      	movne	r7, #0
 800d00c:	2706      	moveq	r7, #6
 800d00e:	4638      	mov	r0, r7
 800d010:	b009      	add	sp, #36	; 0x24
 800d012:	ecbd 8b02 	vpop	{d8}
 800d016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d01a:	463e      	mov	r6, r7
 800d01c:	4625      	mov	r5, r4
 800d01e:	2401      	movs	r4, #1
 800d020:	e7ca      	b.n	800cfb8 <__gethex+0xd4>
 800d022:	f04f 0900 	mov.w	r9, #0
 800d026:	1cb1      	adds	r1, r6, #2
 800d028:	e7d3      	b.n	800cfd2 <__gethex+0xee>
 800d02a:	f04f 0901 	mov.w	r9, #1
 800d02e:	e7fa      	b.n	800d026 <__gethex+0x142>
 800d030:	230a      	movs	r3, #10
 800d032:	fb03 0202 	mla	r2, r3, r2, r0
 800d036:	3a10      	subs	r2, #16
 800d038:	e7d4      	b.n	800cfe4 <__gethex+0x100>
 800d03a:	4631      	mov	r1, r6
 800d03c:	e7df      	b.n	800cffe <__gethex+0x11a>
 800d03e:	1bf3      	subs	r3, r6, r7
 800d040:	3b01      	subs	r3, #1
 800d042:	4621      	mov	r1, r4
 800d044:	2b07      	cmp	r3, #7
 800d046:	dc0b      	bgt.n	800d060 <__gethex+0x17c>
 800d048:	ee18 0a10 	vmov	r0, s16
 800d04c:	f000 fa90 	bl	800d570 <_Balloc>
 800d050:	4604      	mov	r4, r0
 800d052:	b940      	cbnz	r0, 800d066 <__gethex+0x182>
 800d054:	4b5d      	ldr	r3, [pc, #372]	; (800d1cc <__gethex+0x2e8>)
 800d056:	4602      	mov	r2, r0
 800d058:	21de      	movs	r1, #222	; 0xde
 800d05a:	485d      	ldr	r0, [pc, #372]	; (800d1d0 <__gethex+0x2ec>)
 800d05c:	f001 fdf4 	bl	800ec48 <__assert_func>
 800d060:	3101      	adds	r1, #1
 800d062:	105b      	asrs	r3, r3, #1
 800d064:	e7ee      	b.n	800d044 <__gethex+0x160>
 800d066:	f100 0914 	add.w	r9, r0, #20
 800d06a:	f04f 0b00 	mov.w	fp, #0
 800d06e:	f1ca 0301 	rsb	r3, sl, #1
 800d072:	f8cd 9008 	str.w	r9, [sp, #8]
 800d076:	f8cd b000 	str.w	fp, [sp]
 800d07a:	9306      	str	r3, [sp, #24]
 800d07c:	42b7      	cmp	r7, r6
 800d07e:	d340      	bcc.n	800d102 <__gethex+0x21e>
 800d080:	9802      	ldr	r0, [sp, #8]
 800d082:	9b00      	ldr	r3, [sp, #0]
 800d084:	f840 3b04 	str.w	r3, [r0], #4
 800d088:	eba0 0009 	sub.w	r0, r0, r9
 800d08c:	1080      	asrs	r0, r0, #2
 800d08e:	0146      	lsls	r6, r0, #5
 800d090:	6120      	str	r0, [r4, #16]
 800d092:	4618      	mov	r0, r3
 800d094:	f000 fb5e 	bl	800d754 <__hi0bits>
 800d098:	1a30      	subs	r0, r6, r0
 800d09a:	f8d8 6000 	ldr.w	r6, [r8]
 800d09e:	42b0      	cmp	r0, r6
 800d0a0:	dd63      	ble.n	800d16a <__gethex+0x286>
 800d0a2:	1b87      	subs	r7, r0, r6
 800d0a4:	4639      	mov	r1, r7
 800d0a6:	4620      	mov	r0, r4
 800d0a8:	f000 ff02 	bl	800deb0 <__any_on>
 800d0ac:	4682      	mov	sl, r0
 800d0ae:	b1a8      	cbz	r0, 800d0dc <__gethex+0x1f8>
 800d0b0:	1e7b      	subs	r3, r7, #1
 800d0b2:	1159      	asrs	r1, r3, #5
 800d0b4:	f003 021f 	and.w	r2, r3, #31
 800d0b8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d0bc:	f04f 0a01 	mov.w	sl, #1
 800d0c0:	fa0a f202 	lsl.w	r2, sl, r2
 800d0c4:	420a      	tst	r2, r1
 800d0c6:	d009      	beq.n	800d0dc <__gethex+0x1f8>
 800d0c8:	4553      	cmp	r3, sl
 800d0ca:	dd05      	ble.n	800d0d8 <__gethex+0x1f4>
 800d0cc:	1eb9      	subs	r1, r7, #2
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	f000 feee 	bl	800deb0 <__any_on>
 800d0d4:	2800      	cmp	r0, #0
 800d0d6:	d145      	bne.n	800d164 <__gethex+0x280>
 800d0d8:	f04f 0a02 	mov.w	sl, #2
 800d0dc:	4639      	mov	r1, r7
 800d0de:	4620      	mov	r0, r4
 800d0e0:	f7ff fe98 	bl	800ce14 <rshift>
 800d0e4:	443d      	add	r5, r7
 800d0e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d0ea:	42ab      	cmp	r3, r5
 800d0ec:	da4c      	bge.n	800d188 <__gethex+0x2a4>
 800d0ee:	ee18 0a10 	vmov	r0, s16
 800d0f2:	4621      	mov	r1, r4
 800d0f4:	f000 fa7c 	bl	800d5f0 <_Bfree>
 800d0f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	6013      	str	r3, [r2, #0]
 800d0fe:	27a3      	movs	r7, #163	; 0xa3
 800d100:	e785      	b.n	800d00e <__gethex+0x12a>
 800d102:	1e73      	subs	r3, r6, #1
 800d104:	9a05      	ldr	r2, [sp, #20]
 800d106:	9303      	str	r3, [sp, #12]
 800d108:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d10c:	4293      	cmp	r3, r2
 800d10e:	d019      	beq.n	800d144 <__gethex+0x260>
 800d110:	f1bb 0f20 	cmp.w	fp, #32
 800d114:	d107      	bne.n	800d126 <__gethex+0x242>
 800d116:	9b02      	ldr	r3, [sp, #8]
 800d118:	9a00      	ldr	r2, [sp, #0]
 800d11a:	f843 2b04 	str.w	r2, [r3], #4
 800d11e:	9302      	str	r3, [sp, #8]
 800d120:	2300      	movs	r3, #0
 800d122:	9300      	str	r3, [sp, #0]
 800d124:	469b      	mov	fp, r3
 800d126:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d12a:	f7ff fec5 	bl	800ceb8 <__hexdig_fun>
 800d12e:	9b00      	ldr	r3, [sp, #0]
 800d130:	f000 000f 	and.w	r0, r0, #15
 800d134:	fa00 f00b 	lsl.w	r0, r0, fp
 800d138:	4303      	orrs	r3, r0
 800d13a:	9300      	str	r3, [sp, #0]
 800d13c:	f10b 0b04 	add.w	fp, fp, #4
 800d140:	9b03      	ldr	r3, [sp, #12]
 800d142:	e00d      	b.n	800d160 <__gethex+0x27c>
 800d144:	9b03      	ldr	r3, [sp, #12]
 800d146:	9a06      	ldr	r2, [sp, #24]
 800d148:	4413      	add	r3, r2
 800d14a:	42bb      	cmp	r3, r7
 800d14c:	d3e0      	bcc.n	800d110 <__gethex+0x22c>
 800d14e:	4618      	mov	r0, r3
 800d150:	9901      	ldr	r1, [sp, #4]
 800d152:	9307      	str	r3, [sp, #28]
 800d154:	4652      	mov	r2, sl
 800d156:	f001 fca7 	bl	800eaa8 <strncmp>
 800d15a:	9b07      	ldr	r3, [sp, #28]
 800d15c:	2800      	cmp	r0, #0
 800d15e:	d1d7      	bne.n	800d110 <__gethex+0x22c>
 800d160:	461e      	mov	r6, r3
 800d162:	e78b      	b.n	800d07c <__gethex+0x198>
 800d164:	f04f 0a03 	mov.w	sl, #3
 800d168:	e7b8      	b.n	800d0dc <__gethex+0x1f8>
 800d16a:	da0a      	bge.n	800d182 <__gethex+0x29e>
 800d16c:	1a37      	subs	r7, r6, r0
 800d16e:	4621      	mov	r1, r4
 800d170:	ee18 0a10 	vmov	r0, s16
 800d174:	463a      	mov	r2, r7
 800d176:	f000 fc57 	bl	800da28 <__lshift>
 800d17a:	1bed      	subs	r5, r5, r7
 800d17c:	4604      	mov	r4, r0
 800d17e:	f100 0914 	add.w	r9, r0, #20
 800d182:	f04f 0a00 	mov.w	sl, #0
 800d186:	e7ae      	b.n	800d0e6 <__gethex+0x202>
 800d188:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d18c:	42a8      	cmp	r0, r5
 800d18e:	dd72      	ble.n	800d276 <__gethex+0x392>
 800d190:	1b45      	subs	r5, r0, r5
 800d192:	42ae      	cmp	r6, r5
 800d194:	dc36      	bgt.n	800d204 <__gethex+0x320>
 800d196:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	d02a      	beq.n	800d1f4 <__gethex+0x310>
 800d19e:	2b03      	cmp	r3, #3
 800d1a0:	d02c      	beq.n	800d1fc <__gethex+0x318>
 800d1a2:	2b01      	cmp	r3, #1
 800d1a4:	d11c      	bne.n	800d1e0 <__gethex+0x2fc>
 800d1a6:	42ae      	cmp	r6, r5
 800d1a8:	d11a      	bne.n	800d1e0 <__gethex+0x2fc>
 800d1aa:	2e01      	cmp	r6, #1
 800d1ac:	d112      	bne.n	800d1d4 <__gethex+0x2f0>
 800d1ae:	9a04      	ldr	r2, [sp, #16]
 800d1b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d1b4:	6013      	str	r3, [r2, #0]
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	6123      	str	r3, [r4, #16]
 800d1ba:	f8c9 3000 	str.w	r3, [r9]
 800d1be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d1c0:	2762      	movs	r7, #98	; 0x62
 800d1c2:	601c      	str	r4, [r3, #0]
 800d1c4:	e723      	b.n	800d00e <__gethex+0x12a>
 800d1c6:	bf00      	nop
 800d1c8:	08011760 	.word	0x08011760
 800d1cc:	080116e8 	.word	0x080116e8
 800d1d0:	080116f9 	.word	0x080116f9
 800d1d4:	1e71      	subs	r1, r6, #1
 800d1d6:	4620      	mov	r0, r4
 800d1d8:	f000 fe6a 	bl	800deb0 <__any_on>
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	d1e6      	bne.n	800d1ae <__gethex+0x2ca>
 800d1e0:	ee18 0a10 	vmov	r0, s16
 800d1e4:	4621      	mov	r1, r4
 800d1e6:	f000 fa03 	bl	800d5f0 <_Bfree>
 800d1ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	6013      	str	r3, [r2, #0]
 800d1f0:	2750      	movs	r7, #80	; 0x50
 800d1f2:	e70c      	b.n	800d00e <__gethex+0x12a>
 800d1f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d1f2      	bne.n	800d1e0 <__gethex+0x2fc>
 800d1fa:	e7d8      	b.n	800d1ae <__gethex+0x2ca>
 800d1fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d1d5      	bne.n	800d1ae <__gethex+0x2ca>
 800d202:	e7ed      	b.n	800d1e0 <__gethex+0x2fc>
 800d204:	1e6f      	subs	r7, r5, #1
 800d206:	f1ba 0f00 	cmp.w	sl, #0
 800d20a:	d131      	bne.n	800d270 <__gethex+0x38c>
 800d20c:	b127      	cbz	r7, 800d218 <__gethex+0x334>
 800d20e:	4639      	mov	r1, r7
 800d210:	4620      	mov	r0, r4
 800d212:	f000 fe4d 	bl	800deb0 <__any_on>
 800d216:	4682      	mov	sl, r0
 800d218:	117b      	asrs	r3, r7, #5
 800d21a:	2101      	movs	r1, #1
 800d21c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d220:	f007 071f 	and.w	r7, r7, #31
 800d224:	fa01 f707 	lsl.w	r7, r1, r7
 800d228:	421f      	tst	r7, r3
 800d22a:	4629      	mov	r1, r5
 800d22c:	4620      	mov	r0, r4
 800d22e:	bf18      	it	ne
 800d230:	f04a 0a02 	orrne.w	sl, sl, #2
 800d234:	1b76      	subs	r6, r6, r5
 800d236:	f7ff fded 	bl	800ce14 <rshift>
 800d23a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d23e:	2702      	movs	r7, #2
 800d240:	f1ba 0f00 	cmp.w	sl, #0
 800d244:	d048      	beq.n	800d2d8 <__gethex+0x3f4>
 800d246:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d24a:	2b02      	cmp	r3, #2
 800d24c:	d015      	beq.n	800d27a <__gethex+0x396>
 800d24e:	2b03      	cmp	r3, #3
 800d250:	d017      	beq.n	800d282 <__gethex+0x39e>
 800d252:	2b01      	cmp	r3, #1
 800d254:	d109      	bne.n	800d26a <__gethex+0x386>
 800d256:	f01a 0f02 	tst.w	sl, #2
 800d25a:	d006      	beq.n	800d26a <__gethex+0x386>
 800d25c:	f8d9 0000 	ldr.w	r0, [r9]
 800d260:	ea4a 0a00 	orr.w	sl, sl, r0
 800d264:	f01a 0f01 	tst.w	sl, #1
 800d268:	d10e      	bne.n	800d288 <__gethex+0x3a4>
 800d26a:	f047 0710 	orr.w	r7, r7, #16
 800d26e:	e033      	b.n	800d2d8 <__gethex+0x3f4>
 800d270:	f04f 0a01 	mov.w	sl, #1
 800d274:	e7d0      	b.n	800d218 <__gethex+0x334>
 800d276:	2701      	movs	r7, #1
 800d278:	e7e2      	b.n	800d240 <__gethex+0x35c>
 800d27a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d27c:	f1c3 0301 	rsb	r3, r3, #1
 800d280:	9315      	str	r3, [sp, #84]	; 0x54
 800d282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d284:	2b00      	cmp	r3, #0
 800d286:	d0f0      	beq.n	800d26a <__gethex+0x386>
 800d288:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d28c:	f104 0314 	add.w	r3, r4, #20
 800d290:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d294:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d298:	f04f 0c00 	mov.w	ip, #0
 800d29c:	4618      	mov	r0, r3
 800d29e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2a2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d2a6:	d01c      	beq.n	800d2e2 <__gethex+0x3fe>
 800d2a8:	3201      	adds	r2, #1
 800d2aa:	6002      	str	r2, [r0, #0]
 800d2ac:	2f02      	cmp	r7, #2
 800d2ae:	f104 0314 	add.w	r3, r4, #20
 800d2b2:	d13f      	bne.n	800d334 <__gethex+0x450>
 800d2b4:	f8d8 2000 	ldr.w	r2, [r8]
 800d2b8:	3a01      	subs	r2, #1
 800d2ba:	42b2      	cmp	r2, r6
 800d2bc:	d10a      	bne.n	800d2d4 <__gethex+0x3f0>
 800d2be:	1171      	asrs	r1, r6, #5
 800d2c0:	2201      	movs	r2, #1
 800d2c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d2c6:	f006 061f 	and.w	r6, r6, #31
 800d2ca:	fa02 f606 	lsl.w	r6, r2, r6
 800d2ce:	421e      	tst	r6, r3
 800d2d0:	bf18      	it	ne
 800d2d2:	4617      	movne	r7, r2
 800d2d4:	f047 0720 	orr.w	r7, r7, #32
 800d2d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d2da:	601c      	str	r4, [r3, #0]
 800d2dc:	9b04      	ldr	r3, [sp, #16]
 800d2de:	601d      	str	r5, [r3, #0]
 800d2e0:	e695      	b.n	800d00e <__gethex+0x12a>
 800d2e2:	4299      	cmp	r1, r3
 800d2e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800d2e8:	d8d8      	bhi.n	800d29c <__gethex+0x3b8>
 800d2ea:	68a3      	ldr	r3, [r4, #8]
 800d2ec:	459b      	cmp	fp, r3
 800d2ee:	db19      	blt.n	800d324 <__gethex+0x440>
 800d2f0:	6861      	ldr	r1, [r4, #4]
 800d2f2:	ee18 0a10 	vmov	r0, s16
 800d2f6:	3101      	adds	r1, #1
 800d2f8:	f000 f93a 	bl	800d570 <_Balloc>
 800d2fc:	4681      	mov	r9, r0
 800d2fe:	b918      	cbnz	r0, 800d308 <__gethex+0x424>
 800d300:	4b1a      	ldr	r3, [pc, #104]	; (800d36c <__gethex+0x488>)
 800d302:	4602      	mov	r2, r0
 800d304:	2184      	movs	r1, #132	; 0x84
 800d306:	e6a8      	b.n	800d05a <__gethex+0x176>
 800d308:	6922      	ldr	r2, [r4, #16]
 800d30a:	3202      	adds	r2, #2
 800d30c:	f104 010c 	add.w	r1, r4, #12
 800d310:	0092      	lsls	r2, r2, #2
 800d312:	300c      	adds	r0, #12
 800d314:	f000 f91e 	bl	800d554 <memcpy>
 800d318:	4621      	mov	r1, r4
 800d31a:	ee18 0a10 	vmov	r0, s16
 800d31e:	f000 f967 	bl	800d5f0 <_Bfree>
 800d322:	464c      	mov	r4, r9
 800d324:	6923      	ldr	r3, [r4, #16]
 800d326:	1c5a      	adds	r2, r3, #1
 800d328:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d32c:	6122      	str	r2, [r4, #16]
 800d32e:	2201      	movs	r2, #1
 800d330:	615a      	str	r2, [r3, #20]
 800d332:	e7bb      	b.n	800d2ac <__gethex+0x3c8>
 800d334:	6922      	ldr	r2, [r4, #16]
 800d336:	455a      	cmp	r2, fp
 800d338:	dd0b      	ble.n	800d352 <__gethex+0x46e>
 800d33a:	2101      	movs	r1, #1
 800d33c:	4620      	mov	r0, r4
 800d33e:	f7ff fd69 	bl	800ce14 <rshift>
 800d342:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d346:	3501      	adds	r5, #1
 800d348:	42ab      	cmp	r3, r5
 800d34a:	f6ff aed0 	blt.w	800d0ee <__gethex+0x20a>
 800d34e:	2701      	movs	r7, #1
 800d350:	e7c0      	b.n	800d2d4 <__gethex+0x3f0>
 800d352:	f016 061f 	ands.w	r6, r6, #31
 800d356:	d0fa      	beq.n	800d34e <__gethex+0x46a>
 800d358:	4453      	add	r3, sl
 800d35a:	f1c6 0620 	rsb	r6, r6, #32
 800d35e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d362:	f000 f9f7 	bl	800d754 <__hi0bits>
 800d366:	42b0      	cmp	r0, r6
 800d368:	dbe7      	blt.n	800d33a <__gethex+0x456>
 800d36a:	e7f0      	b.n	800d34e <__gethex+0x46a>
 800d36c:	080116e8 	.word	0x080116e8

0800d370 <L_shift>:
 800d370:	f1c2 0208 	rsb	r2, r2, #8
 800d374:	0092      	lsls	r2, r2, #2
 800d376:	b570      	push	{r4, r5, r6, lr}
 800d378:	f1c2 0620 	rsb	r6, r2, #32
 800d37c:	6843      	ldr	r3, [r0, #4]
 800d37e:	6804      	ldr	r4, [r0, #0]
 800d380:	fa03 f506 	lsl.w	r5, r3, r6
 800d384:	432c      	orrs	r4, r5
 800d386:	40d3      	lsrs	r3, r2
 800d388:	6004      	str	r4, [r0, #0]
 800d38a:	f840 3f04 	str.w	r3, [r0, #4]!
 800d38e:	4288      	cmp	r0, r1
 800d390:	d3f4      	bcc.n	800d37c <L_shift+0xc>
 800d392:	bd70      	pop	{r4, r5, r6, pc}

0800d394 <__match>:
 800d394:	b530      	push	{r4, r5, lr}
 800d396:	6803      	ldr	r3, [r0, #0]
 800d398:	3301      	adds	r3, #1
 800d39a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d39e:	b914      	cbnz	r4, 800d3a6 <__match+0x12>
 800d3a0:	6003      	str	r3, [r0, #0]
 800d3a2:	2001      	movs	r0, #1
 800d3a4:	bd30      	pop	{r4, r5, pc}
 800d3a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d3ae:	2d19      	cmp	r5, #25
 800d3b0:	bf98      	it	ls
 800d3b2:	3220      	addls	r2, #32
 800d3b4:	42a2      	cmp	r2, r4
 800d3b6:	d0f0      	beq.n	800d39a <__match+0x6>
 800d3b8:	2000      	movs	r0, #0
 800d3ba:	e7f3      	b.n	800d3a4 <__match+0x10>

0800d3bc <__hexnan>:
 800d3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c0:	680b      	ldr	r3, [r1, #0]
 800d3c2:	115e      	asrs	r6, r3, #5
 800d3c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d3c8:	f013 031f 	ands.w	r3, r3, #31
 800d3cc:	b087      	sub	sp, #28
 800d3ce:	bf18      	it	ne
 800d3d0:	3604      	addne	r6, #4
 800d3d2:	2500      	movs	r5, #0
 800d3d4:	1f37      	subs	r7, r6, #4
 800d3d6:	4690      	mov	r8, r2
 800d3d8:	6802      	ldr	r2, [r0, #0]
 800d3da:	9301      	str	r3, [sp, #4]
 800d3dc:	4682      	mov	sl, r0
 800d3de:	f846 5c04 	str.w	r5, [r6, #-4]
 800d3e2:	46b9      	mov	r9, r7
 800d3e4:	463c      	mov	r4, r7
 800d3e6:	9502      	str	r5, [sp, #8]
 800d3e8:	46ab      	mov	fp, r5
 800d3ea:	7851      	ldrb	r1, [r2, #1]
 800d3ec:	1c53      	adds	r3, r2, #1
 800d3ee:	9303      	str	r3, [sp, #12]
 800d3f0:	b341      	cbz	r1, 800d444 <__hexnan+0x88>
 800d3f2:	4608      	mov	r0, r1
 800d3f4:	9205      	str	r2, [sp, #20]
 800d3f6:	9104      	str	r1, [sp, #16]
 800d3f8:	f7ff fd5e 	bl	800ceb8 <__hexdig_fun>
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	d14f      	bne.n	800d4a0 <__hexnan+0xe4>
 800d400:	9904      	ldr	r1, [sp, #16]
 800d402:	9a05      	ldr	r2, [sp, #20]
 800d404:	2920      	cmp	r1, #32
 800d406:	d818      	bhi.n	800d43a <__hexnan+0x7e>
 800d408:	9b02      	ldr	r3, [sp, #8]
 800d40a:	459b      	cmp	fp, r3
 800d40c:	dd13      	ble.n	800d436 <__hexnan+0x7a>
 800d40e:	454c      	cmp	r4, r9
 800d410:	d206      	bcs.n	800d420 <__hexnan+0x64>
 800d412:	2d07      	cmp	r5, #7
 800d414:	dc04      	bgt.n	800d420 <__hexnan+0x64>
 800d416:	462a      	mov	r2, r5
 800d418:	4649      	mov	r1, r9
 800d41a:	4620      	mov	r0, r4
 800d41c:	f7ff ffa8 	bl	800d370 <L_shift>
 800d420:	4544      	cmp	r4, r8
 800d422:	d950      	bls.n	800d4c6 <__hexnan+0x10a>
 800d424:	2300      	movs	r3, #0
 800d426:	f1a4 0904 	sub.w	r9, r4, #4
 800d42a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d42e:	f8cd b008 	str.w	fp, [sp, #8]
 800d432:	464c      	mov	r4, r9
 800d434:	461d      	mov	r5, r3
 800d436:	9a03      	ldr	r2, [sp, #12]
 800d438:	e7d7      	b.n	800d3ea <__hexnan+0x2e>
 800d43a:	2929      	cmp	r1, #41	; 0x29
 800d43c:	d156      	bne.n	800d4ec <__hexnan+0x130>
 800d43e:	3202      	adds	r2, #2
 800d440:	f8ca 2000 	str.w	r2, [sl]
 800d444:	f1bb 0f00 	cmp.w	fp, #0
 800d448:	d050      	beq.n	800d4ec <__hexnan+0x130>
 800d44a:	454c      	cmp	r4, r9
 800d44c:	d206      	bcs.n	800d45c <__hexnan+0xa0>
 800d44e:	2d07      	cmp	r5, #7
 800d450:	dc04      	bgt.n	800d45c <__hexnan+0xa0>
 800d452:	462a      	mov	r2, r5
 800d454:	4649      	mov	r1, r9
 800d456:	4620      	mov	r0, r4
 800d458:	f7ff ff8a 	bl	800d370 <L_shift>
 800d45c:	4544      	cmp	r4, r8
 800d45e:	d934      	bls.n	800d4ca <__hexnan+0x10e>
 800d460:	f1a8 0204 	sub.w	r2, r8, #4
 800d464:	4623      	mov	r3, r4
 800d466:	f853 1b04 	ldr.w	r1, [r3], #4
 800d46a:	f842 1f04 	str.w	r1, [r2, #4]!
 800d46e:	429f      	cmp	r7, r3
 800d470:	d2f9      	bcs.n	800d466 <__hexnan+0xaa>
 800d472:	1b3b      	subs	r3, r7, r4
 800d474:	f023 0303 	bic.w	r3, r3, #3
 800d478:	3304      	adds	r3, #4
 800d47a:	3401      	adds	r4, #1
 800d47c:	3e03      	subs	r6, #3
 800d47e:	42b4      	cmp	r4, r6
 800d480:	bf88      	it	hi
 800d482:	2304      	movhi	r3, #4
 800d484:	4443      	add	r3, r8
 800d486:	2200      	movs	r2, #0
 800d488:	f843 2b04 	str.w	r2, [r3], #4
 800d48c:	429f      	cmp	r7, r3
 800d48e:	d2fb      	bcs.n	800d488 <__hexnan+0xcc>
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	b91b      	cbnz	r3, 800d49c <__hexnan+0xe0>
 800d494:	4547      	cmp	r7, r8
 800d496:	d127      	bne.n	800d4e8 <__hexnan+0x12c>
 800d498:	2301      	movs	r3, #1
 800d49a:	603b      	str	r3, [r7, #0]
 800d49c:	2005      	movs	r0, #5
 800d49e:	e026      	b.n	800d4ee <__hexnan+0x132>
 800d4a0:	3501      	adds	r5, #1
 800d4a2:	2d08      	cmp	r5, #8
 800d4a4:	f10b 0b01 	add.w	fp, fp, #1
 800d4a8:	dd06      	ble.n	800d4b8 <__hexnan+0xfc>
 800d4aa:	4544      	cmp	r4, r8
 800d4ac:	d9c3      	bls.n	800d436 <__hexnan+0x7a>
 800d4ae:	2300      	movs	r3, #0
 800d4b0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d4b4:	2501      	movs	r5, #1
 800d4b6:	3c04      	subs	r4, #4
 800d4b8:	6822      	ldr	r2, [r4, #0]
 800d4ba:	f000 000f 	and.w	r0, r0, #15
 800d4be:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d4c2:	6022      	str	r2, [r4, #0]
 800d4c4:	e7b7      	b.n	800d436 <__hexnan+0x7a>
 800d4c6:	2508      	movs	r5, #8
 800d4c8:	e7b5      	b.n	800d436 <__hexnan+0x7a>
 800d4ca:	9b01      	ldr	r3, [sp, #4]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d0df      	beq.n	800d490 <__hexnan+0xd4>
 800d4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d4d4:	f1c3 0320 	rsb	r3, r3, #32
 800d4d8:	fa22 f303 	lsr.w	r3, r2, r3
 800d4dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d4e0:	401a      	ands	r2, r3
 800d4e2:	f846 2c04 	str.w	r2, [r6, #-4]
 800d4e6:	e7d3      	b.n	800d490 <__hexnan+0xd4>
 800d4e8:	3f04      	subs	r7, #4
 800d4ea:	e7d1      	b.n	800d490 <__hexnan+0xd4>
 800d4ec:	2004      	movs	r0, #4
 800d4ee:	b007      	add	sp, #28
 800d4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d4f4 <_localeconv_r>:
 800d4f4:	4800      	ldr	r0, [pc, #0]	; (800d4f8 <_localeconv_r+0x4>)
 800d4f6:	4770      	bx	lr
 800d4f8:	2000016c 	.word	0x2000016c

0800d4fc <_lseek_r>:
 800d4fc:	b538      	push	{r3, r4, r5, lr}
 800d4fe:	4d07      	ldr	r5, [pc, #28]	; (800d51c <_lseek_r+0x20>)
 800d500:	4604      	mov	r4, r0
 800d502:	4608      	mov	r0, r1
 800d504:	4611      	mov	r1, r2
 800d506:	2200      	movs	r2, #0
 800d508:	602a      	str	r2, [r5, #0]
 800d50a:	461a      	mov	r2, r3
 800d50c:	f7f7 fed8 	bl	80052c0 <_lseek>
 800d510:	1c43      	adds	r3, r0, #1
 800d512:	d102      	bne.n	800d51a <_lseek_r+0x1e>
 800d514:	682b      	ldr	r3, [r5, #0]
 800d516:	b103      	cbz	r3, 800d51a <_lseek_r+0x1e>
 800d518:	6023      	str	r3, [r4, #0]
 800d51a:	bd38      	pop	{r3, r4, r5, pc}
 800d51c:	20001194 	.word	0x20001194

0800d520 <malloc>:
 800d520:	4b02      	ldr	r3, [pc, #8]	; (800d52c <malloc+0xc>)
 800d522:	4601      	mov	r1, r0
 800d524:	6818      	ldr	r0, [r3, #0]
 800d526:	f000 bd67 	b.w	800dff8 <_malloc_r>
 800d52a:	bf00      	nop
 800d52c:	20000014 	.word	0x20000014

0800d530 <__ascii_mbtowc>:
 800d530:	b082      	sub	sp, #8
 800d532:	b901      	cbnz	r1, 800d536 <__ascii_mbtowc+0x6>
 800d534:	a901      	add	r1, sp, #4
 800d536:	b142      	cbz	r2, 800d54a <__ascii_mbtowc+0x1a>
 800d538:	b14b      	cbz	r3, 800d54e <__ascii_mbtowc+0x1e>
 800d53a:	7813      	ldrb	r3, [r2, #0]
 800d53c:	600b      	str	r3, [r1, #0]
 800d53e:	7812      	ldrb	r2, [r2, #0]
 800d540:	1e10      	subs	r0, r2, #0
 800d542:	bf18      	it	ne
 800d544:	2001      	movne	r0, #1
 800d546:	b002      	add	sp, #8
 800d548:	4770      	bx	lr
 800d54a:	4610      	mov	r0, r2
 800d54c:	e7fb      	b.n	800d546 <__ascii_mbtowc+0x16>
 800d54e:	f06f 0001 	mvn.w	r0, #1
 800d552:	e7f8      	b.n	800d546 <__ascii_mbtowc+0x16>

0800d554 <memcpy>:
 800d554:	440a      	add	r2, r1
 800d556:	4291      	cmp	r1, r2
 800d558:	f100 33ff 	add.w	r3, r0, #4294967295
 800d55c:	d100      	bne.n	800d560 <memcpy+0xc>
 800d55e:	4770      	bx	lr
 800d560:	b510      	push	{r4, lr}
 800d562:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d566:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d56a:	4291      	cmp	r1, r2
 800d56c:	d1f9      	bne.n	800d562 <memcpy+0xe>
 800d56e:	bd10      	pop	{r4, pc}

0800d570 <_Balloc>:
 800d570:	b570      	push	{r4, r5, r6, lr}
 800d572:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d574:	4604      	mov	r4, r0
 800d576:	460d      	mov	r5, r1
 800d578:	b976      	cbnz	r6, 800d598 <_Balloc+0x28>
 800d57a:	2010      	movs	r0, #16
 800d57c:	f7ff ffd0 	bl	800d520 <malloc>
 800d580:	4602      	mov	r2, r0
 800d582:	6260      	str	r0, [r4, #36]	; 0x24
 800d584:	b920      	cbnz	r0, 800d590 <_Balloc+0x20>
 800d586:	4b18      	ldr	r3, [pc, #96]	; (800d5e8 <_Balloc+0x78>)
 800d588:	4818      	ldr	r0, [pc, #96]	; (800d5ec <_Balloc+0x7c>)
 800d58a:	2166      	movs	r1, #102	; 0x66
 800d58c:	f001 fb5c 	bl	800ec48 <__assert_func>
 800d590:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d594:	6006      	str	r6, [r0, #0]
 800d596:	60c6      	str	r6, [r0, #12]
 800d598:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d59a:	68f3      	ldr	r3, [r6, #12]
 800d59c:	b183      	cbz	r3, 800d5c0 <_Balloc+0x50>
 800d59e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5a0:	68db      	ldr	r3, [r3, #12]
 800d5a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d5a6:	b9b8      	cbnz	r0, 800d5d8 <_Balloc+0x68>
 800d5a8:	2101      	movs	r1, #1
 800d5aa:	fa01 f605 	lsl.w	r6, r1, r5
 800d5ae:	1d72      	adds	r2, r6, #5
 800d5b0:	0092      	lsls	r2, r2, #2
 800d5b2:	4620      	mov	r0, r4
 800d5b4:	f000 fc9d 	bl	800def2 <_calloc_r>
 800d5b8:	b160      	cbz	r0, 800d5d4 <_Balloc+0x64>
 800d5ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5be:	e00e      	b.n	800d5de <_Balloc+0x6e>
 800d5c0:	2221      	movs	r2, #33	; 0x21
 800d5c2:	2104      	movs	r1, #4
 800d5c4:	4620      	mov	r0, r4
 800d5c6:	f000 fc94 	bl	800def2 <_calloc_r>
 800d5ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5cc:	60f0      	str	r0, [r6, #12]
 800d5ce:	68db      	ldr	r3, [r3, #12]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d1e4      	bne.n	800d59e <_Balloc+0x2e>
 800d5d4:	2000      	movs	r0, #0
 800d5d6:	bd70      	pop	{r4, r5, r6, pc}
 800d5d8:	6802      	ldr	r2, [r0, #0]
 800d5da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d5de:	2300      	movs	r3, #0
 800d5e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d5e4:	e7f7      	b.n	800d5d6 <_Balloc+0x66>
 800d5e6:	bf00      	nop
 800d5e8:	08011676 	.word	0x08011676
 800d5ec:	08011774 	.word	0x08011774

0800d5f0 <_Bfree>:
 800d5f0:	b570      	push	{r4, r5, r6, lr}
 800d5f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d5f4:	4605      	mov	r5, r0
 800d5f6:	460c      	mov	r4, r1
 800d5f8:	b976      	cbnz	r6, 800d618 <_Bfree+0x28>
 800d5fa:	2010      	movs	r0, #16
 800d5fc:	f7ff ff90 	bl	800d520 <malloc>
 800d600:	4602      	mov	r2, r0
 800d602:	6268      	str	r0, [r5, #36]	; 0x24
 800d604:	b920      	cbnz	r0, 800d610 <_Bfree+0x20>
 800d606:	4b09      	ldr	r3, [pc, #36]	; (800d62c <_Bfree+0x3c>)
 800d608:	4809      	ldr	r0, [pc, #36]	; (800d630 <_Bfree+0x40>)
 800d60a:	218a      	movs	r1, #138	; 0x8a
 800d60c:	f001 fb1c 	bl	800ec48 <__assert_func>
 800d610:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d614:	6006      	str	r6, [r0, #0]
 800d616:	60c6      	str	r6, [r0, #12]
 800d618:	b13c      	cbz	r4, 800d62a <_Bfree+0x3a>
 800d61a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d61c:	6862      	ldr	r2, [r4, #4]
 800d61e:	68db      	ldr	r3, [r3, #12]
 800d620:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d624:	6021      	str	r1, [r4, #0]
 800d626:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d62a:	bd70      	pop	{r4, r5, r6, pc}
 800d62c:	08011676 	.word	0x08011676
 800d630:	08011774 	.word	0x08011774

0800d634 <__multadd>:
 800d634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d638:	690d      	ldr	r5, [r1, #16]
 800d63a:	4607      	mov	r7, r0
 800d63c:	460c      	mov	r4, r1
 800d63e:	461e      	mov	r6, r3
 800d640:	f101 0c14 	add.w	ip, r1, #20
 800d644:	2000      	movs	r0, #0
 800d646:	f8dc 3000 	ldr.w	r3, [ip]
 800d64a:	b299      	uxth	r1, r3
 800d64c:	fb02 6101 	mla	r1, r2, r1, r6
 800d650:	0c1e      	lsrs	r6, r3, #16
 800d652:	0c0b      	lsrs	r3, r1, #16
 800d654:	fb02 3306 	mla	r3, r2, r6, r3
 800d658:	b289      	uxth	r1, r1
 800d65a:	3001      	adds	r0, #1
 800d65c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d660:	4285      	cmp	r5, r0
 800d662:	f84c 1b04 	str.w	r1, [ip], #4
 800d666:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d66a:	dcec      	bgt.n	800d646 <__multadd+0x12>
 800d66c:	b30e      	cbz	r6, 800d6b2 <__multadd+0x7e>
 800d66e:	68a3      	ldr	r3, [r4, #8]
 800d670:	42ab      	cmp	r3, r5
 800d672:	dc19      	bgt.n	800d6a8 <__multadd+0x74>
 800d674:	6861      	ldr	r1, [r4, #4]
 800d676:	4638      	mov	r0, r7
 800d678:	3101      	adds	r1, #1
 800d67a:	f7ff ff79 	bl	800d570 <_Balloc>
 800d67e:	4680      	mov	r8, r0
 800d680:	b928      	cbnz	r0, 800d68e <__multadd+0x5a>
 800d682:	4602      	mov	r2, r0
 800d684:	4b0c      	ldr	r3, [pc, #48]	; (800d6b8 <__multadd+0x84>)
 800d686:	480d      	ldr	r0, [pc, #52]	; (800d6bc <__multadd+0x88>)
 800d688:	21b5      	movs	r1, #181	; 0xb5
 800d68a:	f001 fadd 	bl	800ec48 <__assert_func>
 800d68e:	6922      	ldr	r2, [r4, #16]
 800d690:	3202      	adds	r2, #2
 800d692:	f104 010c 	add.w	r1, r4, #12
 800d696:	0092      	lsls	r2, r2, #2
 800d698:	300c      	adds	r0, #12
 800d69a:	f7ff ff5b 	bl	800d554 <memcpy>
 800d69e:	4621      	mov	r1, r4
 800d6a0:	4638      	mov	r0, r7
 800d6a2:	f7ff ffa5 	bl	800d5f0 <_Bfree>
 800d6a6:	4644      	mov	r4, r8
 800d6a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6ac:	3501      	adds	r5, #1
 800d6ae:	615e      	str	r6, [r3, #20]
 800d6b0:	6125      	str	r5, [r4, #16]
 800d6b2:	4620      	mov	r0, r4
 800d6b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6b8:	080116e8 	.word	0x080116e8
 800d6bc:	08011774 	.word	0x08011774

0800d6c0 <__s2b>:
 800d6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6c4:	460c      	mov	r4, r1
 800d6c6:	4615      	mov	r5, r2
 800d6c8:	461f      	mov	r7, r3
 800d6ca:	2209      	movs	r2, #9
 800d6cc:	3308      	adds	r3, #8
 800d6ce:	4606      	mov	r6, r0
 800d6d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d6d4:	2100      	movs	r1, #0
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	db09      	blt.n	800d6f0 <__s2b+0x30>
 800d6dc:	4630      	mov	r0, r6
 800d6de:	f7ff ff47 	bl	800d570 <_Balloc>
 800d6e2:	b940      	cbnz	r0, 800d6f6 <__s2b+0x36>
 800d6e4:	4602      	mov	r2, r0
 800d6e6:	4b19      	ldr	r3, [pc, #100]	; (800d74c <__s2b+0x8c>)
 800d6e8:	4819      	ldr	r0, [pc, #100]	; (800d750 <__s2b+0x90>)
 800d6ea:	21ce      	movs	r1, #206	; 0xce
 800d6ec:	f001 faac 	bl	800ec48 <__assert_func>
 800d6f0:	0052      	lsls	r2, r2, #1
 800d6f2:	3101      	adds	r1, #1
 800d6f4:	e7f0      	b.n	800d6d8 <__s2b+0x18>
 800d6f6:	9b08      	ldr	r3, [sp, #32]
 800d6f8:	6143      	str	r3, [r0, #20]
 800d6fa:	2d09      	cmp	r5, #9
 800d6fc:	f04f 0301 	mov.w	r3, #1
 800d700:	6103      	str	r3, [r0, #16]
 800d702:	dd16      	ble.n	800d732 <__s2b+0x72>
 800d704:	f104 0909 	add.w	r9, r4, #9
 800d708:	46c8      	mov	r8, r9
 800d70a:	442c      	add	r4, r5
 800d70c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d710:	4601      	mov	r1, r0
 800d712:	3b30      	subs	r3, #48	; 0x30
 800d714:	220a      	movs	r2, #10
 800d716:	4630      	mov	r0, r6
 800d718:	f7ff ff8c 	bl	800d634 <__multadd>
 800d71c:	45a0      	cmp	r8, r4
 800d71e:	d1f5      	bne.n	800d70c <__s2b+0x4c>
 800d720:	f1a5 0408 	sub.w	r4, r5, #8
 800d724:	444c      	add	r4, r9
 800d726:	1b2d      	subs	r5, r5, r4
 800d728:	1963      	adds	r3, r4, r5
 800d72a:	42bb      	cmp	r3, r7
 800d72c:	db04      	blt.n	800d738 <__s2b+0x78>
 800d72e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d732:	340a      	adds	r4, #10
 800d734:	2509      	movs	r5, #9
 800d736:	e7f6      	b.n	800d726 <__s2b+0x66>
 800d738:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d73c:	4601      	mov	r1, r0
 800d73e:	3b30      	subs	r3, #48	; 0x30
 800d740:	220a      	movs	r2, #10
 800d742:	4630      	mov	r0, r6
 800d744:	f7ff ff76 	bl	800d634 <__multadd>
 800d748:	e7ee      	b.n	800d728 <__s2b+0x68>
 800d74a:	bf00      	nop
 800d74c:	080116e8 	.word	0x080116e8
 800d750:	08011774 	.word	0x08011774

0800d754 <__hi0bits>:
 800d754:	0c03      	lsrs	r3, r0, #16
 800d756:	041b      	lsls	r3, r3, #16
 800d758:	b9d3      	cbnz	r3, 800d790 <__hi0bits+0x3c>
 800d75a:	0400      	lsls	r0, r0, #16
 800d75c:	2310      	movs	r3, #16
 800d75e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d762:	bf04      	itt	eq
 800d764:	0200      	lsleq	r0, r0, #8
 800d766:	3308      	addeq	r3, #8
 800d768:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d76c:	bf04      	itt	eq
 800d76e:	0100      	lsleq	r0, r0, #4
 800d770:	3304      	addeq	r3, #4
 800d772:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d776:	bf04      	itt	eq
 800d778:	0080      	lsleq	r0, r0, #2
 800d77a:	3302      	addeq	r3, #2
 800d77c:	2800      	cmp	r0, #0
 800d77e:	db05      	blt.n	800d78c <__hi0bits+0x38>
 800d780:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d784:	f103 0301 	add.w	r3, r3, #1
 800d788:	bf08      	it	eq
 800d78a:	2320      	moveq	r3, #32
 800d78c:	4618      	mov	r0, r3
 800d78e:	4770      	bx	lr
 800d790:	2300      	movs	r3, #0
 800d792:	e7e4      	b.n	800d75e <__hi0bits+0xa>

0800d794 <__lo0bits>:
 800d794:	6803      	ldr	r3, [r0, #0]
 800d796:	f013 0207 	ands.w	r2, r3, #7
 800d79a:	4601      	mov	r1, r0
 800d79c:	d00b      	beq.n	800d7b6 <__lo0bits+0x22>
 800d79e:	07da      	lsls	r2, r3, #31
 800d7a0:	d423      	bmi.n	800d7ea <__lo0bits+0x56>
 800d7a2:	0798      	lsls	r0, r3, #30
 800d7a4:	bf49      	itett	mi
 800d7a6:	085b      	lsrmi	r3, r3, #1
 800d7a8:	089b      	lsrpl	r3, r3, #2
 800d7aa:	2001      	movmi	r0, #1
 800d7ac:	600b      	strmi	r3, [r1, #0]
 800d7ae:	bf5c      	itt	pl
 800d7b0:	600b      	strpl	r3, [r1, #0]
 800d7b2:	2002      	movpl	r0, #2
 800d7b4:	4770      	bx	lr
 800d7b6:	b298      	uxth	r0, r3
 800d7b8:	b9a8      	cbnz	r0, 800d7e6 <__lo0bits+0x52>
 800d7ba:	0c1b      	lsrs	r3, r3, #16
 800d7bc:	2010      	movs	r0, #16
 800d7be:	b2da      	uxtb	r2, r3
 800d7c0:	b90a      	cbnz	r2, 800d7c6 <__lo0bits+0x32>
 800d7c2:	3008      	adds	r0, #8
 800d7c4:	0a1b      	lsrs	r3, r3, #8
 800d7c6:	071a      	lsls	r2, r3, #28
 800d7c8:	bf04      	itt	eq
 800d7ca:	091b      	lsreq	r3, r3, #4
 800d7cc:	3004      	addeq	r0, #4
 800d7ce:	079a      	lsls	r2, r3, #30
 800d7d0:	bf04      	itt	eq
 800d7d2:	089b      	lsreq	r3, r3, #2
 800d7d4:	3002      	addeq	r0, #2
 800d7d6:	07da      	lsls	r2, r3, #31
 800d7d8:	d403      	bmi.n	800d7e2 <__lo0bits+0x4e>
 800d7da:	085b      	lsrs	r3, r3, #1
 800d7dc:	f100 0001 	add.w	r0, r0, #1
 800d7e0:	d005      	beq.n	800d7ee <__lo0bits+0x5a>
 800d7e2:	600b      	str	r3, [r1, #0]
 800d7e4:	4770      	bx	lr
 800d7e6:	4610      	mov	r0, r2
 800d7e8:	e7e9      	b.n	800d7be <__lo0bits+0x2a>
 800d7ea:	2000      	movs	r0, #0
 800d7ec:	4770      	bx	lr
 800d7ee:	2020      	movs	r0, #32
 800d7f0:	4770      	bx	lr
	...

0800d7f4 <__i2b>:
 800d7f4:	b510      	push	{r4, lr}
 800d7f6:	460c      	mov	r4, r1
 800d7f8:	2101      	movs	r1, #1
 800d7fa:	f7ff feb9 	bl	800d570 <_Balloc>
 800d7fe:	4602      	mov	r2, r0
 800d800:	b928      	cbnz	r0, 800d80e <__i2b+0x1a>
 800d802:	4b05      	ldr	r3, [pc, #20]	; (800d818 <__i2b+0x24>)
 800d804:	4805      	ldr	r0, [pc, #20]	; (800d81c <__i2b+0x28>)
 800d806:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d80a:	f001 fa1d 	bl	800ec48 <__assert_func>
 800d80e:	2301      	movs	r3, #1
 800d810:	6144      	str	r4, [r0, #20]
 800d812:	6103      	str	r3, [r0, #16]
 800d814:	bd10      	pop	{r4, pc}
 800d816:	bf00      	nop
 800d818:	080116e8 	.word	0x080116e8
 800d81c:	08011774 	.word	0x08011774

0800d820 <__multiply>:
 800d820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d824:	4691      	mov	r9, r2
 800d826:	690a      	ldr	r2, [r1, #16]
 800d828:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d82c:	429a      	cmp	r2, r3
 800d82e:	bfb8      	it	lt
 800d830:	460b      	movlt	r3, r1
 800d832:	460c      	mov	r4, r1
 800d834:	bfbc      	itt	lt
 800d836:	464c      	movlt	r4, r9
 800d838:	4699      	movlt	r9, r3
 800d83a:	6927      	ldr	r7, [r4, #16]
 800d83c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d840:	68a3      	ldr	r3, [r4, #8]
 800d842:	6861      	ldr	r1, [r4, #4]
 800d844:	eb07 060a 	add.w	r6, r7, sl
 800d848:	42b3      	cmp	r3, r6
 800d84a:	b085      	sub	sp, #20
 800d84c:	bfb8      	it	lt
 800d84e:	3101      	addlt	r1, #1
 800d850:	f7ff fe8e 	bl	800d570 <_Balloc>
 800d854:	b930      	cbnz	r0, 800d864 <__multiply+0x44>
 800d856:	4602      	mov	r2, r0
 800d858:	4b44      	ldr	r3, [pc, #272]	; (800d96c <__multiply+0x14c>)
 800d85a:	4845      	ldr	r0, [pc, #276]	; (800d970 <__multiply+0x150>)
 800d85c:	f240 115d 	movw	r1, #349	; 0x15d
 800d860:	f001 f9f2 	bl	800ec48 <__assert_func>
 800d864:	f100 0514 	add.w	r5, r0, #20
 800d868:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d86c:	462b      	mov	r3, r5
 800d86e:	2200      	movs	r2, #0
 800d870:	4543      	cmp	r3, r8
 800d872:	d321      	bcc.n	800d8b8 <__multiply+0x98>
 800d874:	f104 0314 	add.w	r3, r4, #20
 800d878:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d87c:	f109 0314 	add.w	r3, r9, #20
 800d880:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d884:	9202      	str	r2, [sp, #8]
 800d886:	1b3a      	subs	r2, r7, r4
 800d888:	3a15      	subs	r2, #21
 800d88a:	f022 0203 	bic.w	r2, r2, #3
 800d88e:	3204      	adds	r2, #4
 800d890:	f104 0115 	add.w	r1, r4, #21
 800d894:	428f      	cmp	r7, r1
 800d896:	bf38      	it	cc
 800d898:	2204      	movcc	r2, #4
 800d89a:	9201      	str	r2, [sp, #4]
 800d89c:	9a02      	ldr	r2, [sp, #8]
 800d89e:	9303      	str	r3, [sp, #12]
 800d8a0:	429a      	cmp	r2, r3
 800d8a2:	d80c      	bhi.n	800d8be <__multiply+0x9e>
 800d8a4:	2e00      	cmp	r6, #0
 800d8a6:	dd03      	ble.n	800d8b0 <__multiply+0x90>
 800d8a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d05a      	beq.n	800d966 <__multiply+0x146>
 800d8b0:	6106      	str	r6, [r0, #16]
 800d8b2:	b005      	add	sp, #20
 800d8b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8b8:	f843 2b04 	str.w	r2, [r3], #4
 800d8bc:	e7d8      	b.n	800d870 <__multiply+0x50>
 800d8be:	f8b3 a000 	ldrh.w	sl, [r3]
 800d8c2:	f1ba 0f00 	cmp.w	sl, #0
 800d8c6:	d024      	beq.n	800d912 <__multiply+0xf2>
 800d8c8:	f104 0e14 	add.w	lr, r4, #20
 800d8cc:	46a9      	mov	r9, r5
 800d8ce:	f04f 0c00 	mov.w	ip, #0
 800d8d2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d8d6:	f8d9 1000 	ldr.w	r1, [r9]
 800d8da:	fa1f fb82 	uxth.w	fp, r2
 800d8de:	b289      	uxth	r1, r1
 800d8e0:	fb0a 110b 	mla	r1, sl, fp, r1
 800d8e4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d8e8:	f8d9 2000 	ldr.w	r2, [r9]
 800d8ec:	4461      	add	r1, ip
 800d8ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d8f2:	fb0a c20b 	mla	r2, sl, fp, ip
 800d8f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d8fa:	b289      	uxth	r1, r1
 800d8fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d900:	4577      	cmp	r7, lr
 800d902:	f849 1b04 	str.w	r1, [r9], #4
 800d906:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d90a:	d8e2      	bhi.n	800d8d2 <__multiply+0xb2>
 800d90c:	9a01      	ldr	r2, [sp, #4]
 800d90e:	f845 c002 	str.w	ip, [r5, r2]
 800d912:	9a03      	ldr	r2, [sp, #12]
 800d914:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d918:	3304      	adds	r3, #4
 800d91a:	f1b9 0f00 	cmp.w	r9, #0
 800d91e:	d020      	beq.n	800d962 <__multiply+0x142>
 800d920:	6829      	ldr	r1, [r5, #0]
 800d922:	f104 0c14 	add.w	ip, r4, #20
 800d926:	46ae      	mov	lr, r5
 800d928:	f04f 0a00 	mov.w	sl, #0
 800d92c:	f8bc b000 	ldrh.w	fp, [ip]
 800d930:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d934:	fb09 220b 	mla	r2, r9, fp, r2
 800d938:	4492      	add	sl, r2
 800d93a:	b289      	uxth	r1, r1
 800d93c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d940:	f84e 1b04 	str.w	r1, [lr], #4
 800d944:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d948:	f8be 1000 	ldrh.w	r1, [lr]
 800d94c:	0c12      	lsrs	r2, r2, #16
 800d94e:	fb09 1102 	mla	r1, r9, r2, r1
 800d952:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d956:	4567      	cmp	r7, ip
 800d958:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d95c:	d8e6      	bhi.n	800d92c <__multiply+0x10c>
 800d95e:	9a01      	ldr	r2, [sp, #4]
 800d960:	50a9      	str	r1, [r5, r2]
 800d962:	3504      	adds	r5, #4
 800d964:	e79a      	b.n	800d89c <__multiply+0x7c>
 800d966:	3e01      	subs	r6, #1
 800d968:	e79c      	b.n	800d8a4 <__multiply+0x84>
 800d96a:	bf00      	nop
 800d96c:	080116e8 	.word	0x080116e8
 800d970:	08011774 	.word	0x08011774

0800d974 <__pow5mult>:
 800d974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d978:	4615      	mov	r5, r2
 800d97a:	f012 0203 	ands.w	r2, r2, #3
 800d97e:	4606      	mov	r6, r0
 800d980:	460f      	mov	r7, r1
 800d982:	d007      	beq.n	800d994 <__pow5mult+0x20>
 800d984:	4c25      	ldr	r4, [pc, #148]	; (800da1c <__pow5mult+0xa8>)
 800d986:	3a01      	subs	r2, #1
 800d988:	2300      	movs	r3, #0
 800d98a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d98e:	f7ff fe51 	bl	800d634 <__multadd>
 800d992:	4607      	mov	r7, r0
 800d994:	10ad      	asrs	r5, r5, #2
 800d996:	d03d      	beq.n	800da14 <__pow5mult+0xa0>
 800d998:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d99a:	b97c      	cbnz	r4, 800d9bc <__pow5mult+0x48>
 800d99c:	2010      	movs	r0, #16
 800d99e:	f7ff fdbf 	bl	800d520 <malloc>
 800d9a2:	4602      	mov	r2, r0
 800d9a4:	6270      	str	r0, [r6, #36]	; 0x24
 800d9a6:	b928      	cbnz	r0, 800d9b4 <__pow5mult+0x40>
 800d9a8:	4b1d      	ldr	r3, [pc, #116]	; (800da20 <__pow5mult+0xac>)
 800d9aa:	481e      	ldr	r0, [pc, #120]	; (800da24 <__pow5mult+0xb0>)
 800d9ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d9b0:	f001 f94a 	bl	800ec48 <__assert_func>
 800d9b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9b8:	6004      	str	r4, [r0, #0]
 800d9ba:	60c4      	str	r4, [r0, #12]
 800d9bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d9c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d9c4:	b94c      	cbnz	r4, 800d9da <__pow5mult+0x66>
 800d9c6:	f240 2171 	movw	r1, #625	; 0x271
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	f7ff ff12 	bl	800d7f4 <__i2b>
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9d6:	4604      	mov	r4, r0
 800d9d8:	6003      	str	r3, [r0, #0]
 800d9da:	f04f 0900 	mov.w	r9, #0
 800d9de:	07eb      	lsls	r3, r5, #31
 800d9e0:	d50a      	bpl.n	800d9f8 <__pow5mult+0x84>
 800d9e2:	4639      	mov	r1, r7
 800d9e4:	4622      	mov	r2, r4
 800d9e6:	4630      	mov	r0, r6
 800d9e8:	f7ff ff1a 	bl	800d820 <__multiply>
 800d9ec:	4639      	mov	r1, r7
 800d9ee:	4680      	mov	r8, r0
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	f7ff fdfd 	bl	800d5f0 <_Bfree>
 800d9f6:	4647      	mov	r7, r8
 800d9f8:	106d      	asrs	r5, r5, #1
 800d9fa:	d00b      	beq.n	800da14 <__pow5mult+0xa0>
 800d9fc:	6820      	ldr	r0, [r4, #0]
 800d9fe:	b938      	cbnz	r0, 800da10 <__pow5mult+0x9c>
 800da00:	4622      	mov	r2, r4
 800da02:	4621      	mov	r1, r4
 800da04:	4630      	mov	r0, r6
 800da06:	f7ff ff0b 	bl	800d820 <__multiply>
 800da0a:	6020      	str	r0, [r4, #0]
 800da0c:	f8c0 9000 	str.w	r9, [r0]
 800da10:	4604      	mov	r4, r0
 800da12:	e7e4      	b.n	800d9de <__pow5mult+0x6a>
 800da14:	4638      	mov	r0, r7
 800da16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da1a:	bf00      	nop
 800da1c:	080118c0 	.word	0x080118c0
 800da20:	08011676 	.word	0x08011676
 800da24:	08011774 	.word	0x08011774

0800da28 <__lshift>:
 800da28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da2c:	460c      	mov	r4, r1
 800da2e:	6849      	ldr	r1, [r1, #4]
 800da30:	6923      	ldr	r3, [r4, #16]
 800da32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da36:	68a3      	ldr	r3, [r4, #8]
 800da38:	4607      	mov	r7, r0
 800da3a:	4691      	mov	r9, r2
 800da3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da40:	f108 0601 	add.w	r6, r8, #1
 800da44:	42b3      	cmp	r3, r6
 800da46:	db0b      	blt.n	800da60 <__lshift+0x38>
 800da48:	4638      	mov	r0, r7
 800da4a:	f7ff fd91 	bl	800d570 <_Balloc>
 800da4e:	4605      	mov	r5, r0
 800da50:	b948      	cbnz	r0, 800da66 <__lshift+0x3e>
 800da52:	4602      	mov	r2, r0
 800da54:	4b2a      	ldr	r3, [pc, #168]	; (800db00 <__lshift+0xd8>)
 800da56:	482b      	ldr	r0, [pc, #172]	; (800db04 <__lshift+0xdc>)
 800da58:	f240 11d9 	movw	r1, #473	; 0x1d9
 800da5c:	f001 f8f4 	bl	800ec48 <__assert_func>
 800da60:	3101      	adds	r1, #1
 800da62:	005b      	lsls	r3, r3, #1
 800da64:	e7ee      	b.n	800da44 <__lshift+0x1c>
 800da66:	2300      	movs	r3, #0
 800da68:	f100 0114 	add.w	r1, r0, #20
 800da6c:	f100 0210 	add.w	r2, r0, #16
 800da70:	4618      	mov	r0, r3
 800da72:	4553      	cmp	r3, sl
 800da74:	db37      	blt.n	800dae6 <__lshift+0xbe>
 800da76:	6920      	ldr	r0, [r4, #16]
 800da78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da7c:	f104 0314 	add.w	r3, r4, #20
 800da80:	f019 091f 	ands.w	r9, r9, #31
 800da84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800da8c:	d02f      	beq.n	800daee <__lshift+0xc6>
 800da8e:	f1c9 0e20 	rsb	lr, r9, #32
 800da92:	468a      	mov	sl, r1
 800da94:	f04f 0c00 	mov.w	ip, #0
 800da98:	681a      	ldr	r2, [r3, #0]
 800da9a:	fa02 f209 	lsl.w	r2, r2, r9
 800da9e:	ea42 020c 	orr.w	r2, r2, ip
 800daa2:	f84a 2b04 	str.w	r2, [sl], #4
 800daa6:	f853 2b04 	ldr.w	r2, [r3], #4
 800daaa:	4298      	cmp	r0, r3
 800daac:	fa22 fc0e 	lsr.w	ip, r2, lr
 800dab0:	d8f2      	bhi.n	800da98 <__lshift+0x70>
 800dab2:	1b03      	subs	r3, r0, r4
 800dab4:	3b15      	subs	r3, #21
 800dab6:	f023 0303 	bic.w	r3, r3, #3
 800daba:	3304      	adds	r3, #4
 800dabc:	f104 0215 	add.w	r2, r4, #21
 800dac0:	4290      	cmp	r0, r2
 800dac2:	bf38      	it	cc
 800dac4:	2304      	movcc	r3, #4
 800dac6:	f841 c003 	str.w	ip, [r1, r3]
 800daca:	f1bc 0f00 	cmp.w	ip, #0
 800dace:	d001      	beq.n	800dad4 <__lshift+0xac>
 800dad0:	f108 0602 	add.w	r6, r8, #2
 800dad4:	3e01      	subs	r6, #1
 800dad6:	4638      	mov	r0, r7
 800dad8:	612e      	str	r6, [r5, #16]
 800dada:	4621      	mov	r1, r4
 800dadc:	f7ff fd88 	bl	800d5f0 <_Bfree>
 800dae0:	4628      	mov	r0, r5
 800dae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dae6:	f842 0f04 	str.w	r0, [r2, #4]!
 800daea:	3301      	adds	r3, #1
 800daec:	e7c1      	b.n	800da72 <__lshift+0x4a>
 800daee:	3904      	subs	r1, #4
 800daf0:	f853 2b04 	ldr.w	r2, [r3], #4
 800daf4:	f841 2f04 	str.w	r2, [r1, #4]!
 800daf8:	4298      	cmp	r0, r3
 800dafa:	d8f9      	bhi.n	800daf0 <__lshift+0xc8>
 800dafc:	e7ea      	b.n	800dad4 <__lshift+0xac>
 800dafe:	bf00      	nop
 800db00:	080116e8 	.word	0x080116e8
 800db04:	08011774 	.word	0x08011774

0800db08 <__mcmp>:
 800db08:	b530      	push	{r4, r5, lr}
 800db0a:	6902      	ldr	r2, [r0, #16]
 800db0c:	690c      	ldr	r4, [r1, #16]
 800db0e:	1b12      	subs	r2, r2, r4
 800db10:	d10e      	bne.n	800db30 <__mcmp+0x28>
 800db12:	f100 0314 	add.w	r3, r0, #20
 800db16:	3114      	adds	r1, #20
 800db18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800db1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800db20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800db24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800db28:	42a5      	cmp	r5, r4
 800db2a:	d003      	beq.n	800db34 <__mcmp+0x2c>
 800db2c:	d305      	bcc.n	800db3a <__mcmp+0x32>
 800db2e:	2201      	movs	r2, #1
 800db30:	4610      	mov	r0, r2
 800db32:	bd30      	pop	{r4, r5, pc}
 800db34:	4283      	cmp	r3, r0
 800db36:	d3f3      	bcc.n	800db20 <__mcmp+0x18>
 800db38:	e7fa      	b.n	800db30 <__mcmp+0x28>
 800db3a:	f04f 32ff 	mov.w	r2, #4294967295
 800db3e:	e7f7      	b.n	800db30 <__mcmp+0x28>

0800db40 <__mdiff>:
 800db40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db44:	460c      	mov	r4, r1
 800db46:	4606      	mov	r6, r0
 800db48:	4611      	mov	r1, r2
 800db4a:	4620      	mov	r0, r4
 800db4c:	4690      	mov	r8, r2
 800db4e:	f7ff ffdb 	bl	800db08 <__mcmp>
 800db52:	1e05      	subs	r5, r0, #0
 800db54:	d110      	bne.n	800db78 <__mdiff+0x38>
 800db56:	4629      	mov	r1, r5
 800db58:	4630      	mov	r0, r6
 800db5a:	f7ff fd09 	bl	800d570 <_Balloc>
 800db5e:	b930      	cbnz	r0, 800db6e <__mdiff+0x2e>
 800db60:	4b3a      	ldr	r3, [pc, #232]	; (800dc4c <__mdiff+0x10c>)
 800db62:	4602      	mov	r2, r0
 800db64:	f240 2132 	movw	r1, #562	; 0x232
 800db68:	4839      	ldr	r0, [pc, #228]	; (800dc50 <__mdiff+0x110>)
 800db6a:	f001 f86d 	bl	800ec48 <__assert_func>
 800db6e:	2301      	movs	r3, #1
 800db70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db78:	bfa4      	itt	ge
 800db7a:	4643      	movge	r3, r8
 800db7c:	46a0      	movge	r8, r4
 800db7e:	4630      	mov	r0, r6
 800db80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800db84:	bfa6      	itte	ge
 800db86:	461c      	movge	r4, r3
 800db88:	2500      	movge	r5, #0
 800db8a:	2501      	movlt	r5, #1
 800db8c:	f7ff fcf0 	bl	800d570 <_Balloc>
 800db90:	b920      	cbnz	r0, 800db9c <__mdiff+0x5c>
 800db92:	4b2e      	ldr	r3, [pc, #184]	; (800dc4c <__mdiff+0x10c>)
 800db94:	4602      	mov	r2, r0
 800db96:	f44f 7110 	mov.w	r1, #576	; 0x240
 800db9a:	e7e5      	b.n	800db68 <__mdiff+0x28>
 800db9c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dba0:	6926      	ldr	r6, [r4, #16]
 800dba2:	60c5      	str	r5, [r0, #12]
 800dba4:	f104 0914 	add.w	r9, r4, #20
 800dba8:	f108 0514 	add.w	r5, r8, #20
 800dbac:	f100 0e14 	add.w	lr, r0, #20
 800dbb0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800dbb4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dbb8:	f108 0210 	add.w	r2, r8, #16
 800dbbc:	46f2      	mov	sl, lr
 800dbbe:	2100      	movs	r1, #0
 800dbc0:	f859 3b04 	ldr.w	r3, [r9], #4
 800dbc4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800dbc8:	fa1f f883 	uxth.w	r8, r3
 800dbcc:	fa11 f18b 	uxtah	r1, r1, fp
 800dbd0:	0c1b      	lsrs	r3, r3, #16
 800dbd2:	eba1 0808 	sub.w	r8, r1, r8
 800dbd6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800dbda:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800dbde:	fa1f f888 	uxth.w	r8, r8
 800dbe2:	1419      	asrs	r1, r3, #16
 800dbe4:	454e      	cmp	r6, r9
 800dbe6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800dbea:	f84a 3b04 	str.w	r3, [sl], #4
 800dbee:	d8e7      	bhi.n	800dbc0 <__mdiff+0x80>
 800dbf0:	1b33      	subs	r3, r6, r4
 800dbf2:	3b15      	subs	r3, #21
 800dbf4:	f023 0303 	bic.w	r3, r3, #3
 800dbf8:	3304      	adds	r3, #4
 800dbfa:	3415      	adds	r4, #21
 800dbfc:	42a6      	cmp	r6, r4
 800dbfe:	bf38      	it	cc
 800dc00:	2304      	movcc	r3, #4
 800dc02:	441d      	add	r5, r3
 800dc04:	4473      	add	r3, lr
 800dc06:	469e      	mov	lr, r3
 800dc08:	462e      	mov	r6, r5
 800dc0a:	4566      	cmp	r6, ip
 800dc0c:	d30e      	bcc.n	800dc2c <__mdiff+0xec>
 800dc0e:	f10c 0203 	add.w	r2, ip, #3
 800dc12:	1b52      	subs	r2, r2, r5
 800dc14:	f022 0203 	bic.w	r2, r2, #3
 800dc18:	3d03      	subs	r5, #3
 800dc1a:	45ac      	cmp	ip, r5
 800dc1c:	bf38      	it	cc
 800dc1e:	2200      	movcc	r2, #0
 800dc20:	441a      	add	r2, r3
 800dc22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800dc26:	b17b      	cbz	r3, 800dc48 <__mdiff+0x108>
 800dc28:	6107      	str	r7, [r0, #16]
 800dc2a:	e7a3      	b.n	800db74 <__mdiff+0x34>
 800dc2c:	f856 8b04 	ldr.w	r8, [r6], #4
 800dc30:	fa11 f288 	uxtah	r2, r1, r8
 800dc34:	1414      	asrs	r4, r2, #16
 800dc36:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800dc3a:	b292      	uxth	r2, r2
 800dc3c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800dc40:	f84e 2b04 	str.w	r2, [lr], #4
 800dc44:	1421      	asrs	r1, r4, #16
 800dc46:	e7e0      	b.n	800dc0a <__mdiff+0xca>
 800dc48:	3f01      	subs	r7, #1
 800dc4a:	e7ea      	b.n	800dc22 <__mdiff+0xe2>
 800dc4c:	080116e8 	.word	0x080116e8
 800dc50:	08011774 	.word	0x08011774

0800dc54 <__ulp>:
 800dc54:	b082      	sub	sp, #8
 800dc56:	ed8d 0b00 	vstr	d0, [sp]
 800dc5a:	9b01      	ldr	r3, [sp, #4]
 800dc5c:	4912      	ldr	r1, [pc, #72]	; (800dca8 <__ulp+0x54>)
 800dc5e:	4019      	ands	r1, r3
 800dc60:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800dc64:	2900      	cmp	r1, #0
 800dc66:	dd05      	ble.n	800dc74 <__ulp+0x20>
 800dc68:	2200      	movs	r2, #0
 800dc6a:	460b      	mov	r3, r1
 800dc6c:	ec43 2b10 	vmov	d0, r2, r3
 800dc70:	b002      	add	sp, #8
 800dc72:	4770      	bx	lr
 800dc74:	4249      	negs	r1, r1
 800dc76:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800dc7a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800dc7e:	f04f 0200 	mov.w	r2, #0
 800dc82:	f04f 0300 	mov.w	r3, #0
 800dc86:	da04      	bge.n	800dc92 <__ulp+0x3e>
 800dc88:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800dc8c:	fa41 f300 	asr.w	r3, r1, r0
 800dc90:	e7ec      	b.n	800dc6c <__ulp+0x18>
 800dc92:	f1a0 0114 	sub.w	r1, r0, #20
 800dc96:	291e      	cmp	r1, #30
 800dc98:	bfda      	itte	le
 800dc9a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800dc9e:	fa20 f101 	lsrle.w	r1, r0, r1
 800dca2:	2101      	movgt	r1, #1
 800dca4:	460a      	mov	r2, r1
 800dca6:	e7e1      	b.n	800dc6c <__ulp+0x18>
 800dca8:	7ff00000 	.word	0x7ff00000

0800dcac <__b2d>:
 800dcac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcae:	6905      	ldr	r5, [r0, #16]
 800dcb0:	f100 0714 	add.w	r7, r0, #20
 800dcb4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800dcb8:	1f2e      	subs	r6, r5, #4
 800dcba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800dcbe:	4620      	mov	r0, r4
 800dcc0:	f7ff fd48 	bl	800d754 <__hi0bits>
 800dcc4:	f1c0 0320 	rsb	r3, r0, #32
 800dcc8:	280a      	cmp	r0, #10
 800dcca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800dd48 <__b2d+0x9c>
 800dcce:	600b      	str	r3, [r1, #0]
 800dcd0:	dc14      	bgt.n	800dcfc <__b2d+0x50>
 800dcd2:	f1c0 0e0b 	rsb	lr, r0, #11
 800dcd6:	fa24 f10e 	lsr.w	r1, r4, lr
 800dcda:	42b7      	cmp	r7, r6
 800dcdc:	ea41 030c 	orr.w	r3, r1, ip
 800dce0:	bf34      	ite	cc
 800dce2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800dce6:	2100      	movcs	r1, #0
 800dce8:	3015      	adds	r0, #21
 800dcea:	fa04 f000 	lsl.w	r0, r4, r0
 800dcee:	fa21 f10e 	lsr.w	r1, r1, lr
 800dcf2:	ea40 0201 	orr.w	r2, r0, r1
 800dcf6:	ec43 2b10 	vmov	d0, r2, r3
 800dcfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcfc:	42b7      	cmp	r7, r6
 800dcfe:	bf3a      	itte	cc
 800dd00:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800dd04:	f1a5 0608 	subcc.w	r6, r5, #8
 800dd08:	2100      	movcs	r1, #0
 800dd0a:	380b      	subs	r0, #11
 800dd0c:	d017      	beq.n	800dd3e <__b2d+0x92>
 800dd0e:	f1c0 0c20 	rsb	ip, r0, #32
 800dd12:	fa04 f500 	lsl.w	r5, r4, r0
 800dd16:	42be      	cmp	r6, r7
 800dd18:	fa21 f40c 	lsr.w	r4, r1, ip
 800dd1c:	ea45 0504 	orr.w	r5, r5, r4
 800dd20:	bf8c      	ite	hi
 800dd22:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800dd26:	2400      	movls	r4, #0
 800dd28:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800dd2c:	fa01 f000 	lsl.w	r0, r1, r0
 800dd30:	fa24 f40c 	lsr.w	r4, r4, ip
 800dd34:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800dd38:	ea40 0204 	orr.w	r2, r0, r4
 800dd3c:	e7db      	b.n	800dcf6 <__b2d+0x4a>
 800dd3e:	ea44 030c 	orr.w	r3, r4, ip
 800dd42:	460a      	mov	r2, r1
 800dd44:	e7d7      	b.n	800dcf6 <__b2d+0x4a>
 800dd46:	bf00      	nop
 800dd48:	3ff00000 	.word	0x3ff00000

0800dd4c <__d2b>:
 800dd4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd50:	4689      	mov	r9, r1
 800dd52:	2101      	movs	r1, #1
 800dd54:	ec57 6b10 	vmov	r6, r7, d0
 800dd58:	4690      	mov	r8, r2
 800dd5a:	f7ff fc09 	bl	800d570 <_Balloc>
 800dd5e:	4604      	mov	r4, r0
 800dd60:	b930      	cbnz	r0, 800dd70 <__d2b+0x24>
 800dd62:	4602      	mov	r2, r0
 800dd64:	4b25      	ldr	r3, [pc, #148]	; (800ddfc <__d2b+0xb0>)
 800dd66:	4826      	ldr	r0, [pc, #152]	; (800de00 <__d2b+0xb4>)
 800dd68:	f240 310a 	movw	r1, #778	; 0x30a
 800dd6c:	f000 ff6c 	bl	800ec48 <__assert_func>
 800dd70:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800dd74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dd78:	bb35      	cbnz	r5, 800ddc8 <__d2b+0x7c>
 800dd7a:	2e00      	cmp	r6, #0
 800dd7c:	9301      	str	r3, [sp, #4]
 800dd7e:	d028      	beq.n	800ddd2 <__d2b+0x86>
 800dd80:	4668      	mov	r0, sp
 800dd82:	9600      	str	r6, [sp, #0]
 800dd84:	f7ff fd06 	bl	800d794 <__lo0bits>
 800dd88:	9900      	ldr	r1, [sp, #0]
 800dd8a:	b300      	cbz	r0, 800ddce <__d2b+0x82>
 800dd8c:	9a01      	ldr	r2, [sp, #4]
 800dd8e:	f1c0 0320 	rsb	r3, r0, #32
 800dd92:	fa02 f303 	lsl.w	r3, r2, r3
 800dd96:	430b      	orrs	r3, r1
 800dd98:	40c2      	lsrs	r2, r0
 800dd9a:	6163      	str	r3, [r4, #20]
 800dd9c:	9201      	str	r2, [sp, #4]
 800dd9e:	9b01      	ldr	r3, [sp, #4]
 800dda0:	61a3      	str	r3, [r4, #24]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	bf14      	ite	ne
 800dda6:	2202      	movne	r2, #2
 800dda8:	2201      	moveq	r2, #1
 800ddaa:	6122      	str	r2, [r4, #16]
 800ddac:	b1d5      	cbz	r5, 800dde4 <__d2b+0x98>
 800ddae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ddb2:	4405      	add	r5, r0
 800ddb4:	f8c9 5000 	str.w	r5, [r9]
 800ddb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ddbc:	f8c8 0000 	str.w	r0, [r8]
 800ddc0:	4620      	mov	r0, r4
 800ddc2:	b003      	add	sp, #12
 800ddc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ddcc:	e7d5      	b.n	800dd7a <__d2b+0x2e>
 800ddce:	6161      	str	r1, [r4, #20]
 800ddd0:	e7e5      	b.n	800dd9e <__d2b+0x52>
 800ddd2:	a801      	add	r0, sp, #4
 800ddd4:	f7ff fcde 	bl	800d794 <__lo0bits>
 800ddd8:	9b01      	ldr	r3, [sp, #4]
 800ddda:	6163      	str	r3, [r4, #20]
 800dddc:	2201      	movs	r2, #1
 800ddde:	6122      	str	r2, [r4, #16]
 800dde0:	3020      	adds	r0, #32
 800dde2:	e7e3      	b.n	800ddac <__d2b+0x60>
 800dde4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dde8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ddec:	f8c9 0000 	str.w	r0, [r9]
 800ddf0:	6918      	ldr	r0, [r3, #16]
 800ddf2:	f7ff fcaf 	bl	800d754 <__hi0bits>
 800ddf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ddfa:	e7df      	b.n	800ddbc <__d2b+0x70>
 800ddfc:	080116e8 	.word	0x080116e8
 800de00:	08011774 	.word	0x08011774

0800de04 <__ratio>:
 800de04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de08:	4688      	mov	r8, r1
 800de0a:	4669      	mov	r1, sp
 800de0c:	4681      	mov	r9, r0
 800de0e:	f7ff ff4d 	bl	800dcac <__b2d>
 800de12:	a901      	add	r1, sp, #4
 800de14:	4640      	mov	r0, r8
 800de16:	ec55 4b10 	vmov	r4, r5, d0
 800de1a:	f7ff ff47 	bl	800dcac <__b2d>
 800de1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800de22:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800de26:	eba3 0c02 	sub.w	ip, r3, r2
 800de2a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800de2e:	1a9b      	subs	r3, r3, r2
 800de30:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800de34:	ec51 0b10 	vmov	r0, r1, d0
 800de38:	2b00      	cmp	r3, #0
 800de3a:	bfd6      	itet	le
 800de3c:	460a      	movle	r2, r1
 800de3e:	462a      	movgt	r2, r5
 800de40:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de44:	468b      	mov	fp, r1
 800de46:	462f      	mov	r7, r5
 800de48:	bfd4      	ite	le
 800de4a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800de4e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800de52:	4620      	mov	r0, r4
 800de54:	ee10 2a10 	vmov	r2, s0
 800de58:	465b      	mov	r3, fp
 800de5a:	4639      	mov	r1, r7
 800de5c:	f7f2 fd16 	bl	800088c <__aeabi_ddiv>
 800de60:	ec41 0b10 	vmov	d0, r0, r1
 800de64:	b003      	add	sp, #12
 800de66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de6a <__copybits>:
 800de6a:	3901      	subs	r1, #1
 800de6c:	b570      	push	{r4, r5, r6, lr}
 800de6e:	1149      	asrs	r1, r1, #5
 800de70:	6914      	ldr	r4, [r2, #16]
 800de72:	3101      	adds	r1, #1
 800de74:	f102 0314 	add.w	r3, r2, #20
 800de78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800de7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800de80:	1f05      	subs	r5, r0, #4
 800de82:	42a3      	cmp	r3, r4
 800de84:	d30c      	bcc.n	800dea0 <__copybits+0x36>
 800de86:	1aa3      	subs	r3, r4, r2
 800de88:	3b11      	subs	r3, #17
 800de8a:	f023 0303 	bic.w	r3, r3, #3
 800de8e:	3211      	adds	r2, #17
 800de90:	42a2      	cmp	r2, r4
 800de92:	bf88      	it	hi
 800de94:	2300      	movhi	r3, #0
 800de96:	4418      	add	r0, r3
 800de98:	2300      	movs	r3, #0
 800de9a:	4288      	cmp	r0, r1
 800de9c:	d305      	bcc.n	800deaa <__copybits+0x40>
 800de9e:	bd70      	pop	{r4, r5, r6, pc}
 800dea0:	f853 6b04 	ldr.w	r6, [r3], #4
 800dea4:	f845 6f04 	str.w	r6, [r5, #4]!
 800dea8:	e7eb      	b.n	800de82 <__copybits+0x18>
 800deaa:	f840 3b04 	str.w	r3, [r0], #4
 800deae:	e7f4      	b.n	800de9a <__copybits+0x30>

0800deb0 <__any_on>:
 800deb0:	f100 0214 	add.w	r2, r0, #20
 800deb4:	6900      	ldr	r0, [r0, #16]
 800deb6:	114b      	asrs	r3, r1, #5
 800deb8:	4298      	cmp	r0, r3
 800deba:	b510      	push	{r4, lr}
 800debc:	db11      	blt.n	800dee2 <__any_on+0x32>
 800debe:	dd0a      	ble.n	800ded6 <__any_on+0x26>
 800dec0:	f011 011f 	ands.w	r1, r1, #31
 800dec4:	d007      	beq.n	800ded6 <__any_on+0x26>
 800dec6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800deca:	fa24 f001 	lsr.w	r0, r4, r1
 800dece:	fa00 f101 	lsl.w	r1, r0, r1
 800ded2:	428c      	cmp	r4, r1
 800ded4:	d10b      	bne.n	800deee <__any_on+0x3e>
 800ded6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800deda:	4293      	cmp	r3, r2
 800dedc:	d803      	bhi.n	800dee6 <__any_on+0x36>
 800dede:	2000      	movs	r0, #0
 800dee0:	bd10      	pop	{r4, pc}
 800dee2:	4603      	mov	r3, r0
 800dee4:	e7f7      	b.n	800ded6 <__any_on+0x26>
 800dee6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800deea:	2900      	cmp	r1, #0
 800deec:	d0f5      	beq.n	800deda <__any_on+0x2a>
 800deee:	2001      	movs	r0, #1
 800def0:	e7f6      	b.n	800dee0 <__any_on+0x30>

0800def2 <_calloc_r>:
 800def2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800def4:	fba1 2402 	umull	r2, r4, r1, r2
 800def8:	b94c      	cbnz	r4, 800df0e <_calloc_r+0x1c>
 800defa:	4611      	mov	r1, r2
 800defc:	9201      	str	r2, [sp, #4]
 800defe:	f000 f87b 	bl	800dff8 <_malloc_r>
 800df02:	9a01      	ldr	r2, [sp, #4]
 800df04:	4605      	mov	r5, r0
 800df06:	b930      	cbnz	r0, 800df16 <_calloc_r+0x24>
 800df08:	4628      	mov	r0, r5
 800df0a:	b003      	add	sp, #12
 800df0c:	bd30      	pop	{r4, r5, pc}
 800df0e:	220c      	movs	r2, #12
 800df10:	6002      	str	r2, [r0, #0]
 800df12:	2500      	movs	r5, #0
 800df14:	e7f8      	b.n	800df08 <_calloc_r+0x16>
 800df16:	4621      	mov	r1, r4
 800df18:	f7fc fafa 	bl	800a510 <memset>
 800df1c:	e7f4      	b.n	800df08 <_calloc_r+0x16>
	...

0800df20 <_free_r>:
 800df20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800df22:	2900      	cmp	r1, #0
 800df24:	d044      	beq.n	800dfb0 <_free_r+0x90>
 800df26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df2a:	9001      	str	r0, [sp, #4]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	f1a1 0404 	sub.w	r4, r1, #4
 800df32:	bfb8      	it	lt
 800df34:	18e4      	addlt	r4, r4, r3
 800df36:	f001 f88b 	bl	800f050 <__malloc_lock>
 800df3a:	4a1e      	ldr	r2, [pc, #120]	; (800dfb4 <_free_r+0x94>)
 800df3c:	9801      	ldr	r0, [sp, #4]
 800df3e:	6813      	ldr	r3, [r2, #0]
 800df40:	b933      	cbnz	r3, 800df50 <_free_r+0x30>
 800df42:	6063      	str	r3, [r4, #4]
 800df44:	6014      	str	r4, [r2, #0]
 800df46:	b003      	add	sp, #12
 800df48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800df4c:	f001 b886 	b.w	800f05c <__malloc_unlock>
 800df50:	42a3      	cmp	r3, r4
 800df52:	d908      	bls.n	800df66 <_free_r+0x46>
 800df54:	6825      	ldr	r5, [r4, #0]
 800df56:	1961      	adds	r1, r4, r5
 800df58:	428b      	cmp	r3, r1
 800df5a:	bf01      	itttt	eq
 800df5c:	6819      	ldreq	r1, [r3, #0]
 800df5e:	685b      	ldreq	r3, [r3, #4]
 800df60:	1949      	addeq	r1, r1, r5
 800df62:	6021      	streq	r1, [r4, #0]
 800df64:	e7ed      	b.n	800df42 <_free_r+0x22>
 800df66:	461a      	mov	r2, r3
 800df68:	685b      	ldr	r3, [r3, #4]
 800df6a:	b10b      	cbz	r3, 800df70 <_free_r+0x50>
 800df6c:	42a3      	cmp	r3, r4
 800df6e:	d9fa      	bls.n	800df66 <_free_r+0x46>
 800df70:	6811      	ldr	r1, [r2, #0]
 800df72:	1855      	adds	r5, r2, r1
 800df74:	42a5      	cmp	r5, r4
 800df76:	d10b      	bne.n	800df90 <_free_r+0x70>
 800df78:	6824      	ldr	r4, [r4, #0]
 800df7a:	4421      	add	r1, r4
 800df7c:	1854      	adds	r4, r2, r1
 800df7e:	42a3      	cmp	r3, r4
 800df80:	6011      	str	r1, [r2, #0]
 800df82:	d1e0      	bne.n	800df46 <_free_r+0x26>
 800df84:	681c      	ldr	r4, [r3, #0]
 800df86:	685b      	ldr	r3, [r3, #4]
 800df88:	6053      	str	r3, [r2, #4]
 800df8a:	4421      	add	r1, r4
 800df8c:	6011      	str	r1, [r2, #0]
 800df8e:	e7da      	b.n	800df46 <_free_r+0x26>
 800df90:	d902      	bls.n	800df98 <_free_r+0x78>
 800df92:	230c      	movs	r3, #12
 800df94:	6003      	str	r3, [r0, #0]
 800df96:	e7d6      	b.n	800df46 <_free_r+0x26>
 800df98:	6825      	ldr	r5, [r4, #0]
 800df9a:	1961      	adds	r1, r4, r5
 800df9c:	428b      	cmp	r3, r1
 800df9e:	bf04      	itt	eq
 800dfa0:	6819      	ldreq	r1, [r3, #0]
 800dfa2:	685b      	ldreq	r3, [r3, #4]
 800dfa4:	6063      	str	r3, [r4, #4]
 800dfa6:	bf04      	itt	eq
 800dfa8:	1949      	addeq	r1, r1, r5
 800dfaa:	6021      	streq	r1, [r4, #0]
 800dfac:	6054      	str	r4, [r2, #4]
 800dfae:	e7ca      	b.n	800df46 <_free_r+0x26>
 800dfb0:	b003      	add	sp, #12
 800dfb2:	bd30      	pop	{r4, r5, pc}
 800dfb4:	2000118c 	.word	0x2000118c

0800dfb8 <sbrk_aligned>:
 800dfb8:	b570      	push	{r4, r5, r6, lr}
 800dfba:	4e0e      	ldr	r6, [pc, #56]	; (800dff4 <sbrk_aligned+0x3c>)
 800dfbc:	460c      	mov	r4, r1
 800dfbe:	6831      	ldr	r1, [r6, #0]
 800dfc0:	4605      	mov	r5, r0
 800dfc2:	b911      	cbnz	r1, 800dfca <sbrk_aligned+0x12>
 800dfc4:	f000 fd28 	bl	800ea18 <_sbrk_r>
 800dfc8:	6030      	str	r0, [r6, #0]
 800dfca:	4621      	mov	r1, r4
 800dfcc:	4628      	mov	r0, r5
 800dfce:	f000 fd23 	bl	800ea18 <_sbrk_r>
 800dfd2:	1c43      	adds	r3, r0, #1
 800dfd4:	d00a      	beq.n	800dfec <sbrk_aligned+0x34>
 800dfd6:	1cc4      	adds	r4, r0, #3
 800dfd8:	f024 0403 	bic.w	r4, r4, #3
 800dfdc:	42a0      	cmp	r0, r4
 800dfde:	d007      	beq.n	800dff0 <sbrk_aligned+0x38>
 800dfe0:	1a21      	subs	r1, r4, r0
 800dfe2:	4628      	mov	r0, r5
 800dfe4:	f000 fd18 	bl	800ea18 <_sbrk_r>
 800dfe8:	3001      	adds	r0, #1
 800dfea:	d101      	bne.n	800dff0 <sbrk_aligned+0x38>
 800dfec:	f04f 34ff 	mov.w	r4, #4294967295
 800dff0:	4620      	mov	r0, r4
 800dff2:	bd70      	pop	{r4, r5, r6, pc}
 800dff4:	20001190 	.word	0x20001190

0800dff8 <_malloc_r>:
 800dff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dffc:	1ccd      	adds	r5, r1, #3
 800dffe:	f025 0503 	bic.w	r5, r5, #3
 800e002:	3508      	adds	r5, #8
 800e004:	2d0c      	cmp	r5, #12
 800e006:	bf38      	it	cc
 800e008:	250c      	movcc	r5, #12
 800e00a:	2d00      	cmp	r5, #0
 800e00c:	4607      	mov	r7, r0
 800e00e:	db01      	blt.n	800e014 <_malloc_r+0x1c>
 800e010:	42a9      	cmp	r1, r5
 800e012:	d905      	bls.n	800e020 <_malloc_r+0x28>
 800e014:	230c      	movs	r3, #12
 800e016:	603b      	str	r3, [r7, #0]
 800e018:	2600      	movs	r6, #0
 800e01a:	4630      	mov	r0, r6
 800e01c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e020:	4e2e      	ldr	r6, [pc, #184]	; (800e0dc <_malloc_r+0xe4>)
 800e022:	f001 f815 	bl	800f050 <__malloc_lock>
 800e026:	6833      	ldr	r3, [r6, #0]
 800e028:	461c      	mov	r4, r3
 800e02a:	bb34      	cbnz	r4, 800e07a <_malloc_r+0x82>
 800e02c:	4629      	mov	r1, r5
 800e02e:	4638      	mov	r0, r7
 800e030:	f7ff ffc2 	bl	800dfb8 <sbrk_aligned>
 800e034:	1c43      	adds	r3, r0, #1
 800e036:	4604      	mov	r4, r0
 800e038:	d14d      	bne.n	800e0d6 <_malloc_r+0xde>
 800e03a:	6834      	ldr	r4, [r6, #0]
 800e03c:	4626      	mov	r6, r4
 800e03e:	2e00      	cmp	r6, #0
 800e040:	d140      	bne.n	800e0c4 <_malloc_r+0xcc>
 800e042:	6823      	ldr	r3, [r4, #0]
 800e044:	4631      	mov	r1, r6
 800e046:	4638      	mov	r0, r7
 800e048:	eb04 0803 	add.w	r8, r4, r3
 800e04c:	f000 fce4 	bl	800ea18 <_sbrk_r>
 800e050:	4580      	cmp	r8, r0
 800e052:	d13a      	bne.n	800e0ca <_malloc_r+0xd2>
 800e054:	6821      	ldr	r1, [r4, #0]
 800e056:	3503      	adds	r5, #3
 800e058:	1a6d      	subs	r5, r5, r1
 800e05a:	f025 0503 	bic.w	r5, r5, #3
 800e05e:	3508      	adds	r5, #8
 800e060:	2d0c      	cmp	r5, #12
 800e062:	bf38      	it	cc
 800e064:	250c      	movcc	r5, #12
 800e066:	4629      	mov	r1, r5
 800e068:	4638      	mov	r0, r7
 800e06a:	f7ff ffa5 	bl	800dfb8 <sbrk_aligned>
 800e06e:	3001      	adds	r0, #1
 800e070:	d02b      	beq.n	800e0ca <_malloc_r+0xd2>
 800e072:	6823      	ldr	r3, [r4, #0]
 800e074:	442b      	add	r3, r5
 800e076:	6023      	str	r3, [r4, #0]
 800e078:	e00e      	b.n	800e098 <_malloc_r+0xa0>
 800e07a:	6822      	ldr	r2, [r4, #0]
 800e07c:	1b52      	subs	r2, r2, r5
 800e07e:	d41e      	bmi.n	800e0be <_malloc_r+0xc6>
 800e080:	2a0b      	cmp	r2, #11
 800e082:	d916      	bls.n	800e0b2 <_malloc_r+0xba>
 800e084:	1961      	adds	r1, r4, r5
 800e086:	42a3      	cmp	r3, r4
 800e088:	6025      	str	r5, [r4, #0]
 800e08a:	bf18      	it	ne
 800e08c:	6059      	strne	r1, [r3, #4]
 800e08e:	6863      	ldr	r3, [r4, #4]
 800e090:	bf08      	it	eq
 800e092:	6031      	streq	r1, [r6, #0]
 800e094:	5162      	str	r2, [r4, r5]
 800e096:	604b      	str	r3, [r1, #4]
 800e098:	4638      	mov	r0, r7
 800e09a:	f104 060b 	add.w	r6, r4, #11
 800e09e:	f000 ffdd 	bl	800f05c <__malloc_unlock>
 800e0a2:	f026 0607 	bic.w	r6, r6, #7
 800e0a6:	1d23      	adds	r3, r4, #4
 800e0a8:	1af2      	subs	r2, r6, r3
 800e0aa:	d0b6      	beq.n	800e01a <_malloc_r+0x22>
 800e0ac:	1b9b      	subs	r3, r3, r6
 800e0ae:	50a3      	str	r3, [r4, r2]
 800e0b0:	e7b3      	b.n	800e01a <_malloc_r+0x22>
 800e0b2:	6862      	ldr	r2, [r4, #4]
 800e0b4:	42a3      	cmp	r3, r4
 800e0b6:	bf0c      	ite	eq
 800e0b8:	6032      	streq	r2, [r6, #0]
 800e0ba:	605a      	strne	r2, [r3, #4]
 800e0bc:	e7ec      	b.n	800e098 <_malloc_r+0xa0>
 800e0be:	4623      	mov	r3, r4
 800e0c0:	6864      	ldr	r4, [r4, #4]
 800e0c2:	e7b2      	b.n	800e02a <_malloc_r+0x32>
 800e0c4:	4634      	mov	r4, r6
 800e0c6:	6876      	ldr	r6, [r6, #4]
 800e0c8:	e7b9      	b.n	800e03e <_malloc_r+0x46>
 800e0ca:	230c      	movs	r3, #12
 800e0cc:	603b      	str	r3, [r7, #0]
 800e0ce:	4638      	mov	r0, r7
 800e0d0:	f000 ffc4 	bl	800f05c <__malloc_unlock>
 800e0d4:	e7a1      	b.n	800e01a <_malloc_r+0x22>
 800e0d6:	6025      	str	r5, [r4, #0]
 800e0d8:	e7de      	b.n	800e098 <_malloc_r+0xa0>
 800e0da:	bf00      	nop
 800e0dc:	2000118c 	.word	0x2000118c

0800e0e0 <__ssputs_r>:
 800e0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0e4:	688e      	ldr	r6, [r1, #8]
 800e0e6:	429e      	cmp	r6, r3
 800e0e8:	4682      	mov	sl, r0
 800e0ea:	460c      	mov	r4, r1
 800e0ec:	4690      	mov	r8, r2
 800e0ee:	461f      	mov	r7, r3
 800e0f0:	d838      	bhi.n	800e164 <__ssputs_r+0x84>
 800e0f2:	898a      	ldrh	r2, [r1, #12]
 800e0f4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e0f8:	d032      	beq.n	800e160 <__ssputs_r+0x80>
 800e0fa:	6825      	ldr	r5, [r4, #0]
 800e0fc:	6909      	ldr	r1, [r1, #16]
 800e0fe:	eba5 0901 	sub.w	r9, r5, r1
 800e102:	6965      	ldr	r5, [r4, #20]
 800e104:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e108:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e10c:	3301      	adds	r3, #1
 800e10e:	444b      	add	r3, r9
 800e110:	106d      	asrs	r5, r5, #1
 800e112:	429d      	cmp	r5, r3
 800e114:	bf38      	it	cc
 800e116:	461d      	movcc	r5, r3
 800e118:	0553      	lsls	r3, r2, #21
 800e11a:	d531      	bpl.n	800e180 <__ssputs_r+0xa0>
 800e11c:	4629      	mov	r1, r5
 800e11e:	f7ff ff6b 	bl	800dff8 <_malloc_r>
 800e122:	4606      	mov	r6, r0
 800e124:	b950      	cbnz	r0, 800e13c <__ssputs_r+0x5c>
 800e126:	230c      	movs	r3, #12
 800e128:	f8ca 3000 	str.w	r3, [sl]
 800e12c:	89a3      	ldrh	r3, [r4, #12]
 800e12e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e132:	81a3      	strh	r3, [r4, #12]
 800e134:	f04f 30ff 	mov.w	r0, #4294967295
 800e138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e13c:	6921      	ldr	r1, [r4, #16]
 800e13e:	464a      	mov	r2, r9
 800e140:	f7ff fa08 	bl	800d554 <memcpy>
 800e144:	89a3      	ldrh	r3, [r4, #12]
 800e146:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e14a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e14e:	81a3      	strh	r3, [r4, #12]
 800e150:	6126      	str	r6, [r4, #16]
 800e152:	6165      	str	r5, [r4, #20]
 800e154:	444e      	add	r6, r9
 800e156:	eba5 0509 	sub.w	r5, r5, r9
 800e15a:	6026      	str	r6, [r4, #0]
 800e15c:	60a5      	str	r5, [r4, #8]
 800e15e:	463e      	mov	r6, r7
 800e160:	42be      	cmp	r6, r7
 800e162:	d900      	bls.n	800e166 <__ssputs_r+0x86>
 800e164:	463e      	mov	r6, r7
 800e166:	6820      	ldr	r0, [r4, #0]
 800e168:	4632      	mov	r2, r6
 800e16a:	4641      	mov	r1, r8
 800e16c:	f000 ff56 	bl	800f01c <memmove>
 800e170:	68a3      	ldr	r3, [r4, #8]
 800e172:	1b9b      	subs	r3, r3, r6
 800e174:	60a3      	str	r3, [r4, #8]
 800e176:	6823      	ldr	r3, [r4, #0]
 800e178:	4433      	add	r3, r6
 800e17a:	6023      	str	r3, [r4, #0]
 800e17c:	2000      	movs	r0, #0
 800e17e:	e7db      	b.n	800e138 <__ssputs_r+0x58>
 800e180:	462a      	mov	r2, r5
 800e182:	f000 ff71 	bl	800f068 <_realloc_r>
 800e186:	4606      	mov	r6, r0
 800e188:	2800      	cmp	r0, #0
 800e18a:	d1e1      	bne.n	800e150 <__ssputs_r+0x70>
 800e18c:	6921      	ldr	r1, [r4, #16]
 800e18e:	4650      	mov	r0, sl
 800e190:	f7ff fec6 	bl	800df20 <_free_r>
 800e194:	e7c7      	b.n	800e126 <__ssputs_r+0x46>
	...

0800e198 <_svfiprintf_r>:
 800e198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e19c:	4698      	mov	r8, r3
 800e19e:	898b      	ldrh	r3, [r1, #12]
 800e1a0:	061b      	lsls	r3, r3, #24
 800e1a2:	b09d      	sub	sp, #116	; 0x74
 800e1a4:	4607      	mov	r7, r0
 800e1a6:	460d      	mov	r5, r1
 800e1a8:	4614      	mov	r4, r2
 800e1aa:	d50e      	bpl.n	800e1ca <_svfiprintf_r+0x32>
 800e1ac:	690b      	ldr	r3, [r1, #16]
 800e1ae:	b963      	cbnz	r3, 800e1ca <_svfiprintf_r+0x32>
 800e1b0:	2140      	movs	r1, #64	; 0x40
 800e1b2:	f7ff ff21 	bl	800dff8 <_malloc_r>
 800e1b6:	6028      	str	r0, [r5, #0]
 800e1b8:	6128      	str	r0, [r5, #16]
 800e1ba:	b920      	cbnz	r0, 800e1c6 <_svfiprintf_r+0x2e>
 800e1bc:	230c      	movs	r3, #12
 800e1be:	603b      	str	r3, [r7, #0]
 800e1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1c4:	e0d1      	b.n	800e36a <_svfiprintf_r+0x1d2>
 800e1c6:	2340      	movs	r3, #64	; 0x40
 800e1c8:	616b      	str	r3, [r5, #20]
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	9309      	str	r3, [sp, #36]	; 0x24
 800e1ce:	2320      	movs	r3, #32
 800e1d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e1d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1d8:	2330      	movs	r3, #48	; 0x30
 800e1da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e384 <_svfiprintf_r+0x1ec>
 800e1de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e1e2:	f04f 0901 	mov.w	r9, #1
 800e1e6:	4623      	mov	r3, r4
 800e1e8:	469a      	mov	sl, r3
 800e1ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1ee:	b10a      	cbz	r2, 800e1f4 <_svfiprintf_r+0x5c>
 800e1f0:	2a25      	cmp	r2, #37	; 0x25
 800e1f2:	d1f9      	bne.n	800e1e8 <_svfiprintf_r+0x50>
 800e1f4:	ebba 0b04 	subs.w	fp, sl, r4
 800e1f8:	d00b      	beq.n	800e212 <_svfiprintf_r+0x7a>
 800e1fa:	465b      	mov	r3, fp
 800e1fc:	4622      	mov	r2, r4
 800e1fe:	4629      	mov	r1, r5
 800e200:	4638      	mov	r0, r7
 800e202:	f7ff ff6d 	bl	800e0e0 <__ssputs_r>
 800e206:	3001      	adds	r0, #1
 800e208:	f000 80aa 	beq.w	800e360 <_svfiprintf_r+0x1c8>
 800e20c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e20e:	445a      	add	r2, fp
 800e210:	9209      	str	r2, [sp, #36]	; 0x24
 800e212:	f89a 3000 	ldrb.w	r3, [sl]
 800e216:	2b00      	cmp	r3, #0
 800e218:	f000 80a2 	beq.w	800e360 <_svfiprintf_r+0x1c8>
 800e21c:	2300      	movs	r3, #0
 800e21e:	f04f 32ff 	mov.w	r2, #4294967295
 800e222:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e226:	f10a 0a01 	add.w	sl, sl, #1
 800e22a:	9304      	str	r3, [sp, #16]
 800e22c:	9307      	str	r3, [sp, #28]
 800e22e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e232:	931a      	str	r3, [sp, #104]	; 0x68
 800e234:	4654      	mov	r4, sl
 800e236:	2205      	movs	r2, #5
 800e238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e23c:	4851      	ldr	r0, [pc, #324]	; (800e384 <_svfiprintf_r+0x1ec>)
 800e23e:	f7f1 ffef 	bl	8000220 <memchr>
 800e242:	9a04      	ldr	r2, [sp, #16]
 800e244:	b9d8      	cbnz	r0, 800e27e <_svfiprintf_r+0xe6>
 800e246:	06d0      	lsls	r0, r2, #27
 800e248:	bf44      	itt	mi
 800e24a:	2320      	movmi	r3, #32
 800e24c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e250:	0711      	lsls	r1, r2, #28
 800e252:	bf44      	itt	mi
 800e254:	232b      	movmi	r3, #43	; 0x2b
 800e256:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e25a:	f89a 3000 	ldrb.w	r3, [sl]
 800e25e:	2b2a      	cmp	r3, #42	; 0x2a
 800e260:	d015      	beq.n	800e28e <_svfiprintf_r+0xf6>
 800e262:	9a07      	ldr	r2, [sp, #28]
 800e264:	4654      	mov	r4, sl
 800e266:	2000      	movs	r0, #0
 800e268:	f04f 0c0a 	mov.w	ip, #10
 800e26c:	4621      	mov	r1, r4
 800e26e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e272:	3b30      	subs	r3, #48	; 0x30
 800e274:	2b09      	cmp	r3, #9
 800e276:	d94e      	bls.n	800e316 <_svfiprintf_r+0x17e>
 800e278:	b1b0      	cbz	r0, 800e2a8 <_svfiprintf_r+0x110>
 800e27a:	9207      	str	r2, [sp, #28]
 800e27c:	e014      	b.n	800e2a8 <_svfiprintf_r+0x110>
 800e27e:	eba0 0308 	sub.w	r3, r0, r8
 800e282:	fa09 f303 	lsl.w	r3, r9, r3
 800e286:	4313      	orrs	r3, r2
 800e288:	9304      	str	r3, [sp, #16]
 800e28a:	46a2      	mov	sl, r4
 800e28c:	e7d2      	b.n	800e234 <_svfiprintf_r+0x9c>
 800e28e:	9b03      	ldr	r3, [sp, #12]
 800e290:	1d19      	adds	r1, r3, #4
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	9103      	str	r1, [sp, #12]
 800e296:	2b00      	cmp	r3, #0
 800e298:	bfbb      	ittet	lt
 800e29a:	425b      	neglt	r3, r3
 800e29c:	f042 0202 	orrlt.w	r2, r2, #2
 800e2a0:	9307      	strge	r3, [sp, #28]
 800e2a2:	9307      	strlt	r3, [sp, #28]
 800e2a4:	bfb8      	it	lt
 800e2a6:	9204      	strlt	r2, [sp, #16]
 800e2a8:	7823      	ldrb	r3, [r4, #0]
 800e2aa:	2b2e      	cmp	r3, #46	; 0x2e
 800e2ac:	d10c      	bne.n	800e2c8 <_svfiprintf_r+0x130>
 800e2ae:	7863      	ldrb	r3, [r4, #1]
 800e2b0:	2b2a      	cmp	r3, #42	; 0x2a
 800e2b2:	d135      	bne.n	800e320 <_svfiprintf_r+0x188>
 800e2b4:	9b03      	ldr	r3, [sp, #12]
 800e2b6:	1d1a      	adds	r2, r3, #4
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	9203      	str	r2, [sp, #12]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	bfb8      	it	lt
 800e2c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e2c4:	3402      	adds	r4, #2
 800e2c6:	9305      	str	r3, [sp, #20]
 800e2c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e394 <_svfiprintf_r+0x1fc>
 800e2cc:	7821      	ldrb	r1, [r4, #0]
 800e2ce:	2203      	movs	r2, #3
 800e2d0:	4650      	mov	r0, sl
 800e2d2:	f7f1 ffa5 	bl	8000220 <memchr>
 800e2d6:	b140      	cbz	r0, 800e2ea <_svfiprintf_r+0x152>
 800e2d8:	2340      	movs	r3, #64	; 0x40
 800e2da:	eba0 000a 	sub.w	r0, r0, sl
 800e2de:	fa03 f000 	lsl.w	r0, r3, r0
 800e2e2:	9b04      	ldr	r3, [sp, #16]
 800e2e4:	4303      	orrs	r3, r0
 800e2e6:	3401      	adds	r4, #1
 800e2e8:	9304      	str	r3, [sp, #16]
 800e2ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2ee:	4826      	ldr	r0, [pc, #152]	; (800e388 <_svfiprintf_r+0x1f0>)
 800e2f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e2f4:	2206      	movs	r2, #6
 800e2f6:	f7f1 ff93 	bl	8000220 <memchr>
 800e2fa:	2800      	cmp	r0, #0
 800e2fc:	d038      	beq.n	800e370 <_svfiprintf_r+0x1d8>
 800e2fe:	4b23      	ldr	r3, [pc, #140]	; (800e38c <_svfiprintf_r+0x1f4>)
 800e300:	bb1b      	cbnz	r3, 800e34a <_svfiprintf_r+0x1b2>
 800e302:	9b03      	ldr	r3, [sp, #12]
 800e304:	3307      	adds	r3, #7
 800e306:	f023 0307 	bic.w	r3, r3, #7
 800e30a:	3308      	adds	r3, #8
 800e30c:	9303      	str	r3, [sp, #12]
 800e30e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e310:	4433      	add	r3, r6
 800e312:	9309      	str	r3, [sp, #36]	; 0x24
 800e314:	e767      	b.n	800e1e6 <_svfiprintf_r+0x4e>
 800e316:	fb0c 3202 	mla	r2, ip, r2, r3
 800e31a:	460c      	mov	r4, r1
 800e31c:	2001      	movs	r0, #1
 800e31e:	e7a5      	b.n	800e26c <_svfiprintf_r+0xd4>
 800e320:	2300      	movs	r3, #0
 800e322:	3401      	adds	r4, #1
 800e324:	9305      	str	r3, [sp, #20]
 800e326:	4619      	mov	r1, r3
 800e328:	f04f 0c0a 	mov.w	ip, #10
 800e32c:	4620      	mov	r0, r4
 800e32e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e332:	3a30      	subs	r2, #48	; 0x30
 800e334:	2a09      	cmp	r2, #9
 800e336:	d903      	bls.n	800e340 <_svfiprintf_r+0x1a8>
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d0c5      	beq.n	800e2c8 <_svfiprintf_r+0x130>
 800e33c:	9105      	str	r1, [sp, #20]
 800e33e:	e7c3      	b.n	800e2c8 <_svfiprintf_r+0x130>
 800e340:	fb0c 2101 	mla	r1, ip, r1, r2
 800e344:	4604      	mov	r4, r0
 800e346:	2301      	movs	r3, #1
 800e348:	e7f0      	b.n	800e32c <_svfiprintf_r+0x194>
 800e34a:	ab03      	add	r3, sp, #12
 800e34c:	9300      	str	r3, [sp, #0]
 800e34e:	462a      	mov	r2, r5
 800e350:	4b0f      	ldr	r3, [pc, #60]	; (800e390 <_svfiprintf_r+0x1f8>)
 800e352:	a904      	add	r1, sp, #16
 800e354:	4638      	mov	r0, r7
 800e356:	f7fc f983 	bl	800a660 <_printf_float>
 800e35a:	1c42      	adds	r2, r0, #1
 800e35c:	4606      	mov	r6, r0
 800e35e:	d1d6      	bne.n	800e30e <_svfiprintf_r+0x176>
 800e360:	89ab      	ldrh	r3, [r5, #12]
 800e362:	065b      	lsls	r3, r3, #25
 800e364:	f53f af2c 	bmi.w	800e1c0 <_svfiprintf_r+0x28>
 800e368:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e36a:	b01d      	add	sp, #116	; 0x74
 800e36c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e370:	ab03      	add	r3, sp, #12
 800e372:	9300      	str	r3, [sp, #0]
 800e374:	462a      	mov	r2, r5
 800e376:	4b06      	ldr	r3, [pc, #24]	; (800e390 <_svfiprintf_r+0x1f8>)
 800e378:	a904      	add	r1, sp, #16
 800e37a:	4638      	mov	r0, r7
 800e37c:	f7fc fc14 	bl	800aba8 <_printf_i>
 800e380:	e7eb      	b.n	800e35a <_svfiprintf_r+0x1c2>
 800e382:	bf00      	nop
 800e384:	080118cc 	.word	0x080118cc
 800e388:	080118d6 	.word	0x080118d6
 800e38c:	0800a661 	.word	0x0800a661
 800e390:	0800e0e1 	.word	0x0800e0e1
 800e394:	080118d2 	.word	0x080118d2

0800e398 <_sungetc_r>:
 800e398:	b538      	push	{r3, r4, r5, lr}
 800e39a:	1c4b      	adds	r3, r1, #1
 800e39c:	4614      	mov	r4, r2
 800e39e:	d103      	bne.n	800e3a8 <_sungetc_r+0x10>
 800e3a0:	f04f 35ff 	mov.w	r5, #4294967295
 800e3a4:	4628      	mov	r0, r5
 800e3a6:	bd38      	pop	{r3, r4, r5, pc}
 800e3a8:	8993      	ldrh	r3, [r2, #12]
 800e3aa:	f023 0320 	bic.w	r3, r3, #32
 800e3ae:	8193      	strh	r3, [r2, #12]
 800e3b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e3b2:	6852      	ldr	r2, [r2, #4]
 800e3b4:	b2cd      	uxtb	r5, r1
 800e3b6:	b18b      	cbz	r3, 800e3dc <_sungetc_r+0x44>
 800e3b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800e3ba:	4293      	cmp	r3, r2
 800e3bc:	dd08      	ble.n	800e3d0 <_sungetc_r+0x38>
 800e3be:	6823      	ldr	r3, [r4, #0]
 800e3c0:	1e5a      	subs	r2, r3, #1
 800e3c2:	6022      	str	r2, [r4, #0]
 800e3c4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e3c8:	6863      	ldr	r3, [r4, #4]
 800e3ca:	3301      	adds	r3, #1
 800e3cc:	6063      	str	r3, [r4, #4]
 800e3ce:	e7e9      	b.n	800e3a4 <_sungetc_r+0xc>
 800e3d0:	4621      	mov	r1, r4
 800e3d2:	f000 fbf1 	bl	800ebb8 <__submore>
 800e3d6:	2800      	cmp	r0, #0
 800e3d8:	d0f1      	beq.n	800e3be <_sungetc_r+0x26>
 800e3da:	e7e1      	b.n	800e3a0 <_sungetc_r+0x8>
 800e3dc:	6921      	ldr	r1, [r4, #16]
 800e3de:	6823      	ldr	r3, [r4, #0]
 800e3e0:	b151      	cbz	r1, 800e3f8 <_sungetc_r+0x60>
 800e3e2:	4299      	cmp	r1, r3
 800e3e4:	d208      	bcs.n	800e3f8 <_sungetc_r+0x60>
 800e3e6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800e3ea:	42a9      	cmp	r1, r5
 800e3ec:	d104      	bne.n	800e3f8 <_sungetc_r+0x60>
 800e3ee:	3b01      	subs	r3, #1
 800e3f0:	3201      	adds	r2, #1
 800e3f2:	6023      	str	r3, [r4, #0]
 800e3f4:	6062      	str	r2, [r4, #4]
 800e3f6:	e7d5      	b.n	800e3a4 <_sungetc_r+0xc>
 800e3f8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800e3fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e400:	6363      	str	r3, [r4, #52]	; 0x34
 800e402:	2303      	movs	r3, #3
 800e404:	63a3      	str	r3, [r4, #56]	; 0x38
 800e406:	4623      	mov	r3, r4
 800e408:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e40c:	6023      	str	r3, [r4, #0]
 800e40e:	2301      	movs	r3, #1
 800e410:	e7dc      	b.n	800e3cc <_sungetc_r+0x34>

0800e412 <__ssrefill_r>:
 800e412:	b510      	push	{r4, lr}
 800e414:	460c      	mov	r4, r1
 800e416:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e418:	b169      	cbz	r1, 800e436 <__ssrefill_r+0x24>
 800e41a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e41e:	4299      	cmp	r1, r3
 800e420:	d001      	beq.n	800e426 <__ssrefill_r+0x14>
 800e422:	f7ff fd7d 	bl	800df20 <_free_r>
 800e426:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e428:	6063      	str	r3, [r4, #4]
 800e42a:	2000      	movs	r0, #0
 800e42c:	6360      	str	r0, [r4, #52]	; 0x34
 800e42e:	b113      	cbz	r3, 800e436 <__ssrefill_r+0x24>
 800e430:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e432:	6023      	str	r3, [r4, #0]
 800e434:	bd10      	pop	{r4, pc}
 800e436:	6923      	ldr	r3, [r4, #16]
 800e438:	6023      	str	r3, [r4, #0]
 800e43a:	2300      	movs	r3, #0
 800e43c:	6063      	str	r3, [r4, #4]
 800e43e:	89a3      	ldrh	r3, [r4, #12]
 800e440:	f043 0320 	orr.w	r3, r3, #32
 800e444:	81a3      	strh	r3, [r4, #12]
 800e446:	f04f 30ff 	mov.w	r0, #4294967295
 800e44a:	e7f3      	b.n	800e434 <__ssrefill_r+0x22>

0800e44c <__ssvfiscanf_r>:
 800e44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e450:	460c      	mov	r4, r1
 800e452:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800e456:	2100      	movs	r1, #0
 800e458:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800e45c:	49a6      	ldr	r1, [pc, #664]	; (800e6f8 <__ssvfiscanf_r+0x2ac>)
 800e45e:	91a0      	str	r1, [sp, #640]	; 0x280
 800e460:	f10d 0804 	add.w	r8, sp, #4
 800e464:	49a5      	ldr	r1, [pc, #660]	; (800e6fc <__ssvfiscanf_r+0x2b0>)
 800e466:	4fa6      	ldr	r7, [pc, #664]	; (800e700 <__ssvfiscanf_r+0x2b4>)
 800e468:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800e704 <__ssvfiscanf_r+0x2b8>
 800e46c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800e470:	4606      	mov	r6, r0
 800e472:	91a1      	str	r1, [sp, #644]	; 0x284
 800e474:	9300      	str	r3, [sp, #0]
 800e476:	7813      	ldrb	r3, [r2, #0]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	f000 815a 	beq.w	800e732 <__ssvfiscanf_r+0x2e6>
 800e47e:	5dd9      	ldrb	r1, [r3, r7]
 800e480:	f011 0108 	ands.w	r1, r1, #8
 800e484:	f102 0501 	add.w	r5, r2, #1
 800e488:	d019      	beq.n	800e4be <__ssvfiscanf_r+0x72>
 800e48a:	6863      	ldr	r3, [r4, #4]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	dd0f      	ble.n	800e4b0 <__ssvfiscanf_r+0x64>
 800e490:	6823      	ldr	r3, [r4, #0]
 800e492:	781a      	ldrb	r2, [r3, #0]
 800e494:	5cba      	ldrb	r2, [r7, r2]
 800e496:	0712      	lsls	r2, r2, #28
 800e498:	d401      	bmi.n	800e49e <__ssvfiscanf_r+0x52>
 800e49a:	462a      	mov	r2, r5
 800e49c:	e7eb      	b.n	800e476 <__ssvfiscanf_r+0x2a>
 800e49e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e4a0:	3201      	adds	r2, #1
 800e4a2:	9245      	str	r2, [sp, #276]	; 0x114
 800e4a4:	6862      	ldr	r2, [r4, #4]
 800e4a6:	3301      	adds	r3, #1
 800e4a8:	3a01      	subs	r2, #1
 800e4aa:	6062      	str	r2, [r4, #4]
 800e4ac:	6023      	str	r3, [r4, #0]
 800e4ae:	e7ec      	b.n	800e48a <__ssvfiscanf_r+0x3e>
 800e4b0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e4b2:	4621      	mov	r1, r4
 800e4b4:	4630      	mov	r0, r6
 800e4b6:	4798      	blx	r3
 800e4b8:	2800      	cmp	r0, #0
 800e4ba:	d0e9      	beq.n	800e490 <__ssvfiscanf_r+0x44>
 800e4bc:	e7ed      	b.n	800e49a <__ssvfiscanf_r+0x4e>
 800e4be:	2b25      	cmp	r3, #37	; 0x25
 800e4c0:	d012      	beq.n	800e4e8 <__ssvfiscanf_r+0x9c>
 800e4c2:	469a      	mov	sl, r3
 800e4c4:	6863      	ldr	r3, [r4, #4]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	f340 8091 	ble.w	800e5ee <__ssvfiscanf_r+0x1a2>
 800e4cc:	6822      	ldr	r2, [r4, #0]
 800e4ce:	7813      	ldrb	r3, [r2, #0]
 800e4d0:	4553      	cmp	r3, sl
 800e4d2:	f040 812e 	bne.w	800e732 <__ssvfiscanf_r+0x2e6>
 800e4d6:	6863      	ldr	r3, [r4, #4]
 800e4d8:	3b01      	subs	r3, #1
 800e4da:	6063      	str	r3, [r4, #4]
 800e4dc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800e4de:	3201      	adds	r2, #1
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	6022      	str	r2, [r4, #0]
 800e4e4:	9345      	str	r3, [sp, #276]	; 0x114
 800e4e6:	e7d8      	b.n	800e49a <__ssvfiscanf_r+0x4e>
 800e4e8:	9141      	str	r1, [sp, #260]	; 0x104
 800e4ea:	9143      	str	r1, [sp, #268]	; 0x10c
 800e4ec:	7853      	ldrb	r3, [r2, #1]
 800e4ee:	2b2a      	cmp	r3, #42	; 0x2a
 800e4f0:	bf02      	ittt	eq
 800e4f2:	2310      	moveq	r3, #16
 800e4f4:	1c95      	addeq	r5, r2, #2
 800e4f6:	9341      	streq	r3, [sp, #260]	; 0x104
 800e4f8:	220a      	movs	r2, #10
 800e4fa:	46aa      	mov	sl, r5
 800e4fc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800e500:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e504:	2b09      	cmp	r3, #9
 800e506:	d91d      	bls.n	800e544 <__ssvfiscanf_r+0xf8>
 800e508:	487e      	ldr	r0, [pc, #504]	; (800e704 <__ssvfiscanf_r+0x2b8>)
 800e50a:	2203      	movs	r2, #3
 800e50c:	f7f1 fe88 	bl	8000220 <memchr>
 800e510:	b140      	cbz	r0, 800e524 <__ssvfiscanf_r+0xd8>
 800e512:	2301      	movs	r3, #1
 800e514:	eba0 0009 	sub.w	r0, r0, r9
 800e518:	fa03 f000 	lsl.w	r0, r3, r0
 800e51c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e51e:	4318      	orrs	r0, r3
 800e520:	9041      	str	r0, [sp, #260]	; 0x104
 800e522:	4655      	mov	r5, sl
 800e524:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e528:	2b78      	cmp	r3, #120	; 0x78
 800e52a:	d806      	bhi.n	800e53a <__ssvfiscanf_r+0xee>
 800e52c:	2b57      	cmp	r3, #87	; 0x57
 800e52e:	d810      	bhi.n	800e552 <__ssvfiscanf_r+0x106>
 800e530:	2b25      	cmp	r3, #37	; 0x25
 800e532:	d0c6      	beq.n	800e4c2 <__ssvfiscanf_r+0x76>
 800e534:	d856      	bhi.n	800e5e4 <__ssvfiscanf_r+0x198>
 800e536:	2b00      	cmp	r3, #0
 800e538:	d064      	beq.n	800e604 <__ssvfiscanf_r+0x1b8>
 800e53a:	2303      	movs	r3, #3
 800e53c:	9347      	str	r3, [sp, #284]	; 0x11c
 800e53e:	230a      	movs	r3, #10
 800e540:	9342      	str	r3, [sp, #264]	; 0x108
 800e542:	e071      	b.n	800e628 <__ssvfiscanf_r+0x1dc>
 800e544:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800e546:	fb02 1103 	mla	r1, r2, r3, r1
 800e54a:	3930      	subs	r1, #48	; 0x30
 800e54c:	9143      	str	r1, [sp, #268]	; 0x10c
 800e54e:	4655      	mov	r5, sl
 800e550:	e7d3      	b.n	800e4fa <__ssvfiscanf_r+0xae>
 800e552:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800e556:	2a20      	cmp	r2, #32
 800e558:	d8ef      	bhi.n	800e53a <__ssvfiscanf_r+0xee>
 800e55a:	a101      	add	r1, pc, #4	; (adr r1, 800e560 <__ssvfiscanf_r+0x114>)
 800e55c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e560:	0800e613 	.word	0x0800e613
 800e564:	0800e53b 	.word	0x0800e53b
 800e568:	0800e53b 	.word	0x0800e53b
 800e56c:	0800e671 	.word	0x0800e671
 800e570:	0800e53b 	.word	0x0800e53b
 800e574:	0800e53b 	.word	0x0800e53b
 800e578:	0800e53b 	.word	0x0800e53b
 800e57c:	0800e53b 	.word	0x0800e53b
 800e580:	0800e53b 	.word	0x0800e53b
 800e584:	0800e53b 	.word	0x0800e53b
 800e588:	0800e53b 	.word	0x0800e53b
 800e58c:	0800e687 	.word	0x0800e687
 800e590:	0800e65d 	.word	0x0800e65d
 800e594:	0800e5eb 	.word	0x0800e5eb
 800e598:	0800e5eb 	.word	0x0800e5eb
 800e59c:	0800e5eb 	.word	0x0800e5eb
 800e5a0:	0800e53b 	.word	0x0800e53b
 800e5a4:	0800e661 	.word	0x0800e661
 800e5a8:	0800e53b 	.word	0x0800e53b
 800e5ac:	0800e53b 	.word	0x0800e53b
 800e5b0:	0800e53b 	.word	0x0800e53b
 800e5b4:	0800e53b 	.word	0x0800e53b
 800e5b8:	0800e697 	.word	0x0800e697
 800e5bc:	0800e669 	.word	0x0800e669
 800e5c0:	0800e60b 	.word	0x0800e60b
 800e5c4:	0800e53b 	.word	0x0800e53b
 800e5c8:	0800e53b 	.word	0x0800e53b
 800e5cc:	0800e693 	.word	0x0800e693
 800e5d0:	0800e53b 	.word	0x0800e53b
 800e5d4:	0800e65d 	.word	0x0800e65d
 800e5d8:	0800e53b 	.word	0x0800e53b
 800e5dc:	0800e53b 	.word	0x0800e53b
 800e5e0:	0800e613 	.word	0x0800e613
 800e5e4:	3b45      	subs	r3, #69	; 0x45
 800e5e6:	2b02      	cmp	r3, #2
 800e5e8:	d8a7      	bhi.n	800e53a <__ssvfiscanf_r+0xee>
 800e5ea:	2305      	movs	r3, #5
 800e5ec:	e01b      	b.n	800e626 <__ssvfiscanf_r+0x1da>
 800e5ee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e5f0:	4621      	mov	r1, r4
 800e5f2:	4630      	mov	r0, r6
 800e5f4:	4798      	blx	r3
 800e5f6:	2800      	cmp	r0, #0
 800e5f8:	f43f af68 	beq.w	800e4cc <__ssvfiscanf_r+0x80>
 800e5fc:	9844      	ldr	r0, [sp, #272]	; 0x110
 800e5fe:	2800      	cmp	r0, #0
 800e600:	f040 808d 	bne.w	800e71e <__ssvfiscanf_r+0x2d2>
 800e604:	f04f 30ff 	mov.w	r0, #4294967295
 800e608:	e08f      	b.n	800e72a <__ssvfiscanf_r+0x2de>
 800e60a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800e60c:	f042 0220 	orr.w	r2, r2, #32
 800e610:	9241      	str	r2, [sp, #260]	; 0x104
 800e612:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800e614:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e618:	9241      	str	r2, [sp, #260]	; 0x104
 800e61a:	2210      	movs	r2, #16
 800e61c:	2b6f      	cmp	r3, #111	; 0x6f
 800e61e:	9242      	str	r2, [sp, #264]	; 0x108
 800e620:	bf34      	ite	cc
 800e622:	2303      	movcc	r3, #3
 800e624:	2304      	movcs	r3, #4
 800e626:	9347      	str	r3, [sp, #284]	; 0x11c
 800e628:	6863      	ldr	r3, [r4, #4]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	dd42      	ble.n	800e6b4 <__ssvfiscanf_r+0x268>
 800e62e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e630:	0659      	lsls	r1, r3, #25
 800e632:	d404      	bmi.n	800e63e <__ssvfiscanf_r+0x1f2>
 800e634:	6823      	ldr	r3, [r4, #0]
 800e636:	781a      	ldrb	r2, [r3, #0]
 800e638:	5cba      	ldrb	r2, [r7, r2]
 800e63a:	0712      	lsls	r2, r2, #28
 800e63c:	d441      	bmi.n	800e6c2 <__ssvfiscanf_r+0x276>
 800e63e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800e640:	2b02      	cmp	r3, #2
 800e642:	dc50      	bgt.n	800e6e6 <__ssvfiscanf_r+0x29a>
 800e644:	466b      	mov	r3, sp
 800e646:	4622      	mov	r2, r4
 800e648:	a941      	add	r1, sp, #260	; 0x104
 800e64a:	4630      	mov	r0, r6
 800e64c:	f000 f876 	bl	800e73c <_scanf_chars>
 800e650:	2801      	cmp	r0, #1
 800e652:	d06e      	beq.n	800e732 <__ssvfiscanf_r+0x2e6>
 800e654:	2802      	cmp	r0, #2
 800e656:	f47f af20 	bne.w	800e49a <__ssvfiscanf_r+0x4e>
 800e65a:	e7cf      	b.n	800e5fc <__ssvfiscanf_r+0x1b0>
 800e65c:	220a      	movs	r2, #10
 800e65e:	e7dd      	b.n	800e61c <__ssvfiscanf_r+0x1d0>
 800e660:	2300      	movs	r3, #0
 800e662:	9342      	str	r3, [sp, #264]	; 0x108
 800e664:	2303      	movs	r3, #3
 800e666:	e7de      	b.n	800e626 <__ssvfiscanf_r+0x1da>
 800e668:	2308      	movs	r3, #8
 800e66a:	9342      	str	r3, [sp, #264]	; 0x108
 800e66c:	2304      	movs	r3, #4
 800e66e:	e7da      	b.n	800e626 <__ssvfiscanf_r+0x1da>
 800e670:	4629      	mov	r1, r5
 800e672:	4640      	mov	r0, r8
 800e674:	f000 f9e0 	bl	800ea38 <__sccl>
 800e678:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e67a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e67e:	9341      	str	r3, [sp, #260]	; 0x104
 800e680:	4605      	mov	r5, r0
 800e682:	2301      	movs	r3, #1
 800e684:	e7cf      	b.n	800e626 <__ssvfiscanf_r+0x1da>
 800e686:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e688:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e68c:	9341      	str	r3, [sp, #260]	; 0x104
 800e68e:	2300      	movs	r3, #0
 800e690:	e7c9      	b.n	800e626 <__ssvfiscanf_r+0x1da>
 800e692:	2302      	movs	r3, #2
 800e694:	e7c7      	b.n	800e626 <__ssvfiscanf_r+0x1da>
 800e696:	9841      	ldr	r0, [sp, #260]	; 0x104
 800e698:	06c3      	lsls	r3, r0, #27
 800e69a:	f53f aefe 	bmi.w	800e49a <__ssvfiscanf_r+0x4e>
 800e69e:	9b00      	ldr	r3, [sp, #0]
 800e6a0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e6a2:	1d19      	adds	r1, r3, #4
 800e6a4:	9100      	str	r1, [sp, #0]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	f010 0f01 	tst.w	r0, #1
 800e6ac:	bf14      	ite	ne
 800e6ae:	801a      	strhne	r2, [r3, #0]
 800e6b0:	601a      	streq	r2, [r3, #0]
 800e6b2:	e6f2      	b.n	800e49a <__ssvfiscanf_r+0x4e>
 800e6b4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e6b6:	4621      	mov	r1, r4
 800e6b8:	4630      	mov	r0, r6
 800e6ba:	4798      	blx	r3
 800e6bc:	2800      	cmp	r0, #0
 800e6be:	d0b6      	beq.n	800e62e <__ssvfiscanf_r+0x1e2>
 800e6c0:	e79c      	b.n	800e5fc <__ssvfiscanf_r+0x1b0>
 800e6c2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e6c4:	3201      	adds	r2, #1
 800e6c6:	9245      	str	r2, [sp, #276]	; 0x114
 800e6c8:	6862      	ldr	r2, [r4, #4]
 800e6ca:	3a01      	subs	r2, #1
 800e6cc:	2a00      	cmp	r2, #0
 800e6ce:	6062      	str	r2, [r4, #4]
 800e6d0:	dd02      	ble.n	800e6d8 <__ssvfiscanf_r+0x28c>
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	6023      	str	r3, [r4, #0]
 800e6d6:	e7ad      	b.n	800e634 <__ssvfiscanf_r+0x1e8>
 800e6d8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e6da:	4621      	mov	r1, r4
 800e6dc:	4630      	mov	r0, r6
 800e6de:	4798      	blx	r3
 800e6e0:	2800      	cmp	r0, #0
 800e6e2:	d0a7      	beq.n	800e634 <__ssvfiscanf_r+0x1e8>
 800e6e4:	e78a      	b.n	800e5fc <__ssvfiscanf_r+0x1b0>
 800e6e6:	2b04      	cmp	r3, #4
 800e6e8:	dc0e      	bgt.n	800e708 <__ssvfiscanf_r+0x2bc>
 800e6ea:	466b      	mov	r3, sp
 800e6ec:	4622      	mov	r2, r4
 800e6ee:	a941      	add	r1, sp, #260	; 0x104
 800e6f0:	4630      	mov	r0, r6
 800e6f2:	f000 f87d 	bl	800e7f0 <_scanf_i>
 800e6f6:	e7ab      	b.n	800e650 <__ssvfiscanf_r+0x204>
 800e6f8:	0800e399 	.word	0x0800e399
 800e6fc:	0800e413 	.word	0x0800e413
 800e700:	08011569 	.word	0x08011569
 800e704:	080118d2 	.word	0x080118d2
 800e708:	4b0b      	ldr	r3, [pc, #44]	; (800e738 <__ssvfiscanf_r+0x2ec>)
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	f43f aec5 	beq.w	800e49a <__ssvfiscanf_r+0x4e>
 800e710:	466b      	mov	r3, sp
 800e712:	4622      	mov	r2, r4
 800e714:	a941      	add	r1, sp, #260	; 0x104
 800e716:	4630      	mov	r0, r6
 800e718:	f7fc fb6c 	bl	800adf4 <_scanf_float>
 800e71c:	e798      	b.n	800e650 <__ssvfiscanf_r+0x204>
 800e71e:	89a3      	ldrh	r3, [r4, #12]
 800e720:	f013 0f40 	tst.w	r3, #64	; 0x40
 800e724:	bf18      	it	ne
 800e726:	f04f 30ff 	movne.w	r0, #4294967295
 800e72a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800e72e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e732:	9844      	ldr	r0, [sp, #272]	; 0x110
 800e734:	e7f9      	b.n	800e72a <__ssvfiscanf_r+0x2de>
 800e736:	bf00      	nop
 800e738:	0800adf5 	.word	0x0800adf5

0800e73c <_scanf_chars>:
 800e73c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e740:	4615      	mov	r5, r2
 800e742:	688a      	ldr	r2, [r1, #8]
 800e744:	4680      	mov	r8, r0
 800e746:	460c      	mov	r4, r1
 800e748:	b932      	cbnz	r2, 800e758 <_scanf_chars+0x1c>
 800e74a:	698a      	ldr	r2, [r1, #24]
 800e74c:	2a00      	cmp	r2, #0
 800e74e:	bf0c      	ite	eq
 800e750:	2201      	moveq	r2, #1
 800e752:	f04f 32ff 	movne.w	r2, #4294967295
 800e756:	608a      	str	r2, [r1, #8]
 800e758:	6822      	ldr	r2, [r4, #0]
 800e75a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800e7ec <_scanf_chars+0xb0>
 800e75e:	06d1      	lsls	r1, r2, #27
 800e760:	bf5f      	itttt	pl
 800e762:	681a      	ldrpl	r2, [r3, #0]
 800e764:	1d11      	addpl	r1, r2, #4
 800e766:	6019      	strpl	r1, [r3, #0]
 800e768:	6816      	ldrpl	r6, [r2, #0]
 800e76a:	2700      	movs	r7, #0
 800e76c:	69a0      	ldr	r0, [r4, #24]
 800e76e:	b188      	cbz	r0, 800e794 <_scanf_chars+0x58>
 800e770:	2801      	cmp	r0, #1
 800e772:	d107      	bne.n	800e784 <_scanf_chars+0x48>
 800e774:	682a      	ldr	r2, [r5, #0]
 800e776:	7811      	ldrb	r1, [r2, #0]
 800e778:	6962      	ldr	r2, [r4, #20]
 800e77a:	5c52      	ldrb	r2, [r2, r1]
 800e77c:	b952      	cbnz	r2, 800e794 <_scanf_chars+0x58>
 800e77e:	2f00      	cmp	r7, #0
 800e780:	d031      	beq.n	800e7e6 <_scanf_chars+0xaa>
 800e782:	e022      	b.n	800e7ca <_scanf_chars+0x8e>
 800e784:	2802      	cmp	r0, #2
 800e786:	d120      	bne.n	800e7ca <_scanf_chars+0x8e>
 800e788:	682b      	ldr	r3, [r5, #0]
 800e78a:	781b      	ldrb	r3, [r3, #0]
 800e78c:	f813 3009 	ldrb.w	r3, [r3, r9]
 800e790:	071b      	lsls	r3, r3, #28
 800e792:	d41a      	bmi.n	800e7ca <_scanf_chars+0x8e>
 800e794:	6823      	ldr	r3, [r4, #0]
 800e796:	06da      	lsls	r2, r3, #27
 800e798:	bf5e      	ittt	pl
 800e79a:	682b      	ldrpl	r3, [r5, #0]
 800e79c:	781b      	ldrbpl	r3, [r3, #0]
 800e79e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e7a2:	682a      	ldr	r2, [r5, #0]
 800e7a4:	686b      	ldr	r3, [r5, #4]
 800e7a6:	3201      	adds	r2, #1
 800e7a8:	602a      	str	r2, [r5, #0]
 800e7aa:	68a2      	ldr	r2, [r4, #8]
 800e7ac:	3b01      	subs	r3, #1
 800e7ae:	3a01      	subs	r2, #1
 800e7b0:	606b      	str	r3, [r5, #4]
 800e7b2:	3701      	adds	r7, #1
 800e7b4:	60a2      	str	r2, [r4, #8]
 800e7b6:	b142      	cbz	r2, 800e7ca <_scanf_chars+0x8e>
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	dcd7      	bgt.n	800e76c <_scanf_chars+0x30>
 800e7bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e7c0:	4629      	mov	r1, r5
 800e7c2:	4640      	mov	r0, r8
 800e7c4:	4798      	blx	r3
 800e7c6:	2800      	cmp	r0, #0
 800e7c8:	d0d0      	beq.n	800e76c <_scanf_chars+0x30>
 800e7ca:	6823      	ldr	r3, [r4, #0]
 800e7cc:	f013 0310 	ands.w	r3, r3, #16
 800e7d0:	d105      	bne.n	800e7de <_scanf_chars+0xa2>
 800e7d2:	68e2      	ldr	r2, [r4, #12]
 800e7d4:	3201      	adds	r2, #1
 800e7d6:	60e2      	str	r2, [r4, #12]
 800e7d8:	69a2      	ldr	r2, [r4, #24]
 800e7da:	b102      	cbz	r2, 800e7de <_scanf_chars+0xa2>
 800e7dc:	7033      	strb	r3, [r6, #0]
 800e7de:	6923      	ldr	r3, [r4, #16]
 800e7e0:	443b      	add	r3, r7
 800e7e2:	6123      	str	r3, [r4, #16]
 800e7e4:	2000      	movs	r0, #0
 800e7e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7ea:	bf00      	nop
 800e7ec:	08011569 	.word	0x08011569

0800e7f0 <_scanf_i>:
 800e7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7f4:	4698      	mov	r8, r3
 800e7f6:	4b76      	ldr	r3, [pc, #472]	; (800e9d0 <_scanf_i+0x1e0>)
 800e7f8:	460c      	mov	r4, r1
 800e7fa:	4682      	mov	sl, r0
 800e7fc:	4616      	mov	r6, r2
 800e7fe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e802:	b087      	sub	sp, #28
 800e804:	ab03      	add	r3, sp, #12
 800e806:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e80a:	4b72      	ldr	r3, [pc, #456]	; (800e9d4 <_scanf_i+0x1e4>)
 800e80c:	69a1      	ldr	r1, [r4, #24]
 800e80e:	4a72      	ldr	r2, [pc, #456]	; (800e9d8 <_scanf_i+0x1e8>)
 800e810:	2903      	cmp	r1, #3
 800e812:	bf18      	it	ne
 800e814:	461a      	movne	r2, r3
 800e816:	68a3      	ldr	r3, [r4, #8]
 800e818:	9201      	str	r2, [sp, #4]
 800e81a:	1e5a      	subs	r2, r3, #1
 800e81c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e820:	bf88      	it	hi
 800e822:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e826:	4627      	mov	r7, r4
 800e828:	bf82      	ittt	hi
 800e82a:	eb03 0905 	addhi.w	r9, r3, r5
 800e82e:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e832:	60a3      	strhi	r3, [r4, #8]
 800e834:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e838:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800e83c:	bf98      	it	ls
 800e83e:	f04f 0900 	movls.w	r9, #0
 800e842:	6023      	str	r3, [r4, #0]
 800e844:	463d      	mov	r5, r7
 800e846:	f04f 0b00 	mov.w	fp, #0
 800e84a:	6831      	ldr	r1, [r6, #0]
 800e84c:	ab03      	add	r3, sp, #12
 800e84e:	7809      	ldrb	r1, [r1, #0]
 800e850:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e854:	2202      	movs	r2, #2
 800e856:	f7f1 fce3 	bl	8000220 <memchr>
 800e85a:	b328      	cbz	r0, 800e8a8 <_scanf_i+0xb8>
 800e85c:	f1bb 0f01 	cmp.w	fp, #1
 800e860:	d159      	bne.n	800e916 <_scanf_i+0x126>
 800e862:	6862      	ldr	r2, [r4, #4]
 800e864:	b92a      	cbnz	r2, 800e872 <_scanf_i+0x82>
 800e866:	6822      	ldr	r2, [r4, #0]
 800e868:	2308      	movs	r3, #8
 800e86a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e86e:	6063      	str	r3, [r4, #4]
 800e870:	6022      	str	r2, [r4, #0]
 800e872:	6822      	ldr	r2, [r4, #0]
 800e874:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800e878:	6022      	str	r2, [r4, #0]
 800e87a:	68a2      	ldr	r2, [r4, #8]
 800e87c:	1e51      	subs	r1, r2, #1
 800e87e:	60a1      	str	r1, [r4, #8]
 800e880:	b192      	cbz	r2, 800e8a8 <_scanf_i+0xb8>
 800e882:	6832      	ldr	r2, [r6, #0]
 800e884:	1c51      	adds	r1, r2, #1
 800e886:	6031      	str	r1, [r6, #0]
 800e888:	7812      	ldrb	r2, [r2, #0]
 800e88a:	f805 2b01 	strb.w	r2, [r5], #1
 800e88e:	6872      	ldr	r2, [r6, #4]
 800e890:	3a01      	subs	r2, #1
 800e892:	2a00      	cmp	r2, #0
 800e894:	6072      	str	r2, [r6, #4]
 800e896:	dc07      	bgt.n	800e8a8 <_scanf_i+0xb8>
 800e898:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800e89c:	4631      	mov	r1, r6
 800e89e:	4650      	mov	r0, sl
 800e8a0:	4790      	blx	r2
 800e8a2:	2800      	cmp	r0, #0
 800e8a4:	f040 8085 	bne.w	800e9b2 <_scanf_i+0x1c2>
 800e8a8:	f10b 0b01 	add.w	fp, fp, #1
 800e8ac:	f1bb 0f03 	cmp.w	fp, #3
 800e8b0:	d1cb      	bne.n	800e84a <_scanf_i+0x5a>
 800e8b2:	6863      	ldr	r3, [r4, #4]
 800e8b4:	b90b      	cbnz	r3, 800e8ba <_scanf_i+0xca>
 800e8b6:	230a      	movs	r3, #10
 800e8b8:	6063      	str	r3, [r4, #4]
 800e8ba:	6863      	ldr	r3, [r4, #4]
 800e8bc:	4947      	ldr	r1, [pc, #284]	; (800e9dc <_scanf_i+0x1ec>)
 800e8be:	6960      	ldr	r0, [r4, #20]
 800e8c0:	1ac9      	subs	r1, r1, r3
 800e8c2:	f000 f8b9 	bl	800ea38 <__sccl>
 800e8c6:	f04f 0b00 	mov.w	fp, #0
 800e8ca:	68a3      	ldr	r3, [r4, #8]
 800e8cc:	6822      	ldr	r2, [r4, #0]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d03d      	beq.n	800e94e <_scanf_i+0x15e>
 800e8d2:	6831      	ldr	r1, [r6, #0]
 800e8d4:	6960      	ldr	r0, [r4, #20]
 800e8d6:	f891 c000 	ldrb.w	ip, [r1]
 800e8da:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e8de:	2800      	cmp	r0, #0
 800e8e0:	d035      	beq.n	800e94e <_scanf_i+0x15e>
 800e8e2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800e8e6:	d124      	bne.n	800e932 <_scanf_i+0x142>
 800e8e8:	0510      	lsls	r0, r2, #20
 800e8ea:	d522      	bpl.n	800e932 <_scanf_i+0x142>
 800e8ec:	f10b 0b01 	add.w	fp, fp, #1
 800e8f0:	f1b9 0f00 	cmp.w	r9, #0
 800e8f4:	d003      	beq.n	800e8fe <_scanf_i+0x10e>
 800e8f6:	3301      	adds	r3, #1
 800e8f8:	f109 39ff 	add.w	r9, r9, #4294967295
 800e8fc:	60a3      	str	r3, [r4, #8]
 800e8fe:	6873      	ldr	r3, [r6, #4]
 800e900:	3b01      	subs	r3, #1
 800e902:	2b00      	cmp	r3, #0
 800e904:	6073      	str	r3, [r6, #4]
 800e906:	dd1b      	ble.n	800e940 <_scanf_i+0x150>
 800e908:	6833      	ldr	r3, [r6, #0]
 800e90a:	3301      	adds	r3, #1
 800e90c:	6033      	str	r3, [r6, #0]
 800e90e:	68a3      	ldr	r3, [r4, #8]
 800e910:	3b01      	subs	r3, #1
 800e912:	60a3      	str	r3, [r4, #8]
 800e914:	e7d9      	b.n	800e8ca <_scanf_i+0xda>
 800e916:	f1bb 0f02 	cmp.w	fp, #2
 800e91a:	d1ae      	bne.n	800e87a <_scanf_i+0x8a>
 800e91c:	6822      	ldr	r2, [r4, #0]
 800e91e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800e922:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e926:	d1bf      	bne.n	800e8a8 <_scanf_i+0xb8>
 800e928:	2310      	movs	r3, #16
 800e92a:	6063      	str	r3, [r4, #4]
 800e92c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e930:	e7a2      	b.n	800e878 <_scanf_i+0x88>
 800e932:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800e936:	6022      	str	r2, [r4, #0]
 800e938:	780b      	ldrb	r3, [r1, #0]
 800e93a:	f805 3b01 	strb.w	r3, [r5], #1
 800e93e:	e7de      	b.n	800e8fe <_scanf_i+0x10e>
 800e940:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e944:	4631      	mov	r1, r6
 800e946:	4650      	mov	r0, sl
 800e948:	4798      	blx	r3
 800e94a:	2800      	cmp	r0, #0
 800e94c:	d0df      	beq.n	800e90e <_scanf_i+0x11e>
 800e94e:	6823      	ldr	r3, [r4, #0]
 800e950:	05db      	lsls	r3, r3, #23
 800e952:	d50d      	bpl.n	800e970 <_scanf_i+0x180>
 800e954:	42bd      	cmp	r5, r7
 800e956:	d909      	bls.n	800e96c <_scanf_i+0x17c>
 800e958:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e95c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e960:	4632      	mov	r2, r6
 800e962:	4650      	mov	r0, sl
 800e964:	4798      	blx	r3
 800e966:	f105 39ff 	add.w	r9, r5, #4294967295
 800e96a:	464d      	mov	r5, r9
 800e96c:	42bd      	cmp	r5, r7
 800e96e:	d02d      	beq.n	800e9cc <_scanf_i+0x1dc>
 800e970:	6822      	ldr	r2, [r4, #0]
 800e972:	f012 0210 	ands.w	r2, r2, #16
 800e976:	d113      	bne.n	800e9a0 <_scanf_i+0x1b0>
 800e978:	702a      	strb	r2, [r5, #0]
 800e97a:	6863      	ldr	r3, [r4, #4]
 800e97c:	9e01      	ldr	r6, [sp, #4]
 800e97e:	4639      	mov	r1, r7
 800e980:	4650      	mov	r0, sl
 800e982:	47b0      	blx	r6
 800e984:	6821      	ldr	r1, [r4, #0]
 800e986:	f8d8 3000 	ldr.w	r3, [r8]
 800e98a:	f011 0f20 	tst.w	r1, #32
 800e98e:	d013      	beq.n	800e9b8 <_scanf_i+0x1c8>
 800e990:	1d1a      	adds	r2, r3, #4
 800e992:	f8c8 2000 	str.w	r2, [r8]
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	6018      	str	r0, [r3, #0]
 800e99a:	68e3      	ldr	r3, [r4, #12]
 800e99c:	3301      	adds	r3, #1
 800e99e:	60e3      	str	r3, [r4, #12]
 800e9a0:	1bed      	subs	r5, r5, r7
 800e9a2:	44ab      	add	fp, r5
 800e9a4:	6925      	ldr	r5, [r4, #16]
 800e9a6:	445d      	add	r5, fp
 800e9a8:	6125      	str	r5, [r4, #16]
 800e9aa:	2000      	movs	r0, #0
 800e9ac:	b007      	add	sp, #28
 800e9ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9b2:	f04f 0b00 	mov.w	fp, #0
 800e9b6:	e7ca      	b.n	800e94e <_scanf_i+0x15e>
 800e9b8:	1d1a      	adds	r2, r3, #4
 800e9ba:	f8c8 2000 	str.w	r2, [r8]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	f011 0f01 	tst.w	r1, #1
 800e9c4:	bf14      	ite	ne
 800e9c6:	8018      	strhne	r0, [r3, #0]
 800e9c8:	6018      	streq	r0, [r3, #0]
 800e9ca:	e7e6      	b.n	800e99a <_scanf_i+0x1aa>
 800e9cc:	2001      	movs	r0, #1
 800e9ce:	e7ed      	b.n	800e9ac <_scanf_i+0x1bc>
 800e9d0:	080114ac 	.word	0x080114ac
 800e9d4:	0800ebb5 	.word	0x0800ebb5
 800e9d8:	0800c0d5 	.word	0x0800c0d5
 800e9dc:	080118f6 	.word	0x080118f6

0800e9e0 <_read_r>:
 800e9e0:	b538      	push	{r3, r4, r5, lr}
 800e9e2:	4d07      	ldr	r5, [pc, #28]	; (800ea00 <_read_r+0x20>)
 800e9e4:	4604      	mov	r4, r0
 800e9e6:	4608      	mov	r0, r1
 800e9e8:	4611      	mov	r1, r2
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	602a      	str	r2, [r5, #0]
 800e9ee:	461a      	mov	r2, r3
 800e9f0:	f7f6 fc06 	bl	8005200 <_read>
 800e9f4:	1c43      	adds	r3, r0, #1
 800e9f6:	d102      	bne.n	800e9fe <_read_r+0x1e>
 800e9f8:	682b      	ldr	r3, [r5, #0]
 800e9fa:	b103      	cbz	r3, 800e9fe <_read_r+0x1e>
 800e9fc:	6023      	str	r3, [r4, #0]
 800e9fe:	bd38      	pop	{r3, r4, r5, pc}
 800ea00:	20001194 	.word	0x20001194
 800ea04:	00000000 	.word	0x00000000

0800ea08 <nan>:
 800ea08:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ea10 <nan+0x8>
 800ea0c:	4770      	bx	lr
 800ea0e:	bf00      	nop
 800ea10:	00000000 	.word	0x00000000
 800ea14:	7ff80000 	.word	0x7ff80000

0800ea18 <_sbrk_r>:
 800ea18:	b538      	push	{r3, r4, r5, lr}
 800ea1a:	4d06      	ldr	r5, [pc, #24]	; (800ea34 <_sbrk_r+0x1c>)
 800ea1c:	2300      	movs	r3, #0
 800ea1e:	4604      	mov	r4, r0
 800ea20:	4608      	mov	r0, r1
 800ea22:	602b      	str	r3, [r5, #0]
 800ea24:	f7f6 fc5a 	bl	80052dc <_sbrk>
 800ea28:	1c43      	adds	r3, r0, #1
 800ea2a:	d102      	bne.n	800ea32 <_sbrk_r+0x1a>
 800ea2c:	682b      	ldr	r3, [r5, #0]
 800ea2e:	b103      	cbz	r3, 800ea32 <_sbrk_r+0x1a>
 800ea30:	6023      	str	r3, [r4, #0]
 800ea32:	bd38      	pop	{r3, r4, r5, pc}
 800ea34:	20001194 	.word	0x20001194

0800ea38 <__sccl>:
 800ea38:	b570      	push	{r4, r5, r6, lr}
 800ea3a:	780b      	ldrb	r3, [r1, #0]
 800ea3c:	4604      	mov	r4, r0
 800ea3e:	2b5e      	cmp	r3, #94	; 0x5e
 800ea40:	bf0b      	itete	eq
 800ea42:	784b      	ldrbeq	r3, [r1, #1]
 800ea44:	1c48      	addne	r0, r1, #1
 800ea46:	1c88      	addeq	r0, r1, #2
 800ea48:	2200      	movne	r2, #0
 800ea4a:	bf08      	it	eq
 800ea4c:	2201      	moveq	r2, #1
 800ea4e:	1e61      	subs	r1, r4, #1
 800ea50:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800ea54:	f801 2f01 	strb.w	r2, [r1, #1]!
 800ea58:	42a9      	cmp	r1, r5
 800ea5a:	d1fb      	bne.n	800ea54 <__sccl+0x1c>
 800ea5c:	b90b      	cbnz	r3, 800ea62 <__sccl+0x2a>
 800ea5e:	3801      	subs	r0, #1
 800ea60:	bd70      	pop	{r4, r5, r6, pc}
 800ea62:	f082 0201 	eor.w	r2, r2, #1
 800ea66:	54e2      	strb	r2, [r4, r3]
 800ea68:	4605      	mov	r5, r0
 800ea6a:	4628      	mov	r0, r5
 800ea6c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800ea70:	292d      	cmp	r1, #45	; 0x2d
 800ea72:	d006      	beq.n	800ea82 <__sccl+0x4a>
 800ea74:	295d      	cmp	r1, #93	; 0x5d
 800ea76:	d0f3      	beq.n	800ea60 <__sccl+0x28>
 800ea78:	b909      	cbnz	r1, 800ea7e <__sccl+0x46>
 800ea7a:	4628      	mov	r0, r5
 800ea7c:	e7f0      	b.n	800ea60 <__sccl+0x28>
 800ea7e:	460b      	mov	r3, r1
 800ea80:	e7f1      	b.n	800ea66 <__sccl+0x2e>
 800ea82:	786e      	ldrb	r6, [r5, #1]
 800ea84:	2e5d      	cmp	r6, #93	; 0x5d
 800ea86:	d0fa      	beq.n	800ea7e <__sccl+0x46>
 800ea88:	42b3      	cmp	r3, r6
 800ea8a:	dcf8      	bgt.n	800ea7e <__sccl+0x46>
 800ea8c:	3502      	adds	r5, #2
 800ea8e:	4619      	mov	r1, r3
 800ea90:	3101      	adds	r1, #1
 800ea92:	428e      	cmp	r6, r1
 800ea94:	5462      	strb	r2, [r4, r1]
 800ea96:	dcfb      	bgt.n	800ea90 <__sccl+0x58>
 800ea98:	1af1      	subs	r1, r6, r3
 800ea9a:	3901      	subs	r1, #1
 800ea9c:	1c58      	adds	r0, r3, #1
 800ea9e:	42b3      	cmp	r3, r6
 800eaa0:	bfa8      	it	ge
 800eaa2:	2100      	movge	r1, #0
 800eaa4:	1843      	adds	r3, r0, r1
 800eaa6:	e7e0      	b.n	800ea6a <__sccl+0x32>

0800eaa8 <strncmp>:
 800eaa8:	b510      	push	{r4, lr}
 800eaaa:	b17a      	cbz	r2, 800eacc <strncmp+0x24>
 800eaac:	4603      	mov	r3, r0
 800eaae:	3901      	subs	r1, #1
 800eab0:	1884      	adds	r4, r0, r2
 800eab2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800eab6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800eaba:	4290      	cmp	r0, r2
 800eabc:	d101      	bne.n	800eac2 <strncmp+0x1a>
 800eabe:	42a3      	cmp	r3, r4
 800eac0:	d101      	bne.n	800eac6 <strncmp+0x1e>
 800eac2:	1a80      	subs	r0, r0, r2
 800eac4:	bd10      	pop	{r4, pc}
 800eac6:	2800      	cmp	r0, #0
 800eac8:	d1f3      	bne.n	800eab2 <strncmp+0xa>
 800eaca:	e7fa      	b.n	800eac2 <strncmp+0x1a>
 800eacc:	4610      	mov	r0, r2
 800eace:	e7f9      	b.n	800eac4 <strncmp+0x1c>

0800ead0 <_strtoul_l.constprop.0>:
 800ead0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ead4:	4f36      	ldr	r7, [pc, #216]	; (800ebb0 <_strtoul_l.constprop.0+0xe0>)
 800ead6:	4686      	mov	lr, r0
 800ead8:	460d      	mov	r5, r1
 800eada:	4628      	mov	r0, r5
 800eadc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eae0:	5de6      	ldrb	r6, [r4, r7]
 800eae2:	f016 0608 	ands.w	r6, r6, #8
 800eae6:	d1f8      	bne.n	800eada <_strtoul_l.constprop.0+0xa>
 800eae8:	2c2d      	cmp	r4, #45	; 0x2d
 800eaea:	d12f      	bne.n	800eb4c <_strtoul_l.constprop.0+0x7c>
 800eaec:	782c      	ldrb	r4, [r5, #0]
 800eaee:	2601      	movs	r6, #1
 800eaf0:	1c85      	adds	r5, r0, #2
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d057      	beq.n	800eba6 <_strtoul_l.constprop.0+0xd6>
 800eaf6:	2b10      	cmp	r3, #16
 800eaf8:	d109      	bne.n	800eb0e <_strtoul_l.constprop.0+0x3e>
 800eafa:	2c30      	cmp	r4, #48	; 0x30
 800eafc:	d107      	bne.n	800eb0e <_strtoul_l.constprop.0+0x3e>
 800eafe:	7828      	ldrb	r0, [r5, #0]
 800eb00:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800eb04:	2858      	cmp	r0, #88	; 0x58
 800eb06:	d149      	bne.n	800eb9c <_strtoul_l.constprop.0+0xcc>
 800eb08:	786c      	ldrb	r4, [r5, #1]
 800eb0a:	2310      	movs	r3, #16
 800eb0c:	3502      	adds	r5, #2
 800eb0e:	f04f 38ff 	mov.w	r8, #4294967295
 800eb12:	2700      	movs	r7, #0
 800eb14:	fbb8 f8f3 	udiv	r8, r8, r3
 800eb18:	fb03 f908 	mul.w	r9, r3, r8
 800eb1c:	ea6f 0909 	mvn.w	r9, r9
 800eb20:	4638      	mov	r0, r7
 800eb22:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800eb26:	f1bc 0f09 	cmp.w	ip, #9
 800eb2a:	d814      	bhi.n	800eb56 <_strtoul_l.constprop.0+0x86>
 800eb2c:	4664      	mov	r4, ip
 800eb2e:	42a3      	cmp	r3, r4
 800eb30:	dd22      	ble.n	800eb78 <_strtoul_l.constprop.0+0xa8>
 800eb32:	2f00      	cmp	r7, #0
 800eb34:	db1d      	blt.n	800eb72 <_strtoul_l.constprop.0+0xa2>
 800eb36:	4580      	cmp	r8, r0
 800eb38:	d31b      	bcc.n	800eb72 <_strtoul_l.constprop.0+0xa2>
 800eb3a:	d101      	bne.n	800eb40 <_strtoul_l.constprop.0+0x70>
 800eb3c:	45a1      	cmp	r9, r4
 800eb3e:	db18      	blt.n	800eb72 <_strtoul_l.constprop.0+0xa2>
 800eb40:	fb00 4003 	mla	r0, r0, r3, r4
 800eb44:	2701      	movs	r7, #1
 800eb46:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb4a:	e7ea      	b.n	800eb22 <_strtoul_l.constprop.0+0x52>
 800eb4c:	2c2b      	cmp	r4, #43	; 0x2b
 800eb4e:	bf04      	itt	eq
 800eb50:	782c      	ldrbeq	r4, [r5, #0]
 800eb52:	1c85      	addeq	r5, r0, #2
 800eb54:	e7cd      	b.n	800eaf2 <_strtoul_l.constprop.0+0x22>
 800eb56:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800eb5a:	f1bc 0f19 	cmp.w	ip, #25
 800eb5e:	d801      	bhi.n	800eb64 <_strtoul_l.constprop.0+0x94>
 800eb60:	3c37      	subs	r4, #55	; 0x37
 800eb62:	e7e4      	b.n	800eb2e <_strtoul_l.constprop.0+0x5e>
 800eb64:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800eb68:	f1bc 0f19 	cmp.w	ip, #25
 800eb6c:	d804      	bhi.n	800eb78 <_strtoul_l.constprop.0+0xa8>
 800eb6e:	3c57      	subs	r4, #87	; 0x57
 800eb70:	e7dd      	b.n	800eb2e <_strtoul_l.constprop.0+0x5e>
 800eb72:	f04f 37ff 	mov.w	r7, #4294967295
 800eb76:	e7e6      	b.n	800eb46 <_strtoul_l.constprop.0+0x76>
 800eb78:	2f00      	cmp	r7, #0
 800eb7a:	da07      	bge.n	800eb8c <_strtoul_l.constprop.0+0xbc>
 800eb7c:	2322      	movs	r3, #34	; 0x22
 800eb7e:	f8ce 3000 	str.w	r3, [lr]
 800eb82:	f04f 30ff 	mov.w	r0, #4294967295
 800eb86:	b932      	cbnz	r2, 800eb96 <_strtoul_l.constprop.0+0xc6>
 800eb88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb8c:	b106      	cbz	r6, 800eb90 <_strtoul_l.constprop.0+0xc0>
 800eb8e:	4240      	negs	r0, r0
 800eb90:	2a00      	cmp	r2, #0
 800eb92:	d0f9      	beq.n	800eb88 <_strtoul_l.constprop.0+0xb8>
 800eb94:	b107      	cbz	r7, 800eb98 <_strtoul_l.constprop.0+0xc8>
 800eb96:	1e69      	subs	r1, r5, #1
 800eb98:	6011      	str	r1, [r2, #0]
 800eb9a:	e7f5      	b.n	800eb88 <_strtoul_l.constprop.0+0xb8>
 800eb9c:	2430      	movs	r4, #48	; 0x30
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d1b5      	bne.n	800eb0e <_strtoul_l.constprop.0+0x3e>
 800eba2:	2308      	movs	r3, #8
 800eba4:	e7b3      	b.n	800eb0e <_strtoul_l.constprop.0+0x3e>
 800eba6:	2c30      	cmp	r4, #48	; 0x30
 800eba8:	d0a9      	beq.n	800eafe <_strtoul_l.constprop.0+0x2e>
 800ebaa:	230a      	movs	r3, #10
 800ebac:	e7af      	b.n	800eb0e <_strtoul_l.constprop.0+0x3e>
 800ebae:	bf00      	nop
 800ebb0:	08011569 	.word	0x08011569

0800ebb4 <_strtoul_r>:
 800ebb4:	f7ff bf8c 	b.w	800ead0 <_strtoul_l.constprop.0>

0800ebb8 <__submore>:
 800ebb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebbc:	460c      	mov	r4, r1
 800ebbe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ebc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ebc4:	4299      	cmp	r1, r3
 800ebc6:	d11d      	bne.n	800ec04 <__submore+0x4c>
 800ebc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ebcc:	f7ff fa14 	bl	800dff8 <_malloc_r>
 800ebd0:	b918      	cbnz	r0, 800ebda <__submore+0x22>
 800ebd2:	f04f 30ff 	mov.w	r0, #4294967295
 800ebd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ebde:	63a3      	str	r3, [r4, #56]	; 0x38
 800ebe0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ebe4:	6360      	str	r0, [r4, #52]	; 0x34
 800ebe6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ebea:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ebee:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ebf2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ebf6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ebfa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ebfe:	6020      	str	r0, [r4, #0]
 800ec00:	2000      	movs	r0, #0
 800ec02:	e7e8      	b.n	800ebd6 <__submore+0x1e>
 800ec04:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ec06:	0077      	lsls	r7, r6, #1
 800ec08:	463a      	mov	r2, r7
 800ec0a:	f000 fa2d 	bl	800f068 <_realloc_r>
 800ec0e:	4605      	mov	r5, r0
 800ec10:	2800      	cmp	r0, #0
 800ec12:	d0de      	beq.n	800ebd2 <__submore+0x1a>
 800ec14:	eb00 0806 	add.w	r8, r0, r6
 800ec18:	4601      	mov	r1, r0
 800ec1a:	4632      	mov	r2, r6
 800ec1c:	4640      	mov	r0, r8
 800ec1e:	f7fe fc99 	bl	800d554 <memcpy>
 800ec22:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800ec26:	f8c4 8000 	str.w	r8, [r4]
 800ec2a:	e7e9      	b.n	800ec00 <__submore+0x48>

0800ec2c <__ascii_wctomb>:
 800ec2c:	b149      	cbz	r1, 800ec42 <__ascii_wctomb+0x16>
 800ec2e:	2aff      	cmp	r2, #255	; 0xff
 800ec30:	bf85      	ittet	hi
 800ec32:	238a      	movhi	r3, #138	; 0x8a
 800ec34:	6003      	strhi	r3, [r0, #0]
 800ec36:	700a      	strbls	r2, [r1, #0]
 800ec38:	f04f 30ff 	movhi.w	r0, #4294967295
 800ec3c:	bf98      	it	ls
 800ec3e:	2001      	movls	r0, #1
 800ec40:	4770      	bx	lr
 800ec42:	4608      	mov	r0, r1
 800ec44:	4770      	bx	lr
	...

0800ec48 <__assert_func>:
 800ec48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec4a:	4614      	mov	r4, r2
 800ec4c:	461a      	mov	r2, r3
 800ec4e:	4b09      	ldr	r3, [pc, #36]	; (800ec74 <__assert_func+0x2c>)
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	4605      	mov	r5, r0
 800ec54:	68d8      	ldr	r0, [r3, #12]
 800ec56:	b14c      	cbz	r4, 800ec6c <__assert_func+0x24>
 800ec58:	4b07      	ldr	r3, [pc, #28]	; (800ec78 <__assert_func+0x30>)
 800ec5a:	9100      	str	r1, [sp, #0]
 800ec5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec60:	4906      	ldr	r1, [pc, #24]	; (800ec7c <__assert_func+0x34>)
 800ec62:	462b      	mov	r3, r5
 800ec64:	f000 f9a6 	bl	800efb4 <fiprintf>
 800ec68:	f000 fc46 	bl	800f4f8 <abort>
 800ec6c:	4b04      	ldr	r3, [pc, #16]	; (800ec80 <__assert_func+0x38>)
 800ec6e:	461c      	mov	r4, r3
 800ec70:	e7f3      	b.n	800ec5a <__assert_func+0x12>
 800ec72:	bf00      	nop
 800ec74:	20000014 	.word	0x20000014
 800ec78:	080118f8 	.word	0x080118f8
 800ec7c:	08011905 	.word	0x08011905
 800ec80:	08011933 	.word	0x08011933

0800ec84 <__sflush_r>:
 800ec84:	898a      	ldrh	r2, [r1, #12]
 800ec86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec8a:	4605      	mov	r5, r0
 800ec8c:	0710      	lsls	r0, r2, #28
 800ec8e:	460c      	mov	r4, r1
 800ec90:	d458      	bmi.n	800ed44 <__sflush_r+0xc0>
 800ec92:	684b      	ldr	r3, [r1, #4]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	dc05      	bgt.n	800eca4 <__sflush_r+0x20>
 800ec98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	dc02      	bgt.n	800eca4 <__sflush_r+0x20>
 800ec9e:	2000      	movs	r0, #0
 800eca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eca4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eca6:	2e00      	cmp	r6, #0
 800eca8:	d0f9      	beq.n	800ec9e <__sflush_r+0x1a>
 800ecaa:	2300      	movs	r3, #0
 800ecac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ecb0:	682f      	ldr	r7, [r5, #0]
 800ecb2:	602b      	str	r3, [r5, #0]
 800ecb4:	d032      	beq.n	800ed1c <__sflush_r+0x98>
 800ecb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ecb8:	89a3      	ldrh	r3, [r4, #12]
 800ecba:	075a      	lsls	r2, r3, #29
 800ecbc:	d505      	bpl.n	800ecca <__sflush_r+0x46>
 800ecbe:	6863      	ldr	r3, [r4, #4]
 800ecc0:	1ac0      	subs	r0, r0, r3
 800ecc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ecc4:	b10b      	cbz	r3, 800ecca <__sflush_r+0x46>
 800ecc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ecc8:	1ac0      	subs	r0, r0, r3
 800ecca:	2300      	movs	r3, #0
 800eccc:	4602      	mov	r2, r0
 800ecce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ecd0:	6a21      	ldr	r1, [r4, #32]
 800ecd2:	4628      	mov	r0, r5
 800ecd4:	47b0      	blx	r6
 800ecd6:	1c43      	adds	r3, r0, #1
 800ecd8:	89a3      	ldrh	r3, [r4, #12]
 800ecda:	d106      	bne.n	800ecea <__sflush_r+0x66>
 800ecdc:	6829      	ldr	r1, [r5, #0]
 800ecde:	291d      	cmp	r1, #29
 800ece0:	d82c      	bhi.n	800ed3c <__sflush_r+0xb8>
 800ece2:	4a2a      	ldr	r2, [pc, #168]	; (800ed8c <__sflush_r+0x108>)
 800ece4:	40ca      	lsrs	r2, r1
 800ece6:	07d6      	lsls	r6, r2, #31
 800ece8:	d528      	bpl.n	800ed3c <__sflush_r+0xb8>
 800ecea:	2200      	movs	r2, #0
 800ecec:	6062      	str	r2, [r4, #4]
 800ecee:	04d9      	lsls	r1, r3, #19
 800ecf0:	6922      	ldr	r2, [r4, #16]
 800ecf2:	6022      	str	r2, [r4, #0]
 800ecf4:	d504      	bpl.n	800ed00 <__sflush_r+0x7c>
 800ecf6:	1c42      	adds	r2, r0, #1
 800ecf8:	d101      	bne.n	800ecfe <__sflush_r+0x7a>
 800ecfa:	682b      	ldr	r3, [r5, #0]
 800ecfc:	b903      	cbnz	r3, 800ed00 <__sflush_r+0x7c>
 800ecfe:	6560      	str	r0, [r4, #84]	; 0x54
 800ed00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ed02:	602f      	str	r7, [r5, #0]
 800ed04:	2900      	cmp	r1, #0
 800ed06:	d0ca      	beq.n	800ec9e <__sflush_r+0x1a>
 800ed08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ed0c:	4299      	cmp	r1, r3
 800ed0e:	d002      	beq.n	800ed16 <__sflush_r+0x92>
 800ed10:	4628      	mov	r0, r5
 800ed12:	f7ff f905 	bl	800df20 <_free_r>
 800ed16:	2000      	movs	r0, #0
 800ed18:	6360      	str	r0, [r4, #52]	; 0x34
 800ed1a:	e7c1      	b.n	800eca0 <__sflush_r+0x1c>
 800ed1c:	6a21      	ldr	r1, [r4, #32]
 800ed1e:	2301      	movs	r3, #1
 800ed20:	4628      	mov	r0, r5
 800ed22:	47b0      	blx	r6
 800ed24:	1c41      	adds	r1, r0, #1
 800ed26:	d1c7      	bne.n	800ecb8 <__sflush_r+0x34>
 800ed28:	682b      	ldr	r3, [r5, #0]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d0c4      	beq.n	800ecb8 <__sflush_r+0x34>
 800ed2e:	2b1d      	cmp	r3, #29
 800ed30:	d001      	beq.n	800ed36 <__sflush_r+0xb2>
 800ed32:	2b16      	cmp	r3, #22
 800ed34:	d101      	bne.n	800ed3a <__sflush_r+0xb6>
 800ed36:	602f      	str	r7, [r5, #0]
 800ed38:	e7b1      	b.n	800ec9e <__sflush_r+0x1a>
 800ed3a:	89a3      	ldrh	r3, [r4, #12]
 800ed3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed40:	81a3      	strh	r3, [r4, #12]
 800ed42:	e7ad      	b.n	800eca0 <__sflush_r+0x1c>
 800ed44:	690f      	ldr	r7, [r1, #16]
 800ed46:	2f00      	cmp	r7, #0
 800ed48:	d0a9      	beq.n	800ec9e <__sflush_r+0x1a>
 800ed4a:	0793      	lsls	r3, r2, #30
 800ed4c:	680e      	ldr	r6, [r1, #0]
 800ed4e:	bf08      	it	eq
 800ed50:	694b      	ldreq	r3, [r1, #20]
 800ed52:	600f      	str	r7, [r1, #0]
 800ed54:	bf18      	it	ne
 800ed56:	2300      	movne	r3, #0
 800ed58:	eba6 0807 	sub.w	r8, r6, r7
 800ed5c:	608b      	str	r3, [r1, #8]
 800ed5e:	f1b8 0f00 	cmp.w	r8, #0
 800ed62:	dd9c      	ble.n	800ec9e <__sflush_r+0x1a>
 800ed64:	6a21      	ldr	r1, [r4, #32]
 800ed66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ed68:	4643      	mov	r3, r8
 800ed6a:	463a      	mov	r2, r7
 800ed6c:	4628      	mov	r0, r5
 800ed6e:	47b0      	blx	r6
 800ed70:	2800      	cmp	r0, #0
 800ed72:	dc06      	bgt.n	800ed82 <__sflush_r+0xfe>
 800ed74:	89a3      	ldrh	r3, [r4, #12]
 800ed76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed7a:	81a3      	strh	r3, [r4, #12]
 800ed7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed80:	e78e      	b.n	800eca0 <__sflush_r+0x1c>
 800ed82:	4407      	add	r7, r0
 800ed84:	eba8 0800 	sub.w	r8, r8, r0
 800ed88:	e7e9      	b.n	800ed5e <__sflush_r+0xda>
 800ed8a:	bf00      	nop
 800ed8c:	20400001 	.word	0x20400001

0800ed90 <_fflush_r>:
 800ed90:	b538      	push	{r3, r4, r5, lr}
 800ed92:	690b      	ldr	r3, [r1, #16]
 800ed94:	4605      	mov	r5, r0
 800ed96:	460c      	mov	r4, r1
 800ed98:	b913      	cbnz	r3, 800eda0 <_fflush_r+0x10>
 800ed9a:	2500      	movs	r5, #0
 800ed9c:	4628      	mov	r0, r5
 800ed9e:	bd38      	pop	{r3, r4, r5, pc}
 800eda0:	b118      	cbz	r0, 800edaa <_fflush_r+0x1a>
 800eda2:	6983      	ldr	r3, [r0, #24]
 800eda4:	b90b      	cbnz	r3, 800edaa <_fflush_r+0x1a>
 800eda6:	f000 f887 	bl	800eeb8 <__sinit>
 800edaa:	4b14      	ldr	r3, [pc, #80]	; (800edfc <_fflush_r+0x6c>)
 800edac:	429c      	cmp	r4, r3
 800edae:	d11b      	bne.n	800ede8 <_fflush_r+0x58>
 800edb0:	686c      	ldr	r4, [r5, #4]
 800edb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d0ef      	beq.n	800ed9a <_fflush_r+0xa>
 800edba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800edbc:	07d0      	lsls	r0, r2, #31
 800edbe:	d404      	bmi.n	800edca <_fflush_r+0x3a>
 800edc0:	0599      	lsls	r1, r3, #22
 800edc2:	d402      	bmi.n	800edca <_fflush_r+0x3a>
 800edc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800edc6:	f000 f927 	bl	800f018 <__retarget_lock_acquire_recursive>
 800edca:	4628      	mov	r0, r5
 800edcc:	4621      	mov	r1, r4
 800edce:	f7ff ff59 	bl	800ec84 <__sflush_r>
 800edd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800edd4:	07da      	lsls	r2, r3, #31
 800edd6:	4605      	mov	r5, r0
 800edd8:	d4e0      	bmi.n	800ed9c <_fflush_r+0xc>
 800edda:	89a3      	ldrh	r3, [r4, #12]
 800eddc:	059b      	lsls	r3, r3, #22
 800edde:	d4dd      	bmi.n	800ed9c <_fflush_r+0xc>
 800ede0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ede2:	f000 f91a 	bl	800f01a <__retarget_lock_release_recursive>
 800ede6:	e7d9      	b.n	800ed9c <_fflush_r+0xc>
 800ede8:	4b05      	ldr	r3, [pc, #20]	; (800ee00 <_fflush_r+0x70>)
 800edea:	429c      	cmp	r4, r3
 800edec:	d101      	bne.n	800edf2 <_fflush_r+0x62>
 800edee:	68ac      	ldr	r4, [r5, #8]
 800edf0:	e7df      	b.n	800edb2 <_fflush_r+0x22>
 800edf2:	4b04      	ldr	r3, [pc, #16]	; (800ee04 <_fflush_r+0x74>)
 800edf4:	429c      	cmp	r4, r3
 800edf6:	bf08      	it	eq
 800edf8:	68ec      	ldreq	r4, [r5, #12]
 800edfa:	e7da      	b.n	800edb2 <_fflush_r+0x22>
 800edfc:	08011954 	.word	0x08011954
 800ee00:	08011974 	.word	0x08011974
 800ee04:	08011934 	.word	0x08011934

0800ee08 <std>:
 800ee08:	2300      	movs	r3, #0
 800ee0a:	b510      	push	{r4, lr}
 800ee0c:	4604      	mov	r4, r0
 800ee0e:	e9c0 3300 	strd	r3, r3, [r0]
 800ee12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee16:	6083      	str	r3, [r0, #8]
 800ee18:	8181      	strh	r1, [r0, #12]
 800ee1a:	6643      	str	r3, [r0, #100]	; 0x64
 800ee1c:	81c2      	strh	r2, [r0, #14]
 800ee1e:	6183      	str	r3, [r0, #24]
 800ee20:	4619      	mov	r1, r3
 800ee22:	2208      	movs	r2, #8
 800ee24:	305c      	adds	r0, #92	; 0x5c
 800ee26:	f7fb fb73 	bl	800a510 <memset>
 800ee2a:	4b05      	ldr	r3, [pc, #20]	; (800ee40 <std+0x38>)
 800ee2c:	6263      	str	r3, [r4, #36]	; 0x24
 800ee2e:	4b05      	ldr	r3, [pc, #20]	; (800ee44 <std+0x3c>)
 800ee30:	62a3      	str	r3, [r4, #40]	; 0x28
 800ee32:	4b05      	ldr	r3, [pc, #20]	; (800ee48 <std+0x40>)
 800ee34:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ee36:	4b05      	ldr	r3, [pc, #20]	; (800ee4c <std+0x44>)
 800ee38:	6224      	str	r4, [r4, #32]
 800ee3a:	6323      	str	r3, [r4, #48]	; 0x30
 800ee3c:	bd10      	pop	{r4, pc}
 800ee3e:	bf00      	nop
 800ee40:	0800b2b9 	.word	0x0800b2b9
 800ee44:	0800b2df 	.word	0x0800b2df
 800ee48:	0800b317 	.word	0x0800b317
 800ee4c:	0800b33b 	.word	0x0800b33b

0800ee50 <_cleanup_r>:
 800ee50:	4901      	ldr	r1, [pc, #4]	; (800ee58 <_cleanup_r+0x8>)
 800ee52:	f000 b8c1 	b.w	800efd8 <_fwalk_reent>
 800ee56:	bf00      	nop
 800ee58:	0800ed91 	.word	0x0800ed91

0800ee5c <__sfmoreglue>:
 800ee5c:	b570      	push	{r4, r5, r6, lr}
 800ee5e:	2268      	movs	r2, #104	; 0x68
 800ee60:	1e4d      	subs	r5, r1, #1
 800ee62:	4355      	muls	r5, r2
 800ee64:	460e      	mov	r6, r1
 800ee66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ee6a:	f7ff f8c5 	bl	800dff8 <_malloc_r>
 800ee6e:	4604      	mov	r4, r0
 800ee70:	b140      	cbz	r0, 800ee84 <__sfmoreglue+0x28>
 800ee72:	2100      	movs	r1, #0
 800ee74:	e9c0 1600 	strd	r1, r6, [r0]
 800ee78:	300c      	adds	r0, #12
 800ee7a:	60a0      	str	r0, [r4, #8]
 800ee7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ee80:	f7fb fb46 	bl	800a510 <memset>
 800ee84:	4620      	mov	r0, r4
 800ee86:	bd70      	pop	{r4, r5, r6, pc}

0800ee88 <__sfp_lock_acquire>:
 800ee88:	4801      	ldr	r0, [pc, #4]	; (800ee90 <__sfp_lock_acquire+0x8>)
 800ee8a:	f000 b8c5 	b.w	800f018 <__retarget_lock_acquire_recursive>
 800ee8e:	bf00      	nop
 800ee90:	20001199 	.word	0x20001199

0800ee94 <__sfp_lock_release>:
 800ee94:	4801      	ldr	r0, [pc, #4]	; (800ee9c <__sfp_lock_release+0x8>)
 800ee96:	f000 b8c0 	b.w	800f01a <__retarget_lock_release_recursive>
 800ee9a:	bf00      	nop
 800ee9c:	20001199 	.word	0x20001199

0800eea0 <__sinit_lock_acquire>:
 800eea0:	4801      	ldr	r0, [pc, #4]	; (800eea8 <__sinit_lock_acquire+0x8>)
 800eea2:	f000 b8b9 	b.w	800f018 <__retarget_lock_acquire_recursive>
 800eea6:	bf00      	nop
 800eea8:	2000119a 	.word	0x2000119a

0800eeac <__sinit_lock_release>:
 800eeac:	4801      	ldr	r0, [pc, #4]	; (800eeb4 <__sinit_lock_release+0x8>)
 800eeae:	f000 b8b4 	b.w	800f01a <__retarget_lock_release_recursive>
 800eeb2:	bf00      	nop
 800eeb4:	2000119a 	.word	0x2000119a

0800eeb8 <__sinit>:
 800eeb8:	b510      	push	{r4, lr}
 800eeba:	4604      	mov	r4, r0
 800eebc:	f7ff fff0 	bl	800eea0 <__sinit_lock_acquire>
 800eec0:	69a3      	ldr	r3, [r4, #24]
 800eec2:	b11b      	cbz	r3, 800eecc <__sinit+0x14>
 800eec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eec8:	f7ff bff0 	b.w	800eeac <__sinit_lock_release>
 800eecc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eed0:	6523      	str	r3, [r4, #80]	; 0x50
 800eed2:	4b13      	ldr	r3, [pc, #76]	; (800ef20 <__sinit+0x68>)
 800eed4:	4a13      	ldr	r2, [pc, #76]	; (800ef24 <__sinit+0x6c>)
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	62a2      	str	r2, [r4, #40]	; 0x28
 800eeda:	42a3      	cmp	r3, r4
 800eedc:	bf04      	itt	eq
 800eede:	2301      	moveq	r3, #1
 800eee0:	61a3      	streq	r3, [r4, #24]
 800eee2:	4620      	mov	r0, r4
 800eee4:	f000 f820 	bl	800ef28 <__sfp>
 800eee8:	6060      	str	r0, [r4, #4]
 800eeea:	4620      	mov	r0, r4
 800eeec:	f000 f81c 	bl	800ef28 <__sfp>
 800eef0:	60a0      	str	r0, [r4, #8]
 800eef2:	4620      	mov	r0, r4
 800eef4:	f000 f818 	bl	800ef28 <__sfp>
 800eef8:	2200      	movs	r2, #0
 800eefa:	60e0      	str	r0, [r4, #12]
 800eefc:	2104      	movs	r1, #4
 800eefe:	6860      	ldr	r0, [r4, #4]
 800ef00:	f7ff ff82 	bl	800ee08 <std>
 800ef04:	68a0      	ldr	r0, [r4, #8]
 800ef06:	2201      	movs	r2, #1
 800ef08:	2109      	movs	r1, #9
 800ef0a:	f7ff ff7d 	bl	800ee08 <std>
 800ef0e:	68e0      	ldr	r0, [r4, #12]
 800ef10:	2202      	movs	r2, #2
 800ef12:	2112      	movs	r1, #18
 800ef14:	f7ff ff78 	bl	800ee08 <std>
 800ef18:	2301      	movs	r3, #1
 800ef1a:	61a3      	str	r3, [r4, #24]
 800ef1c:	e7d2      	b.n	800eec4 <__sinit+0xc>
 800ef1e:	bf00      	nop
 800ef20:	080114d8 	.word	0x080114d8
 800ef24:	0800ee51 	.word	0x0800ee51

0800ef28 <__sfp>:
 800ef28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef2a:	4607      	mov	r7, r0
 800ef2c:	f7ff ffac 	bl	800ee88 <__sfp_lock_acquire>
 800ef30:	4b1e      	ldr	r3, [pc, #120]	; (800efac <__sfp+0x84>)
 800ef32:	681e      	ldr	r6, [r3, #0]
 800ef34:	69b3      	ldr	r3, [r6, #24]
 800ef36:	b913      	cbnz	r3, 800ef3e <__sfp+0x16>
 800ef38:	4630      	mov	r0, r6
 800ef3a:	f7ff ffbd 	bl	800eeb8 <__sinit>
 800ef3e:	3648      	adds	r6, #72	; 0x48
 800ef40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ef44:	3b01      	subs	r3, #1
 800ef46:	d503      	bpl.n	800ef50 <__sfp+0x28>
 800ef48:	6833      	ldr	r3, [r6, #0]
 800ef4a:	b30b      	cbz	r3, 800ef90 <__sfp+0x68>
 800ef4c:	6836      	ldr	r6, [r6, #0]
 800ef4e:	e7f7      	b.n	800ef40 <__sfp+0x18>
 800ef50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ef54:	b9d5      	cbnz	r5, 800ef8c <__sfp+0x64>
 800ef56:	4b16      	ldr	r3, [pc, #88]	; (800efb0 <__sfp+0x88>)
 800ef58:	60e3      	str	r3, [r4, #12]
 800ef5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ef5e:	6665      	str	r5, [r4, #100]	; 0x64
 800ef60:	f000 f859 	bl	800f016 <__retarget_lock_init_recursive>
 800ef64:	f7ff ff96 	bl	800ee94 <__sfp_lock_release>
 800ef68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ef6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ef70:	6025      	str	r5, [r4, #0]
 800ef72:	61a5      	str	r5, [r4, #24]
 800ef74:	2208      	movs	r2, #8
 800ef76:	4629      	mov	r1, r5
 800ef78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ef7c:	f7fb fac8 	bl	800a510 <memset>
 800ef80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ef84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ef88:	4620      	mov	r0, r4
 800ef8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef8c:	3468      	adds	r4, #104	; 0x68
 800ef8e:	e7d9      	b.n	800ef44 <__sfp+0x1c>
 800ef90:	2104      	movs	r1, #4
 800ef92:	4638      	mov	r0, r7
 800ef94:	f7ff ff62 	bl	800ee5c <__sfmoreglue>
 800ef98:	4604      	mov	r4, r0
 800ef9a:	6030      	str	r0, [r6, #0]
 800ef9c:	2800      	cmp	r0, #0
 800ef9e:	d1d5      	bne.n	800ef4c <__sfp+0x24>
 800efa0:	f7ff ff78 	bl	800ee94 <__sfp_lock_release>
 800efa4:	230c      	movs	r3, #12
 800efa6:	603b      	str	r3, [r7, #0]
 800efa8:	e7ee      	b.n	800ef88 <__sfp+0x60>
 800efaa:	bf00      	nop
 800efac:	080114d8 	.word	0x080114d8
 800efb0:	ffff0001 	.word	0xffff0001

0800efb4 <fiprintf>:
 800efb4:	b40e      	push	{r1, r2, r3}
 800efb6:	b503      	push	{r0, r1, lr}
 800efb8:	4601      	mov	r1, r0
 800efba:	ab03      	add	r3, sp, #12
 800efbc:	4805      	ldr	r0, [pc, #20]	; (800efd4 <fiprintf+0x20>)
 800efbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800efc2:	6800      	ldr	r0, [r0, #0]
 800efc4:	9301      	str	r3, [sp, #4]
 800efc6:	f000 f8a7 	bl	800f118 <_vfiprintf_r>
 800efca:	b002      	add	sp, #8
 800efcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800efd0:	b003      	add	sp, #12
 800efd2:	4770      	bx	lr
 800efd4:	20000014 	.word	0x20000014

0800efd8 <_fwalk_reent>:
 800efd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efdc:	4606      	mov	r6, r0
 800efde:	4688      	mov	r8, r1
 800efe0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800efe4:	2700      	movs	r7, #0
 800efe6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800efea:	f1b9 0901 	subs.w	r9, r9, #1
 800efee:	d505      	bpl.n	800effc <_fwalk_reent+0x24>
 800eff0:	6824      	ldr	r4, [r4, #0]
 800eff2:	2c00      	cmp	r4, #0
 800eff4:	d1f7      	bne.n	800efe6 <_fwalk_reent+0xe>
 800eff6:	4638      	mov	r0, r7
 800eff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800effc:	89ab      	ldrh	r3, [r5, #12]
 800effe:	2b01      	cmp	r3, #1
 800f000:	d907      	bls.n	800f012 <_fwalk_reent+0x3a>
 800f002:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f006:	3301      	adds	r3, #1
 800f008:	d003      	beq.n	800f012 <_fwalk_reent+0x3a>
 800f00a:	4629      	mov	r1, r5
 800f00c:	4630      	mov	r0, r6
 800f00e:	47c0      	blx	r8
 800f010:	4307      	orrs	r7, r0
 800f012:	3568      	adds	r5, #104	; 0x68
 800f014:	e7e9      	b.n	800efea <_fwalk_reent+0x12>

0800f016 <__retarget_lock_init_recursive>:
 800f016:	4770      	bx	lr

0800f018 <__retarget_lock_acquire_recursive>:
 800f018:	4770      	bx	lr

0800f01a <__retarget_lock_release_recursive>:
 800f01a:	4770      	bx	lr

0800f01c <memmove>:
 800f01c:	4288      	cmp	r0, r1
 800f01e:	b510      	push	{r4, lr}
 800f020:	eb01 0402 	add.w	r4, r1, r2
 800f024:	d902      	bls.n	800f02c <memmove+0x10>
 800f026:	4284      	cmp	r4, r0
 800f028:	4623      	mov	r3, r4
 800f02a:	d807      	bhi.n	800f03c <memmove+0x20>
 800f02c:	1e43      	subs	r3, r0, #1
 800f02e:	42a1      	cmp	r1, r4
 800f030:	d008      	beq.n	800f044 <memmove+0x28>
 800f032:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f036:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f03a:	e7f8      	b.n	800f02e <memmove+0x12>
 800f03c:	4402      	add	r2, r0
 800f03e:	4601      	mov	r1, r0
 800f040:	428a      	cmp	r2, r1
 800f042:	d100      	bne.n	800f046 <memmove+0x2a>
 800f044:	bd10      	pop	{r4, pc}
 800f046:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f04a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f04e:	e7f7      	b.n	800f040 <memmove+0x24>

0800f050 <__malloc_lock>:
 800f050:	4801      	ldr	r0, [pc, #4]	; (800f058 <__malloc_lock+0x8>)
 800f052:	f7ff bfe1 	b.w	800f018 <__retarget_lock_acquire_recursive>
 800f056:	bf00      	nop
 800f058:	20001198 	.word	0x20001198

0800f05c <__malloc_unlock>:
 800f05c:	4801      	ldr	r0, [pc, #4]	; (800f064 <__malloc_unlock+0x8>)
 800f05e:	f7ff bfdc 	b.w	800f01a <__retarget_lock_release_recursive>
 800f062:	bf00      	nop
 800f064:	20001198 	.word	0x20001198

0800f068 <_realloc_r>:
 800f068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f06c:	4680      	mov	r8, r0
 800f06e:	4614      	mov	r4, r2
 800f070:	460e      	mov	r6, r1
 800f072:	b921      	cbnz	r1, 800f07e <_realloc_r+0x16>
 800f074:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f078:	4611      	mov	r1, r2
 800f07a:	f7fe bfbd 	b.w	800dff8 <_malloc_r>
 800f07e:	b92a      	cbnz	r2, 800f08c <_realloc_r+0x24>
 800f080:	f7fe ff4e 	bl	800df20 <_free_r>
 800f084:	4625      	mov	r5, r4
 800f086:	4628      	mov	r0, r5
 800f088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f08c:	f000 faa0 	bl	800f5d0 <_malloc_usable_size_r>
 800f090:	4284      	cmp	r4, r0
 800f092:	4607      	mov	r7, r0
 800f094:	d802      	bhi.n	800f09c <_realloc_r+0x34>
 800f096:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f09a:	d812      	bhi.n	800f0c2 <_realloc_r+0x5a>
 800f09c:	4621      	mov	r1, r4
 800f09e:	4640      	mov	r0, r8
 800f0a0:	f7fe ffaa 	bl	800dff8 <_malloc_r>
 800f0a4:	4605      	mov	r5, r0
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d0ed      	beq.n	800f086 <_realloc_r+0x1e>
 800f0aa:	42bc      	cmp	r4, r7
 800f0ac:	4622      	mov	r2, r4
 800f0ae:	4631      	mov	r1, r6
 800f0b0:	bf28      	it	cs
 800f0b2:	463a      	movcs	r2, r7
 800f0b4:	f7fe fa4e 	bl	800d554 <memcpy>
 800f0b8:	4631      	mov	r1, r6
 800f0ba:	4640      	mov	r0, r8
 800f0bc:	f7fe ff30 	bl	800df20 <_free_r>
 800f0c0:	e7e1      	b.n	800f086 <_realloc_r+0x1e>
 800f0c2:	4635      	mov	r5, r6
 800f0c4:	e7df      	b.n	800f086 <_realloc_r+0x1e>

0800f0c6 <__sfputc_r>:
 800f0c6:	6893      	ldr	r3, [r2, #8]
 800f0c8:	3b01      	subs	r3, #1
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	b410      	push	{r4}
 800f0ce:	6093      	str	r3, [r2, #8]
 800f0d0:	da08      	bge.n	800f0e4 <__sfputc_r+0x1e>
 800f0d2:	6994      	ldr	r4, [r2, #24]
 800f0d4:	42a3      	cmp	r3, r4
 800f0d6:	db01      	blt.n	800f0dc <__sfputc_r+0x16>
 800f0d8:	290a      	cmp	r1, #10
 800f0da:	d103      	bne.n	800f0e4 <__sfputc_r+0x1e>
 800f0dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0e0:	f000 b94a 	b.w	800f378 <__swbuf_r>
 800f0e4:	6813      	ldr	r3, [r2, #0]
 800f0e6:	1c58      	adds	r0, r3, #1
 800f0e8:	6010      	str	r0, [r2, #0]
 800f0ea:	7019      	strb	r1, [r3, #0]
 800f0ec:	4608      	mov	r0, r1
 800f0ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0f2:	4770      	bx	lr

0800f0f4 <__sfputs_r>:
 800f0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0f6:	4606      	mov	r6, r0
 800f0f8:	460f      	mov	r7, r1
 800f0fa:	4614      	mov	r4, r2
 800f0fc:	18d5      	adds	r5, r2, r3
 800f0fe:	42ac      	cmp	r4, r5
 800f100:	d101      	bne.n	800f106 <__sfputs_r+0x12>
 800f102:	2000      	movs	r0, #0
 800f104:	e007      	b.n	800f116 <__sfputs_r+0x22>
 800f106:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f10a:	463a      	mov	r2, r7
 800f10c:	4630      	mov	r0, r6
 800f10e:	f7ff ffda 	bl	800f0c6 <__sfputc_r>
 800f112:	1c43      	adds	r3, r0, #1
 800f114:	d1f3      	bne.n	800f0fe <__sfputs_r+0xa>
 800f116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f118 <_vfiprintf_r>:
 800f118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f11c:	460d      	mov	r5, r1
 800f11e:	b09d      	sub	sp, #116	; 0x74
 800f120:	4614      	mov	r4, r2
 800f122:	4698      	mov	r8, r3
 800f124:	4606      	mov	r6, r0
 800f126:	b118      	cbz	r0, 800f130 <_vfiprintf_r+0x18>
 800f128:	6983      	ldr	r3, [r0, #24]
 800f12a:	b90b      	cbnz	r3, 800f130 <_vfiprintf_r+0x18>
 800f12c:	f7ff fec4 	bl	800eeb8 <__sinit>
 800f130:	4b89      	ldr	r3, [pc, #548]	; (800f358 <_vfiprintf_r+0x240>)
 800f132:	429d      	cmp	r5, r3
 800f134:	d11b      	bne.n	800f16e <_vfiprintf_r+0x56>
 800f136:	6875      	ldr	r5, [r6, #4]
 800f138:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f13a:	07d9      	lsls	r1, r3, #31
 800f13c:	d405      	bmi.n	800f14a <_vfiprintf_r+0x32>
 800f13e:	89ab      	ldrh	r3, [r5, #12]
 800f140:	059a      	lsls	r2, r3, #22
 800f142:	d402      	bmi.n	800f14a <_vfiprintf_r+0x32>
 800f144:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f146:	f7ff ff67 	bl	800f018 <__retarget_lock_acquire_recursive>
 800f14a:	89ab      	ldrh	r3, [r5, #12]
 800f14c:	071b      	lsls	r3, r3, #28
 800f14e:	d501      	bpl.n	800f154 <_vfiprintf_r+0x3c>
 800f150:	692b      	ldr	r3, [r5, #16]
 800f152:	b9eb      	cbnz	r3, 800f190 <_vfiprintf_r+0x78>
 800f154:	4629      	mov	r1, r5
 800f156:	4630      	mov	r0, r6
 800f158:	f000 f960 	bl	800f41c <__swsetup_r>
 800f15c:	b1c0      	cbz	r0, 800f190 <_vfiprintf_r+0x78>
 800f15e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f160:	07dc      	lsls	r4, r3, #31
 800f162:	d50e      	bpl.n	800f182 <_vfiprintf_r+0x6a>
 800f164:	f04f 30ff 	mov.w	r0, #4294967295
 800f168:	b01d      	add	sp, #116	; 0x74
 800f16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f16e:	4b7b      	ldr	r3, [pc, #492]	; (800f35c <_vfiprintf_r+0x244>)
 800f170:	429d      	cmp	r5, r3
 800f172:	d101      	bne.n	800f178 <_vfiprintf_r+0x60>
 800f174:	68b5      	ldr	r5, [r6, #8]
 800f176:	e7df      	b.n	800f138 <_vfiprintf_r+0x20>
 800f178:	4b79      	ldr	r3, [pc, #484]	; (800f360 <_vfiprintf_r+0x248>)
 800f17a:	429d      	cmp	r5, r3
 800f17c:	bf08      	it	eq
 800f17e:	68f5      	ldreq	r5, [r6, #12]
 800f180:	e7da      	b.n	800f138 <_vfiprintf_r+0x20>
 800f182:	89ab      	ldrh	r3, [r5, #12]
 800f184:	0598      	lsls	r0, r3, #22
 800f186:	d4ed      	bmi.n	800f164 <_vfiprintf_r+0x4c>
 800f188:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f18a:	f7ff ff46 	bl	800f01a <__retarget_lock_release_recursive>
 800f18e:	e7e9      	b.n	800f164 <_vfiprintf_r+0x4c>
 800f190:	2300      	movs	r3, #0
 800f192:	9309      	str	r3, [sp, #36]	; 0x24
 800f194:	2320      	movs	r3, #32
 800f196:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f19a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f19e:	2330      	movs	r3, #48	; 0x30
 800f1a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f364 <_vfiprintf_r+0x24c>
 800f1a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f1a8:	f04f 0901 	mov.w	r9, #1
 800f1ac:	4623      	mov	r3, r4
 800f1ae:	469a      	mov	sl, r3
 800f1b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1b4:	b10a      	cbz	r2, 800f1ba <_vfiprintf_r+0xa2>
 800f1b6:	2a25      	cmp	r2, #37	; 0x25
 800f1b8:	d1f9      	bne.n	800f1ae <_vfiprintf_r+0x96>
 800f1ba:	ebba 0b04 	subs.w	fp, sl, r4
 800f1be:	d00b      	beq.n	800f1d8 <_vfiprintf_r+0xc0>
 800f1c0:	465b      	mov	r3, fp
 800f1c2:	4622      	mov	r2, r4
 800f1c4:	4629      	mov	r1, r5
 800f1c6:	4630      	mov	r0, r6
 800f1c8:	f7ff ff94 	bl	800f0f4 <__sfputs_r>
 800f1cc:	3001      	adds	r0, #1
 800f1ce:	f000 80aa 	beq.w	800f326 <_vfiprintf_r+0x20e>
 800f1d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1d4:	445a      	add	r2, fp
 800f1d6:	9209      	str	r2, [sp, #36]	; 0x24
 800f1d8:	f89a 3000 	ldrb.w	r3, [sl]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	f000 80a2 	beq.w	800f326 <_vfiprintf_r+0x20e>
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	f04f 32ff 	mov.w	r2, #4294967295
 800f1e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1ec:	f10a 0a01 	add.w	sl, sl, #1
 800f1f0:	9304      	str	r3, [sp, #16]
 800f1f2:	9307      	str	r3, [sp, #28]
 800f1f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f1f8:	931a      	str	r3, [sp, #104]	; 0x68
 800f1fa:	4654      	mov	r4, sl
 800f1fc:	2205      	movs	r2, #5
 800f1fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f202:	4858      	ldr	r0, [pc, #352]	; (800f364 <_vfiprintf_r+0x24c>)
 800f204:	f7f1 f80c 	bl	8000220 <memchr>
 800f208:	9a04      	ldr	r2, [sp, #16]
 800f20a:	b9d8      	cbnz	r0, 800f244 <_vfiprintf_r+0x12c>
 800f20c:	06d1      	lsls	r1, r2, #27
 800f20e:	bf44      	itt	mi
 800f210:	2320      	movmi	r3, #32
 800f212:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f216:	0713      	lsls	r3, r2, #28
 800f218:	bf44      	itt	mi
 800f21a:	232b      	movmi	r3, #43	; 0x2b
 800f21c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f220:	f89a 3000 	ldrb.w	r3, [sl]
 800f224:	2b2a      	cmp	r3, #42	; 0x2a
 800f226:	d015      	beq.n	800f254 <_vfiprintf_r+0x13c>
 800f228:	9a07      	ldr	r2, [sp, #28]
 800f22a:	4654      	mov	r4, sl
 800f22c:	2000      	movs	r0, #0
 800f22e:	f04f 0c0a 	mov.w	ip, #10
 800f232:	4621      	mov	r1, r4
 800f234:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f238:	3b30      	subs	r3, #48	; 0x30
 800f23a:	2b09      	cmp	r3, #9
 800f23c:	d94e      	bls.n	800f2dc <_vfiprintf_r+0x1c4>
 800f23e:	b1b0      	cbz	r0, 800f26e <_vfiprintf_r+0x156>
 800f240:	9207      	str	r2, [sp, #28]
 800f242:	e014      	b.n	800f26e <_vfiprintf_r+0x156>
 800f244:	eba0 0308 	sub.w	r3, r0, r8
 800f248:	fa09 f303 	lsl.w	r3, r9, r3
 800f24c:	4313      	orrs	r3, r2
 800f24e:	9304      	str	r3, [sp, #16]
 800f250:	46a2      	mov	sl, r4
 800f252:	e7d2      	b.n	800f1fa <_vfiprintf_r+0xe2>
 800f254:	9b03      	ldr	r3, [sp, #12]
 800f256:	1d19      	adds	r1, r3, #4
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	9103      	str	r1, [sp, #12]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	bfbb      	ittet	lt
 800f260:	425b      	neglt	r3, r3
 800f262:	f042 0202 	orrlt.w	r2, r2, #2
 800f266:	9307      	strge	r3, [sp, #28]
 800f268:	9307      	strlt	r3, [sp, #28]
 800f26a:	bfb8      	it	lt
 800f26c:	9204      	strlt	r2, [sp, #16]
 800f26e:	7823      	ldrb	r3, [r4, #0]
 800f270:	2b2e      	cmp	r3, #46	; 0x2e
 800f272:	d10c      	bne.n	800f28e <_vfiprintf_r+0x176>
 800f274:	7863      	ldrb	r3, [r4, #1]
 800f276:	2b2a      	cmp	r3, #42	; 0x2a
 800f278:	d135      	bne.n	800f2e6 <_vfiprintf_r+0x1ce>
 800f27a:	9b03      	ldr	r3, [sp, #12]
 800f27c:	1d1a      	adds	r2, r3, #4
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	9203      	str	r2, [sp, #12]
 800f282:	2b00      	cmp	r3, #0
 800f284:	bfb8      	it	lt
 800f286:	f04f 33ff 	movlt.w	r3, #4294967295
 800f28a:	3402      	adds	r4, #2
 800f28c:	9305      	str	r3, [sp, #20]
 800f28e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f374 <_vfiprintf_r+0x25c>
 800f292:	7821      	ldrb	r1, [r4, #0]
 800f294:	2203      	movs	r2, #3
 800f296:	4650      	mov	r0, sl
 800f298:	f7f0 ffc2 	bl	8000220 <memchr>
 800f29c:	b140      	cbz	r0, 800f2b0 <_vfiprintf_r+0x198>
 800f29e:	2340      	movs	r3, #64	; 0x40
 800f2a0:	eba0 000a 	sub.w	r0, r0, sl
 800f2a4:	fa03 f000 	lsl.w	r0, r3, r0
 800f2a8:	9b04      	ldr	r3, [sp, #16]
 800f2aa:	4303      	orrs	r3, r0
 800f2ac:	3401      	adds	r4, #1
 800f2ae:	9304      	str	r3, [sp, #16]
 800f2b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2b4:	482c      	ldr	r0, [pc, #176]	; (800f368 <_vfiprintf_r+0x250>)
 800f2b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f2ba:	2206      	movs	r2, #6
 800f2bc:	f7f0 ffb0 	bl	8000220 <memchr>
 800f2c0:	2800      	cmp	r0, #0
 800f2c2:	d03f      	beq.n	800f344 <_vfiprintf_r+0x22c>
 800f2c4:	4b29      	ldr	r3, [pc, #164]	; (800f36c <_vfiprintf_r+0x254>)
 800f2c6:	bb1b      	cbnz	r3, 800f310 <_vfiprintf_r+0x1f8>
 800f2c8:	9b03      	ldr	r3, [sp, #12]
 800f2ca:	3307      	adds	r3, #7
 800f2cc:	f023 0307 	bic.w	r3, r3, #7
 800f2d0:	3308      	adds	r3, #8
 800f2d2:	9303      	str	r3, [sp, #12]
 800f2d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2d6:	443b      	add	r3, r7
 800f2d8:	9309      	str	r3, [sp, #36]	; 0x24
 800f2da:	e767      	b.n	800f1ac <_vfiprintf_r+0x94>
 800f2dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2e0:	460c      	mov	r4, r1
 800f2e2:	2001      	movs	r0, #1
 800f2e4:	e7a5      	b.n	800f232 <_vfiprintf_r+0x11a>
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	3401      	adds	r4, #1
 800f2ea:	9305      	str	r3, [sp, #20]
 800f2ec:	4619      	mov	r1, r3
 800f2ee:	f04f 0c0a 	mov.w	ip, #10
 800f2f2:	4620      	mov	r0, r4
 800f2f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2f8:	3a30      	subs	r2, #48	; 0x30
 800f2fa:	2a09      	cmp	r2, #9
 800f2fc:	d903      	bls.n	800f306 <_vfiprintf_r+0x1ee>
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d0c5      	beq.n	800f28e <_vfiprintf_r+0x176>
 800f302:	9105      	str	r1, [sp, #20]
 800f304:	e7c3      	b.n	800f28e <_vfiprintf_r+0x176>
 800f306:	fb0c 2101 	mla	r1, ip, r1, r2
 800f30a:	4604      	mov	r4, r0
 800f30c:	2301      	movs	r3, #1
 800f30e:	e7f0      	b.n	800f2f2 <_vfiprintf_r+0x1da>
 800f310:	ab03      	add	r3, sp, #12
 800f312:	9300      	str	r3, [sp, #0]
 800f314:	462a      	mov	r2, r5
 800f316:	4b16      	ldr	r3, [pc, #88]	; (800f370 <_vfiprintf_r+0x258>)
 800f318:	a904      	add	r1, sp, #16
 800f31a:	4630      	mov	r0, r6
 800f31c:	f7fb f9a0 	bl	800a660 <_printf_float>
 800f320:	4607      	mov	r7, r0
 800f322:	1c78      	adds	r0, r7, #1
 800f324:	d1d6      	bne.n	800f2d4 <_vfiprintf_r+0x1bc>
 800f326:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f328:	07d9      	lsls	r1, r3, #31
 800f32a:	d405      	bmi.n	800f338 <_vfiprintf_r+0x220>
 800f32c:	89ab      	ldrh	r3, [r5, #12]
 800f32e:	059a      	lsls	r2, r3, #22
 800f330:	d402      	bmi.n	800f338 <_vfiprintf_r+0x220>
 800f332:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f334:	f7ff fe71 	bl	800f01a <__retarget_lock_release_recursive>
 800f338:	89ab      	ldrh	r3, [r5, #12]
 800f33a:	065b      	lsls	r3, r3, #25
 800f33c:	f53f af12 	bmi.w	800f164 <_vfiprintf_r+0x4c>
 800f340:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f342:	e711      	b.n	800f168 <_vfiprintf_r+0x50>
 800f344:	ab03      	add	r3, sp, #12
 800f346:	9300      	str	r3, [sp, #0]
 800f348:	462a      	mov	r2, r5
 800f34a:	4b09      	ldr	r3, [pc, #36]	; (800f370 <_vfiprintf_r+0x258>)
 800f34c:	a904      	add	r1, sp, #16
 800f34e:	4630      	mov	r0, r6
 800f350:	f7fb fc2a 	bl	800aba8 <_printf_i>
 800f354:	e7e4      	b.n	800f320 <_vfiprintf_r+0x208>
 800f356:	bf00      	nop
 800f358:	08011954 	.word	0x08011954
 800f35c:	08011974 	.word	0x08011974
 800f360:	08011934 	.word	0x08011934
 800f364:	080118cc 	.word	0x080118cc
 800f368:	080118d6 	.word	0x080118d6
 800f36c:	0800a661 	.word	0x0800a661
 800f370:	0800f0f5 	.word	0x0800f0f5
 800f374:	080118d2 	.word	0x080118d2

0800f378 <__swbuf_r>:
 800f378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f37a:	460e      	mov	r6, r1
 800f37c:	4614      	mov	r4, r2
 800f37e:	4605      	mov	r5, r0
 800f380:	b118      	cbz	r0, 800f38a <__swbuf_r+0x12>
 800f382:	6983      	ldr	r3, [r0, #24]
 800f384:	b90b      	cbnz	r3, 800f38a <__swbuf_r+0x12>
 800f386:	f7ff fd97 	bl	800eeb8 <__sinit>
 800f38a:	4b21      	ldr	r3, [pc, #132]	; (800f410 <__swbuf_r+0x98>)
 800f38c:	429c      	cmp	r4, r3
 800f38e:	d12b      	bne.n	800f3e8 <__swbuf_r+0x70>
 800f390:	686c      	ldr	r4, [r5, #4]
 800f392:	69a3      	ldr	r3, [r4, #24]
 800f394:	60a3      	str	r3, [r4, #8]
 800f396:	89a3      	ldrh	r3, [r4, #12]
 800f398:	071a      	lsls	r2, r3, #28
 800f39a:	d52f      	bpl.n	800f3fc <__swbuf_r+0x84>
 800f39c:	6923      	ldr	r3, [r4, #16]
 800f39e:	b36b      	cbz	r3, 800f3fc <__swbuf_r+0x84>
 800f3a0:	6923      	ldr	r3, [r4, #16]
 800f3a2:	6820      	ldr	r0, [r4, #0]
 800f3a4:	1ac0      	subs	r0, r0, r3
 800f3a6:	6963      	ldr	r3, [r4, #20]
 800f3a8:	b2f6      	uxtb	r6, r6
 800f3aa:	4283      	cmp	r3, r0
 800f3ac:	4637      	mov	r7, r6
 800f3ae:	dc04      	bgt.n	800f3ba <__swbuf_r+0x42>
 800f3b0:	4621      	mov	r1, r4
 800f3b2:	4628      	mov	r0, r5
 800f3b4:	f7ff fcec 	bl	800ed90 <_fflush_r>
 800f3b8:	bb30      	cbnz	r0, 800f408 <__swbuf_r+0x90>
 800f3ba:	68a3      	ldr	r3, [r4, #8]
 800f3bc:	3b01      	subs	r3, #1
 800f3be:	60a3      	str	r3, [r4, #8]
 800f3c0:	6823      	ldr	r3, [r4, #0]
 800f3c2:	1c5a      	adds	r2, r3, #1
 800f3c4:	6022      	str	r2, [r4, #0]
 800f3c6:	701e      	strb	r6, [r3, #0]
 800f3c8:	6963      	ldr	r3, [r4, #20]
 800f3ca:	3001      	adds	r0, #1
 800f3cc:	4283      	cmp	r3, r0
 800f3ce:	d004      	beq.n	800f3da <__swbuf_r+0x62>
 800f3d0:	89a3      	ldrh	r3, [r4, #12]
 800f3d2:	07db      	lsls	r3, r3, #31
 800f3d4:	d506      	bpl.n	800f3e4 <__swbuf_r+0x6c>
 800f3d6:	2e0a      	cmp	r6, #10
 800f3d8:	d104      	bne.n	800f3e4 <__swbuf_r+0x6c>
 800f3da:	4621      	mov	r1, r4
 800f3dc:	4628      	mov	r0, r5
 800f3de:	f7ff fcd7 	bl	800ed90 <_fflush_r>
 800f3e2:	b988      	cbnz	r0, 800f408 <__swbuf_r+0x90>
 800f3e4:	4638      	mov	r0, r7
 800f3e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3e8:	4b0a      	ldr	r3, [pc, #40]	; (800f414 <__swbuf_r+0x9c>)
 800f3ea:	429c      	cmp	r4, r3
 800f3ec:	d101      	bne.n	800f3f2 <__swbuf_r+0x7a>
 800f3ee:	68ac      	ldr	r4, [r5, #8]
 800f3f0:	e7cf      	b.n	800f392 <__swbuf_r+0x1a>
 800f3f2:	4b09      	ldr	r3, [pc, #36]	; (800f418 <__swbuf_r+0xa0>)
 800f3f4:	429c      	cmp	r4, r3
 800f3f6:	bf08      	it	eq
 800f3f8:	68ec      	ldreq	r4, [r5, #12]
 800f3fa:	e7ca      	b.n	800f392 <__swbuf_r+0x1a>
 800f3fc:	4621      	mov	r1, r4
 800f3fe:	4628      	mov	r0, r5
 800f400:	f000 f80c 	bl	800f41c <__swsetup_r>
 800f404:	2800      	cmp	r0, #0
 800f406:	d0cb      	beq.n	800f3a0 <__swbuf_r+0x28>
 800f408:	f04f 37ff 	mov.w	r7, #4294967295
 800f40c:	e7ea      	b.n	800f3e4 <__swbuf_r+0x6c>
 800f40e:	bf00      	nop
 800f410:	08011954 	.word	0x08011954
 800f414:	08011974 	.word	0x08011974
 800f418:	08011934 	.word	0x08011934

0800f41c <__swsetup_r>:
 800f41c:	4b32      	ldr	r3, [pc, #200]	; (800f4e8 <__swsetup_r+0xcc>)
 800f41e:	b570      	push	{r4, r5, r6, lr}
 800f420:	681d      	ldr	r5, [r3, #0]
 800f422:	4606      	mov	r6, r0
 800f424:	460c      	mov	r4, r1
 800f426:	b125      	cbz	r5, 800f432 <__swsetup_r+0x16>
 800f428:	69ab      	ldr	r3, [r5, #24]
 800f42a:	b913      	cbnz	r3, 800f432 <__swsetup_r+0x16>
 800f42c:	4628      	mov	r0, r5
 800f42e:	f7ff fd43 	bl	800eeb8 <__sinit>
 800f432:	4b2e      	ldr	r3, [pc, #184]	; (800f4ec <__swsetup_r+0xd0>)
 800f434:	429c      	cmp	r4, r3
 800f436:	d10f      	bne.n	800f458 <__swsetup_r+0x3c>
 800f438:	686c      	ldr	r4, [r5, #4]
 800f43a:	89a3      	ldrh	r3, [r4, #12]
 800f43c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f440:	0719      	lsls	r1, r3, #28
 800f442:	d42c      	bmi.n	800f49e <__swsetup_r+0x82>
 800f444:	06dd      	lsls	r5, r3, #27
 800f446:	d411      	bmi.n	800f46c <__swsetup_r+0x50>
 800f448:	2309      	movs	r3, #9
 800f44a:	6033      	str	r3, [r6, #0]
 800f44c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f450:	81a3      	strh	r3, [r4, #12]
 800f452:	f04f 30ff 	mov.w	r0, #4294967295
 800f456:	e03e      	b.n	800f4d6 <__swsetup_r+0xba>
 800f458:	4b25      	ldr	r3, [pc, #148]	; (800f4f0 <__swsetup_r+0xd4>)
 800f45a:	429c      	cmp	r4, r3
 800f45c:	d101      	bne.n	800f462 <__swsetup_r+0x46>
 800f45e:	68ac      	ldr	r4, [r5, #8]
 800f460:	e7eb      	b.n	800f43a <__swsetup_r+0x1e>
 800f462:	4b24      	ldr	r3, [pc, #144]	; (800f4f4 <__swsetup_r+0xd8>)
 800f464:	429c      	cmp	r4, r3
 800f466:	bf08      	it	eq
 800f468:	68ec      	ldreq	r4, [r5, #12]
 800f46a:	e7e6      	b.n	800f43a <__swsetup_r+0x1e>
 800f46c:	0758      	lsls	r0, r3, #29
 800f46e:	d512      	bpl.n	800f496 <__swsetup_r+0x7a>
 800f470:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f472:	b141      	cbz	r1, 800f486 <__swsetup_r+0x6a>
 800f474:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f478:	4299      	cmp	r1, r3
 800f47a:	d002      	beq.n	800f482 <__swsetup_r+0x66>
 800f47c:	4630      	mov	r0, r6
 800f47e:	f7fe fd4f 	bl	800df20 <_free_r>
 800f482:	2300      	movs	r3, #0
 800f484:	6363      	str	r3, [r4, #52]	; 0x34
 800f486:	89a3      	ldrh	r3, [r4, #12]
 800f488:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f48c:	81a3      	strh	r3, [r4, #12]
 800f48e:	2300      	movs	r3, #0
 800f490:	6063      	str	r3, [r4, #4]
 800f492:	6923      	ldr	r3, [r4, #16]
 800f494:	6023      	str	r3, [r4, #0]
 800f496:	89a3      	ldrh	r3, [r4, #12]
 800f498:	f043 0308 	orr.w	r3, r3, #8
 800f49c:	81a3      	strh	r3, [r4, #12]
 800f49e:	6923      	ldr	r3, [r4, #16]
 800f4a0:	b94b      	cbnz	r3, 800f4b6 <__swsetup_r+0x9a>
 800f4a2:	89a3      	ldrh	r3, [r4, #12]
 800f4a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f4a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f4ac:	d003      	beq.n	800f4b6 <__swsetup_r+0x9a>
 800f4ae:	4621      	mov	r1, r4
 800f4b0:	4630      	mov	r0, r6
 800f4b2:	f000 f84d 	bl	800f550 <__smakebuf_r>
 800f4b6:	89a0      	ldrh	r0, [r4, #12]
 800f4b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f4bc:	f010 0301 	ands.w	r3, r0, #1
 800f4c0:	d00a      	beq.n	800f4d8 <__swsetup_r+0xbc>
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	60a3      	str	r3, [r4, #8]
 800f4c6:	6963      	ldr	r3, [r4, #20]
 800f4c8:	425b      	negs	r3, r3
 800f4ca:	61a3      	str	r3, [r4, #24]
 800f4cc:	6923      	ldr	r3, [r4, #16]
 800f4ce:	b943      	cbnz	r3, 800f4e2 <__swsetup_r+0xc6>
 800f4d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f4d4:	d1ba      	bne.n	800f44c <__swsetup_r+0x30>
 800f4d6:	bd70      	pop	{r4, r5, r6, pc}
 800f4d8:	0781      	lsls	r1, r0, #30
 800f4da:	bf58      	it	pl
 800f4dc:	6963      	ldrpl	r3, [r4, #20]
 800f4de:	60a3      	str	r3, [r4, #8]
 800f4e0:	e7f4      	b.n	800f4cc <__swsetup_r+0xb0>
 800f4e2:	2000      	movs	r0, #0
 800f4e4:	e7f7      	b.n	800f4d6 <__swsetup_r+0xba>
 800f4e6:	bf00      	nop
 800f4e8:	20000014 	.word	0x20000014
 800f4ec:	08011954 	.word	0x08011954
 800f4f0:	08011974 	.word	0x08011974
 800f4f4:	08011934 	.word	0x08011934

0800f4f8 <abort>:
 800f4f8:	b508      	push	{r3, lr}
 800f4fa:	2006      	movs	r0, #6
 800f4fc:	f000 f898 	bl	800f630 <raise>
 800f500:	2001      	movs	r0, #1
 800f502:	f7f5 fe73 	bl	80051ec <_exit>

0800f506 <__swhatbuf_r>:
 800f506:	b570      	push	{r4, r5, r6, lr}
 800f508:	460e      	mov	r6, r1
 800f50a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f50e:	2900      	cmp	r1, #0
 800f510:	b096      	sub	sp, #88	; 0x58
 800f512:	4614      	mov	r4, r2
 800f514:	461d      	mov	r5, r3
 800f516:	da08      	bge.n	800f52a <__swhatbuf_r+0x24>
 800f518:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f51c:	2200      	movs	r2, #0
 800f51e:	602a      	str	r2, [r5, #0]
 800f520:	061a      	lsls	r2, r3, #24
 800f522:	d410      	bmi.n	800f546 <__swhatbuf_r+0x40>
 800f524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f528:	e00e      	b.n	800f548 <__swhatbuf_r+0x42>
 800f52a:	466a      	mov	r2, sp
 800f52c:	f000 f89c 	bl	800f668 <_fstat_r>
 800f530:	2800      	cmp	r0, #0
 800f532:	dbf1      	blt.n	800f518 <__swhatbuf_r+0x12>
 800f534:	9a01      	ldr	r2, [sp, #4]
 800f536:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f53a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f53e:	425a      	negs	r2, r3
 800f540:	415a      	adcs	r2, r3
 800f542:	602a      	str	r2, [r5, #0]
 800f544:	e7ee      	b.n	800f524 <__swhatbuf_r+0x1e>
 800f546:	2340      	movs	r3, #64	; 0x40
 800f548:	2000      	movs	r0, #0
 800f54a:	6023      	str	r3, [r4, #0]
 800f54c:	b016      	add	sp, #88	; 0x58
 800f54e:	bd70      	pop	{r4, r5, r6, pc}

0800f550 <__smakebuf_r>:
 800f550:	898b      	ldrh	r3, [r1, #12]
 800f552:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f554:	079d      	lsls	r5, r3, #30
 800f556:	4606      	mov	r6, r0
 800f558:	460c      	mov	r4, r1
 800f55a:	d507      	bpl.n	800f56c <__smakebuf_r+0x1c>
 800f55c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f560:	6023      	str	r3, [r4, #0]
 800f562:	6123      	str	r3, [r4, #16]
 800f564:	2301      	movs	r3, #1
 800f566:	6163      	str	r3, [r4, #20]
 800f568:	b002      	add	sp, #8
 800f56a:	bd70      	pop	{r4, r5, r6, pc}
 800f56c:	ab01      	add	r3, sp, #4
 800f56e:	466a      	mov	r2, sp
 800f570:	f7ff ffc9 	bl	800f506 <__swhatbuf_r>
 800f574:	9900      	ldr	r1, [sp, #0]
 800f576:	4605      	mov	r5, r0
 800f578:	4630      	mov	r0, r6
 800f57a:	f7fe fd3d 	bl	800dff8 <_malloc_r>
 800f57e:	b948      	cbnz	r0, 800f594 <__smakebuf_r+0x44>
 800f580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f584:	059a      	lsls	r2, r3, #22
 800f586:	d4ef      	bmi.n	800f568 <__smakebuf_r+0x18>
 800f588:	f023 0303 	bic.w	r3, r3, #3
 800f58c:	f043 0302 	orr.w	r3, r3, #2
 800f590:	81a3      	strh	r3, [r4, #12]
 800f592:	e7e3      	b.n	800f55c <__smakebuf_r+0xc>
 800f594:	4b0d      	ldr	r3, [pc, #52]	; (800f5cc <__smakebuf_r+0x7c>)
 800f596:	62b3      	str	r3, [r6, #40]	; 0x28
 800f598:	89a3      	ldrh	r3, [r4, #12]
 800f59a:	6020      	str	r0, [r4, #0]
 800f59c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f5a0:	81a3      	strh	r3, [r4, #12]
 800f5a2:	9b00      	ldr	r3, [sp, #0]
 800f5a4:	6163      	str	r3, [r4, #20]
 800f5a6:	9b01      	ldr	r3, [sp, #4]
 800f5a8:	6120      	str	r0, [r4, #16]
 800f5aa:	b15b      	cbz	r3, 800f5c4 <__smakebuf_r+0x74>
 800f5ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5b0:	4630      	mov	r0, r6
 800f5b2:	f000 f86b 	bl	800f68c <_isatty_r>
 800f5b6:	b128      	cbz	r0, 800f5c4 <__smakebuf_r+0x74>
 800f5b8:	89a3      	ldrh	r3, [r4, #12]
 800f5ba:	f023 0303 	bic.w	r3, r3, #3
 800f5be:	f043 0301 	orr.w	r3, r3, #1
 800f5c2:	81a3      	strh	r3, [r4, #12]
 800f5c4:	89a0      	ldrh	r0, [r4, #12]
 800f5c6:	4305      	orrs	r5, r0
 800f5c8:	81a5      	strh	r5, [r4, #12]
 800f5ca:	e7cd      	b.n	800f568 <__smakebuf_r+0x18>
 800f5cc:	0800ee51 	.word	0x0800ee51

0800f5d0 <_malloc_usable_size_r>:
 800f5d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5d4:	1f18      	subs	r0, r3, #4
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	bfbc      	itt	lt
 800f5da:	580b      	ldrlt	r3, [r1, r0]
 800f5dc:	18c0      	addlt	r0, r0, r3
 800f5de:	4770      	bx	lr

0800f5e0 <_raise_r>:
 800f5e0:	291f      	cmp	r1, #31
 800f5e2:	b538      	push	{r3, r4, r5, lr}
 800f5e4:	4604      	mov	r4, r0
 800f5e6:	460d      	mov	r5, r1
 800f5e8:	d904      	bls.n	800f5f4 <_raise_r+0x14>
 800f5ea:	2316      	movs	r3, #22
 800f5ec:	6003      	str	r3, [r0, #0]
 800f5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f2:	bd38      	pop	{r3, r4, r5, pc}
 800f5f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f5f6:	b112      	cbz	r2, 800f5fe <_raise_r+0x1e>
 800f5f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f5fc:	b94b      	cbnz	r3, 800f612 <_raise_r+0x32>
 800f5fe:	4620      	mov	r0, r4
 800f600:	f000 f830 	bl	800f664 <_getpid_r>
 800f604:	462a      	mov	r2, r5
 800f606:	4601      	mov	r1, r0
 800f608:	4620      	mov	r0, r4
 800f60a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f60e:	f000 b817 	b.w	800f640 <_kill_r>
 800f612:	2b01      	cmp	r3, #1
 800f614:	d00a      	beq.n	800f62c <_raise_r+0x4c>
 800f616:	1c59      	adds	r1, r3, #1
 800f618:	d103      	bne.n	800f622 <_raise_r+0x42>
 800f61a:	2316      	movs	r3, #22
 800f61c:	6003      	str	r3, [r0, #0]
 800f61e:	2001      	movs	r0, #1
 800f620:	e7e7      	b.n	800f5f2 <_raise_r+0x12>
 800f622:	2400      	movs	r4, #0
 800f624:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f628:	4628      	mov	r0, r5
 800f62a:	4798      	blx	r3
 800f62c:	2000      	movs	r0, #0
 800f62e:	e7e0      	b.n	800f5f2 <_raise_r+0x12>

0800f630 <raise>:
 800f630:	4b02      	ldr	r3, [pc, #8]	; (800f63c <raise+0xc>)
 800f632:	4601      	mov	r1, r0
 800f634:	6818      	ldr	r0, [r3, #0]
 800f636:	f7ff bfd3 	b.w	800f5e0 <_raise_r>
 800f63a:	bf00      	nop
 800f63c:	20000014 	.word	0x20000014

0800f640 <_kill_r>:
 800f640:	b538      	push	{r3, r4, r5, lr}
 800f642:	4d07      	ldr	r5, [pc, #28]	; (800f660 <_kill_r+0x20>)
 800f644:	2300      	movs	r3, #0
 800f646:	4604      	mov	r4, r0
 800f648:	4608      	mov	r0, r1
 800f64a:	4611      	mov	r1, r2
 800f64c:	602b      	str	r3, [r5, #0]
 800f64e:	f7f5 fdbd 	bl	80051cc <_kill>
 800f652:	1c43      	adds	r3, r0, #1
 800f654:	d102      	bne.n	800f65c <_kill_r+0x1c>
 800f656:	682b      	ldr	r3, [r5, #0]
 800f658:	b103      	cbz	r3, 800f65c <_kill_r+0x1c>
 800f65a:	6023      	str	r3, [r4, #0]
 800f65c:	bd38      	pop	{r3, r4, r5, pc}
 800f65e:	bf00      	nop
 800f660:	20001194 	.word	0x20001194

0800f664 <_getpid_r>:
 800f664:	f7f5 bdaa 	b.w	80051bc <_getpid>

0800f668 <_fstat_r>:
 800f668:	b538      	push	{r3, r4, r5, lr}
 800f66a:	4d07      	ldr	r5, [pc, #28]	; (800f688 <_fstat_r+0x20>)
 800f66c:	2300      	movs	r3, #0
 800f66e:	4604      	mov	r4, r0
 800f670:	4608      	mov	r0, r1
 800f672:	4611      	mov	r1, r2
 800f674:	602b      	str	r3, [r5, #0]
 800f676:	f7f5 fe08 	bl	800528a <_fstat>
 800f67a:	1c43      	adds	r3, r0, #1
 800f67c:	d102      	bne.n	800f684 <_fstat_r+0x1c>
 800f67e:	682b      	ldr	r3, [r5, #0]
 800f680:	b103      	cbz	r3, 800f684 <_fstat_r+0x1c>
 800f682:	6023      	str	r3, [r4, #0]
 800f684:	bd38      	pop	{r3, r4, r5, pc}
 800f686:	bf00      	nop
 800f688:	20001194 	.word	0x20001194

0800f68c <_isatty_r>:
 800f68c:	b538      	push	{r3, r4, r5, lr}
 800f68e:	4d06      	ldr	r5, [pc, #24]	; (800f6a8 <_isatty_r+0x1c>)
 800f690:	2300      	movs	r3, #0
 800f692:	4604      	mov	r4, r0
 800f694:	4608      	mov	r0, r1
 800f696:	602b      	str	r3, [r5, #0]
 800f698:	f7f5 fe07 	bl	80052aa <_isatty>
 800f69c:	1c43      	adds	r3, r0, #1
 800f69e:	d102      	bne.n	800f6a6 <_isatty_r+0x1a>
 800f6a0:	682b      	ldr	r3, [r5, #0]
 800f6a2:	b103      	cbz	r3, 800f6a6 <_isatty_r+0x1a>
 800f6a4:	6023      	str	r3, [r4, #0]
 800f6a6:	bd38      	pop	{r3, r4, r5, pc}
 800f6a8:	20001194 	.word	0x20001194

0800f6ac <acos>:
 800f6ac:	b538      	push	{r3, r4, r5, lr}
 800f6ae:	ed2d 8b02 	vpush	{d8}
 800f6b2:	ec55 4b10 	vmov	r4, r5, d0
 800f6b6:	f000 f91f 	bl	800f8f8 <__ieee754_acos>
 800f6ba:	4622      	mov	r2, r4
 800f6bc:	462b      	mov	r3, r5
 800f6be:	4620      	mov	r0, r4
 800f6c0:	4629      	mov	r1, r5
 800f6c2:	eeb0 8a40 	vmov.f32	s16, s0
 800f6c6:	eef0 8a60 	vmov.f32	s17, s1
 800f6ca:	f7f1 fa4f 	bl	8000b6c <__aeabi_dcmpun>
 800f6ce:	b9a8      	cbnz	r0, 800f6fc <acos+0x50>
 800f6d0:	ec45 4b10 	vmov	d0, r4, r5
 800f6d4:	f001 fe04 	bl	80112e0 <fabs>
 800f6d8:	4b0c      	ldr	r3, [pc, #48]	; (800f70c <acos+0x60>)
 800f6da:	ec51 0b10 	vmov	r0, r1, d0
 800f6de:	2200      	movs	r2, #0
 800f6e0:	f7f1 fa3a 	bl	8000b58 <__aeabi_dcmpgt>
 800f6e4:	b150      	cbz	r0, 800f6fc <acos+0x50>
 800f6e6:	f7fa fee9 	bl	800a4bc <__errno>
 800f6ea:	ecbd 8b02 	vpop	{d8}
 800f6ee:	2321      	movs	r3, #33	; 0x21
 800f6f0:	6003      	str	r3, [r0, #0]
 800f6f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f6f6:	4806      	ldr	r0, [pc, #24]	; (800f710 <acos+0x64>)
 800f6f8:	f7ff b986 	b.w	800ea08 <nan>
 800f6fc:	eeb0 0a48 	vmov.f32	s0, s16
 800f700:	eef0 0a68 	vmov.f32	s1, s17
 800f704:	ecbd 8b02 	vpop	{d8}
 800f708:	bd38      	pop	{r3, r4, r5, pc}
 800f70a:	bf00      	nop
 800f70c:	3ff00000 	.word	0x3ff00000
 800f710:	08011933 	.word	0x08011933

0800f714 <asin>:
 800f714:	b538      	push	{r3, r4, r5, lr}
 800f716:	ed2d 8b02 	vpush	{d8}
 800f71a:	ec55 4b10 	vmov	r4, r5, d0
 800f71e:	f000 fb4b 	bl	800fdb8 <__ieee754_asin>
 800f722:	4622      	mov	r2, r4
 800f724:	462b      	mov	r3, r5
 800f726:	4620      	mov	r0, r4
 800f728:	4629      	mov	r1, r5
 800f72a:	eeb0 8a40 	vmov.f32	s16, s0
 800f72e:	eef0 8a60 	vmov.f32	s17, s1
 800f732:	f7f1 fa1b 	bl	8000b6c <__aeabi_dcmpun>
 800f736:	b9a8      	cbnz	r0, 800f764 <asin+0x50>
 800f738:	ec45 4b10 	vmov	d0, r4, r5
 800f73c:	f001 fdd0 	bl	80112e0 <fabs>
 800f740:	4b0c      	ldr	r3, [pc, #48]	; (800f774 <asin+0x60>)
 800f742:	ec51 0b10 	vmov	r0, r1, d0
 800f746:	2200      	movs	r2, #0
 800f748:	f7f1 fa06 	bl	8000b58 <__aeabi_dcmpgt>
 800f74c:	b150      	cbz	r0, 800f764 <asin+0x50>
 800f74e:	f7fa feb5 	bl	800a4bc <__errno>
 800f752:	ecbd 8b02 	vpop	{d8}
 800f756:	2321      	movs	r3, #33	; 0x21
 800f758:	6003      	str	r3, [r0, #0]
 800f75a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f75e:	4806      	ldr	r0, [pc, #24]	; (800f778 <asin+0x64>)
 800f760:	f7ff b952 	b.w	800ea08 <nan>
 800f764:	eeb0 0a48 	vmov.f32	s0, s16
 800f768:	eef0 0a68 	vmov.f32	s1, s17
 800f76c:	ecbd 8b02 	vpop	{d8}
 800f770:	bd38      	pop	{r3, r4, r5, pc}
 800f772:	bf00      	nop
 800f774:	3ff00000 	.word	0x3ff00000
 800f778:	08011933 	.word	0x08011933

0800f77c <atan2>:
 800f77c:	f000 bd30 	b.w	80101e0 <__ieee754_atan2>

0800f780 <pow>:
 800f780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f782:	ed2d 8b02 	vpush	{d8}
 800f786:	eeb0 8a40 	vmov.f32	s16, s0
 800f78a:	eef0 8a60 	vmov.f32	s17, s1
 800f78e:	ec55 4b11 	vmov	r4, r5, d1
 800f792:	f000 fdf1 	bl	8010378 <__ieee754_pow>
 800f796:	4622      	mov	r2, r4
 800f798:	462b      	mov	r3, r5
 800f79a:	4620      	mov	r0, r4
 800f79c:	4629      	mov	r1, r5
 800f79e:	ec57 6b10 	vmov	r6, r7, d0
 800f7a2:	f7f1 f9e3 	bl	8000b6c <__aeabi_dcmpun>
 800f7a6:	2800      	cmp	r0, #0
 800f7a8:	d13b      	bne.n	800f822 <pow+0xa2>
 800f7aa:	ec51 0b18 	vmov	r0, r1, d8
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	f7f1 f9a9 	bl	8000b08 <__aeabi_dcmpeq>
 800f7b6:	b1b8      	cbz	r0, 800f7e8 <pow+0x68>
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	4620      	mov	r0, r4
 800f7be:	4629      	mov	r1, r5
 800f7c0:	f7f1 f9a2 	bl	8000b08 <__aeabi_dcmpeq>
 800f7c4:	2800      	cmp	r0, #0
 800f7c6:	d146      	bne.n	800f856 <pow+0xd6>
 800f7c8:	ec45 4b10 	vmov	d0, r4, r5
 800f7cc:	f001 fd91 	bl	80112f2 <finite>
 800f7d0:	b338      	cbz	r0, 800f822 <pow+0xa2>
 800f7d2:	2200      	movs	r2, #0
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	4620      	mov	r0, r4
 800f7d8:	4629      	mov	r1, r5
 800f7da:	f7f1 f99f 	bl	8000b1c <__aeabi_dcmplt>
 800f7de:	b300      	cbz	r0, 800f822 <pow+0xa2>
 800f7e0:	f7fa fe6c 	bl	800a4bc <__errno>
 800f7e4:	2322      	movs	r3, #34	; 0x22
 800f7e6:	e01b      	b.n	800f820 <pow+0xa0>
 800f7e8:	ec47 6b10 	vmov	d0, r6, r7
 800f7ec:	f001 fd81 	bl	80112f2 <finite>
 800f7f0:	b9e0      	cbnz	r0, 800f82c <pow+0xac>
 800f7f2:	eeb0 0a48 	vmov.f32	s0, s16
 800f7f6:	eef0 0a68 	vmov.f32	s1, s17
 800f7fa:	f001 fd7a 	bl	80112f2 <finite>
 800f7fe:	b1a8      	cbz	r0, 800f82c <pow+0xac>
 800f800:	ec45 4b10 	vmov	d0, r4, r5
 800f804:	f001 fd75 	bl	80112f2 <finite>
 800f808:	b180      	cbz	r0, 800f82c <pow+0xac>
 800f80a:	4632      	mov	r2, r6
 800f80c:	463b      	mov	r3, r7
 800f80e:	4630      	mov	r0, r6
 800f810:	4639      	mov	r1, r7
 800f812:	f7f1 f9ab 	bl	8000b6c <__aeabi_dcmpun>
 800f816:	2800      	cmp	r0, #0
 800f818:	d0e2      	beq.n	800f7e0 <pow+0x60>
 800f81a:	f7fa fe4f 	bl	800a4bc <__errno>
 800f81e:	2321      	movs	r3, #33	; 0x21
 800f820:	6003      	str	r3, [r0, #0]
 800f822:	ecbd 8b02 	vpop	{d8}
 800f826:	ec47 6b10 	vmov	d0, r6, r7
 800f82a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f82c:	2200      	movs	r2, #0
 800f82e:	2300      	movs	r3, #0
 800f830:	4630      	mov	r0, r6
 800f832:	4639      	mov	r1, r7
 800f834:	f7f1 f968 	bl	8000b08 <__aeabi_dcmpeq>
 800f838:	2800      	cmp	r0, #0
 800f83a:	d0f2      	beq.n	800f822 <pow+0xa2>
 800f83c:	eeb0 0a48 	vmov.f32	s0, s16
 800f840:	eef0 0a68 	vmov.f32	s1, s17
 800f844:	f001 fd55 	bl	80112f2 <finite>
 800f848:	2800      	cmp	r0, #0
 800f84a:	d0ea      	beq.n	800f822 <pow+0xa2>
 800f84c:	ec45 4b10 	vmov	d0, r4, r5
 800f850:	f001 fd4f 	bl	80112f2 <finite>
 800f854:	e7c3      	b.n	800f7de <pow+0x5e>
 800f856:	4f01      	ldr	r7, [pc, #4]	; (800f85c <pow+0xdc>)
 800f858:	2600      	movs	r6, #0
 800f85a:	e7e2      	b.n	800f822 <pow+0xa2>
 800f85c:	3ff00000 	.word	0x3ff00000

0800f860 <sqrt>:
 800f860:	b538      	push	{r3, r4, r5, lr}
 800f862:	ed2d 8b02 	vpush	{d8}
 800f866:	ec55 4b10 	vmov	r4, r5, d0
 800f86a:	f001 fab3 	bl	8010dd4 <__ieee754_sqrt>
 800f86e:	4622      	mov	r2, r4
 800f870:	462b      	mov	r3, r5
 800f872:	4620      	mov	r0, r4
 800f874:	4629      	mov	r1, r5
 800f876:	eeb0 8a40 	vmov.f32	s16, s0
 800f87a:	eef0 8a60 	vmov.f32	s17, s1
 800f87e:	f7f1 f975 	bl	8000b6c <__aeabi_dcmpun>
 800f882:	b990      	cbnz	r0, 800f8aa <sqrt+0x4a>
 800f884:	2200      	movs	r2, #0
 800f886:	2300      	movs	r3, #0
 800f888:	4620      	mov	r0, r4
 800f88a:	4629      	mov	r1, r5
 800f88c:	f7f1 f946 	bl	8000b1c <__aeabi_dcmplt>
 800f890:	b158      	cbz	r0, 800f8aa <sqrt+0x4a>
 800f892:	f7fa fe13 	bl	800a4bc <__errno>
 800f896:	2321      	movs	r3, #33	; 0x21
 800f898:	6003      	str	r3, [r0, #0]
 800f89a:	2200      	movs	r2, #0
 800f89c:	2300      	movs	r3, #0
 800f89e:	4610      	mov	r0, r2
 800f8a0:	4619      	mov	r1, r3
 800f8a2:	f7f0 fff3 	bl	800088c <__aeabi_ddiv>
 800f8a6:	ec41 0b18 	vmov	d8, r0, r1
 800f8aa:	eeb0 0a48 	vmov.f32	s0, s16
 800f8ae:	eef0 0a68 	vmov.f32	s1, s17
 800f8b2:	ecbd 8b02 	vpop	{d8}
 800f8b6:	bd38      	pop	{r3, r4, r5, pc}

0800f8b8 <sqrtf>:
 800f8b8:	b508      	push	{r3, lr}
 800f8ba:	ed2d 8b02 	vpush	{d8}
 800f8be:	eeb0 8a40 	vmov.f32	s16, s0
 800f8c2:	f001 fb39 	bl	8010f38 <__ieee754_sqrtf>
 800f8c6:	eeb4 8a48 	vcmp.f32	s16, s16
 800f8ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8ce:	d60c      	bvs.n	800f8ea <sqrtf+0x32>
 800f8d0:	eddf 8a07 	vldr	s17, [pc, #28]	; 800f8f0 <sqrtf+0x38>
 800f8d4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f8d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f8dc:	d505      	bpl.n	800f8ea <sqrtf+0x32>
 800f8de:	f7fa fded 	bl	800a4bc <__errno>
 800f8e2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f8e6:	2321      	movs	r3, #33	; 0x21
 800f8e8:	6003      	str	r3, [r0, #0]
 800f8ea:	ecbd 8b02 	vpop	{d8}
 800f8ee:	bd08      	pop	{r3, pc}
	...

0800f8f8 <__ieee754_acos>:
 800f8f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8fc:	ec55 4b10 	vmov	r4, r5, d0
 800f900:	49b7      	ldr	r1, [pc, #732]	; (800fbe0 <__ieee754_acos+0x2e8>)
 800f902:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f906:	428b      	cmp	r3, r1
 800f908:	dd1b      	ble.n	800f942 <__ieee754_acos+0x4a>
 800f90a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800f90e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f912:	4323      	orrs	r3, r4
 800f914:	d106      	bne.n	800f924 <__ieee754_acos+0x2c>
 800f916:	2d00      	cmp	r5, #0
 800f918:	f300 8211 	bgt.w	800fd3e <__ieee754_acos+0x446>
 800f91c:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800fb78 <__ieee754_acos+0x280>
 800f920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f924:	ee10 2a10 	vmov	r2, s0
 800f928:	462b      	mov	r3, r5
 800f92a:	ee10 0a10 	vmov	r0, s0
 800f92e:	4629      	mov	r1, r5
 800f930:	f7f0 fcca 	bl	80002c8 <__aeabi_dsub>
 800f934:	4602      	mov	r2, r0
 800f936:	460b      	mov	r3, r1
 800f938:	f7f0 ffa8 	bl	800088c <__aeabi_ddiv>
 800f93c:	ec41 0b10 	vmov	d0, r0, r1
 800f940:	e7ee      	b.n	800f920 <__ieee754_acos+0x28>
 800f942:	49a8      	ldr	r1, [pc, #672]	; (800fbe4 <__ieee754_acos+0x2ec>)
 800f944:	428b      	cmp	r3, r1
 800f946:	f300 8087 	bgt.w	800fa58 <__ieee754_acos+0x160>
 800f94a:	4aa7      	ldr	r2, [pc, #668]	; (800fbe8 <__ieee754_acos+0x2f0>)
 800f94c:	4293      	cmp	r3, r2
 800f94e:	f340 81f9 	ble.w	800fd44 <__ieee754_acos+0x44c>
 800f952:	ee10 2a10 	vmov	r2, s0
 800f956:	ee10 0a10 	vmov	r0, s0
 800f95a:	462b      	mov	r3, r5
 800f95c:	4629      	mov	r1, r5
 800f95e:	f7f0 fe6b 	bl	8000638 <__aeabi_dmul>
 800f962:	a387      	add	r3, pc, #540	; (adr r3, 800fb80 <__ieee754_acos+0x288>)
 800f964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f968:	4606      	mov	r6, r0
 800f96a:	460f      	mov	r7, r1
 800f96c:	f7f0 fe64 	bl	8000638 <__aeabi_dmul>
 800f970:	a385      	add	r3, pc, #532	; (adr r3, 800fb88 <__ieee754_acos+0x290>)
 800f972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f976:	f7f0 fca9 	bl	80002cc <__adddf3>
 800f97a:	4632      	mov	r2, r6
 800f97c:	463b      	mov	r3, r7
 800f97e:	f7f0 fe5b 	bl	8000638 <__aeabi_dmul>
 800f982:	a383      	add	r3, pc, #524	; (adr r3, 800fb90 <__ieee754_acos+0x298>)
 800f984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f988:	f7f0 fc9e 	bl	80002c8 <__aeabi_dsub>
 800f98c:	4632      	mov	r2, r6
 800f98e:	463b      	mov	r3, r7
 800f990:	f7f0 fe52 	bl	8000638 <__aeabi_dmul>
 800f994:	a380      	add	r3, pc, #512	; (adr r3, 800fb98 <__ieee754_acos+0x2a0>)
 800f996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f99a:	f7f0 fc97 	bl	80002cc <__adddf3>
 800f99e:	4632      	mov	r2, r6
 800f9a0:	463b      	mov	r3, r7
 800f9a2:	f7f0 fe49 	bl	8000638 <__aeabi_dmul>
 800f9a6:	a37e      	add	r3, pc, #504	; (adr r3, 800fba0 <__ieee754_acos+0x2a8>)
 800f9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9ac:	f7f0 fc8c 	bl	80002c8 <__aeabi_dsub>
 800f9b0:	4632      	mov	r2, r6
 800f9b2:	463b      	mov	r3, r7
 800f9b4:	f7f0 fe40 	bl	8000638 <__aeabi_dmul>
 800f9b8:	a37b      	add	r3, pc, #492	; (adr r3, 800fba8 <__ieee754_acos+0x2b0>)
 800f9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9be:	f7f0 fc85 	bl	80002cc <__adddf3>
 800f9c2:	4632      	mov	r2, r6
 800f9c4:	463b      	mov	r3, r7
 800f9c6:	f7f0 fe37 	bl	8000638 <__aeabi_dmul>
 800f9ca:	a379      	add	r3, pc, #484	; (adr r3, 800fbb0 <__ieee754_acos+0x2b8>)
 800f9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d0:	4680      	mov	r8, r0
 800f9d2:	4689      	mov	r9, r1
 800f9d4:	4630      	mov	r0, r6
 800f9d6:	4639      	mov	r1, r7
 800f9d8:	f7f0 fe2e 	bl	8000638 <__aeabi_dmul>
 800f9dc:	a376      	add	r3, pc, #472	; (adr r3, 800fbb8 <__ieee754_acos+0x2c0>)
 800f9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e2:	f7f0 fc71 	bl	80002c8 <__aeabi_dsub>
 800f9e6:	4632      	mov	r2, r6
 800f9e8:	463b      	mov	r3, r7
 800f9ea:	f7f0 fe25 	bl	8000638 <__aeabi_dmul>
 800f9ee:	a374      	add	r3, pc, #464	; (adr r3, 800fbc0 <__ieee754_acos+0x2c8>)
 800f9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f4:	f7f0 fc6a 	bl	80002cc <__adddf3>
 800f9f8:	4632      	mov	r2, r6
 800f9fa:	463b      	mov	r3, r7
 800f9fc:	f7f0 fe1c 	bl	8000638 <__aeabi_dmul>
 800fa00:	a371      	add	r3, pc, #452	; (adr r3, 800fbc8 <__ieee754_acos+0x2d0>)
 800fa02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa06:	f7f0 fc5f 	bl	80002c8 <__aeabi_dsub>
 800fa0a:	4632      	mov	r2, r6
 800fa0c:	463b      	mov	r3, r7
 800fa0e:	f7f0 fe13 	bl	8000638 <__aeabi_dmul>
 800fa12:	4b76      	ldr	r3, [pc, #472]	; (800fbec <__ieee754_acos+0x2f4>)
 800fa14:	2200      	movs	r2, #0
 800fa16:	f7f0 fc59 	bl	80002cc <__adddf3>
 800fa1a:	4602      	mov	r2, r0
 800fa1c:	460b      	mov	r3, r1
 800fa1e:	4640      	mov	r0, r8
 800fa20:	4649      	mov	r1, r9
 800fa22:	f7f0 ff33 	bl	800088c <__aeabi_ddiv>
 800fa26:	4622      	mov	r2, r4
 800fa28:	462b      	mov	r3, r5
 800fa2a:	f7f0 fe05 	bl	8000638 <__aeabi_dmul>
 800fa2e:	4602      	mov	r2, r0
 800fa30:	460b      	mov	r3, r1
 800fa32:	a167      	add	r1, pc, #412	; (adr r1, 800fbd0 <__ieee754_acos+0x2d8>)
 800fa34:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa38:	f7f0 fc46 	bl	80002c8 <__aeabi_dsub>
 800fa3c:	4602      	mov	r2, r0
 800fa3e:	460b      	mov	r3, r1
 800fa40:	4620      	mov	r0, r4
 800fa42:	4629      	mov	r1, r5
 800fa44:	f7f0 fc40 	bl	80002c8 <__aeabi_dsub>
 800fa48:	4602      	mov	r2, r0
 800fa4a:	460b      	mov	r3, r1
 800fa4c:	a162      	add	r1, pc, #392	; (adr r1, 800fbd8 <__ieee754_acos+0x2e0>)
 800fa4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa52:	f7f0 fc39 	bl	80002c8 <__aeabi_dsub>
 800fa56:	e771      	b.n	800f93c <__ieee754_acos+0x44>
 800fa58:	2d00      	cmp	r5, #0
 800fa5a:	f280 80cb 	bge.w	800fbf4 <__ieee754_acos+0x2fc>
 800fa5e:	ee10 0a10 	vmov	r0, s0
 800fa62:	4b62      	ldr	r3, [pc, #392]	; (800fbec <__ieee754_acos+0x2f4>)
 800fa64:	2200      	movs	r2, #0
 800fa66:	4629      	mov	r1, r5
 800fa68:	f7f0 fc30 	bl	80002cc <__adddf3>
 800fa6c:	4b60      	ldr	r3, [pc, #384]	; (800fbf0 <__ieee754_acos+0x2f8>)
 800fa6e:	2200      	movs	r2, #0
 800fa70:	f7f0 fde2 	bl	8000638 <__aeabi_dmul>
 800fa74:	a342      	add	r3, pc, #264	; (adr r3, 800fb80 <__ieee754_acos+0x288>)
 800fa76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa7a:	4604      	mov	r4, r0
 800fa7c:	460d      	mov	r5, r1
 800fa7e:	f7f0 fddb 	bl	8000638 <__aeabi_dmul>
 800fa82:	a341      	add	r3, pc, #260	; (adr r3, 800fb88 <__ieee754_acos+0x290>)
 800fa84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa88:	f7f0 fc20 	bl	80002cc <__adddf3>
 800fa8c:	4622      	mov	r2, r4
 800fa8e:	462b      	mov	r3, r5
 800fa90:	f7f0 fdd2 	bl	8000638 <__aeabi_dmul>
 800fa94:	a33e      	add	r3, pc, #248	; (adr r3, 800fb90 <__ieee754_acos+0x298>)
 800fa96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa9a:	f7f0 fc15 	bl	80002c8 <__aeabi_dsub>
 800fa9e:	4622      	mov	r2, r4
 800faa0:	462b      	mov	r3, r5
 800faa2:	f7f0 fdc9 	bl	8000638 <__aeabi_dmul>
 800faa6:	a33c      	add	r3, pc, #240	; (adr r3, 800fb98 <__ieee754_acos+0x2a0>)
 800faa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faac:	f7f0 fc0e 	bl	80002cc <__adddf3>
 800fab0:	4622      	mov	r2, r4
 800fab2:	462b      	mov	r3, r5
 800fab4:	f7f0 fdc0 	bl	8000638 <__aeabi_dmul>
 800fab8:	a339      	add	r3, pc, #228	; (adr r3, 800fba0 <__ieee754_acos+0x2a8>)
 800faba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fabe:	f7f0 fc03 	bl	80002c8 <__aeabi_dsub>
 800fac2:	4622      	mov	r2, r4
 800fac4:	462b      	mov	r3, r5
 800fac6:	f7f0 fdb7 	bl	8000638 <__aeabi_dmul>
 800faca:	a337      	add	r3, pc, #220	; (adr r3, 800fba8 <__ieee754_acos+0x2b0>)
 800facc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fad0:	f7f0 fbfc 	bl	80002cc <__adddf3>
 800fad4:	4622      	mov	r2, r4
 800fad6:	462b      	mov	r3, r5
 800fad8:	f7f0 fdae 	bl	8000638 <__aeabi_dmul>
 800fadc:	ec45 4b10 	vmov	d0, r4, r5
 800fae0:	4680      	mov	r8, r0
 800fae2:	4689      	mov	r9, r1
 800fae4:	f001 f976 	bl	8010dd4 <__ieee754_sqrt>
 800fae8:	a331      	add	r3, pc, #196	; (adr r3, 800fbb0 <__ieee754_acos+0x2b8>)
 800faea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faee:	4620      	mov	r0, r4
 800faf0:	4629      	mov	r1, r5
 800faf2:	ec57 6b10 	vmov	r6, r7, d0
 800faf6:	f7f0 fd9f 	bl	8000638 <__aeabi_dmul>
 800fafa:	a32f      	add	r3, pc, #188	; (adr r3, 800fbb8 <__ieee754_acos+0x2c0>)
 800fafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb00:	f7f0 fbe2 	bl	80002c8 <__aeabi_dsub>
 800fb04:	4622      	mov	r2, r4
 800fb06:	462b      	mov	r3, r5
 800fb08:	f7f0 fd96 	bl	8000638 <__aeabi_dmul>
 800fb0c:	a32c      	add	r3, pc, #176	; (adr r3, 800fbc0 <__ieee754_acos+0x2c8>)
 800fb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb12:	f7f0 fbdb 	bl	80002cc <__adddf3>
 800fb16:	4622      	mov	r2, r4
 800fb18:	462b      	mov	r3, r5
 800fb1a:	f7f0 fd8d 	bl	8000638 <__aeabi_dmul>
 800fb1e:	a32a      	add	r3, pc, #168	; (adr r3, 800fbc8 <__ieee754_acos+0x2d0>)
 800fb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb24:	f7f0 fbd0 	bl	80002c8 <__aeabi_dsub>
 800fb28:	4622      	mov	r2, r4
 800fb2a:	462b      	mov	r3, r5
 800fb2c:	f7f0 fd84 	bl	8000638 <__aeabi_dmul>
 800fb30:	4b2e      	ldr	r3, [pc, #184]	; (800fbec <__ieee754_acos+0x2f4>)
 800fb32:	2200      	movs	r2, #0
 800fb34:	f7f0 fbca 	bl	80002cc <__adddf3>
 800fb38:	4602      	mov	r2, r0
 800fb3a:	460b      	mov	r3, r1
 800fb3c:	4640      	mov	r0, r8
 800fb3e:	4649      	mov	r1, r9
 800fb40:	f7f0 fea4 	bl	800088c <__aeabi_ddiv>
 800fb44:	4632      	mov	r2, r6
 800fb46:	463b      	mov	r3, r7
 800fb48:	f7f0 fd76 	bl	8000638 <__aeabi_dmul>
 800fb4c:	a320      	add	r3, pc, #128	; (adr r3, 800fbd0 <__ieee754_acos+0x2d8>)
 800fb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb52:	f7f0 fbb9 	bl	80002c8 <__aeabi_dsub>
 800fb56:	4632      	mov	r2, r6
 800fb58:	463b      	mov	r3, r7
 800fb5a:	f7f0 fbb7 	bl	80002cc <__adddf3>
 800fb5e:	4602      	mov	r2, r0
 800fb60:	460b      	mov	r3, r1
 800fb62:	f7f0 fbb3 	bl	80002cc <__adddf3>
 800fb66:	4602      	mov	r2, r0
 800fb68:	460b      	mov	r3, r1
 800fb6a:	a103      	add	r1, pc, #12	; (adr r1, 800fb78 <__ieee754_acos+0x280>)
 800fb6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb70:	e76f      	b.n	800fa52 <__ieee754_acos+0x15a>
 800fb72:	bf00      	nop
 800fb74:	f3af 8000 	nop.w
 800fb78:	54442d18 	.word	0x54442d18
 800fb7c:	400921fb 	.word	0x400921fb
 800fb80:	0dfdf709 	.word	0x0dfdf709
 800fb84:	3f023de1 	.word	0x3f023de1
 800fb88:	7501b288 	.word	0x7501b288
 800fb8c:	3f49efe0 	.word	0x3f49efe0
 800fb90:	b5688f3b 	.word	0xb5688f3b
 800fb94:	3fa48228 	.word	0x3fa48228
 800fb98:	0e884455 	.word	0x0e884455
 800fb9c:	3fc9c155 	.word	0x3fc9c155
 800fba0:	03eb6f7d 	.word	0x03eb6f7d
 800fba4:	3fd4d612 	.word	0x3fd4d612
 800fba8:	55555555 	.word	0x55555555
 800fbac:	3fc55555 	.word	0x3fc55555
 800fbb0:	b12e9282 	.word	0xb12e9282
 800fbb4:	3fb3b8c5 	.word	0x3fb3b8c5
 800fbb8:	1b8d0159 	.word	0x1b8d0159
 800fbbc:	3fe6066c 	.word	0x3fe6066c
 800fbc0:	9c598ac8 	.word	0x9c598ac8
 800fbc4:	40002ae5 	.word	0x40002ae5
 800fbc8:	1c8a2d4b 	.word	0x1c8a2d4b
 800fbcc:	40033a27 	.word	0x40033a27
 800fbd0:	33145c07 	.word	0x33145c07
 800fbd4:	3c91a626 	.word	0x3c91a626
 800fbd8:	54442d18 	.word	0x54442d18
 800fbdc:	3ff921fb 	.word	0x3ff921fb
 800fbe0:	3fefffff 	.word	0x3fefffff
 800fbe4:	3fdfffff 	.word	0x3fdfffff
 800fbe8:	3c600000 	.word	0x3c600000
 800fbec:	3ff00000 	.word	0x3ff00000
 800fbf0:	3fe00000 	.word	0x3fe00000
 800fbf4:	ee10 2a10 	vmov	r2, s0
 800fbf8:	462b      	mov	r3, r5
 800fbfa:	496d      	ldr	r1, [pc, #436]	; (800fdb0 <__ieee754_acos+0x4b8>)
 800fbfc:	2000      	movs	r0, #0
 800fbfe:	f7f0 fb63 	bl	80002c8 <__aeabi_dsub>
 800fc02:	4b6c      	ldr	r3, [pc, #432]	; (800fdb4 <__ieee754_acos+0x4bc>)
 800fc04:	2200      	movs	r2, #0
 800fc06:	f7f0 fd17 	bl	8000638 <__aeabi_dmul>
 800fc0a:	4604      	mov	r4, r0
 800fc0c:	460d      	mov	r5, r1
 800fc0e:	ec45 4b10 	vmov	d0, r4, r5
 800fc12:	f001 f8df 	bl	8010dd4 <__ieee754_sqrt>
 800fc16:	a34e      	add	r3, pc, #312	; (adr r3, 800fd50 <__ieee754_acos+0x458>)
 800fc18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc1c:	4620      	mov	r0, r4
 800fc1e:	4629      	mov	r1, r5
 800fc20:	ec59 8b10 	vmov	r8, r9, d0
 800fc24:	f7f0 fd08 	bl	8000638 <__aeabi_dmul>
 800fc28:	a34b      	add	r3, pc, #300	; (adr r3, 800fd58 <__ieee754_acos+0x460>)
 800fc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc2e:	f7f0 fb4d 	bl	80002cc <__adddf3>
 800fc32:	4622      	mov	r2, r4
 800fc34:	462b      	mov	r3, r5
 800fc36:	f7f0 fcff 	bl	8000638 <__aeabi_dmul>
 800fc3a:	a349      	add	r3, pc, #292	; (adr r3, 800fd60 <__ieee754_acos+0x468>)
 800fc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc40:	f7f0 fb42 	bl	80002c8 <__aeabi_dsub>
 800fc44:	4622      	mov	r2, r4
 800fc46:	462b      	mov	r3, r5
 800fc48:	f7f0 fcf6 	bl	8000638 <__aeabi_dmul>
 800fc4c:	a346      	add	r3, pc, #280	; (adr r3, 800fd68 <__ieee754_acos+0x470>)
 800fc4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc52:	f7f0 fb3b 	bl	80002cc <__adddf3>
 800fc56:	4622      	mov	r2, r4
 800fc58:	462b      	mov	r3, r5
 800fc5a:	f7f0 fced 	bl	8000638 <__aeabi_dmul>
 800fc5e:	a344      	add	r3, pc, #272	; (adr r3, 800fd70 <__ieee754_acos+0x478>)
 800fc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc64:	f7f0 fb30 	bl	80002c8 <__aeabi_dsub>
 800fc68:	4622      	mov	r2, r4
 800fc6a:	462b      	mov	r3, r5
 800fc6c:	f7f0 fce4 	bl	8000638 <__aeabi_dmul>
 800fc70:	a341      	add	r3, pc, #260	; (adr r3, 800fd78 <__ieee754_acos+0x480>)
 800fc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc76:	f7f0 fb29 	bl	80002cc <__adddf3>
 800fc7a:	4622      	mov	r2, r4
 800fc7c:	462b      	mov	r3, r5
 800fc7e:	f7f0 fcdb 	bl	8000638 <__aeabi_dmul>
 800fc82:	a33f      	add	r3, pc, #252	; (adr r3, 800fd80 <__ieee754_acos+0x488>)
 800fc84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc88:	4682      	mov	sl, r0
 800fc8a:	468b      	mov	fp, r1
 800fc8c:	4620      	mov	r0, r4
 800fc8e:	4629      	mov	r1, r5
 800fc90:	f7f0 fcd2 	bl	8000638 <__aeabi_dmul>
 800fc94:	a33c      	add	r3, pc, #240	; (adr r3, 800fd88 <__ieee754_acos+0x490>)
 800fc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc9a:	f7f0 fb15 	bl	80002c8 <__aeabi_dsub>
 800fc9e:	4622      	mov	r2, r4
 800fca0:	462b      	mov	r3, r5
 800fca2:	f7f0 fcc9 	bl	8000638 <__aeabi_dmul>
 800fca6:	a33a      	add	r3, pc, #232	; (adr r3, 800fd90 <__ieee754_acos+0x498>)
 800fca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcac:	f7f0 fb0e 	bl	80002cc <__adddf3>
 800fcb0:	4622      	mov	r2, r4
 800fcb2:	462b      	mov	r3, r5
 800fcb4:	f7f0 fcc0 	bl	8000638 <__aeabi_dmul>
 800fcb8:	a337      	add	r3, pc, #220	; (adr r3, 800fd98 <__ieee754_acos+0x4a0>)
 800fcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcbe:	f7f0 fb03 	bl	80002c8 <__aeabi_dsub>
 800fcc2:	4622      	mov	r2, r4
 800fcc4:	462b      	mov	r3, r5
 800fcc6:	f7f0 fcb7 	bl	8000638 <__aeabi_dmul>
 800fcca:	4b39      	ldr	r3, [pc, #228]	; (800fdb0 <__ieee754_acos+0x4b8>)
 800fccc:	2200      	movs	r2, #0
 800fcce:	f7f0 fafd 	bl	80002cc <__adddf3>
 800fcd2:	4602      	mov	r2, r0
 800fcd4:	460b      	mov	r3, r1
 800fcd6:	4650      	mov	r0, sl
 800fcd8:	4659      	mov	r1, fp
 800fcda:	f7f0 fdd7 	bl	800088c <__aeabi_ddiv>
 800fcde:	4642      	mov	r2, r8
 800fce0:	464b      	mov	r3, r9
 800fce2:	f7f0 fca9 	bl	8000638 <__aeabi_dmul>
 800fce6:	2600      	movs	r6, #0
 800fce8:	4682      	mov	sl, r0
 800fcea:	468b      	mov	fp, r1
 800fcec:	4632      	mov	r2, r6
 800fcee:	464b      	mov	r3, r9
 800fcf0:	4630      	mov	r0, r6
 800fcf2:	4649      	mov	r1, r9
 800fcf4:	f7f0 fca0 	bl	8000638 <__aeabi_dmul>
 800fcf8:	4602      	mov	r2, r0
 800fcfa:	460b      	mov	r3, r1
 800fcfc:	4620      	mov	r0, r4
 800fcfe:	4629      	mov	r1, r5
 800fd00:	f7f0 fae2 	bl	80002c8 <__aeabi_dsub>
 800fd04:	4632      	mov	r2, r6
 800fd06:	4604      	mov	r4, r0
 800fd08:	460d      	mov	r5, r1
 800fd0a:	464b      	mov	r3, r9
 800fd0c:	4640      	mov	r0, r8
 800fd0e:	4649      	mov	r1, r9
 800fd10:	f7f0 fadc 	bl	80002cc <__adddf3>
 800fd14:	4602      	mov	r2, r0
 800fd16:	460b      	mov	r3, r1
 800fd18:	4620      	mov	r0, r4
 800fd1a:	4629      	mov	r1, r5
 800fd1c:	f7f0 fdb6 	bl	800088c <__aeabi_ddiv>
 800fd20:	4602      	mov	r2, r0
 800fd22:	460b      	mov	r3, r1
 800fd24:	4650      	mov	r0, sl
 800fd26:	4659      	mov	r1, fp
 800fd28:	f7f0 fad0 	bl	80002cc <__adddf3>
 800fd2c:	4632      	mov	r2, r6
 800fd2e:	464b      	mov	r3, r9
 800fd30:	f7f0 facc 	bl	80002cc <__adddf3>
 800fd34:	4602      	mov	r2, r0
 800fd36:	460b      	mov	r3, r1
 800fd38:	f7f0 fac8 	bl	80002cc <__adddf3>
 800fd3c:	e5fe      	b.n	800f93c <__ieee754_acos+0x44>
 800fd3e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800fda0 <__ieee754_acos+0x4a8>
 800fd42:	e5ed      	b.n	800f920 <__ieee754_acos+0x28>
 800fd44:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800fda8 <__ieee754_acos+0x4b0>
 800fd48:	e5ea      	b.n	800f920 <__ieee754_acos+0x28>
 800fd4a:	bf00      	nop
 800fd4c:	f3af 8000 	nop.w
 800fd50:	0dfdf709 	.word	0x0dfdf709
 800fd54:	3f023de1 	.word	0x3f023de1
 800fd58:	7501b288 	.word	0x7501b288
 800fd5c:	3f49efe0 	.word	0x3f49efe0
 800fd60:	b5688f3b 	.word	0xb5688f3b
 800fd64:	3fa48228 	.word	0x3fa48228
 800fd68:	0e884455 	.word	0x0e884455
 800fd6c:	3fc9c155 	.word	0x3fc9c155
 800fd70:	03eb6f7d 	.word	0x03eb6f7d
 800fd74:	3fd4d612 	.word	0x3fd4d612
 800fd78:	55555555 	.word	0x55555555
 800fd7c:	3fc55555 	.word	0x3fc55555
 800fd80:	b12e9282 	.word	0xb12e9282
 800fd84:	3fb3b8c5 	.word	0x3fb3b8c5
 800fd88:	1b8d0159 	.word	0x1b8d0159
 800fd8c:	3fe6066c 	.word	0x3fe6066c
 800fd90:	9c598ac8 	.word	0x9c598ac8
 800fd94:	40002ae5 	.word	0x40002ae5
 800fd98:	1c8a2d4b 	.word	0x1c8a2d4b
 800fd9c:	40033a27 	.word	0x40033a27
	...
 800fda8:	54442d18 	.word	0x54442d18
 800fdac:	3ff921fb 	.word	0x3ff921fb
 800fdb0:	3ff00000 	.word	0x3ff00000
 800fdb4:	3fe00000 	.word	0x3fe00000

0800fdb8 <__ieee754_asin>:
 800fdb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdbc:	ed2d 8b04 	vpush	{d8-d9}
 800fdc0:	ec55 4b10 	vmov	r4, r5, d0
 800fdc4:	4bcc      	ldr	r3, [pc, #816]	; (80100f8 <__ieee754_asin+0x340>)
 800fdc6:	b083      	sub	sp, #12
 800fdc8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800fdcc:	4598      	cmp	r8, r3
 800fdce:	9501      	str	r5, [sp, #4]
 800fdd0:	dd35      	ble.n	800fe3e <__ieee754_asin+0x86>
 800fdd2:	ee10 3a10 	vmov	r3, s0
 800fdd6:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800fdda:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 800fdde:	ea58 0303 	orrs.w	r3, r8, r3
 800fde2:	d117      	bne.n	800fe14 <__ieee754_asin+0x5c>
 800fde4:	a3aa      	add	r3, pc, #680	; (adr r3, 8010090 <__ieee754_asin+0x2d8>)
 800fde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdea:	ee10 0a10 	vmov	r0, s0
 800fdee:	4629      	mov	r1, r5
 800fdf0:	f7f0 fc22 	bl	8000638 <__aeabi_dmul>
 800fdf4:	a3a8      	add	r3, pc, #672	; (adr r3, 8010098 <__ieee754_asin+0x2e0>)
 800fdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdfa:	4606      	mov	r6, r0
 800fdfc:	460f      	mov	r7, r1
 800fdfe:	4620      	mov	r0, r4
 800fe00:	4629      	mov	r1, r5
 800fe02:	f7f0 fc19 	bl	8000638 <__aeabi_dmul>
 800fe06:	4602      	mov	r2, r0
 800fe08:	460b      	mov	r3, r1
 800fe0a:	4630      	mov	r0, r6
 800fe0c:	4639      	mov	r1, r7
 800fe0e:	f7f0 fa5d 	bl	80002cc <__adddf3>
 800fe12:	e00b      	b.n	800fe2c <__ieee754_asin+0x74>
 800fe14:	ee10 2a10 	vmov	r2, s0
 800fe18:	462b      	mov	r3, r5
 800fe1a:	ee10 0a10 	vmov	r0, s0
 800fe1e:	4629      	mov	r1, r5
 800fe20:	f7f0 fa52 	bl	80002c8 <__aeabi_dsub>
 800fe24:	4602      	mov	r2, r0
 800fe26:	460b      	mov	r3, r1
 800fe28:	f7f0 fd30 	bl	800088c <__aeabi_ddiv>
 800fe2c:	4604      	mov	r4, r0
 800fe2e:	460d      	mov	r5, r1
 800fe30:	ec45 4b10 	vmov	d0, r4, r5
 800fe34:	b003      	add	sp, #12
 800fe36:	ecbd 8b04 	vpop	{d8-d9}
 800fe3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe3e:	4baf      	ldr	r3, [pc, #700]	; (80100fc <__ieee754_asin+0x344>)
 800fe40:	4598      	cmp	r8, r3
 800fe42:	dc11      	bgt.n	800fe68 <__ieee754_asin+0xb0>
 800fe44:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800fe48:	f280 80ae 	bge.w	800ffa8 <__ieee754_asin+0x1f0>
 800fe4c:	a394      	add	r3, pc, #592	; (adr r3, 80100a0 <__ieee754_asin+0x2e8>)
 800fe4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe52:	ee10 0a10 	vmov	r0, s0
 800fe56:	4629      	mov	r1, r5
 800fe58:	f7f0 fa38 	bl	80002cc <__adddf3>
 800fe5c:	4ba8      	ldr	r3, [pc, #672]	; (8010100 <__ieee754_asin+0x348>)
 800fe5e:	2200      	movs	r2, #0
 800fe60:	f7f0 fe7a 	bl	8000b58 <__aeabi_dcmpgt>
 800fe64:	2800      	cmp	r0, #0
 800fe66:	d1e3      	bne.n	800fe30 <__ieee754_asin+0x78>
 800fe68:	ec45 4b10 	vmov	d0, r4, r5
 800fe6c:	f001 fa38 	bl	80112e0 <fabs>
 800fe70:	49a3      	ldr	r1, [pc, #652]	; (8010100 <__ieee754_asin+0x348>)
 800fe72:	ec53 2b10 	vmov	r2, r3, d0
 800fe76:	2000      	movs	r0, #0
 800fe78:	f7f0 fa26 	bl	80002c8 <__aeabi_dsub>
 800fe7c:	4ba1      	ldr	r3, [pc, #644]	; (8010104 <__ieee754_asin+0x34c>)
 800fe7e:	2200      	movs	r2, #0
 800fe80:	f7f0 fbda 	bl	8000638 <__aeabi_dmul>
 800fe84:	a388      	add	r3, pc, #544	; (adr r3, 80100a8 <__ieee754_asin+0x2f0>)
 800fe86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8a:	4604      	mov	r4, r0
 800fe8c:	460d      	mov	r5, r1
 800fe8e:	f7f0 fbd3 	bl	8000638 <__aeabi_dmul>
 800fe92:	a387      	add	r3, pc, #540	; (adr r3, 80100b0 <__ieee754_asin+0x2f8>)
 800fe94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe98:	f7f0 fa18 	bl	80002cc <__adddf3>
 800fe9c:	4622      	mov	r2, r4
 800fe9e:	462b      	mov	r3, r5
 800fea0:	f7f0 fbca 	bl	8000638 <__aeabi_dmul>
 800fea4:	a384      	add	r3, pc, #528	; (adr r3, 80100b8 <__ieee754_asin+0x300>)
 800fea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feaa:	f7f0 fa0d 	bl	80002c8 <__aeabi_dsub>
 800feae:	4622      	mov	r2, r4
 800feb0:	462b      	mov	r3, r5
 800feb2:	f7f0 fbc1 	bl	8000638 <__aeabi_dmul>
 800feb6:	a382      	add	r3, pc, #520	; (adr r3, 80100c0 <__ieee754_asin+0x308>)
 800feb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800febc:	f7f0 fa06 	bl	80002cc <__adddf3>
 800fec0:	4622      	mov	r2, r4
 800fec2:	462b      	mov	r3, r5
 800fec4:	f7f0 fbb8 	bl	8000638 <__aeabi_dmul>
 800fec8:	a37f      	add	r3, pc, #508	; (adr r3, 80100c8 <__ieee754_asin+0x310>)
 800feca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fece:	f7f0 f9fb 	bl	80002c8 <__aeabi_dsub>
 800fed2:	4622      	mov	r2, r4
 800fed4:	462b      	mov	r3, r5
 800fed6:	f7f0 fbaf 	bl	8000638 <__aeabi_dmul>
 800feda:	a37d      	add	r3, pc, #500	; (adr r3, 80100d0 <__ieee754_asin+0x318>)
 800fedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fee0:	f7f0 f9f4 	bl	80002cc <__adddf3>
 800fee4:	4622      	mov	r2, r4
 800fee6:	462b      	mov	r3, r5
 800fee8:	f7f0 fba6 	bl	8000638 <__aeabi_dmul>
 800feec:	a37a      	add	r3, pc, #488	; (adr r3, 80100d8 <__ieee754_asin+0x320>)
 800feee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fef2:	ec41 0b18 	vmov	d8, r0, r1
 800fef6:	4620      	mov	r0, r4
 800fef8:	4629      	mov	r1, r5
 800fefa:	f7f0 fb9d 	bl	8000638 <__aeabi_dmul>
 800fefe:	a378      	add	r3, pc, #480	; (adr r3, 80100e0 <__ieee754_asin+0x328>)
 800ff00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff04:	f7f0 f9e0 	bl	80002c8 <__aeabi_dsub>
 800ff08:	4622      	mov	r2, r4
 800ff0a:	462b      	mov	r3, r5
 800ff0c:	f7f0 fb94 	bl	8000638 <__aeabi_dmul>
 800ff10:	a375      	add	r3, pc, #468	; (adr r3, 80100e8 <__ieee754_asin+0x330>)
 800ff12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff16:	f7f0 f9d9 	bl	80002cc <__adddf3>
 800ff1a:	4622      	mov	r2, r4
 800ff1c:	462b      	mov	r3, r5
 800ff1e:	f7f0 fb8b 	bl	8000638 <__aeabi_dmul>
 800ff22:	a373      	add	r3, pc, #460	; (adr r3, 80100f0 <__ieee754_asin+0x338>)
 800ff24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff28:	f7f0 f9ce 	bl	80002c8 <__aeabi_dsub>
 800ff2c:	4622      	mov	r2, r4
 800ff2e:	462b      	mov	r3, r5
 800ff30:	f7f0 fb82 	bl	8000638 <__aeabi_dmul>
 800ff34:	4b72      	ldr	r3, [pc, #456]	; (8010100 <__ieee754_asin+0x348>)
 800ff36:	2200      	movs	r2, #0
 800ff38:	f7f0 f9c8 	bl	80002cc <__adddf3>
 800ff3c:	ec45 4b10 	vmov	d0, r4, r5
 800ff40:	4606      	mov	r6, r0
 800ff42:	460f      	mov	r7, r1
 800ff44:	f000 ff46 	bl	8010dd4 <__ieee754_sqrt>
 800ff48:	4b6f      	ldr	r3, [pc, #444]	; (8010108 <__ieee754_asin+0x350>)
 800ff4a:	4598      	cmp	r8, r3
 800ff4c:	ec5b ab10 	vmov	sl, fp, d0
 800ff50:	f340 80dc 	ble.w	801010c <__ieee754_asin+0x354>
 800ff54:	4632      	mov	r2, r6
 800ff56:	463b      	mov	r3, r7
 800ff58:	ec51 0b18 	vmov	r0, r1, d8
 800ff5c:	f7f0 fc96 	bl	800088c <__aeabi_ddiv>
 800ff60:	4652      	mov	r2, sl
 800ff62:	465b      	mov	r3, fp
 800ff64:	f7f0 fb68 	bl	8000638 <__aeabi_dmul>
 800ff68:	4652      	mov	r2, sl
 800ff6a:	465b      	mov	r3, fp
 800ff6c:	f7f0 f9ae 	bl	80002cc <__adddf3>
 800ff70:	4602      	mov	r2, r0
 800ff72:	460b      	mov	r3, r1
 800ff74:	f7f0 f9aa 	bl	80002cc <__adddf3>
 800ff78:	a347      	add	r3, pc, #284	; (adr r3, 8010098 <__ieee754_asin+0x2e0>)
 800ff7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff7e:	f7f0 f9a3 	bl	80002c8 <__aeabi_dsub>
 800ff82:	4602      	mov	r2, r0
 800ff84:	460b      	mov	r3, r1
 800ff86:	a142      	add	r1, pc, #264	; (adr r1, 8010090 <__ieee754_asin+0x2d8>)
 800ff88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff8c:	f7f0 f99c 	bl	80002c8 <__aeabi_dsub>
 800ff90:	9b01      	ldr	r3, [sp, #4]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	bfdc      	itt	le
 800ff96:	4602      	movle	r2, r0
 800ff98:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800ff9c:	4604      	mov	r4, r0
 800ff9e:	460d      	mov	r5, r1
 800ffa0:	bfdc      	itt	le
 800ffa2:	4614      	movle	r4, r2
 800ffa4:	461d      	movle	r5, r3
 800ffa6:	e743      	b.n	800fe30 <__ieee754_asin+0x78>
 800ffa8:	ee10 2a10 	vmov	r2, s0
 800ffac:	ee10 0a10 	vmov	r0, s0
 800ffb0:	462b      	mov	r3, r5
 800ffb2:	4629      	mov	r1, r5
 800ffb4:	f7f0 fb40 	bl	8000638 <__aeabi_dmul>
 800ffb8:	a33b      	add	r3, pc, #236	; (adr r3, 80100a8 <__ieee754_asin+0x2f0>)
 800ffba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffbe:	4606      	mov	r6, r0
 800ffc0:	460f      	mov	r7, r1
 800ffc2:	f7f0 fb39 	bl	8000638 <__aeabi_dmul>
 800ffc6:	a33a      	add	r3, pc, #232	; (adr r3, 80100b0 <__ieee754_asin+0x2f8>)
 800ffc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffcc:	f7f0 f97e 	bl	80002cc <__adddf3>
 800ffd0:	4632      	mov	r2, r6
 800ffd2:	463b      	mov	r3, r7
 800ffd4:	f7f0 fb30 	bl	8000638 <__aeabi_dmul>
 800ffd8:	a337      	add	r3, pc, #220	; (adr r3, 80100b8 <__ieee754_asin+0x300>)
 800ffda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffde:	f7f0 f973 	bl	80002c8 <__aeabi_dsub>
 800ffe2:	4632      	mov	r2, r6
 800ffe4:	463b      	mov	r3, r7
 800ffe6:	f7f0 fb27 	bl	8000638 <__aeabi_dmul>
 800ffea:	a335      	add	r3, pc, #212	; (adr r3, 80100c0 <__ieee754_asin+0x308>)
 800ffec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff0:	f7f0 f96c 	bl	80002cc <__adddf3>
 800fff4:	4632      	mov	r2, r6
 800fff6:	463b      	mov	r3, r7
 800fff8:	f7f0 fb1e 	bl	8000638 <__aeabi_dmul>
 800fffc:	a332      	add	r3, pc, #200	; (adr r3, 80100c8 <__ieee754_asin+0x310>)
 800fffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010002:	f7f0 f961 	bl	80002c8 <__aeabi_dsub>
 8010006:	4632      	mov	r2, r6
 8010008:	463b      	mov	r3, r7
 801000a:	f7f0 fb15 	bl	8000638 <__aeabi_dmul>
 801000e:	a330      	add	r3, pc, #192	; (adr r3, 80100d0 <__ieee754_asin+0x318>)
 8010010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010014:	f7f0 f95a 	bl	80002cc <__adddf3>
 8010018:	4632      	mov	r2, r6
 801001a:	463b      	mov	r3, r7
 801001c:	f7f0 fb0c 	bl	8000638 <__aeabi_dmul>
 8010020:	a32d      	add	r3, pc, #180	; (adr r3, 80100d8 <__ieee754_asin+0x320>)
 8010022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010026:	4680      	mov	r8, r0
 8010028:	4689      	mov	r9, r1
 801002a:	4630      	mov	r0, r6
 801002c:	4639      	mov	r1, r7
 801002e:	f7f0 fb03 	bl	8000638 <__aeabi_dmul>
 8010032:	a32b      	add	r3, pc, #172	; (adr r3, 80100e0 <__ieee754_asin+0x328>)
 8010034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010038:	f7f0 f946 	bl	80002c8 <__aeabi_dsub>
 801003c:	4632      	mov	r2, r6
 801003e:	463b      	mov	r3, r7
 8010040:	f7f0 fafa 	bl	8000638 <__aeabi_dmul>
 8010044:	a328      	add	r3, pc, #160	; (adr r3, 80100e8 <__ieee754_asin+0x330>)
 8010046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004a:	f7f0 f93f 	bl	80002cc <__adddf3>
 801004e:	4632      	mov	r2, r6
 8010050:	463b      	mov	r3, r7
 8010052:	f7f0 faf1 	bl	8000638 <__aeabi_dmul>
 8010056:	a326      	add	r3, pc, #152	; (adr r3, 80100f0 <__ieee754_asin+0x338>)
 8010058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801005c:	f7f0 f934 	bl	80002c8 <__aeabi_dsub>
 8010060:	4632      	mov	r2, r6
 8010062:	463b      	mov	r3, r7
 8010064:	f7f0 fae8 	bl	8000638 <__aeabi_dmul>
 8010068:	4b25      	ldr	r3, [pc, #148]	; (8010100 <__ieee754_asin+0x348>)
 801006a:	2200      	movs	r2, #0
 801006c:	f7f0 f92e 	bl	80002cc <__adddf3>
 8010070:	4602      	mov	r2, r0
 8010072:	460b      	mov	r3, r1
 8010074:	4640      	mov	r0, r8
 8010076:	4649      	mov	r1, r9
 8010078:	f7f0 fc08 	bl	800088c <__aeabi_ddiv>
 801007c:	4622      	mov	r2, r4
 801007e:	462b      	mov	r3, r5
 8010080:	f7f0 fada 	bl	8000638 <__aeabi_dmul>
 8010084:	4602      	mov	r2, r0
 8010086:	460b      	mov	r3, r1
 8010088:	4620      	mov	r0, r4
 801008a:	4629      	mov	r1, r5
 801008c:	e6bf      	b.n	800fe0e <__ieee754_asin+0x56>
 801008e:	bf00      	nop
 8010090:	54442d18 	.word	0x54442d18
 8010094:	3ff921fb 	.word	0x3ff921fb
 8010098:	33145c07 	.word	0x33145c07
 801009c:	3c91a626 	.word	0x3c91a626
 80100a0:	8800759c 	.word	0x8800759c
 80100a4:	7e37e43c 	.word	0x7e37e43c
 80100a8:	0dfdf709 	.word	0x0dfdf709
 80100ac:	3f023de1 	.word	0x3f023de1
 80100b0:	7501b288 	.word	0x7501b288
 80100b4:	3f49efe0 	.word	0x3f49efe0
 80100b8:	b5688f3b 	.word	0xb5688f3b
 80100bc:	3fa48228 	.word	0x3fa48228
 80100c0:	0e884455 	.word	0x0e884455
 80100c4:	3fc9c155 	.word	0x3fc9c155
 80100c8:	03eb6f7d 	.word	0x03eb6f7d
 80100cc:	3fd4d612 	.word	0x3fd4d612
 80100d0:	55555555 	.word	0x55555555
 80100d4:	3fc55555 	.word	0x3fc55555
 80100d8:	b12e9282 	.word	0xb12e9282
 80100dc:	3fb3b8c5 	.word	0x3fb3b8c5
 80100e0:	1b8d0159 	.word	0x1b8d0159
 80100e4:	3fe6066c 	.word	0x3fe6066c
 80100e8:	9c598ac8 	.word	0x9c598ac8
 80100ec:	40002ae5 	.word	0x40002ae5
 80100f0:	1c8a2d4b 	.word	0x1c8a2d4b
 80100f4:	40033a27 	.word	0x40033a27
 80100f8:	3fefffff 	.word	0x3fefffff
 80100fc:	3fdfffff 	.word	0x3fdfffff
 8010100:	3ff00000 	.word	0x3ff00000
 8010104:	3fe00000 	.word	0x3fe00000
 8010108:	3fef3332 	.word	0x3fef3332
 801010c:	ee10 2a10 	vmov	r2, s0
 8010110:	ee10 0a10 	vmov	r0, s0
 8010114:	465b      	mov	r3, fp
 8010116:	4659      	mov	r1, fp
 8010118:	f7f0 f8d8 	bl	80002cc <__adddf3>
 801011c:	4632      	mov	r2, r6
 801011e:	463b      	mov	r3, r7
 8010120:	ec41 0b19 	vmov	d9, r0, r1
 8010124:	ec51 0b18 	vmov	r0, r1, d8
 8010128:	f7f0 fbb0 	bl	800088c <__aeabi_ddiv>
 801012c:	4602      	mov	r2, r0
 801012e:	460b      	mov	r3, r1
 8010130:	ec51 0b19 	vmov	r0, r1, d9
 8010134:	f7f0 fa80 	bl	8000638 <__aeabi_dmul>
 8010138:	f04f 0800 	mov.w	r8, #0
 801013c:	4606      	mov	r6, r0
 801013e:	460f      	mov	r7, r1
 8010140:	4642      	mov	r2, r8
 8010142:	465b      	mov	r3, fp
 8010144:	4640      	mov	r0, r8
 8010146:	4659      	mov	r1, fp
 8010148:	f7f0 fa76 	bl	8000638 <__aeabi_dmul>
 801014c:	4602      	mov	r2, r0
 801014e:	460b      	mov	r3, r1
 8010150:	4620      	mov	r0, r4
 8010152:	4629      	mov	r1, r5
 8010154:	f7f0 f8b8 	bl	80002c8 <__aeabi_dsub>
 8010158:	4642      	mov	r2, r8
 801015a:	4604      	mov	r4, r0
 801015c:	460d      	mov	r5, r1
 801015e:	465b      	mov	r3, fp
 8010160:	4650      	mov	r0, sl
 8010162:	4659      	mov	r1, fp
 8010164:	f7f0 f8b2 	bl	80002cc <__adddf3>
 8010168:	4602      	mov	r2, r0
 801016a:	460b      	mov	r3, r1
 801016c:	4620      	mov	r0, r4
 801016e:	4629      	mov	r1, r5
 8010170:	f7f0 fb8c 	bl	800088c <__aeabi_ddiv>
 8010174:	4602      	mov	r2, r0
 8010176:	460b      	mov	r3, r1
 8010178:	f7f0 f8a8 	bl	80002cc <__adddf3>
 801017c:	4602      	mov	r2, r0
 801017e:	460b      	mov	r3, r1
 8010180:	a113      	add	r1, pc, #76	; (adr r1, 80101d0 <__ieee754_asin+0x418>)
 8010182:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010186:	f7f0 f89f 	bl	80002c8 <__aeabi_dsub>
 801018a:	4602      	mov	r2, r0
 801018c:	460b      	mov	r3, r1
 801018e:	4630      	mov	r0, r6
 8010190:	4639      	mov	r1, r7
 8010192:	f7f0 f899 	bl	80002c8 <__aeabi_dsub>
 8010196:	4642      	mov	r2, r8
 8010198:	4604      	mov	r4, r0
 801019a:	460d      	mov	r5, r1
 801019c:	465b      	mov	r3, fp
 801019e:	4640      	mov	r0, r8
 80101a0:	4659      	mov	r1, fp
 80101a2:	f7f0 f893 	bl	80002cc <__adddf3>
 80101a6:	4602      	mov	r2, r0
 80101a8:	460b      	mov	r3, r1
 80101aa:	a10b      	add	r1, pc, #44	; (adr r1, 80101d8 <__ieee754_asin+0x420>)
 80101ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80101b0:	f7f0 f88a 	bl	80002c8 <__aeabi_dsub>
 80101b4:	4602      	mov	r2, r0
 80101b6:	460b      	mov	r3, r1
 80101b8:	4620      	mov	r0, r4
 80101ba:	4629      	mov	r1, r5
 80101bc:	f7f0 f884 	bl	80002c8 <__aeabi_dsub>
 80101c0:	4602      	mov	r2, r0
 80101c2:	460b      	mov	r3, r1
 80101c4:	a104      	add	r1, pc, #16	; (adr r1, 80101d8 <__ieee754_asin+0x420>)
 80101c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80101ca:	e6df      	b.n	800ff8c <__ieee754_asin+0x1d4>
 80101cc:	f3af 8000 	nop.w
 80101d0:	33145c07 	.word	0x33145c07
 80101d4:	3c91a626 	.word	0x3c91a626
 80101d8:	54442d18 	.word	0x54442d18
 80101dc:	3fe921fb 	.word	0x3fe921fb

080101e0 <__ieee754_atan2>:
 80101e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80101e4:	ec57 6b11 	vmov	r6, r7, d1
 80101e8:	4273      	negs	r3, r6
 80101ea:	f8df e184 	ldr.w	lr, [pc, #388]	; 8010370 <__ieee754_atan2+0x190>
 80101ee:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80101f2:	4333      	orrs	r3, r6
 80101f4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80101f8:	4573      	cmp	r3, lr
 80101fa:	ec51 0b10 	vmov	r0, r1, d0
 80101fe:	ee11 8a10 	vmov	r8, s2
 8010202:	d80a      	bhi.n	801021a <__ieee754_atan2+0x3a>
 8010204:	4244      	negs	r4, r0
 8010206:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801020a:	4304      	orrs	r4, r0
 801020c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010210:	4574      	cmp	r4, lr
 8010212:	ee10 9a10 	vmov	r9, s0
 8010216:	468c      	mov	ip, r1
 8010218:	d907      	bls.n	801022a <__ieee754_atan2+0x4a>
 801021a:	4632      	mov	r2, r6
 801021c:	463b      	mov	r3, r7
 801021e:	f7f0 f855 	bl	80002cc <__adddf3>
 8010222:	ec41 0b10 	vmov	d0, r0, r1
 8010226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801022a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801022e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010232:	4334      	orrs	r4, r6
 8010234:	d103      	bne.n	801023e <__ieee754_atan2+0x5e>
 8010236:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801023a:	f000 beb1 	b.w	8010fa0 <atan>
 801023e:	17bc      	asrs	r4, r7, #30
 8010240:	f004 0402 	and.w	r4, r4, #2
 8010244:	ea53 0909 	orrs.w	r9, r3, r9
 8010248:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801024c:	d107      	bne.n	801025e <__ieee754_atan2+0x7e>
 801024e:	2c02      	cmp	r4, #2
 8010250:	d060      	beq.n	8010314 <__ieee754_atan2+0x134>
 8010252:	2c03      	cmp	r4, #3
 8010254:	d1e5      	bne.n	8010222 <__ieee754_atan2+0x42>
 8010256:	a142      	add	r1, pc, #264	; (adr r1, 8010360 <__ieee754_atan2+0x180>)
 8010258:	e9d1 0100 	ldrd	r0, r1, [r1]
 801025c:	e7e1      	b.n	8010222 <__ieee754_atan2+0x42>
 801025e:	ea52 0808 	orrs.w	r8, r2, r8
 8010262:	d106      	bne.n	8010272 <__ieee754_atan2+0x92>
 8010264:	f1bc 0f00 	cmp.w	ip, #0
 8010268:	da5f      	bge.n	801032a <__ieee754_atan2+0x14a>
 801026a:	a13f      	add	r1, pc, #252	; (adr r1, 8010368 <__ieee754_atan2+0x188>)
 801026c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010270:	e7d7      	b.n	8010222 <__ieee754_atan2+0x42>
 8010272:	4572      	cmp	r2, lr
 8010274:	d10f      	bne.n	8010296 <__ieee754_atan2+0xb6>
 8010276:	4293      	cmp	r3, r2
 8010278:	f104 34ff 	add.w	r4, r4, #4294967295
 801027c:	d107      	bne.n	801028e <__ieee754_atan2+0xae>
 801027e:	2c02      	cmp	r4, #2
 8010280:	d84c      	bhi.n	801031c <__ieee754_atan2+0x13c>
 8010282:	4b35      	ldr	r3, [pc, #212]	; (8010358 <__ieee754_atan2+0x178>)
 8010284:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010288:	e9d4 0100 	ldrd	r0, r1, [r4]
 801028c:	e7c9      	b.n	8010222 <__ieee754_atan2+0x42>
 801028e:	2c02      	cmp	r4, #2
 8010290:	d848      	bhi.n	8010324 <__ieee754_atan2+0x144>
 8010292:	4b32      	ldr	r3, [pc, #200]	; (801035c <__ieee754_atan2+0x17c>)
 8010294:	e7f6      	b.n	8010284 <__ieee754_atan2+0xa4>
 8010296:	4573      	cmp	r3, lr
 8010298:	d0e4      	beq.n	8010264 <__ieee754_atan2+0x84>
 801029a:	1a9b      	subs	r3, r3, r2
 801029c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80102a0:	ea4f 5223 	mov.w	r2, r3, asr #20
 80102a4:	da1e      	bge.n	80102e4 <__ieee754_atan2+0x104>
 80102a6:	2f00      	cmp	r7, #0
 80102a8:	da01      	bge.n	80102ae <__ieee754_atan2+0xce>
 80102aa:	323c      	adds	r2, #60	; 0x3c
 80102ac:	db1e      	blt.n	80102ec <__ieee754_atan2+0x10c>
 80102ae:	4632      	mov	r2, r6
 80102b0:	463b      	mov	r3, r7
 80102b2:	f7f0 faeb 	bl	800088c <__aeabi_ddiv>
 80102b6:	ec41 0b10 	vmov	d0, r0, r1
 80102ba:	f001 f811 	bl	80112e0 <fabs>
 80102be:	f000 fe6f 	bl	8010fa0 <atan>
 80102c2:	ec51 0b10 	vmov	r0, r1, d0
 80102c6:	2c01      	cmp	r4, #1
 80102c8:	d013      	beq.n	80102f2 <__ieee754_atan2+0x112>
 80102ca:	2c02      	cmp	r4, #2
 80102cc:	d015      	beq.n	80102fa <__ieee754_atan2+0x11a>
 80102ce:	2c00      	cmp	r4, #0
 80102d0:	d0a7      	beq.n	8010222 <__ieee754_atan2+0x42>
 80102d2:	a319      	add	r3, pc, #100	; (adr r3, 8010338 <__ieee754_atan2+0x158>)
 80102d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d8:	f7ef fff6 	bl	80002c8 <__aeabi_dsub>
 80102dc:	a318      	add	r3, pc, #96	; (adr r3, 8010340 <__ieee754_atan2+0x160>)
 80102de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102e2:	e014      	b.n	801030e <__ieee754_atan2+0x12e>
 80102e4:	a118      	add	r1, pc, #96	; (adr r1, 8010348 <__ieee754_atan2+0x168>)
 80102e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80102ea:	e7ec      	b.n	80102c6 <__ieee754_atan2+0xe6>
 80102ec:	2000      	movs	r0, #0
 80102ee:	2100      	movs	r1, #0
 80102f0:	e7e9      	b.n	80102c6 <__ieee754_atan2+0xe6>
 80102f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80102f6:	4619      	mov	r1, r3
 80102f8:	e793      	b.n	8010222 <__ieee754_atan2+0x42>
 80102fa:	a30f      	add	r3, pc, #60	; (adr r3, 8010338 <__ieee754_atan2+0x158>)
 80102fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010300:	f7ef ffe2 	bl	80002c8 <__aeabi_dsub>
 8010304:	4602      	mov	r2, r0
 8010306:	460b      	mov	r3, r1
 8010308:	a10d      	add	r1, pc, #52	; (adr r1, 8010340 <__ieee754_atan2+0x160>)
 801030a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801030e:	f7ef ffdb 	bl	80002c8 <__aeabi_dsub>
 8010312:	e786      	b.n	8010222 <__ieee754_atan2+0x42>
 8010314:	a10a      	add	r1, pc, #40	; (adr r1, 8010340 <__ieee754_atan2+0x160>)
 8010316:	e9d1 0100 	ldrd	r0, r1, [r1]
 801031a:	e782      	b.n	8010222 <__ieee754_atan2+0x42>
 801031c:	a10c      	add	r1, pc, #48	; (adr r1, 8010350 <__ieee754_atan2+0x170>)
 801031e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010322:	e77e      	b.n	8010222 <__ieee754_atan2+0x42>
 8010324:	2000      	movs	r0, #0
 8010326:	2100      	movs	r1, #0
 8010328:	e77b      	b.n	8010222 <__ieee754_atan2+0x42>
 801032a:	a107      	add	r1, pc, #28	; (adr r1, 8010348 <__ieee754_atan2+0x168>)
 801032c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010330:	e777      	b.n	8010222 <__ieee754_atan2+0x42>
 8010332:	bf00      	nop
 8010334:	f3af 8000 	nop.w
 8010338:	33145c07 	.word	0x33145c07
 801033c:	3ca1a626 	.word	0x3ca1a626
 8010340:	54442d18 	.word	0x54442d18
 8010344:	400921fb 	.word	0x400921fb
 8010348:	54442d18 	.word	0x54442d18
 801034c:	3ff921fb 	.word	0x3ff921fb
 8010350:	54442d18 	.word	0x54442d18
 8010354:	3fe921fb 	.word	0x3fe921fb
 8010358:	08011998 	.word	0x08011998
 801035c:	080119b0 	.word	0x080119b0
 8010360:	54442d18 	.word	0x54442d18
 8010364:	c00921fb 	.word	0xc00921fb
 8010368:	54442d18 	.word	0x54442d18
 801036c:	bff921fb 	.word	0xbff921fb
 8010370:	7ff00000 	.word	0x7ff00000
 8010374:	00000000 	.word	0x00000000

08010378 <__ieee754_pow>:
 8010378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801037c:	ed2d 8b06 	vpush	{d8-d10}
 8010380:	b089      	sub	sp, #36	; 0x24
 8010382:	ed8d 1b00 	vstr	d1, [sp]
 8010386:	e9dd 2900 	ldrd	r2, r9, [sp]
 801038a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801038e:	ea58 0102 	orrs.w	r1, r8, r2
 8010392:	ec57 6b10 	vmov	r6, r7, d0
 8010396:	d115      	bne.n	80103c4 <__ieee754_pow+0x4c>
 8010398:	19b3      	adds	r3, r6, r6
 801039a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801039e:	4152      	adcs	r2, r2
 80103a0:	4299      	cmp	r1, r3
 80103a2:	4b89      	ldr	r3, [pc, #548]	; (80105c8 <__ieee754_pow+0x250>)
 80103a4:	4193      	sbcs	r3, r2
 80103a6:	f080 84d2 	bcs.w	8010d4e <__ieee754_pow+0x9d6>
 80103aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80103ae:	4630      	mov	r0, r6
 80103b0:	4639      	mov	r1, r7
 80103b2:	f7ef ff8b 	bl	80002cc <__adddf3>
 80103b6:	ec41 0b10 	vmov	d0, r0, r1
 80103ba:	b009      	add	sp, #36	; 0x24
 80103bc:	ecbd 8b06 	vpop	{d8-d10}
 80103c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103c4:	4b81      	ldr	r3, [pc, #516]	; (80105cc <__ieee754_pow+0x254>)
 80103c6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80103ca:	429c      	cmp	r4, r3
 80103cc:	ee10 aa10 	vmov	sl, s0
 80103d0:	463d      	mov	r5, r7
 80103d2:	dc06      	bgt.n	80103e2 <__ieee754_pow+0x6a>
 80103d4:	d101      	bne.n	80103da <__ieee754_pow+0x62>
 80103d6:	2e00      	cmp	r6, #0
 80103d8:	d1e7      	bne.n	80103aa <__ieee754_pow+0x32>
 80103da:	4598      	cmp	r8, r3
 80103dc:	dc01      	bgt.n	80103e2 <__ieee754_pow+0x6a>
 80103de:	d10f      	bne.n	8010400 <__ieee754_pow+0x88>
 80103e0:	b172      	cbz	r2, 8010400 <__ieee754_pow+0x88>
 80103e2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80103e6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80103ea:	ea55 050a 	orrs.w	r5, r5, sl
 80103ee:	d1dc      	bne.n	80103aa <__ieee754_pow+0x32>
 80103f0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80103f4:	18db      	adds	r3, r3, r3
 80103f6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80103fa:	4152      	adcs	r2, r2
 80103fc:	429d      	cmp	r5, r3
 80103fe:	e7d0      	b.n	80103a2 <__ieee754_pow+0x2a>
 8010400:	2d00      	cmp	r5, #0
 8010402:	da3b      	bge.n	801047c <__ieee754_pow+0x104>
 8010404:	4b72      	ldr	r3, [pc, #456]	; (80105d0 <__ieee754_pow+0x258>)
 8010406:	4598      	cmp	r8, r3
 8010408:	dc51      	bgt.n	80104ae <__ieee754_pow+0x136>
 801040a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801040e:	4598      	cmp	r8, r3
 8010410:	f340 84ac 	ble.w	8010d6c <__ieee754_pow+0x9f4>
 8010414:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010418:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801041c:	2b14      	cmp	r3, #20
 801041e:	dd0f      	ble.n	8010440 <__ieee754_pow+0xc8>
 8010420:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010424:	fa22 f103 	lsr.w	r1, r2, r3
 8010428:	fa01 f303 	lsl.w	r3, r1, r3
 801042c:	4293      	cmp	r3, r2
 801042e:	f040 849d 	bne.w	8010d6c <__ieee754_pow+0x9f4>
 8010432:	f001 0101 	and.w	r1, r1, #1
 8010436:	f1c1 0302 	rsb	r3, r1, #2
 801043a:	9304      	str	r3, [sp, #16]
 801043c:	b182      	cbz	r2, 8010460 <__ieee754_pow+0xe8>
 801043e:	e05f      	b.n	8010500 <__ieee754_pow+0x188>
 8010440:	2a00      	cmp	r2, #0
 8010442:	d15b      	bne.n	80104fc <__ieee754_pow+0x184>
 8010444:	f1c3 0314 	rsb	r3, r3, #20
 8010448:	fa48 f103 	asr.w	r1, r8, r3
 801044c:	fa01 f303 	lsl.w	r3, r1, r3
 8010450:	4543      	cmp	r3, r8
 8010452:	f040 8488 	bne.w	8010d66 <__ieee754_pow+0x9ee>
 8010456:	f001 0101 	and.w	r1, r1, #1
 801045a:	f1c1 0302 	rsb	r3, r1, #2
 801045e:	9304      	str	r3, [sp, #16]
 8010460:	4b5c      	ldr	r3, [pc, #368]	; (80105d4 <__ieee754_pow+0x25c>)
 8010462:	4598      	cmp	r8, r3
 8010464:	d132      	bne.n	80104cc <__ieee754_pow+0x154>
 8010466:	f1b9 0f00 	cmp.w	r9, #0
 801046a:	f280 8478 	bge.w	8010d5e <__ieee754_pow+0x9e6>
 801046e:	4959      	ldr	r1, [pc, #356]	; (80105d4 <__ieee754_pow+0x25c>)
 8010470:	4632      	mov	r2, r6
 8010472:	463b      	mov	r3, r7
 8010474:	2000      	movs	r0, #0
 8010476:	f7f0 fa09 	bl	800088c <__aeabi_ddiv>
 801047a:	e79c      	b.n	80103b6 <__ieee754_pow+0x3e>
 801047c:	2300      	movs	r3, #0
 801047e:	9304      	str	r3, [sp, #16]
 8010480:	2a00      	cmp	r2, #0
 8010482:	d13d      	bne.n	8010500 <__ieee754_pow+0x188>
 8010484:	4b51      	ldr	r3, [pc, #324]	; (80105cc <__ieee754_pow+0x254>)
 8010486:	4598      	cmp	r8, r3
 8010488:	d1ea      	bne.n	8010460 <__ieee754_pow+0xe8>
 801048a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801048e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010492:	ea53 030a 	orrs.w	r3, r3, sl
 8010496:	f000 845a 	beq.w	8010d4e <__ieee754_pow+0x9d6>
 801049a:	4b4f      	ldr	r3, [pc, #316]	; (80105d8 <__ieee754_pow+0x260>)
 801049c:	429c      	cmp	r4, r3
 801049e:	dd08      	ble.n	80104b2 <__ieee754_pow+0x13a>
 80104a0:	f1b9 0f00 	cmp.w	r9, #0
 80104a4:	f2c0 8457 	blt.w	8010d56 <__ieee754_pow+0x9de>
 80104a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80104ac:	e783      	b.n	80103b6 <__ieee754_pow+0x3e>
 80104ae:	2302      	movs	r3, #2
 80104b0:	e7e5      	b.n	801047e <__ieee754_pow+0x106>
 80104b2:	f1b9 0f00 	cmp.w	r9, #0
 80104b6:	f04f 0000 	mov.w	r0, #0
 80104ba:	f04f 0100 	mov.w	r1, #0
 80104be:	f6bf af7a 	bge.w	80103b6 <__ieee754_pow+0x3e>
 80104c2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80104c6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80104ca:	e774      	b.n	80103b6 <__ieee754_pow+0x3e>
 80104cc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80104d0:	d106      	bne.n	80104e0 <__ieee754_pow+0x168>
 80104d2:	4632      	mov	r2, r6
 80104d4:	463b      	mov	r3, r7
 80104d6:	4630      	mov	r0, r6
 80104d8:	4639      	mov	r1, r7
 80104da:	f7f0 f8ad 	bl	8000638 <__aeabi_dmul>
 80104de:	e76a      	b.n	80103b6 <__ieee754_pow+0x3e>
 80104e0:	4b3e      	ldr	r3, [pc, #248]	; (80105dc <__ieee754_pow+0x264>)
 80104e2:	4599      	cmp	r9, r3
 80104e4:	d10c      	bne.n	8010500 <__ieee754_pow+0x188>
 80104e6:	2d00      	cmp	r5, #0
 80104e8:	db0a      	blt.n	8010500 <__ieee754_pow+0x188>
 80104ea:	ec47 6b10 	vmov	d0, r6, r7
 80104ee:	b009      	add	sp, #36	; 0x24
 80104f0:	ecbd 8b06 	vpop	{d8-d10}
 80104f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104f8:	f000 bc6c 	b.w	8010dd4 <__ieee754_sqrt>
 80104fc:	2300      	movs	r3, #0
 80104fe:	9304      	str	r3, [sp, #16]
 8010500:	ec47 6b10 	vmov	d0, r6, r7
 8010504:	f000 feec 	bl	80112e0 <fabs>
 8010508:	ec51 0b10 	vmov	r0, r1, d0
 801050c:	f1ba 0f00 	cmp.w	sl, #0
 8010510:	d129      	bne.n	8010566 <__ieee754_pow+0x1ee>
 8010512:	b124      	cbz	r4, 801051e <__ieee754_pow+0x1a6>
 8010514:	4b2f      	ldr	r3, [pc, #188]	; (80105d4 <__ieee754_pow+0x25c>)
 8010516:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801051a:	429a      	cmp	r2, r3
 801051c:	d123      	bne.n	8010566 <__ieee754_pow+0x1ee>
 801051e:	f1b9 0f00 	cmp.w	r9, #0
 8010522:	da05      	bge.n	8010530 <__ieee754_pow+0x1b8>
 8010524:	4602      	mov	r2, r0
 8010526:	460b      	mov	r3, r1
 8010528:	2000      	movs	r0, #0
 801052a:	492a      	ldr	r1, [pc, #168]	; (80105d4 <__ieee754_pow+0x25c>)
 801052c:	f7f0 f9ae 	bl	800088c <__aeabi_ddiv>
 8010530:	2d00      	cmp	r5, #0
 8010532:	f6bf af40 	bge.w	80103b6 <__ieee754_pow+0x3e>
 8010536:	9b04      	ldr	r3, [sp, #16]
 8010538:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801053c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010540:	4323      	orrs	r3, r4
 8010542:	d108      	bne.n	8010556 <__ieee754_pow+0x1de>
 8010544:	4602      	mov	r2, r0
 8010546:	460b      	mov	r3, r1
 8010548:	4610      	mov	r0, r2
 801054a:	4619      	mov	r1, r3
 801054c:	f7ef febc 	bl	80002c8 <__aeabi_dsub>
 8010550:	4602      	mov	r2, r0
 8010552:	460b      	mov	r3, r1
 8010554:	e78f      	b.n	8010476 <__ieee754_pow+0xfe>
 8010556:	9b04      	ldr	r3, [sp, #16]
 8010558:	2b01      	cmp	r3, #1
 801055a:	f47f af2c 	bne.w	80103b6 <__ieee754_pow+0x3e>
 801055e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010562:	4619      	mov	r1, r3
 8010564:	e727      	b.n	80103b6 <__ieee754_pow+0x3e>
 8010566:	0feb      	lsrs	r3, r5, #31
 8010568:	3b01      	subs	r3, #1
 801056a:	9306      	str	r3, [sp, #24]
 801056c:	9a06      	ldr	r2, [sp, #24]
 801056e:	9b04      	ldr	r3, [sp, #16]
 8010570:	4313      	orrs	r3, r2
 8010572:	d102      	bne.n	801057a <__ieee754_pow+0x202>
 8010574:	4632      	mov	r2, r6
 8010576:	463b      	mov	r3, r7
 8010578:	e7e6      	b.n	8010548 <__ieee754_pow+0x1d0>
 801057a:	4b19      	ldr	r3, [pc, #100]	; (80105e0 <__ieee754_pow+0x268>)
 801057c:	4598      	cmp	r8, r3
 801057e:	f340 80fb 	ble.w	8010778 <__ieee754_pow+0x400>
 8010582:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010586:	4598      	cmp	r8, r3
 8010588:	4b13      	ldr	r3, [pc, #76]	; (80105d8 <__ieee754_pow+0x260>)
 801058a:	dd0c      	ble.n	80105a6 <__ieee754_pow+0x22e>
 801058c:	429c      	cmp	r4, r3
 801058e:	dc0f      	bgt.n	80105b0 <__ieee754_pow+0x238>
 8010590:	f1b9 0f00 	cmp.w	r9, #0
 8010594:	da0f      	bge.n	80105b6 <__ieee754_pow+0x23e>
 8010596:	2000      	movs	r0, #0
 8010598:	b009      	add	sp, #36	; 0x24
 801059a:	ecbd 8b06 	vpop	{d8-d10}
 801059e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105a2:	f000 bcf3 	b.w	8010f8c <__math_oflow>
 80105a6:	429c      	cmp	r4, r3
 80105a8:	dbf2      	blt.n	8010590 <__ieee754_pow+0x218>
 80105aa:	4b0a      	ldr	r3, [pc, #40]	; (80105d4 <__ieee754_pow+0x25c>)
 80105ac:	429c      	cmp	r4, r3
 80105ae:	dd19      	ble.n	80105e4 <__ieee754_pow+0x26c>
 80105b0:	f1b9 0f00 	cmp.w	r9, #0
 80105b4:	dcef      	bgt.n	8010596 <__ieee754_pow+0x21e>
 80105b6:	2000      	movs	r0, #0
 80105b8:	b009      	add	sp, #36	; 0x24
 80105ba:	ecbd 8b06 	vpop	{d8-d10}
 80105be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105c2:	f000 bcda 	b.w	8010f7a <__math_uflow>
 80105c6:	bf00      	nop
 80105c8:	fff00000 	.word	0xfff00000
 80105cc:	7ff00000 	.word	0x7ff00000
 80105d0:	433fffff 	.word	0x433fffff
 80105d4:	3ff00000 	.word	0x3ff00000
 80105d8:	3fefffff 	.word	0x3fefffff
 80105dc:	3fe00000 	.word	0x3fe00000
 80105e0:	41e00000 	.word	0x41e00000
 80105e4:	4b60      	ldr	r3, [pc, #384]	; (8010768 <__ieee754_pow+0x3f0>)
 80105e6:	2200      	movs	r2, #0
 80105e8:	f7ef fe6e 	bl	80002c8 <__aeabi_dsub>
 80105ec:	a354      	add	r3, pc, #336	; (adr r3, 8010740 <__ieee754_pow+0x3c8>)
 80105ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f2:	4604      	mov	r4, r0
 80105f4:	460d      	mov	r5, r1
 80105f6:	f7f0 f81f 	bl	8000638 <__aeabi_dmul>
 80105fa:	a353      	add	r3, pc, #332	; (adr r3, 8010748 <__ieee754_pow+0x3d0>)
 80105fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010600:	4606      	mov	r6, r0
 8010602:	460f      	mov	r7, r1
 8010604:	4620      	mov	r0, r4
 8010606:	4629      	mov	r1, r5
 8010608:	f7f0 f816 	bl	8000638 <__aeabi_dmul>
 801060c:	4b57      	ldr	r3, [pc, #348]	; (801076c <__ieee754_pow+0x3f4>)
 801060e:	4682      	mov	sl, r0
 8010610:	468b      	mov	fp, r1
 8010612:	2200      	movs	r2, #0
 8010614:	4620      	mov	r0, r4
 8010616:	4629      	mov	r1, r5
 8010618:	f7f0 f80e 	bl	8000638 <__aeabi_dmul>
 801061c:	4602      	mov	r2, r0
 801061e:	460b      	mov	r3, r1
 8010620:	a14b      	add	r1, pc, #300	; (adr r1, 8010750 <__ieee754_pow+0x3d8>)
 8010622:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010626:	f7ef fe4f 	bl	80002c8 <__aeabi_dsub>
 801062a:	4622      	mov	r2, r4
 801062c:	462b      	mov	r3, r5
 801062e:	f7f0 f803 	bl	8000638 <__aeabi_dmul>
 8010632:	4602      	mov	r2, r0
 8010634:	460b      	mov	r3, r1
 8010636:	2000      	movs	r0, #0
 8010638:	494d      	ldr	r1, [pc, #308]	; (8010770 <__ieee754_pow+0x3f8>)
 801063a:	f7ef fe45 	bl	80002c8 <__aeabi_dsub>
 801063e:	4622      	mov	r2, r4
 8010640:	4680      	mov	r8, r0
 8010642:	4689      	mov	r9, r1
 8010644:	462b      	mov	r3, r5
 8010646:	4620      	mov	r0, r4
 8010648:	4629      	mov	r1, r5
 801064a:	f7ef fff5 	bl	8000638 <__aeabi_dmul>
 801064e:	4602      	mov	r2, r0
 8010650:	460b      	mov	r3, r1
 8010652:	4640      	mov	r0, r8
 8010654:	4649      	mov	r1, r9
 8010656:	f7ef ffef 	bl	8000638 <__aeabi_dmul>
 801065a:	a33f      	add	r3, pc, #252	; (adr r3, 8010758 <__ieee754_pow+0x3e0>)
 801065c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010660:	f7ef ffea 	bl	8000638 <__aeabi_dmul>
 8010664:	4602      	mov	r2, r0
 8010666:	460b      	mov	r3, r1
 8010668:	4650      	mov	r0, sl
 801066a:	4659      	mov	r1, fp
 801066c:	f7ef fe2c 	bl	80002c8 <__aeabi_dsub>
 8010670:	4602      	mov	r2, r0
 8010672:	460b      	mov	r3, r1
 8010674:	4680      	mov	r8, r0
 8010676:	4689      	mov	r9, r1
 8010678:	4630      	mov	r0, r6
 801067a:	4639      	mov	r1, r7
 801067c:	f7ef fe26 	bl	80002cc <__adddf3>
 8010680:	2000      	movs	r0, #0
 8010682:	4632      	mov	r2, r6
 8010684:	463b      	mov	r3, r7
 8010686:	4604      	mov	r4, r0
 8010688:	460d      	mov	r5, r1
 801068a:	f7ef fe1d 	bl	80002c8 <__aeabi_dsub>
 801068e:	4602      	mov	r2, r0
 8010690:	460b      	mov	r3, r1
 8010692:	4640      	mov	r0, r8
 8010694:	4649      	mov	r1, r9
 8010696:	f7ef fe17 	bl	80002c8 <__aeabi_dsub>
 801069a:	9b04      	ldr	r3, [sp, #16]
 801069c:	9a06      	ldr	r2, [sp, #24]
 801069e:	3b01      	subs	r3, #1
 80106a0:	4313      	orrs	r3, r2
 80106a2:	4682      	mov	sl, r0
 80106a4:	468b      	mov	fp, r1
 80106a6:	f040 81e7 	bne.w	8010a78 <__ieee754_pow+0x700>
 80106aa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8010760 <__ieee754_pow+0x3e8>
 80106ae:	eeb0 8a47 	vmov.f32	s16, s14
 80106b2:	eef0 8a67 	vmov.f32	s17, s15
 80106b6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80106ba:	2600      	movs	r6, #0
 80106bc:	4632      	mov	r2, r6
 80106be:	463b      	mov	r3, r7
 80106c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80106c4:	f7ef fe00 	bl	80002c8 <__aeabi_dsub>
 80106c8:	4622      	mov	r2, r4
 80106ca:	462b      	mov	r3, r5
 80106cc:	f7ef ffb4 	bl	8000638 <__aeabi_dmul>
 80106d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80106d4:	4680      	mov	r8, r0
 80106d6:	4689      	mov	r9, r1
 80106d8:	4650      	mov	r0, sl
 80106da:	4659      	mov	r1, fp
 80106dc:	f7ef ffac 	bl	8000638 <__aeabi_dmul>
 80106e0:	4602      	mov	r2, r0
 80106e2:	460b      	mov	r3, r1
 80106e4:	4640      	mov	r0, r8
 80106e6:	4649      	mov	r1, r9
 80106e8:	f7ef fdf0 	bl	80002cc <__adddf3>
 80106ec:	4632      	mov	r2, r6
 80106ee:	463b      	mov	r3, r7
 80106f0:	4680      	mov	r8, r0
 80106f2:	4689      	mov	r9, r1
 80106f4:	4620      	mov	r0, r4
 80106f6:	4629      	mov	r1, r5
 80106f8:	f7ef ff9e 	bl	8000638 <__aeabi_dmul>
 80106fc:	460b      	mov	r3, r1
 80106fe:	4604      	mov	r4, r0
 8010700:	460d      	mov	r5, r1
 8010702:	4602      	mov	r2, r0
 8010704:	4649      	mov	r1, r9
 8010706:	4640      	mov	r0, r8
 8010708:	f7ef fde0 	bl	80002cc <__adddf3>
 801070c:	4b19      	ldr	r3, [pc, #100]	; (8010774 <__ieee754_pow+0x3fc>)
 801070e:	4299      	cmp	r1, r3
 8010710:	ec45 4b19 	vmov	d9, r4, r5
 8010714:	4606      	mov	r6, r0
 8010716:	460f      	mov	r7, r1
 8010718:	468b      	mov	fp, r1
 801071a:	f340 82f1 	ble.w	8010d00 <__ieee754_pow+0x988>
 801071e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010722:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010726:	4303      	orrs	r3, r0
 8010728:	f000 81e4 	beq.w	8010af4 <__ieee754_pow+0x77c>
 801072c:	ec51 0b18 	vmov	r0, r1, d8
 8010730:	2200      	movs	r2, #0
 8010732:	2300      	movs	r3, #0
 8010734:	f7f0 f9f2 	bl	8000b1c <__aeabi_dcmplt>
 8010738:	3800      	subs	r0, #0
 801073a:	bf18      	it	ne
 801073c:	2001      	movne	r0, #1
 801073e:	e72b      	b.n	8010598 <__ieee754_pow+0x220>
 8010740:	60000000 	.word	0x60000000
 8010744:	3ff71547 	.word	0x3ff71547
 8010748:	f85ddf44 	.word	0xf85ddf44
 801074c:	3e54ae0b 	.word	0x3e54ae0b
 8010750:	55555555 	.word	0x55555555
 8010754:	3fd55555 	.word	0x3fd55555
 8010758:	652b82fe 	.word	0x652b82fe
 801075c:	3ff71547 	.word	0x3ff71547
 8010760:	00000000 	.word	0x00000000
 8010764:	bff00000 	.word	0xbff00000
 8010768:	3ff00000 	.word	0x3ff00000
 801076c:	3fd00000 	.word	0x3fd00000
 8010770:	3fe00000 	.word	0x3fe00000
 8010774:	408fffff 	.word	0x408fffff
 8010778:	4bd5      	ldr	r3, [pc, #852]	; (8010ad0 <__ieee754_pow+0x758>)
 801077a:	402b      	ands	r3, r5
 801077c:	2200      	movs	r2, #0
 801077e:	b92b      	cbnz	r3, 801078c <__ieee754_pow+0x414>
 8010780:	4bd4      	ldr	r3, [pc, #848]	; (8010ad4 <__ieee754_pow+0x75c>)
 8010782:	f7ef ff59 	bl	8000638 <__aeabi_dmul>
 8010786:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801078a:	460c      	mov	r4, r1
 801078c:	1523      	asrs	r3, r4, #20
 801078e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010792:	4413      	add	r3, r2
 8010794:	9305      	str	r3, [sp, #20]
 8010796:	4bd0      	ldr	r3, [pc, #832]	; (8010ad8 <__ieee754_pow+0x760>)
 8010798:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801079c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80107a0:	429c      	cmp	r4, r3
 80107a2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80107a6:	dd08      	ble.n	80107ba <__ieee754_pow+0x442>
 80107a8:	4bcc      	ldr	r3, [pc, #816]	; (8010adc <__ieee754_pow+0x764>)
 80107aa:	429c      	cmp	r4, r3
 80107ac:	f340 8162 	ble.w	8010a74 <__ieee754_pow+0x6fc>
 80107b0:	9b05      	ldr	r3, [sp, #20]
 80107b2:	3301      	adds	r3, #1
 80107b4:	9305      	str	r3, [sp, #20]
 80107b6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80107ba:	2400      	movs	r4, #0
 80107bc:	00e3      	lsls	r3, r4, #3
 80107be:	9307      	str	r3, [sp, #28]
 80107c0:	4bc7      	ldr	r3, [pc, #796]	; (8010ae0 <__ieee754_pow+0x768>)
 80107c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80107c6:	ed93 7b00 	vldr	d7, [r3]
 80107ca:	4629      	mov	r1, r5
 80107cc:	ec53 2b17 	vmov	r2, r3, d7
 80107d0:	eeb0 9a47 	vmov.f32	s18, s14
 80107d4:	eef0 9a67 	vmov.f32	s19, s15
 80107d8:	4682      	mov	sl, r0
 80107da:	f7ef fd75 	bl	80002c8 <__aeabi_dsub>
 80107de:	4652      	mov	r2, sl
 80107e0:	4606      	mov	r6, r0
 80107e2:	460f      	mov	r7, r1
 80107e4:	462b      	mov	r3, r5
 80107e6:	ec51 0b19 	vmov	r0, r1, d9
 80107ea:	f7ef fd6f 	bl	80002cc <__adddf3>
 80107ee:	4602      	mov	r2, r0
 80107f0:	460b      	mov	r3, r1
 80107f2:	2000      	movs	r0, #0
 80107f4:	49bb      	ldr	r1, [pc, #748]	; (8010ae4 <__ieee754_pow+0x76c>)
 80107f6:	f7f0 f849 	bl	800088c <__aeabi_ddiv>
 80107fa:	ec41 0b1a 	vmov	d10, r0, r1
 80107fe:	4602      	mov	r2, r0
 8010800:	460b      	mov	r3, r1
 8010802:	4630      	mov	r0, r6
 8010804:	4639      	mov	r1, r7
 8010806:	f7ef ff17 	bl	8000638 <__aeabi_dmul>
 801080a:	2300      	movs	r3, #0
 801080c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010810:	9302      	str	r3, [sp, #8]
 8010812:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010816:	46ab      	mov	fp, r5
 8010818:	106d      	asrs	r5, r5, #1
 801081a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801081e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010822:	ec41 0b18 	vmov	d8, r0, r1
 8010826:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801082a:	2200      	movs	r2, #0
 801082c:	4640      	mov	r0, r8
 801082e:	4649      	mov	r1, r9
 8010830:	4614      	mov	r4, r2
 8010832:	461d      	mov	r5, r3
 8010834:	f7ef ff00 	bl	8000638 <__aeabi_dmul>
 8010838:	4602      	mov	r2, r0
 801083a:	460b      	mov	r3, r1
 801083c:	4630      	mov	r0, r6
 801083e:	4639      	mov	r1, r7
 8010840:	f7ef fd42 	bl	80002c8 <__aeabi_dsub>
 8010844:	ec53 2b19 	vmov	r2, r3, d9
 8010848:	4606      	mov	r6, r0
 801084a:	460f      	mov	r7, r1
 801084c:	4620      	mov	r0, r4
 801084e:	4629      	mov	r1, r5
 8010850:	f7ef fd3a 	bl	80002c8 <__aeabi_dsub>
 8010854:	4602      	mov	r2, r0
 8010856:	460b      	mov	r3, r1
 8010858:	4650      	mov	r0, sl
 801085a:	4659      	mov	r1, fp
 801085c:	f7ef fd34 	bl	80002c8 <__aeabi_dsub>
 8010860:	4642      	mov	r2, r8
 8010862:	464b      	mov	r3, r9
 8010864:	f7ef fee8 	bl	8000638 <__aeabi_dmul>
 8010868:	4602      	mov	r2, r0
 801086a:	460b      	mov	r3, r1
 801086c:	4630      	mov	r0, r6
 801086e:	4639      	mov	r1, r7
 8010870:	f7ef fd2a 	bl	80002c8 <__aeabi_dsub>
 8010874:	ec53 2b1a 	vmov	r2, r3, d10
 8010878:	f7ef fede 	bl	8000638 <__aeabi_dmul>
 801087c:	ec53 2b18 	vmov	r2, r3, d8
 8010880:	ec41 0b19 	vmov	d9, r0, r1
 8010884:	ec51 0b18 	vmov	r0, r1, d8
 8010888:	f7ef fed6 	bl	8000638 <__aeabi_dmul>
 801088c:	a37c      	add	r3, pc, #496	; (adr r3, 8010a80 <__ieee754_pow+0x708>)
 801088e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010892:	4604      	mov	r4, r0
 8010894:	460d      	mov	r5, r1
 8010896:	f7ef fecf 	bl	8000638 <__aeabi_dmul>
 801089a:	a37b      	add	r3, pc, #492	; (adr r3, 8010a88 <__ieee754_pow+0x710>)
 801089c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108a0:	f7ef fd14 	bl	80002cc <__adddf3>
 80108a4:	4622      	mov	r2, r4
 80108a6:	462b      	mov	r3, r5
 80108a8:	f7ef fec6 	bl	8000638 <__aeabi_dmul>
 80108ac:	a378      	add	r3, pc, #480	; (adr r3, 8010a90 <__ieee754_pow+0x718>)
 80108ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108b2:	f7ef fd0b 	bl	80002cc <__adddf3>
 80108b6:	4622      	mov	r2, r4
 80108b8:	462b      	mov	r3, r5
 80108ba:	f7ef febd 	bl	8000638 <__aeabi_dmul>
 80108be:	a376      	add	r3, pc, #472	; (adr r3, 8010a98 <__ieee754_pow+0x720>)
 80108c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108c4:	f7ef fd02 	bl	80002cc <__adddf3>
 80108c8:	4622      	mov	r2, r4
 80108ca:	462b      	mov	r3, r5
 80108cc:	f7ef feb4 	bl	8000638 <__aeabi_dmul>
 80108d0:	a373      	add	r3, pc, #460	; (adr r3, 8010aa0 <__ieee754_pow+0x728>)
 80108d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d6:	f7ef fcf9 	bl	80002cc <__adddf3>
 80108da:	4622      	mov	r2, r4
 80108dc:	462b      	mov	r3, r5
 80108de:	f7ef feab 	bl	8000638 <__aeabi_dmul>
 80108e2:	a371      	add	r3, pc, #452	; (adr r3, 8010aa8 <__ieee754_pow+0x730>)
 80108e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108e8:	f7ef fcf0 	bl	80002cc <__adddf3>
 80108ec:	4622      	mov	r2, r4
 80108ee:	4606      	mov	r6, r0
 80108f0:	460f      	mov	r7, r1
 80108f2:	462b      	mov	r3, r5
 80108f4:	4620      	mov	r0, r4
 80108f6:	4629      	mov	r1, r5
 80108f8:	f7ef fe9e 	bl	8000638 <__aeabi_dmul>
 80108fc:	4602      	mov	r2, r0
 80108fe:	460b      	mov	r3, r1
 8010900:	4630      	mov	r0, r6
 8010902:	4639      	mov	r1, r7
 8010904:	f7ef fe98 	bl	8000638 <__aeabi_dmul>
 8010908:	4642      	mov	r2, r8
 801090a:	4604      	mov	r4, r0
 801090c:	460d      	mov	r5, r1
 801090e:	464b      	mov	r3, r9
 8010910:	ec51 0b18 	vmov	r0, r1, d8
 8010914:	f7ef fcda 	bl	80002cc <__adddf3>
 8010918:	ec53 2b19 	vmov	r2, r3, d9
 801091c:	f7ef fe8c 	bl	8000638 <__aeabi_dmul>
 8010920:	4622      	mov	r2, r4
 8010922:	462b      	mov	r3, r5
 8010924:	f7ef fcd2 	bl	80002cc <__adddf3>
 8010928:	4642      	mov	r2, r8
 801092a:	4682      	mov	sl, r0
 801092c:	468b      	mov	fp, r1
 801092e:	464b      	mov	r3, r9
 8010930:	4640      	mov	r0, r8
 8010932:	4649      	mov	r1, r9
 8010934:	f7ef fe80 	bl	8000638 <__aeabi_dmul>
 8010938:	4b6b      	ldr	r3, [pc, #428]	; (8010ae8 <__ieee754_pow+0x770>)
 801093a:	2200      	movs	r2, #0
 801093c:	4606      	mov	r6, r0
 801093e:	460f      	mov	r7, r1
 8010940:	f7ef fcc4 	bl	80002cc <__adddf3>
 8010944:	4652      	mov	r2, sl
 8010946:	465b      	mov	r3, fp
 8010948:	f7ef fcc0 	bl	80002cc <__adddf3>
 801094c:	2000      	movs	r0, #0
 801094e:	4604      	mov	r4, r0
 8010950:	460d      	mov	r5, r1
 8010952:	4602      	mov	r2, r0
 8010954:	460b      	mov	r3, r1
 8010956:	4640      	mov	r0, r8
 8010958:	4649      	mov	r1, r9
 801095a:	f7ef fe6d 	bl	8000638 <__aeabi_dmul>
 801095e:	4b62      	ldr	r3, [pc, #392]	; (8010ae8 <__ieee754_pow+0x770>)
 8010960:	4680      	mov	r8, r0
 8010962:	4689      	mov	r9, r1
 8010964:	2200      	movs	r2, #0
 8010966:	4620      	mov	r0, r4
 8010968:	4629      	mov	r1, r5
 801096a:	f7ef fcad 	bl	80002c8 <__aeabi_dsub>
 801096e:	4632      	mov	r2, r6
 8010970:	463b      	mov	r3, r7
 8010972:	f7ef fca9 	bl	80002c8 <__aeabi_dsub>
 8010976:	4602      	mov	r2, r0
 8010978:	460b      	mov	r3, r1
 801097a:	4650      	mov	r0, sl
 801097c:	4659      	mov	r1, fp
 801097e:	f7ef fca3 	bl	80002c8 <__aeabi_dsub>
 8010982:	ec53 2b18 	vmov	r2, r3, d8
 8010986:	f7ef fe57 	bl	8000638 <__aeabi_dmul>
 801098a:	4622      	mov	r2, r4
 801098c:	4606      	mov	r6, r0
 801098e:	460f      	mov	r7, r1
 8010990:	462b      	mov	r3, r5
 8010992:	ec51 0b19 	vmov	r0, r1, d9
 8010996:	f7ef fe4f 	bl	8000638 <__aeabi_dmul>
 801099a:	4602      	mov	r2, r0
 801099c:	460b      	mov	r3, r1
 801099e:	4630      	mov	r0, r6
 80109a0:	4639      	mov	r1, r7
 80109a2:	f7ef fc93 	bl	80002cc <__adddf3>
 80109a6:	4606      	mov	r6, r0
 80109a8:	460f      	mov	r7, r1
 80109aa:	4602      	mov	r2, r0
 80109ac:	460b      	mov	r3, r1
 80109ae:	4640      	mov	r0, r8
 80109b0:	4649      	mov	r1, r9
 80109b2:	f7ef fc8b 	bl	80002cc <__adddf3>
 80109b6:	a33e      	add	r3, pc, #248	; (adr r3, 8010ab0 <__ieee754_pow+0x738>)
 80109b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109bc:	2000      	movs	r0, #0
 80109be:	4604      	mov	r4, r0
 80109c0:	460d      	mov	r5, r1
 80109c2:	f7ef fe39 	bl	8000638 <__aeabi_dmul>
 80109c6:	4642      	mov	r2, r8
 80109c8:	ec41 0b18 	vmov	d8, r0, r1
 80109cc:	464b      	mov	r3, r9
 80109ce:	4620      	mov	r0, r4
 80109d0:	4629      	mov	r1, r5
 80109d2:	f7ef fc79 	bl	80002c8 <__aeabi_dsub>
 80109d6:	4602      	mov	r2, r0
 80109d8:	460b      	mov	r3, r1
 80109da:	4630      	mov	r0, r6
 80109dc:	4639      	mov	r1, r7
 80109de:	f7ef fc73 	bl	80002c8 <__aeabi_dsub>
 80109e2:	a335      	add	r3, pc, #212	; (adr r3, 8010ab8 <__ieee754_pow+0x740>)
 80109e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e8:	f7ef fe26 	bl	8000638 <__aeabi_dmul>
 80109ec:	a334      	add	r3, pc, #208	; (adr r3, 8010ac0 <__ieee754_pow+0x748>)
 80109ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f2:	4606      	mov	r6, r0
 80109f4:	460f      	mov	r7, r1
 80109f6:	4620      	mov	r0, r4
 80109f8:	4629      	mov	r1, r5
 80109fa:	f7ef fe1d 	bl	8000638 <__aeabi_dmul>
 80109fe:	4602      	mov	r2, r0
 8010a00:	460b      	mov	r3, r1
 8010a02:	4630      	mov	r0, r6
 8010a04:	4639      	mov	r1, r7
 8010a06:	f7ef fc61 	bl	80002cc <__adddf3>
 8010a0a:	9a07      	ldr	r2, [sp, #28]
 8010a0c:	4b37      	ldr	r3, [pc, #220]	; (8010aec <__ieee754_pow+0x774>)
 8010a0e:	4413      	add	r3, r2
 8010a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a14:	f7ef fc5a 	bl	80002cc <__adddf3>
 8010a18:	4682      	mov	sl, r0
 8010a1a:	9805      	ldr	r0, [sp, #20]
 8010a1c:	468b      	mov	fp, r1
 8010a1e:	f7ef fda1 	bl	8000564 <__aeabi_i2d>
 8010a22:	9a07      	ldr	r2, [sp, #28]
 8010a24:	4b32      	ldr	r3, [pc, #200]	; (8010af0 <__ieee754_pow+0x778>)
 8010a26:	4413      	add	r3, r2
 8010a28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010a2c:	4606      	mov	r6, r0
 8010a2e:	460f      	mov	r7, r1
 8010a30:	4652      	mov	r2, sl
 8010a32:	465b      	mov	r3, fp
 8010a34:	ec51 0b18 	vmov	r0, r1, d8
 8010a38:	f7ef fc48 	bl	80002cc <__adddf3>
 8010a3c:	4642      	mov	r2, r8
 8010a3e:	464b      	mov	r3, r9
 8010a40:	f7ef fc44 	bl	80002cc <__adddf3>
 8010a44:	4632      	mov	r2, r6
 8010a46:	463b      	mov	r3, r7
 8010a48:	f7ef fc40 	bl	80002cc <__adddf3>
 8010a4c:	2000      	movs	r0, #0
 8010a4e:	4632      	mov	r2, r6
 8010a50:	463b      	mov	r3, r7
 8010a52:	4604      	mov	r4, r0
 8010a54:	460d      	mov	r5, r1
 8010a56:	f7ef fc37 	bl	80002c8 <__aeabi_dsub>
 8010a5a:	4642      	mov	r2, r8
 8010a5c:	464b      	mov	r3, r9
 8010a5e:	f7ef fc33 	bl	80002c8 <__aeabi_dsub>
 8010a62:	ec53 2b18 	vmov	r2, r3, d8
 8010a66:	f7ef fc2f 	bl	80002c8 <__aeabi_dsub>
 8010a6a:	4602      	mov	r2, r0
 8010a6c:	460b      	mov	r3, r1
 8010a6e:	4650      	mov	r0, sl
 8010a70:	4659      	mov	r1, fp
 8010a72:	e610      	b.n	8010696 <__ieee754_pow+0x31e>
 8010a74:	2401      	movs	r4, #1
 8010a76:	e6a1      	b.n	80107bc <__ieee754_pow+0x444>
 8010a78:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8010ac8 <__ieee754_pow+0x750>
 8010a7c:	e617      	b.n	80106ae <__ieee754_pow+0x336>
 8010a7e:	bf00      	nop
 8010a80:	4a454eef 	.word	0x4a454eef
 8010a84:	3fca7e28 	.word	0x3fca7e28
 8010a88:	93c9db65 	.word	0x93c9db65
 8010a8c:	3fcd864a 	.word	0x3fcd864a
 8010a90:	a91d4101 	.word	0xa91d4101
 8010a94:	3fd17460 	.word	0x3fd17460
 8010a98:	518f264d 	.word	0x518f264d
 8010a9c:	3fd55555 	.word	0x3fd55555
 8010aa0:	db6fabff 	.word	0xdb6fabff
 8010aa4:	3fdb6db6 	.word	0x3fdb6db6
 8010aa8:	33333303 	.word	0x33333303
 8010aac:	3fe33333 	.word	0x3fe33333
 8010ab0:	e0000000 	.word	0xe0000000
 8010ab4:	3feec709 	.word	0x3feec709
 8010ab8:	dc3a03fd 	.word	0xdc3a03fd
 8010abc:	3feec709 	.word	0x3feec709
 8010ac0:	145b01f5 	.word	0x145b01f5
 8010ac4:	be3e2fe0 	.word	0xbe3e2fe0
 8010ac8:	00000000 	.word	0x00000000
 8010acc:	3ff00000 	.word	0x3ff00000
 8010ad0:	7ff00000 	.word	0x7ff00000
 8010ad4:	43400000 	.word	0x43400000
 8010ad8:	0003988e 	.word	0x0003988e
 8010adc:	000bb679 	.word	0x000bb679
 8010ae0:	080119c8 	.word	0x080119c8
 8010ae4:	3ff00000 	.word	0x3ff00000
 8010ae8:	40080000 	.word	0x40080000
 8010aec:	080119e8 	.word	0x080119e8
 8010af0:	080119d8 	.word	0x080119d8
 8010af4:	a3b5      	add	r3, pc, #724	; (adr r3, 8010dcc <__ieee754_pow+0xa54>)
 8010af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010afa:	4640      	mov	r0, r8
 8010afc:	4649      	mov	r1, r9
 8010afe:	f7ef fbe5 	bl	80002cc <__adddf3>
 8010b02:	4622      	mov	r2, r4
 8010b04:	ec41 0b1a 	vmov	d10, r0, r1
 8010b08:	462b      	mov	r3, r5
 8010b0a:	4630      	mov	r0, r6
 8010b0c:	4639      	mov	r1, r7
 8010b0e:	f7ef fbdb 	bl	80002c8 <__aeabi_dsub>
 8010b12:	4602      	mov	r2, r0
 8010b14:	460b      	mov	r3, r1
 8010b16:	ec51 0b1a 	vmov	r0, r1, d10
 8010b1a:	f7f0 f81d 	bl	8000b58 <__aeabi_dcmpgt>
 8010b1e:	2800      	cmp	r0, #0
 8010b20:	f47f ae04 	bne.w	801072c <__ieee754_pow+0x3b4>
 8010b24:	4aa4      	ldr	r2, [pc, #656]	; (8010db8 <__ieee754_pow+0xa40>)
 8010b26:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010b2a:	4293      	cmp	r3, r2
 8010b2c:	f340 8108 	ble.w	8010d40 <__ieee754_pow+0x9c8>
 8010b30:	151b      	asrs	r3, r3, #20
 8010b32:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010b36:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010b3a:	fa4a f303 	asr.w	r3, sl, r3
 8010b3e:	445b      	add	r3, fp
 8010b40:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010b44:	4e9d      	ldr	r6, [pc, #628]	; (8010dbc <__ieee754_pow+0xa44>)
 8010b46:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010b4a:	4116      	asrs	r6, r2
 8010b4c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010b50:	2000      	movs	r0, #0
 8010b52:	ea23 0106 	bic.w	r1, r3, r6
 8010b56:	f1c2 0214 	rsb	r2, r2, #20
 8010b5a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010b5e:	fa4a fa02 	asr.w	sl, sl, r2
 8010b62:	f1bb 0f00 	cmp.w	fp, #0
 8010b66:	4602      	mov	r2, r0
 8010b68:	460b      	mov	r3, r1
 8010b6a:	4620      	mov	r0, r4
 8010b6c:	4629      	mov	r1, r5
 8010b6e:	bfb8      	it	lt
 8010b70:	f1ca 0a00 	rsblt	sl, sl, #0
 8010b74:	f7ef fba8 	bl	80002c8 <__aeabi_dsub>
 8010b78:	ec41 0b19 	vmov	d9, r0, r1
 8010b7c:	4642      	mov	r2, r8
 8010b7e:	464b      	mov	r3, r9
 8010b80:	ec51 0b19 	vmov	r0, r1, d9
 8010b84:	f7ef fba2 	bl	80002cc <__adddf3>
 8010b88:	a37b      	add	r3, pc, #492	; (adr r3, 8010d78 <__ieee754_pow+0xa00>)
 8010b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b8e:	2000      	movs	r0, #0
 8010b90:	4604      	mov	r4, r0
 8010b92:	460d      	mov	r5, r1
 8010b94:	f7ef fd50 	bl	8000638 <__aeabi_dmul>
 8010b98:	ec53 2b19 	vmov	r2, r3, d9
 8010b9c:	4606      	mov	r6, r0
 8010b9e:	460f      	mov	r7, r1
 8010ba0:	4620      	mov	r0, r4
 8010ba2:	4629      	mov	r1, r5
 8010ba4:	f7ef fb90 	bl	80002c8 <__aeabi_dsub>
 8010ba8:	4602      	mov	r2, r0
 8010baa:	460b      	mov	r3, r1
 8010bac:	4640      	mov	r0, r8
 8010bae:	4649      	mov	r1, r9
 8010bb0:	f7ef fb8a 	bl	80002c8 <__aeabi_dsub>
 8010bb4:	a372      	add	r3, pc, #456	; (adr r3, 8010d80 <__ieee754_pow+0xa08>)
 8010bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bba:	f7ef fd3d 	bl	8000638 <__aeabi_dmul>
 8010bbe:	a372      	add	r3, pc, #456	; (adr r3, 8010d88 <__ieee754_pow+0xa10>)
 8010bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bc4:	4680      	mov	r8, r0
 8010bc6:	4689      	mov	r9, r1
 8010bc8:	4620      	mov	r0, r4
 8010bca:	4629      	mov	r1, r5
 8010bcc:	f7ef fd34 	bl	8000638 <__aeabi_dmul>
 8010bd0:	4602      	mov	r2, r0
 8010bd2:	460b      	mov	r3, r1
 8010bd4:	4640      	mov	r0, r8
 8010bd6:	4649      	mov	r1, r9
 8010bd8:	f7ef fb78 	bl	80002cc <__adddf3>
 8010bdc:	4604      	mov	r4, r0
 8010bde:	460d      	mov	r5, r1
 8010be0:	4602      	mov	r2, r0
 8010be2:	460b      	mov	r3, r1
 8010be4:	4630      	mov	r0, r6
 8010be6:	4639      	mov	r1, r7
 8010be8:	f7ef fb70 	bl	80002cc <__adddf3>
 8010bec:	4632      	mov	r2, r6
 8010bee:	463b      	mov	r3, r7
 8010bf0:	4680      	mov	r8, r0
 8010bf2:	4689      	mov	r9, r1
 8010bf4:	f7ef fb68 	bl	80002c8 <__aeabi_dsub>
 8010bf8:	4602      	mov	r2, r0
 8010bfa:	460b      	mov	r3, r1
 8010bfc:	4620      	mov	r0, r4
 8010bfe:	4629      	mov	r1, r5
 8010c00:	f7ef fb62 	bl	80002c8 <__aeabi_dsub>
 8010c04:	4642      	mov	r2, r8
 8010c06:	4606      	mov	r6, r0
 8010c08:	460f      	mov	r7, r1
 8010c0a:	464b      	mov	r3, r9
 8010c0c:	4640      	mov	r0, r8
 8010c0e:	4649      	mov	r1, r9
 8010c10:	f7ef fd12 	bl	8000638 <__aeabi_dmul>
 8010c14:	a35e      	add	r3, pc, #376	; (adr r3, 8010d90 <__ieee754_pow+0xa18>)
 8010c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c1a:	4604      	mov	r4, r0
 8010c1c:	460d      	mov	r5, r1
 8010c1e:	f7ef fd0b 	bl	8000638 <__aeabi_dmul>
 8010c22:	a35d      	add	r3, pc, #372	; (adr r3, 8010d98 <__ieee754_pow+0xa20>)
 8010c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c28:	f7ef fb4e 	bl	80002c8 <__aeabi_dsub>
 8010c2c:	4622      	mov	r2, r4
 8010c2e:	462b      	mov	r3, r5
 8010c30:	f7ef fd02 	bl	8000638 <__aeabi_dmul>
 8010c34:	a35a      	add	r3, pc, #360	; (adr r3, 8010da0 <__ieee754_pow+0xa28>)
 8010c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c3a:	f7ef fb47 	bl	80002cc <__adddf3>
 8010c3e:	4622      	mov	r2, r4
 8010c40:	462b      	mov	r3, r5
 8010c42:	f7ef fcf9 	bl	8000638 <__aeabi_dmul>
 8010c46:	a358      	add	r3, pc, #352	; (adr r3, 8010da8 <__ieee754_pow+0xa30>)
 8010c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c4c:	f7ef fb3c 	bl	80002c8 <__aeabi_dsub>
 8010c50:	4622      	mov	r2, r4
 8010c52:	462b      	mov	r3, r5
 8010c54:	f7ef fcf0 	bl	8000638 <__aeabi_dmul>
 8010c58:	a355      	add	r3, pc, #340	; (adr r3, 8010db0 <__ieee754_pow+0xa38>)
 8010c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c5e:	f7ef fb35 	bl	80002cc <__adddf3>
 8010c62:	4622      	mov	r2, r4
 8010c64:	462b      	mov	r3, r5
 8010c66:	f7ef fce7 	bl	8000638 <__aeabi_dmul>
 8010c6a:	4602      	mov	r2, r0
 8010c6c:	460b      	mov	r3, r1
 8010c6e:	4640      	mov	r0, r8
 8010c70:	4649      	mov	r1, r9
 8010c72:	f7ef fb29 	bl	80002c8 <__aeabi_dsub>
 8010c76:	4604      	mov	r4, r0
 8010c78:	460d      	mov	r5, r1
 8010c7a:	4602      	mov	r2, r0
 8010c7c:	460b      	mov	r3, r1
 8010c7e:	4640      	mov	r0, r8
 8010c80:	4649      	mov	r1, r9
 8010c82:	f7ef fcd9 	bl	8000638 <__aeabi_dmul>
 8010c86:	2200      	movs	r2, #0
 8010c88:	ec41 0b19 	vmov	d9, r0, r1
 8010c8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010c90:	4620      	mov	r0, r4
 8010c92:	4629      	mov	r1, r5
 8010c94:	f7ef fb18 	bl	80002c8 <__aeabi_dsub>
 8010c98:	4602      	mov	r2, r0
 8010c9a:	460b      	mov	r3, r1
 8010c9c:	ec51 0b19 	vmov	r0, r1, d9
 8010ca0:	f7ef fdf4 	bl	800088c <__aeabi_ddiv>
 8010ca4:	4632      	mov	r2, r6
 8010ca6:	4604      	mov	r4, r0
 8010ca8:	460d      	mov	r5, r1
 8010caa:	463b      	mov	r3, r7
 8010cac:	4640      	mov	r0, r8
 8010cae:	4649      	mov	r1, r9
 8010cb0:	f7ef fcc2 	bl	8000638 <__aeabi_dmul>
 8010cb4:	4632      	mov	r2, r6
 8010cb6:	463b      	mov	r3, r7
 8010cb8:	f7ef fb08 	bl	80002cc <__adddf3>
 8010cbc:	4602      	mov	r2, r0
 8010cbe:	460b      	mov	r3, r1
 8010cc0:	4620      	mov	r0, r4
 8010cc2:	4629      	mov	r1, r5
 8010cc4:	f7ef fb00 	bl	80002c8 <__aeabi_dsub>
 8010cc8:	4642      	mov	r2, r8
 8010cca:	464b      	mov	r3, r9
 8010ccc:	f7ef fafc 	bl	80002c8 <__aeabi_dsub>
 8010cd0:	460b      	mov	r3, r1
 8010cd2:	4602      	mov	r2, r0
 8010cd4:	493a      	ldr	r1, [pc, #232]	; (8010dc0 <__ieee754_pow+0xa48>)
 8010cd6:	2000      	movs	r0, #0
 8010cd8:	f7ef faf6 	bl	80002c8 <__aeabi_dsub>
 8010cdc:	ec41 0b10 	vmov	d0, r0, r1
 8010ce0:	ee10 3a90 	vmov	r3, s1
 8010ce4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8010ce8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010cec:	da2b      	bge.n	8010d46 <__ieee754_pow+0x9ce>
 8010cee:	4650      	mov	r0, sl
 8010cf0:	f000 fb0a 	bl	8011308 <scalbn>
 8010cf4:	ec51 0b10 	vmov	r0, r1, d0
 8010cf8:	ec53 2b18 	vmov	r2, r3, d8
 8010cfc:	f7ff bbed 	b.w	80104da <__ieee754_pow+0x162>
 8010d00:	4b30      	ldr	r3, [pc, #192]	; (8010dc4 <__ieee754_pow+0xa4c>)
 8010d02:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010d06:	429e      	cmp	r6, r3
 8010d08:	f77f af0c 	ble.w	8010b24 <__ieee754_pow+0x7ac>
 8010d0c:	4b2e      	ldr	r3, [pc, #184]	; (8010dc8 <__ieee754_pow+0xa50>)
 8010d0e:	440b      	add	r3, r1
 8010d10:	4303      	orrs	r3, r0
 8010d12:	d009      	beq.n	8010d28 <__ieee754_pow+0x9b0>
 8010d14:	ec51 0b18 	vmov	r0, r1, d8
 8010d18:	2200      	movs	r2, #0
 8010d1a:	2300      	movs	r3, #0
 8010d1c:	f7ef fefe 	bl	8000b1c <__aeabi_dcmplt>
 8010d20:	3800      	subs	r0, #0
 8010d22:	bf18      	it	ne
 8010d24:	2001      	movne	r0, #1
 8010d26:	e447      	b.n	80105b8 <__ieee754_pow+0x240>
 8010d28:	4622      	mov	r2, r4
 8010d2a:	462b      	mov	r3, r5
 8010d2c:	f7ef facc 	bl	80002c8 <__aeabi_dsub>
 8010d30:	4642      	mov	r2, r8
 8010d32:	464b      	mov	r3, r9
 8010d34:	f7ef ff06 	bl	8000b44 <__aeabi_dcmpge>
 8010d38:	2800      	cmp	r0, #0
 8010d3a:	f43f aef3 	beq.w	8010b24 <__ieee754_pow+0x7ac>
 8010d3e:	e7e9      	b.n	8010d14 <__ieee754_pow+0x99c>
 8010d40:	f04f 0a00 	mov.w	sl, #0
 8010d44:	e71a      	b.n	8010b7c <__ieee754_pow+0x804>
 8010d46:	ec51 0b10 	vmov	r0, r1, d0
 8010d4a:	4619      	mov	r1, r3
 8010d4c:	e7d4      	b.n	8010cf8 <__ieee754_pow+0x980>
 8010d4e:	491c      	ldr	r1, [pc, #112]	; (8010dc0 <__ieee754_pow+0xa48>)
 8010d50:	2000      	movs	r0, #0
 8010d52:	f7ff bb30 	b.w	80103b6 <__ieee754_pow+0x3e>
 8010d56:	2000      	movs	r0, #0
 8010d58:	2100      	movs	r1, #0
 8010d5a:	f7ff bb2c 	b.w	80103b6 <__ieee754_pow+0x3e>
 8010d5e:	4630      	mov	r0, r6
 8010d60:	4639      	mov	r1, r7
 8010d62:	f7ff bb28 	b.w	80103b6 <__ieee754_pow+0x3e>
 8010d66:	9204      	str	r2, [sp, #16]
 8010d68:	f7ff bb7a 	b.w	8010460 <__ieee754_pow+0xe8>
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	f7ff bb64 	b.w	801043a <__ieee754_pow+0xc2>
 8010d72:	bf00      	nop
 8010d74:	f3af 8000 	nop.w
 8010d78:	00000000 	.word	0x00000000
 8010d7c:	3fe62e43 	.word	0x3fe62e43
 8010d80:	fefa39ef 	.word	0xfefa39ef
 8010d84:	3fe62e42 	.word	0x3fe62e42
 8010d88:	0ca86c39 	.word	0x0ca86c39
 8010d8c:	be205c61 	.word	0xbe205c61
 8010d90:	72bea4d0 	.word	0x72bea4d0
 8010d94:	3e663769 	.word	0x3e663769
 8010d98:	c5d26bf1 	.word	0xc5d26bf1
 8010d9c:	3ebbbd41 	.word	0x3ebbbd41
 8010da0:	af25de2c 	.word	0xaf25de2c
 8010da4:	3f11566a 	.word	0x3f11566a
 8010da8:	16bebd93 	.word	0x16bebd93
 8010dac:	3f66c16c 	.word	0x3f66c16c
 8010db0:	5555553e 	.word	0x5555553e
 8010db4:	3fc55555 	.word	0x3fc55555
 8010db8:	3fe00000 	.word	0x3fe00000
 8010dbc:	000fffff 	.word	0x000fffff
 8010dc0:	3ff00000 	.word	0x3ff00000
 8010dc4:	4090cbff 	.word	0x4090cbff
 8010dc8:	3f6f3400 	.word	0x3f6f3400
 8010dcc:	652b82fe 	.word	0x652b82fe
 8010dd0:	3c971547 	.word	0x3c971547

08010dd4 <__ieee754_sqrt>:
 8010dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010dd8:	ec55 4b10 	vmov	r4, r5, d0
 8010ddc:	4e55      	ldr	r6, [pc, #340]	; (8010f34 <__ieee754_sqrt+0x160>)
 8010dde:	43ae      	bics	r6, r5
 8010de0:	ee10 0a10 	vmov	r0, s0
 8010de4:	ee10 3a10 	vmov	r3, s0
 8010de8:	462a      	mov	r2, r5
 8010dea:	4629      	mov	r1, r5
 8010dec:	d110      	bne.n	8010e10 <__ieee754_sqrt+0x3c>
 8010dee:	ee10 2a10 	vmov	r2, s0
 8010df2:	462b      	mov	r3, r5
 8010df4:	f7ef fc20 	bl	8000638 <__aeabi_dmul>
 8010df8:	4602      	mov	r2, r0
 8010dfa:	460b      	mov	r3, r1
 8010dfc:	4620      	mov	r0, r4
 8010dfe:	4629      	mov	r1, r5
 8010e00:	f7ef fa64 	bl	80002cc <__adddf3>
 8010e04:	4604      	mov	r4, r0
 8010e06:	460d      	mov	r5, r1
 8010e08:	ec45 4b10 	vmov	d0, r4, r5
 8010e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e10:	2d00      	cmp	r5, #0
 8010e12:	dc10      	bgt.n	8010e36 <__ieee754_sqrt+0x62>
 8010e14:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010e18:	4330      	orrs	r0, r6
 8010e1a:	d0f5      	beq.n	8010e08 <__ieee754_sqrt+0x34>
 8010e1c:	b15d      	cbz	r5, 8010e36 <__ieee754_sqrt+0x62>
 8010e1e:	ee10 2a10 	vmov	r2, s0
 8010e22:	462b      	mov	r3, r5
 8010e24:	ee10 0a10 	vmov	r0, s0
 8010e28:	f7ef fa4e 	bl	80002c8 <__aeabi_dsub>
 8010e2c:	4602      	mov	r2, r0
 8010e2e:	460b      	mov	r3, r1
 8010e30:	f7ef fd2c 	bl	800088c <__aeabi_ddiv>
 8010e34:	e7e6      	b.n	8010e04 <__ieee754_sqrt+0x30>
 8010e36:	1512      	asrs	r2, r2, #20
 8010e38:	d074      	beq.n	8010f24 <__ieee754_sqrt+0x150>
 8010e3a:	07d4      	lsls	r4, r2, #31
 8010e3c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010e40:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8010e44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010e48:	bf5e      	ittt	pl
 8010e4a:	0fda      	lsrpl	r2, r3, #31
 8010e4c:	005b      	lslpl	r3, r3, #1
 8010e4e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8010e52:	2400      	movs	r4, #0
 8010e54:	0fda      	lsrs	r2, r3, #31
 8010e56:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010e5a:	107f      	asrs	r7, r7, #1
 8010e5c:	005b      	lsls	r3, r3, #1
 8010e5e:	2516      	movs	r5, #22
 8010e60:	4620      	mov	r0, r4
 8010e62:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8010e66:	1886      	adds	r6, r0, r2
 8010e68:	428e      	cmp	r6, r1
 8010e6a:	bfde      	ittt	le
 8010e6c:	1b89      	suble	r1, r1, r6
 8010e6e:	18b0      	addle	r0, r6, r2
 8010e70:	18a4      	addle	r4, r4, r2
 8010e72:	0049      	lsls	r1, r1, #1
 8010e74:	3d01      	subs	r5, #1
 8010e76:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8010e7a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010e7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010e82:	d1f0      	bne.n	8010e66 <__ieee754_sqrt+0x92>
 8010e84:	462a      	mov	r2, r5
 8010e86:	f04f 0e20 	mov.w	lr, #32
 8010e8a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010e8e:	4281      	cmp	r1, r0
 8010e90:	eb06 0c05 	add.w	ip, r6, r5
 8010e94:	dc02      	bgt.n	8010e9c <__ieee754_sqrt+0xc8>
 8010e96:	d113      	bne.n	8010ec0 <__ieee754_sqrt+0xec>
 8010e98:	459c      	cmp	ip, r3
 8010e9a:	d811      	bhi.n	8010ec0 <__ieee754_sqrt+0xec>
 8010e9c:	f1bc 0f00 	cmp.w	ip, #0
 8010ea0:	eb0c 0506 	add.w	r5, ip, r6
 8010ea4:	da43      	bge.n	8010f2e <__ieee754_sqrt+0x15a>
 8010ea6:	2d00      	cmp	r5, #0
 8010ea8:	db41      	blt.n	8010f2e <__ieee754_sqrt+0x15a>
 8010eaa:	f100 0801 	add.w	r8, r0, #1
 8010eae:	1a09      	subs	r1, r1, r0
 8010eb0:	459c      	cmp	ip, r3
 8010eb2:	bf88      	it	hi
 8010eb4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8010eb8:	eba3 030c 	sub.w	r3, r3, ip
 8010ebc:	4432      	add	r2, r6
 8010ebe:	4640      	mov	r0, r8
 8010ec0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8010ec4:	f1be 0e01 	subs.w	lr, lr, #1
 8010ec8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8010ecc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010ed0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010ed4:	d1db      	bne.n	8010e8e <__ieee754_sqrt+0xba>
 8010ed6:	430b      	orrs	r3, r1
 8010ed8:	d006      	beq.n	8010ee8 <__ieee754_sqrt+0x114>
 8010eda:	1c50      	adds	r0, r2, #1
 8010edc:	bf13      	iteet	ne
 8010ede:	3201      	addne	r2, #1
 8010ee0:	3401      	addeq	r4, #1
 8010ee2:	4672      	moveq	r2, lr
 8010ee4:	f022 0201 	bicne.w	r2, r2, #1
 8010ee8:	1063      	asrs	r3, r4, #1
 8010eea:	0852      	lsrs	r2, r2, #1
 8010eec:	07e1      	lsls	r1, r4, #31
 8010eee:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010ef2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010ef6:	bf48      	it	mi
 8010ef8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010efc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8010f00:	4614      	mov	r4, r2
 8010f02:	e781      	b.n	8010e08 <__ieee754_sqrt+0x34>
 8010f04:	0ad9      	lsrs	r1, r3, #11
 8010f06:	3815      	subs	r0, #21
 8010f08:	055b      	lsls	r3, r3, #21
 8010f0a:	2900      	cmp	r1, #0
 8010f0c:	d0fa      	beq.n	8010f04 <__ieee754_sqrt+0x130>
 8010f0e:	02cd      	lsls	r5, r1, #11
 8010f10:	d50a      	bpl.n	8010f28 <__ieee754_sqrt+0x154>
 8010f12:	f1c2 0420 	rsb	r4, r2, #32
 8010f16:	fa23 f404 	lsr.w	r4, r3, r4
 8010f1a:	1e55      	subs	r5, r2, #1
 8010f1c:	4093      	lsls	r3, r2
 8010f1e:	4321      	orrs	r1, r4
 8010f20:	1b42      	subs	r2, r0, r5
 8010f22:	e78a      	b.n	8010e3a <__ieee754_sqrt+0x66>
 8010f24:	4610      	mov	r0, r2
 8010f26:	e7f0      	b.n	8010f0a <__ieee754_sqrt+0x136>
 8010f28:	0049      	lsls	r1, r1, #1
 8010f2a:	3201      	adds	r2, #1
 8010f2c:	e7ef      	b.n	8010f0e <__ieee754_sqrt+0x13a>
 8010f2e:	4680      	mov	r8, r0
 8010f30:	e7bd      	b.n	8010eae <__ieee754_sqrt+0xda>
 8010f32:	bf00      	nop
 8010f34:	7ff00000 	.word	0x7ff00000

08010f38 <__ieee754_sqrtf>:
 8010f38:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010f3c:	4770      	bx	lr

08010f3e <with_errno>:
 8010f3e:	b570      	push	{r4, r5, r6, lr}
 8010f40:	4604      	mov	r4, r0
 8010f42:	460d      	mov	r5, r1
 8010f44:	4616      	mov	r6, r2
 8010f46:	f7f9 fab9 	bl	800a4bc <__errno>
 8010f4a:	4629      	mov	r1, r5
 8010f4c:	6006      	str	r6, [r0, #0]
 8010f4e:	4620      	mov	r0, r4
 8010f50:	bd70      	pop	{r4, r5, r6, pc}

08010f52 <xflow>:
 8010f52:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010f54:	4614      	mov	r4, r2
 8010f56:	461d      	mov	r5, r3
 8010f58:	b108      	cbz	r0, 8010f5e <xflow+0xc>
 8010f5a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010f5e:	e9cd 2300 	strd	r2, r3, [sp]
 8010f62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f66:	4620      	mov	r0, r4
 8010f68:	4629      	mov	r1, r5
 8010f6a:	f7ef fb65 	bl	8000638 <__aeabi_dmul>
 8010f6e:	2222      	movs	r2, #34	; 0x22
 8010f70:	b003      	add	sp, #12
 8010f72:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010f76:	f7ff bfe2 	b.w	8010f3e <with_errno>

08010f7a <__math_uflow>:
 8010f7a:	b508      	push	{r3, lr}
 8010f7c:	2200      	movs	r2, #0
 8010f7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010f82:	f7ff ffe6 	bl	8010f52 <xflow>
 8010f86:	ec41 0b10 	vmov	d0, r0, r1
 8010f8a:	bd08      	pop	{r3, pc}

08010f8c <__math_oflow>:
 8010f8c:	b508      	push	{r3, lr}
 8010f8e:	2200      	movs	r2, #0
 8010f90:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010f94:	f7ff ffdd 	bl	8010f52 <xflow>
 8010f98:	ec41 0b10 	vmov	d0, r0, r1
 8010f9c:	bd08      	pop	{r3, pc}
	...

08010fa0 <atan>:
 8010fa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fa4:	ec55 4b10 	vmov	r4, r5, d0
 8010fa8:	4bc3      	ldr	r3, [pc, #780]	; (80112b8 <atan+0x318>)
 8010faa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010fae:	429e      	cmp	r6, r3
 8010fb0:	46ab      	mov	fp, r5
 8010fb2:	dd18      	ble.n	8010fe6 <atan+0x46>
 8010fb4:	4bc1      	ldr	r3, [pc, #772]	; (80112bc <atan+0x31c>)
 8010fb6:	429e      	cmp	r6, r3
 8010fb8:	dc01      	bgt.n	8010fbe <atan+0x1e>
 8010fba:	d109      	bne.n	8010fd0 <atan+0x30>
 8010fbc:	b144      	cbz	r4, 8010fd0 <atan+0x30>
 8010fbe:	4622      	mov	r2, r4
 8010fc0:	462b      	mov	r3, r5
 8010fc2:	4620      	mov	r0, r4
 8010fc4:	4629      	mov	r1, r5
 8010fc6:	f7ef f981 	bl	80002cc <__adddf3>
 8010fca:	4604      	mov	r4, r0
 8010fcc:	460d      	mov	r5, r1
 8010fce:	e006      	b.n	8010fde <atan+0x3e>
 8010fd0:	f1bb 0f00 	cmp.w	fp, #0
 8010fd4:	f300 8131 	bgt.w	801123a <atan+0x29a>
 8010fd8:	a59b      	add	r5, pc, #620	; (adr r5, 8011248 <atan+0x2a8>)
 8010fda:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010fde:	ec45 4b10 	vmov	d0, r4, r5
 8010fe2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fe6:	4bb6      	ldr	r3, [pc, #728]	; (80112c0 <atan+0x320>)
 8010fe8:	429e      	cmp	r6, r3
 8010fea:	dc14      	bgt.n	8011016 <atan+0x76>
 8010fec:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010ff0:	429e      	cmp	r6, r3
 8010ff2:	dc0d      	bgt.n	8011010 <atan+0x70>
 8010ff4:	a396      	add	r3, pc, #600	; (adr r3, 8011250 <atan+0x2b0>)
 8010ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ffa:	ee10 0a10 	vmov	r0, s0
 8010ffe:	4629      	mov	r1, r5
 8011000:	f7ef f964 	bl	80002cc <__adddf3>
 8011004:	4baf      	ldr	r3, [pc, #700]	; (80112c4 <atan+0x324>)
 8011006:	2200      	movs	r2, #0
 8011008:	f7ef fda6 	bl	8000b58 <__aeabi_dcmpgt>
 801100c:	2800      	cmp	r0, #0
 801100e:	d1e6      	bne.n	8010fde <atan+0x3e>
 8011010:	f04f 3aff 	mov.w	sl, #4294967295
 8011014:	e02b      	b.n	801106e <atan+0xce>
 8011016:	f000 f963 	bl	80112e0 <fabs>
 801101a:	4bab      	ldr	r3, [pc, #684]	; (80112c8 <atan+0x328>)
 801101c:	429e      	cmp	r6, r3
 801101e:	ec55 4b10 	vmov	r4, r5, d0
 8011022:	f300 80bf 	bgt.w	80111a4 <atan+0x204>
 8011026:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801102a:	429e      	cmp	r6, r3
 801102c:	f300 80a0 	bgt.w	8011170 <atan+0x1d0>
 8011030:	ee10 2a10 	vmov	r2, s0
 8011034:	ee10 0a10 	vmov	r0, s0
 8011038:	462b      	mov	r3, r5
 801103a:	4629      	mov	r1, r5
 801103c:	f7ef f946 	bl	80002cc <__adddf3>
 8011040:	4ba0      	ldr	r3, [pc, #640]	; (80112c4 <atan+0x324>)
 8011042:	2200      	movs	r2, #0
 8011044:	f7ef f940 	bl	80002c8 <__aeabi_dsub>
 8011048:	2200      	movs	r2, #0
 801104a:	4606      	mov	r6, r0
 801104c:	460f      	mov	r7, r1
 801104e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011052:	4620      	mov	r0, r4
 8011054:	4629      	mov	r1, r5
 8011056:	f7ef f939 	bl	80002cc <__adddf3>
 801105a:	4602      	mov	r2, r0
 801105c:	460b      	mov	r3, r1
 801105e:	4630      	mov	r0, r6
 8011060:	4639      	mov	r1, r7
 8011062:	f7ef fc13 	bl	800088c <__aeabi_ddiv>
 8011066:	f04f 0a00 	mov.w	sl, #0
 801106a:	4604      	mov	r4, r0
 801106c:	460d      	mov	r5, r1
 801106e:	4622      	mov	r2, r4
 8011070:	462b      	mov	r3, r5
 8011072:	4620      	mov	r0, r4
 8011074:	4629      	mov	r1, r5
 8011076:	f7ef fadf 	bl	8000638 <__aeabi_dmul>
 801107a:	4602      	mov	r2, r0
 801107c:	460b      	mov	r3, r1
 801107e:	4680      	mov	r8, r0
 8011080:	4689      	mov	r9, r1
 8011082:	f7ef fad9 	bl	8000638 <__aeabi_dmul>
 8011086:	a374      	add	r3, pc, #464	; (adr r3, 8011258 <atan+0x2b8>)
 8011088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801108c:	4606      	mov	r6, r0
 801108e:	460f      	mov	r7, r1
 8011090:	f7ef fad2 	bl	8000638 <__aeabi_dmul>
 8011094:	a372      	add	r3, pc, #456	; (adr r3, 8011260 <atan+0x2c0>)
 8011096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801109a:	f7ef f917 	bl	80002cc <__adddf3>
 801109e:	4632      	mov	r2, r6
 80110a0:	463b      	mov	r3, r7
 80110a2:	f7ef fac9 	bl	8000638 <__aeabi_dmul>
 80110a6:	a370      	add	r3, pc, #448	; (adr r3, 8011268 <atan+0x2c8>)
 80110a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110ac:	f7ef f90e 	bl	80002cc <__adddf3>
 80110b0:	4632      	mov	r2, r6
 80110b2:	463b      	mov	r3, r7
 80110b4:	f7ef fac0 	bl	8000638 <__aeabi_dmul>
 80110b8:	a36d      	add	r3, pc, #436	; (adr r3, 8011270 <atan+0x2d0>)
 80110ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110be:	f7ef f905 	bl	80002cc <__adddf3>
 80110c2:	4632      	mov	r2, r6
 80110c4:	463b      	mov	r3, r7
 80110c6:	f7ef fab7 	bl	8000638 <__aeabi_dmul>
 80110ca:	a36b      	add	r3, pc, #428	; (adr r3, 8011278 <atan+0x2d8>)
 80110cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110d0:	f7ef f8fc 	bl	80002cc <__adddf3>
 80110d4:	4632      	mov	r2, r6
 80110d6:	463b      	mov	r3, r7
 80110d8:	f7ef faae 	bl	8000638 <__aeabi_dmul>
 80110dc:	a368      	add	r3, pc, #416	; (adr r3, 8011280 <atan+0x2e0>)
 80110de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110e2:	f7ef f8f3 	bl	80002cc <__adddf3>
 80110e6:	4642      	mov	r2, r8
 80110e8:	464b      	mov	r3, r9
 80110ea:	f7ef faa5 	bl	8000638 <__aeabi_dmul>
 80110ee:	a366      	add	r3, pc, #408	; (adr r3, 8011288 <atan+0x2e8>)
 80110f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110f4:	4680      	mov	r8, r0
 80110f6:	4689      	mov	r9, r1
 80110f8:	4630      	mov	r0, r6
 80110fa:	4639      	mov	r1, r7
 80110fc:	f7ef fa9c 	bl	8000638 <__aeabi_dmul>
 8011100:	a363      	add	r3, pc, #396	; (adr r3, 8011290 <atan+0x2f0>)
 8011102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011106:	f7ef f8df 	bl	80002c8 <__aeabi_dsub>
 801110a:	4632      	mov	r2, r6
 801110c:	463b      	mov	r3, r7
 801110e:	f7ef fa93 	bl	8000638 <__aeabi_dmul>
 8011112:	a361      	add	r3, pc, #388	; (adr r3, 8011298 <atan+0x2f8>)
 8011114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011118:	f7ef f8d6 	bl	80002c8 <__aeabi_dsub>
 801111c:	4632      	mov	r2, r6
 801111e:	463b      	mov	r3, r7
 8011120:	f7ef fa8a 	bl	8000638 <__aeabi_dmul>
 8011124:	a35e      	add	r3, pc, #376	; (adr r3, 80112a0 <atan+0x300>)
 8011126:	e9d3 2300 	ldrd	r2, r3, [r3]
 801112a:	f7ef f8cd 	bl	80002c8 <__aeabi_dsub>
 801112e:	4632      	mov	r2, r6
 8011130:	463b      	mov	r3, r7
 8011132:	f7ef fa81 	bl	8000638 <__aeabi_dmul>
 8011136:	a35c      	add	r3, pc, #368	; (adr r3, 80112a8 <atan+0x308>)
 8011138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801113c:	f7ef f8c4 	bl	80002c8 <__aeabi_dsub>
 8011140:	4632      	mov	r2, r6
 8011142:	463b      	mov	r3, r7
 8011144:	f7ef fa78 	bl	8000638 <__aeabi_dmul>
 8011148:	4602      	mov	r2, r0
 801114a:	460b      	mov	r3, r1
 801114c:	4640      	mov	r0, r8
 801114e:	4649      	mov	r1, r9
 8011150:	f7ef f8bc 	bl	80002cc <__adddf3>
 8011154:	4622      	mov	r2, r4
 8011156:	462b      	mov	r3, r5
 8011158:	f7ef fa6e 	bl	8000638 <__aeabi_dmul>
 801115c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8011160:	4602      	mov	r2, r0
 8011162:	460b      	mov	r3, r1
 8011164:	d14b      	bne.n	80111fe <atan+0x25e>
 8011166:	4620      	mov	r0, r4
 8011168:	4629      	mov	r1, r5
 801116a:	f7ef f8ad 	bl	80002c8 <__aeabi_dsub>
 801116e:	e72c      	b.n	8010fca <atan+0x2a>
 8011170:	ee10 0a10 	vmov	r0, s0
 8011174:	4b53      	ldr	r3, [pc, #332]	; (80112c4 <atan+0x324>)
 8011176:	2200      	movs	r2, #0
 8011178:	4629      	mov	r1, r5
 801117a:	f7ef f8a5 	bl	80002c8 <__aeabi_dsub>
 801117e:	4b51      	ldr	r3, [pc, #324]	; (80112c4 <atan+0x324>)
 8011180:	4606      	mov	r6, r0
 8011182:	460f      	mov	r7, r1
 8011184:	2200      	movs	r2, #0
 8011186:	4620      	mov	r0, r4
 8011188:	4629      	mov	r1, r5
 801118a:	f7ef f89f 	bl	80002cc <__adddf3>
 801118e:	4602      	mov	r2, r0
 8011190:	460b      	mov	r3, r1
 8011192:	4630      	mov	r0, r6
 8011194:	4639      	mov	r1, r7
 8011196:	f7ef fb79 	bl	800088c <__aeabi_ddiv>
 801119a:	f04f 0a01 	mov.w	sl, #1
 801119e:	4604      	mov	r4, r0
 80111a0:	460d      	mov	r5, r1
 80111a2:	e764      	b.n	801106e <atan+0xce>
 80111a4:	4b49      	ldr	r3, [pc, #292]	; (80112cc <atan+0x32c>)
 80111a6:	429e      	cmp	r6, r3
 80111a8:	da1d      	bge.n	80111e6 <atan+0x246>
 80111aa:	ee10 0a10 	vmov	r0, s0
 80111ae:	4b48      	ldr	r3, [pc, #288]	; (80112d0 <atan+0x330>)
 80111b0:	2200      	movs	r2, #0
 80111b2:	4629      	mov	r1, r5
 80111b4:	f7ef f888 	bl	80002c8 <__aeabi_dsub>
 80111b8:	4b45      	ldr	r3, [pc, #276]	; (80112d0 <atan+0x330>)
 80111ba:	4606      	mov	r6, r0
 80111bc:	460f      	mov	r7, r1
 80111be:	2200      	movs	r2, #0
 80111c0:	4620      	mov	r0, r4
 80111c2:	4629      	mov	r1, r5
 80111c4:	f7ef fa38 	bl	8000638 <__aeabi_dmul>
 80111c8:	4b3e      	ldr	r3, [pc, #248]	; (80112c4 <atan+0x324>)
 80111ca:	2200      	movs	r2, #0
 80111cc:	f7ef f87e 	bl	80002cc <__adddf3>
 80111d0:	4602      	mov	r2, r0
 80111d2:	460b      	mov	r3, r1
 80111d4:	4630      	mov	r0, r6
 80111d6:	4639      	mov	r1, r7
 80111d8:	f7ef fb58 	bl	800088c <__aeabi_ddiv>
 80111dc:	f04f 0a02 	mov.w	sl, #2
 80111e0:	4604      	mov	r4, r0
 80111e2:	460d      	mov	r5, r1
 80111e4:	e743      	b.n	801106e <atan+0xce>
 80111e6:	462b      	mov	r3, r5
 80111e8:	ee10 2a10 	vmov	r2, s0
 80111ec:	4939      	ldr	r1, [pc, #228]	; (80112d4 <atan+0x334>)
 80111ee:	2000      	movs	r0, #0
 80111f0:	f7ef fb4c 	bl	800088c <__aeabi_ddiv>
 80111f4:	f04f 0a03 	mov.w	sl, #3
 80111f8:	4604      	mov	r4, r0
 80111fa:	460d      	mov	r5, r1
 80111fc:	e737      	b.n	801106e <atan+0xce>
 80111fe:	4b36      	ldr	r3, [pc, #216]	; (80112d8 <atan+0x338>)
 8011200:	4e36      	ldr	r6, [pc, #216]	; (80112dc <atan+0x33c>)
 8011202:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8011206:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801120a:	e9da 2300 	ldrd	r2, r3, [sl]
 801120e:	f7ef f85b 	bl	80002c8 <__aeabi_dsub>
 8011212:	4622      	mov	r2, r4
 8011214:	462b      	mov	r3, r5
 8011216:	f7ef f857 	bl	80002c8 <__aeabi_dsub>
 801121a:	4602      	mov	r2, r0
 801121c:	460b      	mov	r3, r1
 801121e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8011222:	f7ef f851 	bl	80002c8 <__aeabi_dsub>
 8011226:	f1bb 0f00 	cmp.w	fp, #0
 801122a:	4604      	mov	r4, r0
 801122c:	460d      	mov	r5, r1
 801122e:	f6bf aed6 	bge.w	8010fde <atan+0x3e>
 8011232:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011236:	461d      	mov	r5, r3
 8011238:	e6d1      	b.n	8010fde <atan+0x3e>
 801123a:	a51d      	add	r5, pc, #116	; (adr r5, 80112b0 <atan+0x310>)
 801123c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011240:	e6cd      	b.n	8010fde <atan+0x3e>
 8011242:	bf00      	nop
 8011244:	f3af 8000 	nop.w
 8011248:	54442d18 	.word	0x54442d18
 801124c:	bff921fb 	.word	0xbff921fb
 8011250:	8800759c 	.word	0x8800759c
 8011254:	7e37e43c 	.word	0x7e37e43c
 8011258:	e322da11 	.word	0xe322da11
 801125c:	3f90ad3a 	.word	0x3f90ad3a
 8011260:	24760deb 	.word	0x24760deb
 8011264:	3fa97b4b 	.word	0x3fa97b4b
 8011268:	a0d03d51 	.word	0xa0d03d51
 801126c:	3fb10d66 	.word	0x3fb10d66
 8011270:	c54c206e 	.word	0xc54c206e
 8011274:	3fb745cd 	.word	0x3fb745cd
 8011278:	920083ff 	.word	0x920083ff
 801127c:	3fc24924 	.word	0x3fc24924
 8011280:	5555550d 	.word	0x5555550d
 8011284:	3fd55555 	.word	0x3fd55555
 8011288:	2c6a6c2f 	.word	0x2c6a6c2f
 801128c:	bfa2b444 	.word	0xbfa2b444
 8011290:	52defd9a 	.word	0x52defd9a
 8011294:	3fadde2d 	.word	0x3fadde2d
 8011298:	af749a6d 	.word	0xaf749a6d
 801129c:	3fb3b0f2 	.word	0x3fb3b0f2
 80112a0:	fe231671 	.word	0xfe231671
 80112a4:	3fbc71c6 	.word	0x3fbc71c6
 80112a8:	9998ebc4 	.word	0x9998ebc4
 80112ac:	3fc99999 	.word	0x3fc99999
 80112b0:	54442d18 	.word	0x54442d18
 80112b4:	3ff921fb 	.word	0x3ff921fb
 80112b8:	440fffff 	.word	0x440fffff
 80112bc:	7ff00000 	.word	0x7ff00000
 80112c0:	3fdbffff 	.word	0x3fdbffff
 80112c4:	3ff00000 	.word	0x3ff00000
 80112c8:	3ff2ffff 	.word	0x3ff2ffff
 80112cc:	40038000 	.word	0x40038000
 80112d0:	3ff80000 	.word	0x3ff80000
 80112d4:	bff00000 	.word	0xbff00000
 80112d8:	08011a18 	.word	0x08011a18
 80112dc:	080119f8 	.word	0x080119f8

080112e0 <fabs>:
 80112e0:	ec51 0b10 	vmov	r0, r1, d0
 80112e4:	ee10 2a10 	vmov	r2, s0
 80112e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80112ec:	ec43 2b10 	vmov	d0, r2, r3
 80112f0:	4770      	bx	lr

080112f2 <finite>:
 80112f2:	b082      	sub	sp, #8
 80112f4:	ed8d 0b00 	vstr	d0, [sp]
 80112f8:	9801      	ldr	r0, [sp, #4]
 80112fa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80112fe:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011302:	0fc0      	lsrs	r0, r0, #31
 8011304:	b002      	add	sp, #8
 8011306:	4770      	bx	lr

08011308 <scalbn>:
 8011308:	b570      	push	{r4, r5, r6, lr}
 801130a:	ec55 4b10 	vmov	r4, r5, d0
 801130e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011312:	4606      	mov	r6, r0
 8011314:	462b      	mov	r3, r5
 8011316:	b99a      	cbnz	r2, 8011340 <scalbn+0x38>
 8011318:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801131c:	4323      	orrs	r3, r4
 801131e:	d036      	beq.n	801138e <scalbn+0x86>
 8011320:	4b39      	ldr	r3, [pc, #228]	; (8011408 <scalbn+0x100>)
 8011322:	4629      	mov	r1, r5
 8011324:	ee10 0a10 	vmov	r0, s0
 8011328:	2200      	movs	r2, #0
 801132a:	f7ef f985 	bl	8000638 <__aeabi_dmul>
 801132e:	4b37      	ldr	r3, [pc, #220]	; (801140c <scalbn+0x104>)
 8011330:	429e      	cmp	r6, r3
 8011332:	4604      	mov	r4, r0
 8011334:	460d      	mov	r5, r1
 8011336:	da10      	bge.n	801135a <scalbn+0x52>
 8011338:	a32b      	add	r3, pc, #172	; (adr r3, 80113e8 <scalbn+0xe0>)
 801133a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801133e:	e03a      	b.n	80113b6 <scalbn+0xae>
 8011340:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011344:	428a      	cmp	r2, r1
 8011346:	d10c      	bne.n	8011362 <scalbn+0x5a>
 8011348:	ee10 2a10 	vmov	r2, s0
 801134c:	4620      	mov	r0, r4
 801134e:	4629      	mov	r1, r5
 8011350:	f7ee ffbc 	bl	80002cc <__adddf3>
 8011354:	4604      	mov	r4, r0
 8011356:	460d      	mov	r5, r1
 8011358:	e019      	b.n	801138e <scalbn+0x86>
 801135a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801135e:	460b      	mov	r3, r1
 8011360:	3a36      	subs	r2, #54	; 0x36
 8011362:	4432      	add	r2, r6
 8011364:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011368:	428a      	cmp	r2, r1
 801136a:	dd08      	ble.n	801137e <scalbn+0x76>
 801136c:	2d00      	cmp	r5, #0
 801136e:	a120      	add	r1, pc, #128	; (adr r1, 80113f0 <scalbn+0xe8>)
 8011370:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011374:	da1c      	bge.n	80113b0 <scalbn+0xa8>
 8011376:	a120      	add	r1, pc, #128	; (adr r1, 80113f8 <scalbn+0xf0>)
 8011378:	e9d1 0100 	ldrd	r0, r1, [r1]
 801137c:	e018      	b.n	80113b0 <scalbn+0xa8>
 801137e:	2a00      	cmp	r2, #0
 8011380:	dd08      	ble.n	8011394 <scalbn+0x8c>
 8011382:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011386:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801138a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801138e:	ec45 4b10 	vmov	d0, r4, r5
 8011392:	bd70      	pop	{r4, r5, r6, pc}
 8011394:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011398:	da19      	bge.n	80113ce <scalbn+0xc6>
 801139a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801139e:	429e      	cmp	r6, r3
 80113a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80113a4:	dd0a      	ble.n	80113bc <scalbn+0xb4>
 80113a6:	a112      	add	r1, pc, #72	; (adr r1, 80113f0 <scalbn+0xe8>)
 80113a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d1e2      	bne.n	8011376 <scalbn+0x6e>
 80113b0:	a30f      	add	r3, pc, #60	; (adr r3, 80113f0 <scalbn+0xe8>)
 80113b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113b6:	f7ef f93f 	bl	8000638 <__aeabi_dmul>
 80113ba:	e7cb      	b.n	8011354 <scalbn+0x4c>
 80113bc:	a10a      	add	r1, pc, #40	; (adr r1, 80113e8 <scalbn+0xe0>)
 80113be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d0b8      	beq.n	8011338 <scalbn+0x30>
 80113c6:	a10e      	add	r1, pc, #56	; (adr r1, 8011400 <scalbn+0xf8>)
 80113c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80113cc:	e7b4      	b.n	8011338 <scalbn+0x30>
 80113ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80113d2:	3236      	adds	r2, #54	; 0x36
 80113d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80113d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80113dc:	4620      	mov	r0, r4
 80113de:	4b0c      	ldr	r3, [pc, #48]	; (8011410 <scalbn+0x108>)
 80113e0:	2200      	movs	r2, #0
 80113e2:	e7e8      	b.n	80113b6 <scalbn+0xae>
 80113e4:	f3af 8000 	nop.w
 80113e8:	c2f8f359 	.word	0xc2f8f359
 80113ec:	01a56e1f 	.word	0x01a56e1f
 80113f0:	8800759c 	.word	0x8800759c
 80113f4:	7e37e43c 	.word	0x7e37e43c
 80113f8:	8800759c 	.word	0x8800759c
 80113fc:	fe37e43c 	.word	0xfe37e43c
 8011400:	c2f8f359 	.word	0xc2f8f359
 8011404:	81a56e1f 	.word	0x81a56e1f
 8011408:	43500000 	.word	0x43500000
 801140c:	ffff3cb0 	.word	0xffff3cb0
 8011410:	3c900000 	.word	0x3c900000

08011414 <_init>:
 8011414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011416:	bf00      	nop
 8011418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801141a:	bc08      	pop	{r3}
 801141c:	469e      	mov	lr, r3
 801141e:	4770      	bx	lr

08011420 <_fini>:
 8011420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011422:	bf00      	nop
 8011424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011426:	bc08      	pop	{r3}
 8011428:	469e      	mov	lr, r3
 801142a:	4770      	bx	lr
