
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version B-2008.09-SP3 for amd64 -- Jan 19, 2009
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list alu.v and2_16bit.v and2.v cla_16bit.v clu_16bit.v clu_4bit.v fulladder_16bit.v fulladder.v inner_module.v inverter_16bit.v lsb_module.v msb_module.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1.v nand2.v nor2.v not1_16bit.v not1.v or2_16bit.v or2.v sh_1.v sh_2.v sh_4.v sh_8.v shifter.v xor2_16bit.v xor2.v zero_detect.v  ]
alu.v and2_16bit.v and2.v cla_16bit.v clu_16bit.v clu_4bit.v fulladder_16bit.v fulladder.v inner_module.v inverter_16bit.v lsb_module.v msb_module.v mux2_1_16bit.v mux2_1.v mux4_1_16bit.v mux4_1.v nand2.v nor2.v not1_16bit.v not1.v or2_16bit.v or2.v sh_1.v sh_2.v sh_4.v sh_8.v shifter.v xor2_16bit.v xor2.v zero_detect.v
set my_toplevel cla_16bit
cla_16bit
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Searching for ./alu.v
Searching for ./and2_16bit.v
Searching for ./and2.v
Searching for ./cla_16bit.v
Searching for ./clu_16bit.v
Searching for ./clu_4bit.v
Searching for ./fulladder_16bit.v
Searching for ./fulladder.v
Searching for ./inner_module.v
Searching for ./inverter_16bit.v
Searching for ./lsb_module.v
Searching for ./msb_module.v
Searching for ./mux2_1_16bit.v
Searching for ./mux2_1.v
Searching for ./mux4_1_16bit.v
Searching for ./mux4_1.v
Searching for ./nand2.v
Searching for ./nor2.v
Searching for ./not1_16bit.v
Searching for ./not1.v
Searching for ./or2_16bit.v
Searching for ./or2.v
Searching for ./sh_1.v
Searching for ./sh_2.v
Searching for ./sh_4.v
Searching for ./sh_8.v
Searching for ./shifter.v
Searching for ./xor2_16bit.v
Searching for ./xor2.v
Searching for ./zero_detect.v
Compiling source file ./alu.v
Compiling source file ./and2_16bit.v
Compiling source file ./and2.v
Compiling source file ./cla_16bit.v
Compiling source file ./clu_16bit.v
Compiling source file ./clu_4bit.v
Compiling source file ./fulladder_16bit.v
Compiling source file ./fulladder.v
Compiling source file ./inner_module.v
Compiling source file ./inverter_16bit.v
Compiling source file ./lsb_module.v
Compiling source file ./msb_module.v
Compiling source file ./mux2_1_16bit.v
Compiling source file ./mux2_1.v
Compiling source file ./mux4_1_16bit.v
Compiling source file ./mux4_1.v
Compiling source file ./nand2.v
Compiling source file ./nor2.v
Compiling source file ./not1_16bit.v
Compiling source file ./not1.v
Compiling source file ./or2_16bit.v
Compiling source file ./or2.v
Compiling source file ./sh_1.v
Compiling source file ./sh_2.v
Compiling source file ./sh_4.v
Compiling source file ./sh_8.v
Compiling source file ./shifter.v
Compiling source file ./xor2_16bit.v
Compiling source file ./xor2.v
Compiling source file ./zero_detect.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2009_03_09/@sys/B-2008.09-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cla_16bit'.
Information: Building the design 'fulladder_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clu_16bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'not1'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'and2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'or2'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fulladder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'clu_4bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'xor2'. (HDL-193)
Presto compilation completed successfully.
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design $my_toplevel
Current design is 'cla_16bit'.
{cla_16bit}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : cla_16bit
Version: B-2008.09-SP3
Date   : Wed Mar 23 04:26:20 2016
****************************************

cla_16bit
    and2
        GTECH_AND2                 gtech
    clu_16bit
        clu_4bit
            and2
                ...
            or2
                GTECH_OR2          gtech
    fulladder_16bit
        fulladder
            and2
                ...
            xor2
                GTECH_XOR2         gtech
    not1
        GTECH_NOT                  gtech
    or2
        ...
1
link

  Linking design 'cla_16bit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Removing uniquified design 'not1'.
Removing uniquified design 'and2'.
Removing uniquified design 'or2'.
Removing uniquified design 'fulladder'.
Removing uniquified design 'clu_4bit'.
Removing uniquified design 'xor2'.
  Uniquified 4 instances of design 'not1'.
  Uniquified 75 instances of design 'and2'.
  Uniquified 30 instances of design 'or2'.
  Uniquified 16 instances of design 'fulladder'.
  Uniquified 4 instances of design 'clu_4bit'.
  Uniquified 48 instances of design 'xor2'.
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
Warning: Can't find port 'clk' in design 'cla_16bit'. (UID-95)
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Nothing implicitly matched 'clk' (SEL-003)
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -map_effort low  -area_effort low
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'cla_16bit'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | B-2008.09-DWBB_0901
                                                               |     *     |
| Licensed DW Building Blocks             |                    |           |
============================================================================


Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'or2_28'
  Processing 'and2_68'
  Processing 'not1_0'
  Processing 'clu_4bit_0'
  Processing 'clu_16bit'
  Processing 'xor2_0'
  Processing 'fulladder_0'
  Processing 'fulladder_16bit'
  Processing 'cla_16bit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     634.5      0.65       2.7       0.0                          
    0:00:01     634.5      0.65       2.7       0.0                          

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     634.5      0.65       2.7       0.0                          
    0:00:01     636.8      0.54       2.1       0.0 Ofl                      
    0:00:02     645.8      0.53       2.1       0.0 Ofl                      
    0:00:02     667.8      0.39       1.3       0.1                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02     667.8      0.39       1.3       0.1                          
    0:00:02     670.6      0.38       1.3       0.1 mod2/clu0/CO<1>          
    0:00:02     670.6      0.40       1.4       0.1 mod2/clu0/CO<2>          
    0:00:03     668.3      0.79       4.1       0.0 Ofl                      
    0:00:03     651.9      0.65       2.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     651.9      0.65       2.8       0.0                          
    0:00:03     651.9      0.65       2.8       0.0                          
    0:00:03     629.3      0.65       2.7       0.0                          
    0:00:03     629.3      0.65       2.7       0.0                          
    0:00:03     629.3      0.65       2.7       0.0                          
    0:00:03     629.3      0.65       2.7       0.0                          
    0:00:03     629.3      0.65       2.7       0.0                          
    0:00:03     609.2      0.66       2.7       0.0                          
    0:00:03     607.3      0.66       2.7       0.0                          
    0:00:03     607.3      0.66       2.7       0.0                          
    0:00:03     607.3      0.66       2.7       0.0                          
    0:00:03     607.3      0.66       2.7       0.0                          
    0:00:03     607.3      0.66       2.7       0.0                          
    0:00:03     607.3      0.66       2.7       0.0                          
    0:00:03     607.3      0.65       2.7       0.0 Ofl                      
    0:00:04     607.3      0.63       2.5       0.0                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'

  Optimization Complete
  ---------------------
1
check_design -summary
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : cla_16bit
Version: B-2008.09-SP3
Date   : Wed Mar 23 04:26:24 2016
****************************************


   max_delay/setup ('vclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Ofl                          0.90           1.53 f        -0.63  (VIOLATED)
   OUT<15>                      0.90           1.40 r        -0.50  (VIOLATED)
   OUT<14>                      0.90           1.31 r        -0.41  (VIOLATED)
   OUT<13>                      0.90           1.24 r        -0.34  (VIOLATED)
   OUT<12>                      0.90           1.17 r        -0.27  (VIOLATED)
   OUT<11>                      0.90           1.11 r        -0.21  (VIOLATED)
   OUT<10>                      0.90           1.03 r        -0.13  (VIOLATED)
   OUT<9>                       0.90           0.95 r        -0.05  (VIOLATED)


1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
cla_16bit.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw2/hw2_2/synth/cla_16bit.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
cla_16bit.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/cla_16bit.ddc'.
1
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit
Information: Defining new variable 'filename'. (CMD-041)
Information: Defining new variable 'my_clk_freq_MHz'. (CMD-041)
Information: Defining new variable 'my_toplevel'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'find_clock'. (CMD-041)
Information: Defining new variable 'my_output_delay_ns'. (CMD-041)
Information: Defining new variable 'my_period'. (CMD-041)
Information: Defining new variable 'my_verilog_files'. (CMD-041)
Information: Defining new variable 'my_clock_pin'. (CMD-041)
Information: Defining new variable 'my_input_delay_ns'. (CMD-041)

Thank you...
