Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  9 16:28:16 2022
| Host         : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 492 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.231        0.000                      0                  190        0.131        0.000                      0                  190        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
X0/inst/clk_in      {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
X0/inst/clk_in                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out_clk_vga        35.231        0.000                      0                  190        0.131        0.000                      0                  190       19.500        0.000                       0                   122  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  X0/inst/clk_in
  To Clock:  X0/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         X0/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       35.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.966ns (22.138%)  route 3.397ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.745     5.992    X4/vcount[9]_i_1_n_0
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.445    41.445    X4/clk_out
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[2]/C
                         clock pessimism              0.080    41.525    
                         clock uncertainty           -0.098    41.428    
    SLICE_X11Y15         FDCE (Setup_fdce_C_CE)      -0.205    41.223    X4/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.966ns (22.138%)  route 3.397ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.745     5.992    X4/vcount[9]_i_1_n_0
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.445    41.445    X4/clk_out
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[3]/C
                         clock pessimism              0.080    41.525    
                         clock uncertainty           -0.098    41.428    
    SLICE_X11Y15         FDCE (Setup_fdce_C_CE)      -0.205    41.223    X4/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.966ns (22.138%)  route 3.397ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.745     5.992    X4/vcount[9]_i_1_n_0
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.445    41.445    X4/clk_out
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[4]/C
                         clock pessimism              0.080    41.525    
                         clock uncertainty           -0.098    41.428    
    SLICE_X11Y15         FDCE (Setup_fdce_C_CE)      -0.205    41.223    X4/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.966ns (22.138%)  route 3.397ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.745     5.992    X4/vcount[9]_i_1_n_0
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.445    41.445    X4/clk_out
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[5]/C
                         clock pessimism              0.080    41.525    
                         clock uncertainty           -0.098    41.428    
    SLICE_X11Y15         FDCE (Setup_fdce_C_CE)      -0.205    41.223    X4/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.966ns (22.138%)  route 3.397ns (77.862%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.745     5.992    X4/vcount[9]_i_1_n_0
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.445    41.445    X4/clk_out
    SLICE_X11Y15         FDCE                                         r  X4/vcount_reg[6]/C
                         clock pessimism              0.080    41.525    
                         clock uncertainty           -0.098    41.428    
    SLICE_X11Y15         FDCE (Setup_fdce_C_CE)      -0.205    41.223    X4/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.461ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 0.966ns (23.163%)  route 3.204ns (76.837%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.552     5.799    X4/vcount[9]_i_1_n_0
    SLICE_X10Y14         FDCE                                         r  X4/vcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.446    41.446    X4/clk_out
    SLICE_X10Y14         FDCE                                         r  X4/vcount_reg[9]/C
                         clock pessimism              0.080    41.526    
                         clock uncertainty           -0.098    41.429    
    SLICE_X10Y14         FDCE (Setup_fdce_C_CE)      -0.169    41.260    X4/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                 35.461    

Slack (MET) :             35.529ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.966ns (23.767%)  route 3.098ns (76.233%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.446     5.693    X4/vcount[9]_i_1_n_0
    SLICE_X9Y15          FDCE                                         r  X4/vcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.444    41.444    X4/clk_out
    SLICE_X9Y15          FDCE                                         r  X4/vcount_reg[0]/C
                         clock pessimism              0.080    41.524    
                         clock uncertainty           -0.098    41.427    
    SLICE_X9Y15          FDCE (Setup_fdce_C_CE)      -0.205    41.222    X4/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.529    

Slack (MET) :             35.529ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.966ns (23.767%)  route 3.098ns (76.233%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.446     5.693    X4/vcount[9]_i_1_n_0
    SLICE_X9Y15          FDCE                                         r  X4/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.444    41.444    X4/clk_out
    SLICE_X9Y15          FDCE                                         r  X4/vcount_reg[1]/C
                         clock pessimism              0.080    41.524    
                         clock uncertainty           -0.098    41.427    
    SLICE_X9Y15          FDCE (Setup_fdce_C_CE)      -0.205    41.222    X4/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.529    

Slack (MET) :             35.529ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.966ns (23.767%)  route 3.098ns (76.233%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.446     5.693    X4/vcount[9]_i_1_n_0
    SLICE_X9Y15          FDCE                                         r  X4/vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.444    41.444    X4/clk_out
    SLICE_X9Y15          FDCE                                         r  X4/vcount_reg[7]/C
                         clock pessimism              0.080    41.524    
                         clock uncertainty           -0.098    41.427    
    SLICE_X9Y15          FDCE (Setup_fdce_C_CE)      -0.205    41.222    X4/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         41.222    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 35.529    

Slack (MET) :             35.620ns  (required time - arrival time)
  Source:                 X4/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.966ns (24.092%)  route 3.044ns (75.908%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.628     1.628    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.419     2.047 f  X4/hcount_reg[1]/Q
                         net (fo=7, routed)           0.912     2.960    X4/hcount_reg_n_0_[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.299     3.259 r  X4/hsync_i_2/O
                         net (fo=2, routed)           0.643     3.902    X4/hsync_i_2_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.026 r  X4/hcount[9]_i_3/O
                         net (fo=5, routed)           1.096     5.123    X4/hcount[9]_i_3_n_0
    SLICE_X8Y15          LUT2 (Prop_lut2_I0_O)        0.124     5.247 r  X4/vcount[9]_i_1/O
                         net (fo=10, routed)          0.391     5.638    X4/vcount[9]_i_1_n_0
    SLICE_X8Y15          FDCE                                         r  X4/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         1.444    41.444    X4/clk_out
    SLICE_X8Y15          FDCE                                         r  X4/vcount_reg[8]/C
                         clock pessimism              0.080    41.524    
                         clock uncertainty           -0.098    41.427    
    SLICE_X8Y15          FDCE (Setup_fdce_C_CE)      -0.169    41.258    X4/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                 35.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.237%)  route 0.079ns (35.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.580     0.580    S1/clk_out
    SLICE_X7Y24          FDCE                                         r  S1/s_data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  S1/s_data_out_reg[16]/Q
                         net (fo=3, routed)           0.079     0.799    S1/Q[15]
    SLICE_X6Y24          FDRE                                         r  S1/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.848     0.848    S1/clk_out
    SLICE_X6Y24          FDRE                                         r  S1/data_out_reg[16]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.076     0.669    S1/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.580     0.580    S1/clk_out
    SLICE_X7Y25          FDCE                                         r  S1/s_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  S1/s_data_out_reg[8]/Q
                         net (fo=3, routed)           0.112     0.833    S1/Q[7]
    SLICE_X4Y25          FDRE                                         r  S1/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.848     0.848    S1/clk_out
    SLICE_X4Y25          FDRE                                         r  S1/data_out_reg[8]/C
                         clock pessimism             -0.255     0.593    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.076     0.669    S1/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 S0/D3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.960%)  route 0.105ns (36.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.581     0.581    S0/clk_out
    SLICE_X5Y26          FDRE                                         r  S0/D3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  S0/D3_reg/Q
                         net (fo=31, routed)          0.105     0.826    S0/D3
    SLICE_X4Y26          LUT5 (Prop_lut5_I3_O)        0.045     0.871 r  S0/s_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.871    S1/D[6]
    SLICE_X4Y26          FDCE                                         r  S1/s_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.849     0.849    S1/clk_out
    SLICE_X4Y26          FDCE                                         r  S1/s_data_out_reg[6]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092     0.686    S1/s_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 X4/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/pixel_xcoord_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.711%)  route 0.132ns (48.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.589     0.589    X4/clk_out
    SLICE_X7Y14          FDCE                                         r  X4/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  X4/hcount_reg[8]/Q
                         net (fo=6, routed)           0.132     0.861    X4/hcount_reg_n_0_[8]
    SLICE_X5Y14          FDRE                                         r  X4/pixel_xcoord_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.859     0.859    X4/clk_out
    SLICE_X5Y14          FDRE                                         r  X4/pixel_xcoord_reg[8]/C
                         clock pessimism             -0.255     0.604    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070     0.674    X4/pixel_xcoord_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.134%)  route 0.158ns (52.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.580     0.580    S1/clk_out
    SLICE_X7Y25          FDCE                                         r  S1/s_data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  S1/s_data_out_reg[13]/Q
                         net (fo=3, routed)           0.158     0.879    S1/Q[12]
    SLICE_X6Y24          FDRE                                         r  S1/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.848     0.848    S1/clk_out
    SLICE_X6Y24          FDRE                                         r  S1/data_out_reg[13]/C
                         clock pessimism             -0.234     0.614    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.076     0.690    S1/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 X4/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/pixel_xcoord_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.967%)  route 0.136ns (49.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.589     0.589    X4/clk_out
    SLICE_X7Y15          FDCE                                         r  X4/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  X4/hcount_reg[5]/Q
                         net (fo=9, routed)           0.136     0.865    X4/hcount_reg_n_0_[5]
    SLICE_X5Y14          FDRE                                         r  X4/pixel_xcoord_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.859     0.859    X4/clk_out
    SLICE_X5Y14          FDRE                                         r  X4/pixel_xcoord_reg[5]/C
                         clock pessimism             -0.255     0.604    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070     0.674    X4/pixel_xcoord_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.784%)  route 0.126ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.583     0.583    S1/clk_out
    SLICE_X4Y27          FDCE                                         r  S1/s_data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     0.724 r  S1/s_data_out_reg[24]/Q
                         net (fo=3, routed)           0.126     0.850    S1/Q[23]
    SLICE_X6Y26          FDRE                                         r  S1/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.849     0.849    S1/clk_out
    SLICE_X6Y26          FDRE                                         r  S1/data_out_reg[24]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.063     0.657    S1/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 S1/clk_cycle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/clk_cycle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.554     0.554    S1/clk_out
    SLICE_X9Y26          FDCE                                         r  S1/clk_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.695 f  S1/clk_cycle_reg[2]/Q
                         net (fo=8, routed)           0.142     0.837    S1/clk_cycle[2]
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.045     0.882 r  S1/clk_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.882    S1/clk_cycle[0]_i_1_n_0
    SLICE_X8Y26          FDCE                                         r  S1/clk_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.821     0.821    S1/clk_out
    SLICE_X8Y26          FDCE                                         r  S1/clk_cycle_reg[0]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.120     0.687    S1/clk_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.583     0.583    S1/clk_out
    SLICE_X4Y27          FDCE                                         r  S1/s_data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     0.724 r  S1/s_data_out_reg[23]/Q
                         net (fo=3, routed)           0.124     0.848    S1/Q[22]
    SLICE_X6Y26          FDRE                                         r  S1/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.849     0.849    S1/clk_out
    SLICE_X6Y26          FDRE                                         r  S1/data_out_reg[23]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.052     0.646    S1/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 X4/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/pixel_xcoord_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.597%)  route 0.132ns (48.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.589     0.589    X4/clk_out
    SLICE_X5Y15          FDCE                                         r  X4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  X4/hcount_reg[0]/Q
                         net (fo=8, routed)           0.132     0.862    X4/hcount_reg_n_0_[0]
    SLICE_X4Y15          FDRE                                         r  X4/pixel_xcoord_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=122, routed)         0.858     0.858    X4/clk_out
    SLICE_X4Y15          FDRE                                         r  X4/pixel_xcoord_reg[0]/C
                         clock pessimism             -0.256     0.602    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.055     0.657    X4/pixel_xcoord_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y27      S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y26      S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y26      S0/D3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y26      S1/clk_cycle_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y26      S1/clk_cycle_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y26      S1/clk_cycle_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y26      S1/clk_cycle_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y26      S1/clk_cycle_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y27      S0/D1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y26      S1/clk_cycle_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      S1/clk_cycle_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      S1/clk_cycle_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      S1/clk_cycle_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y26      S1/clk_cycle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      S1/data_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      S1/data_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      S1/data_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      S1/data_out_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      X4/rgb_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y27      S0/D1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y27      S0/D1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



