Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 21 15:42:40 2025
| Host         : LAPTOP-4TJH4QHR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           11 |
| No           | No                    | Yes                    |              24 |           15 |
| No           | Yes                   | No                     |              87 |           27 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                           Enable Signal                           |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|  inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_1__2_n_0 |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_1__1_n_0 |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_1__0_n_0 |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_1_n_0    |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_2__2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_OUT_reg_LDC_i_1__2_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_1__1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_1__0_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_OUT_reg_LDC_i_2__0_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_OUT_reg_LDC_i_2__1_n_0 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_OUT_reg_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote0/logic_prev_i_1_n_0    |                                                                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote1/logic_prev_i_1__0_n_0 |                                                                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote2/logic_prev_i_1__1_n_0 |                                                                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                                                            | inst_SelectorPiso/BotoneraAnti/Antirrebote3/logic_prev_i_1__2_n_0 |                                                                          |                1 |              1 |         1.00 |
|  inst_FSM/TEMPORIZADOR_INST/E[0]                                          |                                                                   |                                                                          |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_FSM/TEMPORIZADOR_INST/RST                                           |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_anim_error/cuenta[0]_i_1__2_n_0                                     |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_anim_abierto/cuenta[0]_i_1_n_0                                      |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                                                            |                                                                   |                                                                          |               10 |             21 |         2.10 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_anim_cerrar/cuenta[0]_i_1__1_n_0                                    |                6 |             24 |         4.00 |
|  CLK_IBUF_BUFG                                                            |                                                                   | inst_anim_marcha/cuenta[0]_i_1__0_n_0                                    |                7 |             25 |         3.57 |
|  CLK_IBUF_BUFG                                                            | inst_FSM/TEMPORIZADOR_INST/counter[0]_i_1_n_0                     | inst_FSM/TEMPORIZADOR_INST/RST                                           |                8 |             32 |         4.00 |
+---------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+


