Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab6/Counter0_9_isim_beh.exe -prj /home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab6/Counter0_9_beh.prj work.Counter0_9 work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Analyzing Verilog file "/home/phuwit/Programming/KMITL-DigitalSystemsFundamentals/Lab6/Counter0_9.vf" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83192 KB
Fuse CPU Usage: 2220 ms
Compiling module FJKC_HXILINX_Counter0_9
Compiling module GND
Compiling module AND2B1
Compiling module AND2
Compiling module AND3
Compiling module AND4B2
Compiling module Counter0_9
Compiling module glbl
Time Resolution for simulation is 1ps.
FATAL_ERROR:Simulator:Fuse.cpp:209:1.133 - Failed to compile one of the generated C files.

   Please recompile with -mt off -v 1 switch to identify which design unit failed.  For technical support on this issue, please visit http://www.xilinx.com/support.
