GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\git programing projects\SysVerilog\Uart_FSM\src\fms_uart.sv'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX2582) : Parameter 'FREQ' declared inside compilation unit '$unit_c__git_programing_projects_sysverilog_uart_fsm_src_fms_uart_sv' shall be treated as localparam("C:\git programing projects\SysVerilog\Uart_FSM\src\fms_uart.sv":23)
WARN  (EX2582) : Parameter 'BAUD' declared inside compilation unit '$unit_c__git_programing_projects_sysverilog_uart_fsm_src_fms_uart_sv' shall be treated as localparam("C:\git programing projects\SysVerilog\Uart_FSM\src\fms_uart.sv":24)
WARN  (EX2582) : Parameter 'CLKS' declared inside compilation unit '$unit_c__git_programing_projects_sysverilog_uart_fsm_src_fms_uart_sv' shall be treated as localparam("C:\git programing projects\SysVerilog\Uart_FSM\src\fms_uart.sv":25)
Compiling module 'tx_uart'("C:\git programing projects\SysVerilog\Uart_FSM\src\fms_uart.sv":31)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\git programing projects\SysVerilog\Uart_FSM\src\fms_uart.sv":56)
Compiling module 'gw_gao'("C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX2420) : Latch inferred for net '**'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "tx_uart"
WARN  (EX0211) : The output port "tx" of module "tx_uart" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\git programing projects\SysVerilog\Uart_FSM\src\fms_uart.sv":31)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'address_counter[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'address_counter[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (DI0003) : Latch inferred for net 'data_out_shift_reg[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\Uart_FSM.vg" completed
[100%] Generate report file "C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\Uart_FSM_syn.rpt.html" completed
GowinSynthesis finish
