{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634727857451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634727857460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 16:34:17 2021 " "Processing started: Wed Oct 20 16:34:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634727857460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727857460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assign4 -c assign4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assign4 -c assign4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727857460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634727858032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634727858032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assign4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file assign4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign4-dflow " "Found design unit 1: assign4-dflow" {  } { { "assign4.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/assign4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869120 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign4 " "Found entity 1: assign4" {  } { { "assign4.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/assign4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727869120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "element_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file element_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 element_and-dflow " "Found design unit 1: element_and-dflow" {  } { { "element_and.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/element_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869122 ""} { "Info" "ISGN_ENTITY_NAME" "1 element_and " "Found entity 1: element_and" {  } { { "element_and.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/element_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727869122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "element_orand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file element_orand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 element_orand-dflow " "Found design unit 1: element_orand-dflow" {  } { { "element_orand.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/element_orand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869124 ""} { "Info" "ISGN_ENTITY_NAME" "1 element_orand " "Found entity 1: element_orand" {  } { { "element_orand.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/element_orand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727869124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "element_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file element_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 element_xor-dflow " "Found design unit 1: element_xor-dflow" {  } { { "element_xor.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/element_xor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869126 ""} { "Info" "ISGN_ENTITY_NAME" "1 element_xor " "Found entity 1: element_xor" {  } { { "element_xor.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/element_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727869126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pkg " "Found design unit 1: my_pkg" {  } { { "my_pkg.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/my_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727869128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-behave " "Found design unit 1: tb-behave" {  } { { "tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869130 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634727869130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727869130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assign4 " "Elaborating entity \"assign4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634727869164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g6 assign4.vhd(23) " "Verilog HDL or VHDL warning at assign4.vhd(23): object \"g6\" assigned a value but never read" {  } { { "assign4.vhd" "" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/assign4.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634727869170 "|assign4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "element_and element_and:\\generate1:0:generate11:G " "Elaborating entity \"element_and\" for hierarchy \"element_and:\\generate1:0:generate11:G\"" {  } { { "assign4.vhd" "\\generate1:0:generate11:G" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/assign4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634727869171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "element_orand element_orand:\\generate1:0:generate11:C " "Elaborating entity \"element_orand\" for hierarchy \"element_orand:\\generate1:0:generate11:C\"" {  } { { "assign4.vhd" "\\generate1:0:generate11:C" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/assign4.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634727869173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "element_xor element_xor:\\generate1:0:generate11:p " "Elaborating entity \"element_xor\" for hierarchy \"element_xor:\\generate1:0:generate11:p\"" {  } { { "assign4.vhd" "\\generate1:0:generate11:p" { Text "C:/intelFPGA_lite/18.1/project files/bkadder/assign4.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634727869175 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634727870001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634727870379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634727870379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634727870432 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634727870432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634727870432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634727870432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634727870446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 16:34:30 2021 " "Processing ended: Wed Oct 20 16:34:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634727870446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634727870446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634727870446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634727870446 ""}
