head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.2
	binutils-2_24-branchpoint:1.3
	binutils-2_21_1:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.36
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.34
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.32
	binutils-2_22-branchpoint:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.30
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.28
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.26
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.24
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.22
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.20
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.18
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.2
	binutils-csl-wrs-linux-3_4_4-23:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.2
	binutils-2_17-branch:1.2.0.16
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.14
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.2.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.2
	binutils-2_16_1:1.2
	binutils-csl-arm-2005q1b:1.2
	binutils-2_16:1.2
	binutils-csl-arm-2005q1a:1.2
	binutils-csl-arm-2005q1-branch:1.2.0.10
	binutils-csl-arm-2005q1-branchpoint:1.2
	binutils-2_16-branch:1.2.0.8
	binutils-2_16-branchpoint:1.2
	csl-arm-2004-q3d:1.2
	csl-arm-2004-q3:1.2
	binutils-2_15:1.2
	binutils-2_15-branchpoint:1.2
	csl-arm-2004-q1a:1.2
	csl-arm-2004-q1:1.2
	binutils-2_15-branch:1.2.0.6
	cagney_bfdfile-20040213-branch:1.2.0.4
	cagney_bfdfile-20040213-branchpoint:1.2
	cagney_bigcore-20040122-branch:1.2.0.2
	cagney_bigcore-20040122-branchpoint:1.2
	csl-arm-2003-q4:1.2
	binutils-2_14:1.1
	binutils-2_14-branch:1.1.0.4
	binutils-2_14-branchpoint:1.1
	binutils-2_13_2_1:1.1
	binutils-2_13_2:1.1
	binutils-2_13_1:1.1
	binutils-2_13:1.1
	binutils-2_13-branchpoint:1.1
	binutils-2_13-branch:1.1.0.2
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2013.08.23.07.54.18;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2003.08.02.11.34.30;	author amodra;	state Exp;
branches;
next	1.1;

1.1
date	2002.05.24.03.05.50;	author trix;	state Exp;
branches;
next	;


desc
@@


1.3
log
@	PR binutils/15834
	Fix typos:
---
 bfd/bfdio.c                                  |  2 +-
 bfd/elf32-spu.c                              |  2 +-
 bfd/elfnn-aarch64.c                          |  2 +-
 binutils/od-xcoff.c                          |  2 +-
 config/tcl.m4                                |  2 +-
 gas/config/tc-ia64.c                         |  2 +-
 gas/config/tc-sparc.c                        |  2 +-
 gas/config/tc-z80.c                          | 12 ++++++------
 gas/doc/c-i386.texi                          |  6 +++---
 gas/doc/c-m32r.texi                          |  2 +-
 gas/testsuite/gas/d10v/instruction_packing.d |  2 +-
 gas/testsuite/gas/z80/atend.d                |  2 +-
 gold/object.h                                |  2 +-
 include/gdb/remote-sim.h                     |  2 +-
 include/opcode/ChangeLog                     |  2 +-
 include/opcode/i960.h                        |  2 +-
 ld/testsuite/ld-mips-elf/mips16-pic-1.inc    |  2 +-
 opcodes/aarch64-asm.c                        |  2 +-
 opcodes/aarch64-dis.c                        |  2 +-
 opcodes/msp430-dis.c                         |  2 +-
@
text
@#objdump: -Dr
#name: D10V instruction packing
#as: -W

.*: +file format elf32-d10v

Disassembly of section .text:

00000000 <main>:
   0:	2f 00 5e 00 	nop		||	nop	

00000004 <FM00_IU_MU>:
   4:	30 23 24 02 	ld	r2, @@r3	||	sra	r0, r1
   8:	24 11 a4 02 	bra.s	94 <test_end>	||	sra	r0, r1

0000000c <FM00_MU_IU>:
   c:	30 23 24 02 	ld	r2, @@r3	||	sra	r0, r1
  10:	24 10 a4 02 	bra.s	94 <test_end>	||	sra	r0, r1

00000014 <FM00_IM_MU>:
  14:	30 23 02 8a 	ld	r2, @@r3	||	add	r4, r5
  18:	24 0f 82 8a 	bra.s	94 <test_end>	||	add	r4, r5

0000001c <FM00_IM_IU>:
  1c:	01 45 24 02 	add	r4, r5	||	sra	r0, r1
  20:	01 45 2c ce 	add	r4, r5	||	mulx	a0, r6, r7

00000024 <FM00_MU_IM>:
  24:	30 23 02 8a 	ld	r2, @@r3	||	add	r4, r5
  28:	24 0d 82 8a 	bra.s	94 <test_end>	||	add	r4, r5

0000002c <FM00_IU_IM>:
  2c:	01 45 24 02 	add	r4, r5	||	sra	r0, r1
  30:	01 45 2c ce 	add	r4, r5	||	mulx	a0, r6, r7

00000034 <FM01_IU_MU>:
  34:	b0 23 24 02 	ld	r2, @@r3	<-	sra	r0, r1
  38:	a4 0b a4 02 	bra.s	94 <test_end>	<-	sra	r0, r1

0000003c <FM01_MU_IU>:
  3c:	70 23 24 02 	ld	r2, @@r3	->	sra	r0, r1
  40:	64 0a a4 02 	bra.s	94 <test_end>	->	sra	r0, r1

00000044 <FM01_IM_MU>:
  44:	41 45 60 46 	add	r4, r5	->	ld	r2, @@r3
  48:	41 45 48 13 	add	r4, r5	->	bra.s	94 <test_end>

0000004c <FM01_IM_IU>:
  4c:	41 45 24 02 	add	r4, r5	->	sra	r0, r1
  50:	41 45 2c ce 	add	r4, r5	->	mulx	a0, r6, r7

00000054 <FM01_MU_IM>:
  54:	70 23 02 8a 	ld	r2, @@r3	->	add	r4, r5
  58:	64 07 82 8a 	bra.s	94 <test_end>	->	add	r4, r5

0000005c <FM01_IU_IM>:
  5c:	81 45 24 02 	add	r4, r5	<-	sra	r0, r1
  60:	81 45 2c ce 	add	r4, r5	<-	mulx	a0, r6, r7

00000064 <FM10_IU_MU>:
  64:	70 23 24 02 	ld	r2, @@r3	->	sra	r0, r1
  68:	64 05 a4 02 	bra.s	94 <test_end>	->	sra	r0, r1

0000006c <FM10_MU_IU>:
  6c:	b0 23 24 02 	ld	r2, @@r3	<-	sra	r0, r1
  70:	a4 04 a4 02 	bra.s	94 <test_end>	<-	sra	r0, r1

00000074 <FM10_IM_MU>:
  74:	70 23 02 8a 	ld	r2, @@r3	->	add	r4, r5
  78:	64 03 82 8a 	bra.s	94 <test_end>	->	add	r4, r5

0000007c <FM10_IM_IU>:
  7c:	81 45 24 02 	add	r4, r5	<-	sra	r0, r1
  80:	81 45 2c ce 	add	r4, r5	<-	mulx	a0, r6, r7

00000084 <FM10_MU_IM>:
  84:	b0 23 02 8a 	ld	r2, @@r3	<-	add	r4, r5
  88:	a4 01 82 8a 	bra.s	94 <test_end>	<-	add	r4, r5

0000008c <FM10_IU_IM>:
  8c:	92 01 02 8a 	sra	r0, r1	<-	add	r4, r5
  90:	96 67 02 8a 	mulx	a0, r6, r7	<-	add	r4, r5

00000094 <test_end>:
  94:	26 0d 5e 00 	jmp	r13	||	nop	
@


1.2
log
@Adjust for objdump -d change.
@
text
@d2 1
a2 1
#name: D10V intruction packing
@


1.1
log
@New d10v tests.
@
text
@a85 1
Disassembly of section .data:
@

