<html><head><title>Icestorm: FCVTMU (scalar, D to W) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>FCVTMU (scalar, D to W)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  fcvtmu w0, d0</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 2.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1037</td><td>3001</td><td>1001</td><td>2000</td><td>2000</td><td>11000</td><td>2000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Code:</p><pre>  fcvtmu w0, d0
  fmov d0, x0</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.0127</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>100313</td><td>40130</td><td>10109</td><td>20015</td><td>10006</td><td>102</td><td>20090</td><td>10034</td><td>300</td><td>1548583</td><td>2581266</td><td>30194</td><td>200</td><td>10036</td><td>20076</td><td>202</td><td>10053</td><td>20113</td><td>10008</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100305</td><td>40128</td><td>10107</td><td>20014</td><td>10007</td><td>100</td><td>20090</td><td>10035</td><td>300</td><td>1548679</td><td>2581402</td><td>30195</td><td>200</td><td>10037</td><td>20075</td><td>200</td><td>10056</td><td>20112</td><td>10007</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100216</td><td>40123</td><td>10109</td><td>20009</td><td>10005</td><td>104</td><td>20060</td><td>10036</td><td>300</td><td>1548497</td><td>2581038</td><td>30196</td><td>200</td><td>10038</td><td>20078</td><td>200</td><td>10019</td><td>20041</td><td>10003</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100306</td><td>40128</td><td>10107</td><td>20013</td><td>10008</td><td>100</td><td>20090</td><td>10034</td><td>300</td><td>1548658</td><td>2581396</td><td>30194</td><td>200</td><td>10036</td><td>20076</td><td>200</td><td>10036</td><td>20076</td><td>10005</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30205</td><td>100522</td><td>40154</td><td>10114</td><td>20025</td><td>10015</td><td>102</td><td>20178</td><td>10052</td><td>306</td><td>1549644</td><td>2582893</td><td>30244</td><td>202</td><td>10054</td><td>20111</td><td>200</td><td>10038</td><td>20078</td><td>10005</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100122</td><td>40110</td><td>10103</td><td>20005</td><td>10002</td><td>100</td><td>20030</td><td>10036</td><td>300</td><td>1548651</td><td>2581278</td><td>30196</td><td>200</td><td>10038</td><td>20074</td><td>204</td><td>10074</td><td>20149</td><td>10011</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100032</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10086</td><td>313</td><td>1551684</td><td>2586453</td><td>30340</td><td>204</td><td>10090</td><td>20183</td><td>200</td><td>10072</td><td>20150</td><td>10009</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100401</td><td>40137</td><td>10109</td><td>20018</td><td>10010</td><td>100</td><td>20120</td><td>10087</td><td>307</td><td>1551301</td><td>2585677</td><td>30339</td><td>202</td><td>10092</td><td>20184</td><td>204</td><td>10126</td><td>20256</td><td>10017</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100490</td><td>40150</td><td>10115</td><td>20023</td><td>10012</td><td>104</td><td>20150</td><td>10071</td><td>307</td><td>1550798</td><td>2584890</td><td>30293</td><td>202</td><td>10076</td><td>20150</td><td>200</td><td>10089</td><td>20183</td><td>10011</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>100032</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10051</td><td>300</td><td>1549862</td><td>2583303</td><td>30241</td><td>200</td><td>10052</td><td>20112</td><td>202</td><td>10036</td><td>20076</td><td>10006</td><td>10000</td><td>10000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.0052</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>100032</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1546336</td><td>2578206</td><td>30010</td><td>20</td><td>10002</td><td>20004</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100625</td><td>40065</td><td>10023</td><td>20028</td><td>10014</td><td>10</td><td>20180</td><td>10068</td><td>30</td><td>1550264</td><td>2584820</td><td>30198</td><td>20</td><td>10068</td><td>20144</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100306</td><td>40038</td><td>10017</td><td>20012</td><td>10009</td><td>10</td><td>20090</td><td>10018</td><td>30</td><td>1547343</td><td>2579827</td><td>30058</td><td>20</td><td>10019</td><td>20041</td><td>22</td><td>10035</td><td>20073</td><td>10006</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>101740</td><td>40173</td><td>10047</td><td>20081</td><td>10045</td><td>10</td><td>20540</td><td>10104</td><td>30</td><td>1552935</td><td>2589218</td><td>30294</td><td>20</td><td>10105</td><td>20216</td><td>20</td><td>10018</td><td>20035</td><td>10003</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100213</td><td>40029</td><td>10015</td><td>20008</td><td>10006</td><td>10</td><td>20060</td><td>10036</td><td>30</td><td>1548202</td><td>2581330</td><td>30106</td><td>20</td><td>10038</td><td>20074</td><td>20</td><td>10055</td><td>20110</td><td>10007</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100137</td><td>40020</td><td>10013</td><td>20005</td><td>10002</td><td>10</td><td>20030</td><td>10053</td><td>30</td><td>1548966</td><td>2582665</td><td>30153</td><td>20</td><td>10054</td><td>20108</td><td>20</td><td>10072</td><td>20144</td><td>10008</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100414</td><td>40047</td><td>10019</td><td>20017</td><td>10011</td><td>10</td><td>20120</td><td>10017</td><td>30</td><td>1551767</td><td>2586613</td><td>30057</td><td>20</td><td>10017</td><td>20036</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100032</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1546346</td><td>2578206</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100120</td><td>40020</td><td>10013</td><td>20004</td><td>10003</td><td>10</td><td>20030</td><td>10000</td><td>30</td><td>1546346</td><td>2578206</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10199</td><td>20396</td><td>10023</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>100459</td><td>40056</td><td>10021</td><td>20024</td><td>10011</td><td>10</td><td>20150</td><td>10000</td><td>30</td><td>1546414</td><td>2578310</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10053</td><td>20112</td><td>10005</td><td>10000</td><td>10000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  fcvtmu w0, d8
  fcvtmu w1, d8
  fcvtmu w2, d8
  fcvtmu w3, d8
  fcvtmu w4, d8
  fcvtmu w5, d8
  fcvtmu w6, d8
  fcvtmu w7, d8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x8, 9</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0005</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>80057</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880278</td><td>160156</td><td>200</td><td>0</td><td>160066</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>80037</td><td>240103</td><td>80101</td><td>160002</td><td>100</td><td>160008</td><td>0</td><td>300</td><td>0</td><td>880041</td><td>160108</td><td>200</td><td>0</td><td>160012</td><td>200</td><td>160012</td><td>80001</td><td>80000</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0005</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>80062</td><td>240013</td><td>80011</td><td>160002</td><td>10</td><td>160008</td><td>30</td><td>880041</td><td>160018</td><td>20</td><td>160012</td><td>20</td><td>160012</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160054</td><td>80015</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160025</td><td>80074</td><td>240065</td><td>80025</td><td>160040</td><td>10</td><td>160058</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>80037</td><td>240011</td><td>80011</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>880000</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160068</td><td>80015</td><td>80000</td><td>80010</td></tr></table></div></div></div></div></body></html>