<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon May  8 11:04:06 2023" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-10:part0:1.1" DEVICE="7z010" NAME="Atg_ram" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="btn" SIGIS="undef" SIGNAME="External_Ports_btn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Ram_IP_0" PORT="btn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_value">
      <CONNECTIONS>
        <CONNECTION INSTANCE="op_choser_0" PORT="value"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="button_state" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_button_state">
      <CONNECTIONS>
        <CONNECTION INSTANCE="op_choser_0" PORT="button_state"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led1" SIGIS="undef" SIGNAME="selector_led2_0_led1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selector_led2_0" PORT="led1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led2" SIGIS="undef" SIGNAME="selector_led2_0_led2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selector_led2_0" PORT="led2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led3" SIGIS="undef" SIGNAME="selector_led2_0_led3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selector_led2_0" PORT="led3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_R" SIGIS="undef" SIGNAME="selector_led2_0_led_R">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selector_led2_0" PORT="led_R"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_G" SIGIS="undef" SIGNAME="selector_led2_0_led_G">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selector_led2_0" PORT="led_G"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_B" SIGIS="undef" SIGNAME="selector_led2_0_led_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="selector_led2_0" PORT="led_B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_verif_out" SIGIS="undef" SIGNAME="verif_led_or_0_led_verif_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="verif_led_or_0" PORT="led_verif_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="operator_full_2" PORT="clk"/>
        <CONNECTION INSTANCE="op_choser_0" PORT="clk"/>
        <CONNECTION INSTANCE="operator_full_1" PORT="clk"/>
        <CONNECTION INSTANCE="operator_full_0" PORT="clk"/>
        <CONNECTION INSTANCE="selector_led2_0" PORT="clk"/>
        <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="5" FULLNAME="/Ram_IP_0" HWVERSION="1.0" INSTANCE="Ram_IP_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Ram_IP" VLNV="xilinx.com:user:Ram_IP:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S00_AXI_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_S00_AXI_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_Ram_IP_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="btn" SIGIS="undef" SIGNAME="External_Ports_btn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="led_selec" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_led_selec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="selector_led2_0" PORT="led_selector"/>
            <CONNECTION INSTANCE="op_choser_0" PORT="led_select"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ngate_0_reset_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ngate_0" PORT="reset_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="m_axi_lite_ch1_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_traffic_gen_0_M_AXI_LITE_CH1" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WIZ_NUM_REG" VALUE="4"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Atg_ram_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/axi_traffic_gen_0" HWVERSION="3.0" INSTANCE="axi_traffic_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_traffic_gen" VLNV="xilinx.com:ip:axi_traffic_gen:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_traffic_gen;v=v3_0;d=pg125-axi-traffic-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ZERO_INVALID" VALUE="1"/>
        <PARAMETER NAME="C_NO_EXCL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_AWUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_ARUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_AWUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_ARUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS1_HAS_TKEEP" VALUE="1"/>
        <PARAMETER NAME="C_AXIS1_HAS_TSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXIS2_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_AXIS2_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_ATG_BASIC_AXI4" VALUE="0"/>
        <PARAMETER NAME="C_ATG_REPEAT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_ATG_HLTP_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC" VALUE="0"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT" VALUE="0"/>
        <PARAMETER NAME="C_ATG_SYSTEM_TEST" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STREAMING" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STREAMING_MST_ONLY" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STREAMING_MST_LPBK" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STREAMING_SLV_LPBK" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STREAMING_MAX_LEN_BITS" VALUE="16"/>
        <PARAMETER NAME="C_ATG_STREAMING_MEM_FILE" VALUE="no_mem_file_loaded"/>
        <PARAMETER NAME="C_ATG_AXIS_DATA_GEN_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SPARSE_EN" VALUE="1"/>
        <PARAMETER NAME="C_ATG_SLAVE_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_ADDRESS" VALUE="0x0000000012A00000"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_ADDRESS" VALUE="0x0000000013A00000"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_HIGH_ADDRESS" VALUE="0x0000000012A00FFF"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_HIGH_ADDRESS" VALUE="0x0000000013A00FFF"/>
        <PARAMETER NAME="C_ATG_STATIC_INCR" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC_EN_READ" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STATIC_EN_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STATIC_FREE_RUN" VALUE="1"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_PIPELINE" VALUE="3"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_PIPELINE" VALUE="3"/>
        <PARAMETER NAME="C_ATG_STATIC_TRANGAP" VALUE="0"/>
        <PARAMETER NAME="C_ATG_STATIC_LENGTH" VALUE="16"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_DATA_MIF" VALUE="Atg_ram_axi_traffic_gen_0_0_data.mem"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_ADDR_MIF" VALUE="Atg_ram_axi_traffic_gen_0_0_addr.mem"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_CTRL_MIF" VALUE="Atg_ram_axi_traffic_gen_0_0_ctrl.mem"/>
        <PARAMETER NAME="C_ATG_SYSTEM_INIT_MASK_MIF" VALUE="Atg_ram_axi_traffic_gen_0_0_mask.mem"/>
        <PARAMETER NAME="C_ATG_MIF_DATA_DEPTH" VALUE="16"/>
        <PARAMETER NAME="C_ATG_MIF_ADDR_BITS" VALUE="4"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CMD_MAX_RETRY" VALUE="2147483647"/>
        <PARAMETER NAME="C_ATG_SYSTEM_TEST_MAX_CLKS" VALUE="5000"/>
        <PARAMETER NAME="C_ATG_SYSTEM_MAX_CHANNELS" VALUE="&quot;00000000000000000000000000000001&quot;"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH1_LOW" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH1_HIGH" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH2_LOW" VALUE="0x00000100"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH2_HIGH" VALUE="0x000001FF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH3_LOW" VALUE="0x00000200"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH3_HIGH" VALUE="0x000002FF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH4_LOW" VALUE="0x00000300"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH4_HIGH" VALUE="0x000003FF"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH5_LOW" VALUE="0x00000400"/>
        <PARAMETER NAME="C_ATG_SYSTEM_CH5_HIGH" VALUE="0x000004FF"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM0_F" VALUE="Atg_ram_axi_traffic_gen_0_0_default_cmdram.mem"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM1_F" VALUE="NONE"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM2_F" VALUE="NONE"/>
        <PARAMETER NAME="C_RAMINIT_CMDRAM3_F" VALUE="NONE"/>
        <PARAMETER NAME="C_RAMINIT_SRAM0_F" VALUE="Atg_ram_axi_traffic_gen_0_0_default_mstram.mem"/>
        <PARAMETER NAME="C_RAMINIT_PARAMRAM0_F" VALUE="Atg_ram_axi_traffic_gen_0_0_default_prmram.mem"/>
        <PARAMETER NAME="C_RAMINIT_ADDRRAM0_F" VALUE="Atg_ram_axi_traffic_gen_0_0_default_addrram.mem"/>
        <PARAMETER NAME="C_REPEAT_COUNT" VALUE="254"/>
        <PARAMETER NAME="C_STRM_DATA_SEED" VALUE="0xABCD"/>
        <PARAMETER NAME="C_AXI_WR_ADDR_SEED" VALUE="0x7C9B"/>
        <PARAMETER NAME="C_AXI_RD_ADDR_SEED" VALUE="0x5A5A"/>
        <PARAMETER NAME="C_READ_ONLY" VALUE="0"/>
        <PARAMETER NAME="C_WRITE_ONLY" VALUE="0"/>
        <PARAMETER NAME="ATG_VERSAL_400" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_axi_traffic_gen_0_0"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_STATIC_WR_HIGH_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_STATIC_RD_HIGH_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_ATG_STATIC_HLTP_INCR" VALUE="false"/>
        <PARAMETER NAME="C_ATG_STATIC_LENGTH_INCR" VALUE="16"/>
        <PARAMETER NAME="C_ATG_MODE" VALUE="AXI4-Lite"/>
        <PARAMETER NAME="C_ATG_MODE_L2" VALUE="Advanced"/>
        <PARAMETER NAME="C_AXIS_MODE" VALUE="Master Only"/>
        <PARAMETER NAME="C_ATG_SYSINIT_MODES" VALUE="System_Test"/>
        <PARAMETER NAME="C_ATG_STATIC_CH_SELECT" VALUE="Read_Write"/>
        <PARAMETER NAME="TRAFFIC_PROFILE" VALUE="Video"/>
        <PARAMETER NAME="VIDEO_HSIZE" VALUE="1920"/>
        <PARAMETER NAME="VIDEO_VSIZE" VALUE="1080"/>
        <PARAMETER NAME="VIDEO_FRAME_RATE" VALUE="60"/>
        <PARAMETER NAME="VIDEO_PIXEL_BITS" VALUE="8"/>
        <PARAMETER NAME="VIDEO_FORMAT" VALUE="6"/>
        <PARAMETER NAME="ETHERNET_SPEED" VALUE="1000"/>
        <PARAMETER NAME="ETHERNET_LOAD" VALUE="50"/>
        <PARAMETER NAME="USB_MODE" VALUE="ISOC"/>
        <PARAMETER NAME="USB_LOAD" VALUE="50"/>
        <PARAMETER NAME="PCIE_LANES" VALUE="1"/>
        <PARAMETER NAME="PCIE_LANE_RATE" VALUE="2.5"/>
        <PARAMETER NAME="DATA_SIZE_AVG" VALUE="32"/>
        <PARAMETER NAME="DATA_SIZE_MIN" VALUE="1"/>
        <PARAMETER NAME="DATA_SIZE_MAX" VALUE="256"/>
        <PARAMETER NAME="DATA_TRAFFIC_PATTERN" VALUE="Random"/>
        <PARAMETER NAME="DATA_TRANS_GAP" VALUE="Fixed"/>
        <PARAMETER NAME="DATA_ITG_GAP" VALUE="5"/>
        <PARAMETER NAME="DATA_TRANS_TYPE" VALUE="Read_Write"/>
        <PARAMETER NAME="DATA_READ_SHARE" VALUE="50"/>
        <PARAMETER NAME="DATA_WRITE_SHARE" VALUE="50"/>
        <PARAMETER NAME="DATA_TRANS_SEED" VALUE="1"/>
        <PARAMETER NAME="PCIE_LOAD" VALUE="50"/>
        <PARAMETER NAME="DATA_ADDRESS_MODE" VALUE="Fixed"/>
        <PARAMETER NAME="MASTER_AXI_WIDTH" VALUE="32"/>
        <PARAMETER NAME="MASTER_HIGH_ADDRESS" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="MASTER_BASE_ADDRESS" VALUE="0x00000000"/>
        <PARAMETER NAME="MASTER_HIGH_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="MASTER_BASE_ADDRESS_EXT" VALUE="0x00000000"/>
        <PARAMETER NAME="ATG_OPTIONS" VALUE="Custom"/>
        <PARAMETER NAME="ATG_HLT_STATIC_LENGTH" VALUE="16"/>
        <PARAMETER NAME="ATG_HLT_STATIC_LENGTH_INCR" VALUE="16"/>
        <PARAMETER NAME="ATG_HLT_CH_SELECT" VALUE="Read_Write"/>
        <PARAMETER NAME="ATG_CLK_FREQ_MHZ" VALUE="100.000"/>
        <PARAMETER NAME="C_EXTENDED_ADDRESS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXTENDED_ADDRESS_WIDTH_HLT" VALUE="32"/>
        <PARAMETER NAME="STRM_DATA_SEED" VALUE="0xABCD"/>
        <PARAMETER NAME="AXI_WR_ADDR_SEED" VALUE="0x7C9B"/>
        <PARAMETER NAME="AXI_RD_ADDR_SEED" VALUE="0x5A5A"/>
        <PARAMETER NAME="ATG_AXIS_DATA_GEN_TYPE" VALUE="Seed_Based"/>
        <PARAMETER NAME="ATG_STREAMING_MEM_FILE" VALUE="no_mem_file_loaded"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ngate_0_reset_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ngate_0" PORT="reset_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_ch1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_lite_ch1_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_awvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_awready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_ch1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_lite_ch1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_wvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_wready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_lite_ch1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_bvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_bready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_lite_ch1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_arvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_arready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_lite_ch1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_lite_ch1_rvalid" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_lite_ch1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_lite_ch1_rready" SIGIS="undef" SIGNAME="Ram_IP_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="done" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="status" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_traffic_gen_0_M_AXI_LITE_CH1" DATAWIDTH="32" NAME="M_AXI_LITE_CH1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="Atg_ram_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_lite_ch1_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_lite_ch1_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_lite_ch1_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_lite_ch1_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_lite_ch1_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_lite_ch1_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_lite_ch1_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_lite_ch1_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_lite_ch1_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_lite_ch1_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_lite_ch1_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_lite_ch1_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_lite_ch1_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_lite_ch1_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_lite_ch1_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_lite_ch1_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_lite_ch1_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_lite_ch1_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="Ram_IP_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/ngate_0" HWVERSION="1.0" INSTANCE="ngate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ngate" VLNV="xilinx.com:user:ngate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_ngate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="O" NAME="reset_out" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ngate_0_reset_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_traffic_gen_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="s00_axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/op_choser_0" HWVERSION="1.0" INSTANCE="op_choser_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="op_choser" VLNV="xilinx.com:user:op_choser:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_op_choser_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="button_state" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_button_state">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="button_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="led_select" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_led_selec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="led_selec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="value_out_1" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_value_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_0" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="button_state_out_1" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_button_state_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_0" PORT="button_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="value_out_2" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_value_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_1" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="button_state_out_2" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_button_state_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_1" PORT="button_state"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="value_out_3" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_value_out_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_2" PORT="value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="button_state_out_3" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_button_state_out_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_2" PORT="button_state"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/operator_full_0" HWVERSION="1.0" INSTANCE="operator_full_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="operator_full" VLNV="xilinx.com:user:operator_full:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="init_period_cnt" VALUE="125000000"/>
        <PARAMETER NAME="init_semperiod_cnt" VALUE="62500000"/>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_operator_full_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_value_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="op_choser_0" PORT="value_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="button_state" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_button_state_out_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="op_choser_0" PORT="button_state_out_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_verif" SIGIS="undef" SIGNAME="operator_full_0_led_verif">
          <CONNECTIONS>
            <CONNECTION INSTANCE="verif_led_or_0" PORT="led_verif_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_pwm" SIGIS="undef" SIGNAME="operator_full_0_out_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="selector_led2_0" PORT="pwm1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/operator_full_1" HWVERSION="1.0" INSTANCE="operator_full_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="operator_full" VLNV="xilinx.com:user:operator_full:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="init_period_cnt" VALUE="125000000"/>
        <PARAMETER NAME="init_semperiod_cnt" VALUE="62500000"/>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_operator_full_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_value_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="op_choser_0" PORT="value_out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="button_state" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_button_state_out_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="op_choser_0" PORT="button_state_out_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_verif" SIGIS="undef" SIGNAME="operator_full_1_led_verif">
          <CONNECTIONS>
            <CONNECTION INSTANCE="verif_led_or_0" PORT="led_verif_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_pwm" SIGIS="undef" SIGNAME="operator_full_1_out_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="selector_led2_0" PORT="pwm2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/operator_full_2" HWVERSION="1.0" INSTANCE="operator_full_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="operator_full" VLNV="xilinx.com:user:operator_full:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="init_period_cnt" VALUE="125000000"/>
        <PARAMETER NAME="init_semperiod_cnt" VALUE="62500000"/>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_operator_full_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="value" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_value_out_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="op_choser_0" PORT="value_out_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="button_state" RIGHT="0" SIGIS="undef" SIGNAME="op_choser_0_button_state_out_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="op_choser_0" PORT="button_state_out_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_verif" SIGIS="undef" SIGNAME="operator_full_2_led_verif">
          <CONNECTIONS>
            <CONNECTION INSTANCE="verif_led_or_0" PORT="led_verif_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out_pwm" SIGIS="undef" SIGNAME="operator_full_2_out_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="selector_led2_0" PORT="pwm3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/selector_led2_0" HWVERSION="1.0" INSTANCE="selector_led2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="selector_led2" VLNV="xilinx.com:user:selector_led2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_selector_led2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="led_selector" RIGHT="0" SIGIS="undef" SIGNAME="Ram_IP_0_led_selec">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Ram_IP_0" PORT="led_selec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwm1" SIGIS="undef" SIGNAME="operator_full_0_out_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_0" PORT="out_pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwm2" SIGIS="undef" SIGNAME="operator_full_1_out_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_1" PORT="out_pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwm3" SIGIS="undef" SIGNAME="operator_full_2_out_pwm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_2" PORT="out_pwm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef" SIGNAME="selector_led2_0_led1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led2" SIGIS="undef" SIGNAME="selector_led2_0_led2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led3" SIGIS="undef" SIGNAME="selector_led2_0_led3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_R" SIGIS="undef" SIGNAME="selector_led2_0_led_R">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_R"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_G" SIGIS="undef" SIGNAME="selector_led2_0_led_G">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_G"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_B" SIGIS="undef" SIGNAME="selector_led2_0_led_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/verif_led_or_0" HWVERSION="1.0" INSTANCE="verif_led_or_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="verif_led_or" VLNV="xilinx.com:user:verif_led_or:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Atg_ram_verif_led_or_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="led_verif_1" SIGIS="undef" SIGNAME="operator_full_0_led_verif">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_0" PORT="led_verif"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="led_verif_2" SIGIS="undef" SIGNAME="operator_full_1_led_verif">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_1" PORT="led_verif"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="led_verif_3" SIGIS="undef" SIGNAME="operator_full_2_led_verif">
          <CONNECTIONS>
            <CONNECTION INSTANCE="operator_full_2" PORT="led_verif"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_verif_out" SIGIS="undef" SIGNAME="verif_led_or_0_led_verif_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_verif_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
