#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun  1 13:53:38 2022
# Process ID: 1974
# Current directory: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur
# Command line: vivado
# Log file: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/vivado.log
# Journal file: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6144.301 ; gain = 92.992 ; free physical = 5141 ; free virtual = 15529
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Processeur_behav -key {Behavioral:sim_1:Functional:Test_Processeur} -tclbatch {Test_Processeur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Processeur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Processeur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 6316.984 ; gain = 68.621 ; free physical = 3895 ; free virtual = 14895
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6326.762 ; gain = 1.992 ; free physical = 3613 ; free virtual = 14885
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} 192
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 197
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 198
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 199
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 200
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 205
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} -line 192
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} 289
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} -line 289
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} 192
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 197
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 198
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 199
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 200
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 205
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 206
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 207
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 208
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 191
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 223
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 224
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 225
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 226
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 222
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 243
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 244
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 245
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 242
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 263
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 264
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 265
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 262
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 276
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 289
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 275
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 61
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 63
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 60
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 56
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 58
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 55
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 215
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 184
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 214
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 217
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" Line 46
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 70
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 71
step
Stopped at time : 5 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 62
step
Stopped at time : 5 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 63
step
Stopped at time : 5 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 183
step
Stopped at time : 5 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 56
step
Stopped at time : 5 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 51
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 62
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 63
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 183
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 56
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 51
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 197
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 202
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 203
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 205
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Processeur_behav -key {Behavioral:sim_1:Functional:Test_Processeur} -tclbatch {Test_Processeur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Processeur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Processeur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 197
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 202
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 203
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 205
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 206
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 207
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 208
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 191
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 223
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 224
step
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 225
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 197
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 197
step
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 202
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Processeur_behav -key {Behavioral:sim_1:Functional:Test_Processeur} -tclbatch {Test_Processeur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Processeur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Processeur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} -line 192
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} 233
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 237
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" Line 46
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 70
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 71
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 57
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 61
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 63
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 65
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 216
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 65
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 68
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 61
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 71
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 63
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 237
step
Stopped at time : 115 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 62
step
Stopped at time : 115 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 63
step
Stopped at time : 115 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 183
step
Stopped at time : 115 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 56
step
Stopped at time : 115 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 51
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 62
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 63
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 183
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 56
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 51
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 195
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 198
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 203
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 204
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 206
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 207
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 208
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 209
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 191
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 224
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 225
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 226
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 227
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 223
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 244
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
run all
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 237
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" Line 46
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 70
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 71
step
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 57
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Processeur_behav -key {Behavioral:sim_1:Functional:Test_Processeur} -tclbatch {Test_Processeur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Processeur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 233
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Processeur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} -line 233
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6521.867 ; gain = 0.000 ; free physical = 3535 ; free virtual = 14815
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_donnees
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 110 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 160 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 160 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 120 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 120 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 120 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 100 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 100 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 100 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
ERROR: Index 170 out of bound 0 to 16
Time: 100 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 100 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 100 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Processeur_behav -key {Behavioral:sim_1:Functional:Test_Processeur} -tclbatch {Test_Processeur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Processeur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 170 out of bound 0 to 16
Time: 100 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Processeur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
config_webtalk -user on
set_property -name {xsim.simulate.runtime} -value {1000000ns} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 100 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6685.645 ; gain = 0.000 ; free physical = 3401 ; free virtual = 14713
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6714.668 ; gain = 0.000 ; free physical = 3362 ; free virtual = 14647
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 170 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6714.668 ; gain = 0.000 ; free physical = 3352 ; free virtual = 14637
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 38 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6714.668 ; gain = 0.000 ; free physical = 3338 ; free virtual = 14623
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 38 out of bound 0 to 16
Time: 90 ns  Iteration: 3  Process: /Test_Processeur/Label_uut/Label_Memoire_donnees/line__53
  File: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd

HDL Line: /home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd:59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} 191
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 191
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 184
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 183
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 62
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sim_1/new/Test_Processeur.vhd" Line 63
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/ALU.vhd" Line 57
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" Line 46
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 183
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Banc_registres.vhd" Line 56
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 51
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} -line 191
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 194
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 198
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 199
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 200
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 201
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 206
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 207
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 208
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 209
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 191
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 192
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 224
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 225
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 226
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 227
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 223
step
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 244
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} -line 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6793.691 ; gain = 4.996 ; free physical = 3223 ; free virtual = 14561
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 80 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 90 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 80 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
run all
Stopped at time : 90 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" Line 193
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd} -line 193
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 80 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 80 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 80 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6820.703 ; gain = 0.000 ; free physical = 3230 ; free virtual = 14564
run all
Stopped at time : 2680 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {500ns} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 80 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
run all
Stopped at time : 2680 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} -line 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
run all
Stopped at time : 2600 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
run all
Stopped at time : 5160 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6857.723 ; gain = 4.984 ; free physical = 3253 ; free virtual = 14587
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 80 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
run all
Stopped at time : 2680 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 59
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} -line 59
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6921.773 ; gain = 0.000 ; free physical = 3257 ; free virtual = 14591
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instructions
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} 60
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} -line 60
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 90 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 100 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
step
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 55
run all
Stopped at time : 130 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 140 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 150 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 160 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 170 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 180 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 190 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 90 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 100 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 130 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 140 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 150 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 160 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 90 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 100 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 130 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 140 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 150 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 10 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 20 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 30 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 40 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 50 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 60 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 70 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 90 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 100 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 110 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 120 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 130 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 140 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 150 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 160 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 170 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
run all
Stopped at time : 180 ns : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/processeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity processeur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Banc_Registres [banc_registres_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_donnees [memoire_donnees_default]
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instructions [memoire_instructions_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.processeur [processeur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_processeur
Built simulation snapshot Test_Processeur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd" Line 61
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6937.781 ; gain = 0.000 ; free physical = 3210 ; free virtual = 14562
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} -line 61
add_bp {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} 61
remove_bps -file {/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.srcs/sources_1/new/Memoire_donnees.vhd} -line 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Processeur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Processeur_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4_I/Sys_info/projet_processeur/projet_processeur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a12ed03533ae451b81149428f0a7fb1e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Processeur_behav xil_defaultlib.Test_Processeur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 17:25:41 2022...
