$date
	Tue Mar 07 11:12:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullAdderTB $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # input1 $end
$var reg 1 $ input2 $end
$var reg 1 % input3 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1!
1%
#2
0%
1$
#3
1"
0!
1%
#4
0"
1!
0%
0$
1#
#5
1"
0!
1%
#6
0%
1$
#7
1!
1%
#8
