Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b8edc9352d344e1d8a18c47f17b06107 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot init_test_behav xil_defaultlib.init_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wr [C:/Users/Randy/Desktop/Comp541/Lab10/Lab10.srcs/sim_1/new/init_test.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitmapmem
Compiling module xil_defaultlib.ram_module(Nloc=64,Dbits=32,init...
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.init_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot init_test_behav
