Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  7 15:18:25 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.366        0.000                      0                 3095        0.096        0.000                      0                 3095        4.020        0.000                       0                  1207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.366        0.000                      0                 3095        0.096        0.000                      0                 3095        4.020        0.000                       0                  1207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 4.673ns (59.539%)  route 3.176ns (40.461%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X25Y8          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          1.374     2.803    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.152     2.955 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6/O
                         net (fo=1, routed)           0.762     3.717    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      4.065     7.782 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2/P[16]
                         net (fo=32, routed)          1.039     8.822    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p_0[16]
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 4.673ns (59.539%)  route 3.176ns (40.461%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X25Y8          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          1.374     2.803    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.152     2.955 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6/O
                         net (fo=1, routed)           0.762     3.717    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      4.065     7.782 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2/P[16]
                         net (fo=32, routed)          1.039     8.822    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p_0[16]
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 4.773ns (60.877%)  route 3.067ns (39.123%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X21Y3          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/Q
                         net (fo=66, routed)          0.800     2.229    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0]
    SLICE_X23Y1          LUT2 (Prop_lut2_I1_O)        0.150     2.379 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9/O
                         net (fo=8, routed)           0.818     3.196    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I4_O)        0.326     3.522 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4/O
                         net (fo=1, routed)           0.400     3.923    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      3.841     7.764 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2/P[16]
                         net (fo=32, routed)          1.050     8.813    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/P[16]
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 4.773ns (60.944%)  route 3.059ns (39.056%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X21Y3          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/Q
                         net (fo=66, routed)          0.800     2.229    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0]
    SLICE_X23Y1          LUT2 (Prop_lut2_I1_O)        0.150     2.379 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9/O
                         net (fo=8, routed)           0.818     3.196    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I4_O)        0.326     3.522 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4/O
                         net (fo=1, routed)           0.400     3.923    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      3.841     7.764 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2/P[16]
                         net (fo=32, routed)          1.041     8.805    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/P[16]
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 4.773ns (61.014%)  route 3.050ns (38.986%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X21Y3          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/Q
                         net (fo=66, routed)          0.800     2.229    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0]
    SLICE_X23Y1          LUT2 (Prop_lut2_I1_O)        0.150     2.379 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9/O
                         net (fo=8, routed)           0.818     3.196    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I4_O)        0.326     3.522 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4/O
                         net (fo=1, routed)           0.400     3.923    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      3.841     7.764 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2/P[16]
                         net (fo=32, routed)          1.032     8.796    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/P[16]
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_C[26])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 4.673ns (59.770%)  route 3.145ns (40.230%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X25Y8          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          1.374     2.803    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.152     2.955 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6/O
                         net (fo=1, routed)           0.762     3.717    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      4.065     7.782 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2/P[16]
                         net (fo=32, routed)          1.009     8.791    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p_0[16]
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_C[26])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 4.673ns (59.856%)  route 3.134ns (40.144%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X25Y8          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          1.374     2.803    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.152     2.955 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6/O
                         net (fo=1, routed)           0.762     3.717    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      4.065     7.782 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2/P[16]
                         net (fo=32, routed)          0.998     8.780    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p_0[16]
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 4.673ns (59.856%)  route 3.134ns (40.144%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X25Y8          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          1.374     2.803    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_enable_reg_pp0_iter3
    SLICE_X30Y5          LUT4 (Prop_lut4_I2_O)        0.152     2.955 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6/O
                         net (fo=1, routed)           0.762     3.717    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2_i_6_n_0
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      4.065     7.782 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2057_p2/P[16]
                         net (fo=32, routed)          0.998     8.780    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p_0[16]
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U28/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 4.773ns (61.152%)  route 3.032ns (38.848%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X21Y3          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/Q
                         net (fo=66, routed)          0.800     2.229    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0]
    SLICE_X23Y1          LUT2 (Prop_lut2_I1_O)        0.150     2.379 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9/O
                         net (fo=8, routed)           0.818     3.196    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I4_O)        0.326     3.522 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4/O
                         net (fo=1, routed)           0.400     3.923    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      3.841     7.764 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2/P[16]
                         net (fo=32, routed)          1.015     8.778    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/P[16]
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 4.773ns (61.181%)  route 3.028ns (38.819%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X21Y3          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0]/Q
                         net (fo=66, routed)          0.800     2.229    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569_pp0_iter4_reg_reg_n_0_[0]
    SLICE_X23Y1          LUT2 (Prop_lut2_I1_O)        0.150     2.379 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9/O
                         net (fo=8, routed)           0.818     3.196    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_9_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I4_O)        0.326     3.522 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4/O
                         net (fo=1, routed)           0.400     3.923    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2_i_4_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      3.841     7.764 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/grp_fu_2082_p2/P[16]
                         net (fo=32, routed)          1.011     8.774    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/P[16]
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_3_fu_258_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/tmp_9_reg_2646_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X5Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_3_fu_258_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_3_fu_258_reg[4]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/tmp_9_reg_2646_reg[7]_5[4]
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.648 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/tmp_9_reg_2646[4]_i_1/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/tmp_9_fu_1269_p7[4]
    SLICE_X4Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/tmp_9_reg_2646_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X4Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/tmp_9_reg_2646_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/tmp_9_reg_2646_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X26Y21         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186_reg[5]/Q
                         net (fo=3, routed)           0.059     0.610    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186[5]
    SLICE_X26Y21         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X26Y21         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y21         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[1]/Q
                         net (fo=2, routed)           0.065     0.616    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[1]_0
    SLICE_X16Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.661 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X16Y32         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X16Y32         FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y32         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X3Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298_reg[5]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298[5]
    SLICE_X3Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X3Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_10_fu_286_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_11_fu_290_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X15Y0          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_10_fu_286_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_10_fu_286_reg[2]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_10_fu_286[2]
    SLICE_X15Y0          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_11_fu_290_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X15Y0          FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_11_fu_290_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y0          FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_11_fu_290_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X26Y21         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186_reg[7]/Q
                         net (fo=3, routed)           0.074     0.625    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_5_fu_186[7]
    SLICE_X26Y21         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X26Y21         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y21         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_6_fu_190_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X3Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298_reg[2]/Q
                         net (fo=2, routed)           0.067     0.618    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_13_fu_298[2]
    SLICE_X3Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_clk
    SLICE_X3Y3           FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/right_border_buf_0_9_fu_282_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.509%)  route 0.074ns (28.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/ap_clk
    SLICE_X9Y33          FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.074     0.625    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[1]_1
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.045     0.670 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.670    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X8Y33          FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/ap_clk
    SLICE_X9Y33          FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.076     0.627    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[1]_1
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.672 r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X8Y33          FDRE                                         r  bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/Threshold_U0/i_V_reg_257_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Threshold_U0/t_V_reg_177_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.410     0.410    bd_0_i/hls_inst/U0/Threshold_U0/ap_clk
    SLICE_X17Y25         FDRE                                         r  bd_0_i/hls_inst/U0/Threshold_U0/i_V_reg_257_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/Threshold_U0/i_V_reg_257_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/Threshold_U0/i_V_reg_257[0]
    SLICE_X16Y25         FDRE                                         r  bd_0_i/hls_inst/U0/Threshold_U0/t_V_reg_177_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.432     0.432    bd_0_i/hls_inst/U0/Threshold_U0/ap_clk
    SLICE_X16Y25         FDRE                                         r  bd_0_i/hls_inst/U0/Threshold_U0/t_V_reg_177_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y25         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/U0/Threshold_U0/t_V_reg_177_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK         n/a            5.244         10.000      4.756      DSP48_X0Y10  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/mul_ln703_2_reg_2726_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y12  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdlbW_U36/filter_mac_muladdlbW_DSP48_5_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y4   bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdibs_U30/filter_mac_muladdibs_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y2   bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdg8j_U31/filter_mac_muladdg8j_DSP48_0_U/p/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y2  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_6_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y3  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_7_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_8_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y27  bd_0_i/hls_inst/U0/img_3_cols_V_c_U/U_fifo_w11_d4_A_shiftReg/SRL_SIG_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X8Y26  bd_0_i/hls_inst/U0/img_3_rows_V_c_U/U_fifo_w10_d4_A_shiftReg/SRL_SIG_reg[3][7]_srl4/CLK



