#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 27 21:02:40 2019
# Process ID: 19454
# Current directory: /home/narayan/Documents/FPGA/new/Exercise_1/Exercise_1.runs/synth_1
# Command line: vivado -log led_blink.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_blink.tcl
# Log file: /home/narayan/Documents/FPGA/new/Exercise_1/Exercise_1.runs/synth_1/led_blink.vds
# Journal file: /home/narayan/Documents/FPGA/new/Exercise_1/Exercise_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source led_blink.tcl -notrace
