# 0 "arch/arm64/boot/dts/ti/k3-am62p5-sk.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-am62p5-sk.dts"
# 9 "arch/arm64/boot/dts/ti/k3-am62p5-sk.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-am62p5-sk.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-am62p5-sk.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 14 "arch/arm64/boot/dts/ti/k3-am62p5-sk.dts" 2
# 1 "arch/arm64/boot/dts/ti/k3-am62p5.dtsi" 1
# 9 "arch/arm64/boot/dts/ti/k3-am62p5.dtsi"
/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 1
# 9 "arch/arm64/boot/dts/ti/k3-am62p.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 12 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2

# 1 "arch/arm64/boot/dts/ti/k3-pinctrl.h" 1
# 14 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2

/ {
 model = "Texas Instruments K3 AM62P5 SoC";
 compatible = "ti,am62p5";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a53_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu: pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 4>;
 };

 cbass_main: bus@f0000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  bootph-all;

  ranges = <0x00 0x000f0000 0x00 0x000f0000 0x00 0x00030000>,
    <0x00 0x00420000 0x00 0x00420000 0x00 0x00001000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00001100>,
    <0x00 0x00703000 0x00 0x00703000 0x00 0x00000200>,
    <0x00 0x0070c000 0x00 0x0070c000 0x00 0x00000200>,
    <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x01b28400>,
    <0x00 0x08000000 0x00 0x08000000 0x00 0x00200000>,
    <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01d20000>,
    <0x00 0x0fd00000 0x00 0x0fd00000 0x00 0x00020000>,
    <0x00 0x20000000 0x00 0x20000000 0x00 0x0a008000>,
    <0x00 0x30040000 0x00 0x30040000 0x00 0x00080000>,
    <0x00 0x30101000 0x00 0x30101000 0x00 0x00010100>,
    <0x00 0x30200000 0x00 0x30200000 0x00 0x00010000>,
    <0x00 0x30210000 0x00 0x30210000 0x00 0x00010000>,
    <0x00 0x31000000 0x00 0x31000000 0x00 0x00050000>,
    <0x00 0x31100000 0x00 0x31100000 0x00 0x00050000>,
    <0x00 0x40900000 0x00 0x40900000 0x00 0x00030000>,
    <0x00 0x43600000 0x00 0x43600000 0x00 0x00010000>,
    <0x00 0x44043000 0x00 0x44043000 0x00 0x00000fe0>,
    <0x00 0x44860000 0x00 0x44860000 0x00 0x00040000>,
    <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>,
    <0x00 0x60000000 0x00 0x60000000 0x00 0x08000000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00010000>,
    <0x01 0x00000000 0x01 0x00000000 0x00 0x00310000>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,


    <0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>,
    <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>,
    <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>,
    <0x00 0x79100000 0x00 0x79100000 0x00 0x00040000>,
    <0x00 0x79140000 0x00 0x79140000 0x00 0x00040000>,


    <0x00 0x00b00000 0x00 0x00b00000 0x00 0x00002400>,
    <0x00 0x2b000000 0x00 0x2b000000 0x00 0x00300400>,
    <0x00 0x43000000 0x00 0x43000000 0x00 0x00020000>,
    <0x00 0x78000000 0x00 0x78000000 0x00 0x00008000>,
    <0x00 0x78100000 0x00 0x78100000 0x00 0x00008000>;

  cbass_mcu: bus@4000000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x04000000 0x00 0x04000000 0x00 0x01ff1400>,
     <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>,
     <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>,
     <0x00 0x79100000 0x00 0x79100000 0x00 0x00040000>,
     <0x00 0x79140000 0x00 0x79140000 0x00 0x00040000>;
   bootph-all;
  };

  cbass_wakeup: bus@b00000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x00b00000 0x00 0x00b00000 0x00 0x00002400>,
     <0x00 0x2b000000 0x00 0x2b000000 0x00 0x00300400>,
     <0x00 0x43000000 0x00 0x43000000 0x00 0x00020000>,
     <0x00 0x78000000 0x00 0x78000000 0x00 0x00008000>,
     <0x00 0x78100000 0x00 0x78100000 0x00 0x00008000>;
   bootph-all;
  };
 };

# 1 "arch/arm64/boot/dts/ti/k3-am62p-thermal.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 4 "arch/arm64/boot/dts/ti/k3-am62p-thermal.dtsi" 2

thermal_zones: thermal-zones {
 main0_thermal: main0-thermal {
  polling-delay-passive = <250>;
  polling-delay = <500>;
  thermal-sensors = <&wkup_vtm0 0>;

  trips {
   main0_crit: main0-crit {
    temperature = <125000>;
    hysteresis = <2000>;
    type = "critical";
   };
  };
 };

 main1_thermal: main1-thermal {
  polling-delay-passive = <250>;
  polling-delay = <500>;
  thermal-sensors = <&wkup_vtm0 1>;

  trips {
   main1_crit: main1-crit {
    temperature = <125000>;
    hysteresis = <2000>;
    type = "critical";
   };
  };
 };

 main2_thermal: main2-thermal {
        polling-delay-passive = <250>;
        polling-delay = <500>;
        thermal-sensors = <&wkup_vtm0 2>;

  trips {
   main2_crit: main2-crit {
    temperature = <125000>;
    hysteresis = <2000>;
    type = "critical";
   };
  };
 };
};
# 120 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2
};


# 1 "arch/arm64/boot/dts/ti/k3-am62p-main.dtsi" 1






&cbass_main {
 oc_sram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x00 0x70000000 0x00 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x70000000 0x10000>;
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x10000>,
        <0x00 0x01880000 0x00 0xc0000>,
        <0x01 0x00000000 0x00 0x2000>,
        <0x01 0x00010000 0x00 0x1000>,
        <0x01 0x00020000 0x00 0x2000>;




  interrupts = <1 9 4>;

  gic_its: msi-controller@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 main_conf: bus@100000 {
  compatible = "simple-bus";
  reg = <0x00 0x00100000 0x00 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x00100000 0x20000>;

  phy_gmii_sel: phy@4044 {
   compatible = "ti,am654-phy-gmii-sel";
   reg = <0x4044 0x8>;
   #phy-cells = <1>;
  };

  epwm_tbclk: clock-controller@4130 {
   compatible = "ti,am62-epwm-tbclk";
   reg = <0x4130 0x4>;
   #clock-cells = <1>;
  };
 };

 dmss: bus@48000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  dma-ranges;
  ranges = <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>;
  bootph-all;

  ti,sci-dev-id = <25>;

  secure_proxy_main: mailbox@4d000000 {
   compatible = "ti,am654-secure-proxy";
   #mbox-cells = <1>;
   reg-names = "target_data", "rt", "scfg";
   reg = <0x00 0x4d000000 0x00 0x80000>,
         <0x00 0x4a600000 0x00 0x80000>,
         <0x00 0x4a400000 0x00 0x80000>;
   interrupt-names = "rx_012";
   interrupts = <0 34 4>;
   bootph-all;
  };

  inta_main_dmss: interrupt-controller@48000000 {
   compatible = "ti,sci-inta";
   reg = <0x00 0x48000000 0x00 0x100000>;
   #interrupt-cells = <0>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   msi-controller;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <28>;
   ti,interrupt-ranges = <5 69 35>;
   ti,unmapped-event-sources = <&main_bcdma>, <&main_pktdma>;
  };

  main_bcdma: dma-controller@485c0100 {
   compatible = "ti,am64-dmss-bcdma";
   reg = <0x00 0x485c0100 0x00 0x100>,
         <0x00 0x4c000000 0x00 0x20000>,
         <0x00 0x4a820000 0x00 0x20000>,
         <0x00 0x4aa40000 0x00 0x20000>,
         <0x00 0x4bc00000 0x00 0x100000>;
   reg-names = "gcfg", "bchanrt", "rchanrt", "tchanrt", "ringrt";
   msi-parent = <&inta_main_dmss>;
   #dma-cells = <3>;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <26>;
   ti,sci-rm-range-bchan = <0x20>;
   ti,sci-rm-range-rchan = <0x21>;
   ti,sci-rm-range-tchan = <0x22>;
   bootph-all;
  };

  main_pktdma: dma-controller@485c0000 {
   compatible = "ti,am64-dmss-pktdma";
   reg = <0x00 0x485c0000 0x00 0x100>,
         <0x00 0x4a800000 0x00 0x20000>,
         <0x00 0x4aa00000 0x00 0x40000>,
         <0x00 0x4b800000 0x00 0x400000>;
   reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt";
   msi-parent = <&inta_main_dmss>;
   #dma-cells = <2>;
   bootph-all;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <30>;
   ti,sci-rm-range-tchan = <0x23>,
      <0x24>,
      <0x25>,
      <0x26>;
   ti,sci-rm-range-tflow = <0x10>,
      <0x11>,
      <0x12>,
      <0x13>;
   ti,sci-rm-range-rchan = <0x29>,
      <0x2b>,
      <0x2d>,
      <0x2f>,
      <0x31>,
      <0x33>;
   ti,sci-rm-range-rflow = <0x2a>,
      <0x2c>,
      <0x2e>,
      <0x32>;
  };
 };

 dmsc: system-controller@44043000 {
  compatible = "ti,k2g-sci";
  ti,host-id = <12>;
  mbox-names = "rx", "tx";
  mboxes = <&secure_proxy_main 12>,
    <&secure_proxy_main 13>;
  reg-names = "debug_messages";
  reg = <0x00 0x44043000 0x00 0xfe0>;
  bootph-all;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
   bootph-all;
  };

  k3_clks: clock-controller {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
   bootph-all;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
   bootph-all;
  };
 };

 crypto: crypto@40900000 {
  compatible = "ti,am62-sa3ul";
  reg = <0x00 0x40900000 0x00 0x1200>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x40900000 0x00 0x40900000 0x00 0x30000>;

  dmas = <&main_pktdma 0xf501 0>, <&main_pktdma 0x7506 0>,
         <&main_pktdma 0x7507 0>;
  dma-names = "tx", "rx1", "rx2";
 };

 secure_proxy_sa3: mailbox@43600000 {
  compatible = "ti,am654-secure-proxy";
  #mbox-cells = <1>;
  reg-names = "target_data", "rt", "scfg";
  reg = <0x00 0x43600000 0x00 0x10000>,
        <0x00 0x44880000 0x00 0x20000>,
        <0x00 0x44860000 0x00 0x20000>;





  status = "disabled";
  bootph-all;
 };

 main_pmx0: pinctrl@f4000 {
  compatible = "pinctrl-single";
  reg = <0x00 0xf4000 0x00 0x2ac>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
  bootph-all;
 };

 main_esm: esm@420000 {
  compatible = "ti,j721e-esm";
  reg = <0x00 0x420000 0x00 0x1000>;
  ti,esm-pins = <160>, <161>, <162>, <163>, <177>, <178>;
  bootph-pre-ram;
 };

 main_timer0: timer@2400000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2400000 0x00 0x400>;
  interrupts = <0 120 4>;
  clocks = <&k3_clks 36 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 36 2>;
  assigned-clock-parents = <&k3_clks 36 3>;
  power-domains = <&k3_pds 36 1>;
  ti,timer-pwm;
  bootph-all;
 };

 main_timer1: timer@2410000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2410000 0x00 0x400>;
  interrupts = <0 121 4>;
  clocks = <&k3_clks 37 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 37 2>;
  assigned-clock-parents = <&k3_clks 37 3>;
  power-domains = <&k3_pds 37 1>;
  ti,timer-pwm;
 };

 main_timer2: timer@2420000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2420000 0x00 0x400>;
  interrupts = <0 122 4>;
  clocks = <&k3_clks 38 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 38 2>;
  assigned-clock-parents = <&k3_clks 38 3>;
  power-domains = <&k3_pds 38 1>;
  ti,timer-pwm;
 };

 main_timer3: timer@2430000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2430000 0x00 0x400>;
  interrupts = <0 123 4>;
  clocks = <&k3_clks 39 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 39 2>;
  assigned-clock-parents = <&k3_clks 39 3>;
  power-domains = <&k3_pds 39 1>;
  ti,timer-pwm;
 };

 main_timer4: timer@2440000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2440000 0x00 0x400>;
  interrupts = <0 124 4>;
  clocks = <&k3_clks 40 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 40 2>;
  assigned-clock-parents = <&k3_clks 40 3>;
  power-domains = <&k3_pds 40 1>;
  ti,timer-pwm;
 };

 main_timer5: timer@2450000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2450000 0x00 0x400>;
  interrupts = <0 125 4>;
  clocks = <&k3_clks 41 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 41 2>;
  assigned-clock-parents = <&k3_clks 41 3>;
  power-domains = <&k3_pds 41 1>;
  ti,timer-pwm;
 };

 main_timer6: timer@2460000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2460000 0x00 0x400>;
  interrupts = <0 126 4>;
  clocks = <&k3_clks 42 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 42 2>;
  assigned-clock-parents = <&k3_clks 42 3>;
  power-domains = <&k3_pds 42 1>;
  ti,timer-pwm;
 };

 main_timer7: timer@2470000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x2470000 0x00 0x400>;
  interrupts = <0 127 4>;
  clocks = <&k3_clks 43 2>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 43 2>;
  assigned-clock-parents = <&k3_clks 43 3>;
  power-domains = <&k3_pds 43 1>;
  ti,timer-pwm;
 };

 main_uart0: serial@2800000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x100>;
  interrupts = <0 178 4>;
  power-domains = <&k3_pds 146 1>;
  clocks = <&k3_clks 146 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart1: serial@2810000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x100>;
  interrupts = <0 179 4>;
  power-domains = <&k3_pds 152 1>;
  clocks = <&k3_clks 152 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart2: serial@2820000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x100>;
  interrupts = <0 180 4>;
  power-domains = <&k3_pds 153 1>;
  clocks = <&k3_clks 153 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart3: serial@2830000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x02830000 0x00 0x100>;
  interrupts = <0 181 4>;
  power-domains = <&k3_pds 154 1>;
  clocks = <&k3_clks 154 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart4: serial@2840000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x02840000 0x00 0x100>;
  interrupts = <0 182 4>;
  power-domains = <&k3_pds 155 1>;
  clocks = <&k3_clks 155 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart5: serial@2850000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x02850000 0x00 0x100>;
  interrupts = <0 183 4>;
  power-domains = <&k3_pds 156 1>;
  clocks = <&k3_clks 156 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart6: serial@2860000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x02860000 0x00 0x100>;
  interrupts = <0 184 4>;
  power-domains = <&k3_pds 158 1>;
  clocks = <&k3_clks 158 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_i2c0: i2c@20000000 {
  compatible = "ti,am64-i2c", "ti,omap4-i2c";
  reg = <0x00 0x20000000 0x00 0x100>;
  interrupts = <0 161 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 102 1>;
  clocks = <&k3_clks 102 2>;
  clock-names = "fck";
  status = "disabled";
 };

 main_i2c1: i2c@20010000 {
  compatible = "ti,am64-i2c", "ti,omap4-i2c";
  reg = <0x00 0x20010000 0x00 0x100>;
  interrupts = <0 162 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 103 1>;
  clocks = <&k3_clks 103 2>;
  clock-names = "fck";
  status = "disabled";
 };

 main_i2c2: i2c@20020000 {
  compatible = "ti,am64-i2c", "ti,omap4-i2c";
  reg = <0x00 0x20020000 0x00 0x100>;
  interrupts = <0 163 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 104 1>;
  clocks = <&k3_clks 104 2>;
  clock-names = "fck";
  status = "disabled";
 };

 main_i2c3: i2c@20030000 {
  compatible = "ti,am64-i2c", "ti,omap4-i2c";
  reg = <0x00 0x20030000 0x00 0x100>;
  interrupts = <0 164 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 105 1>;
  clocks = <&k3_clks 105 2>;
  clock-names = "fck";
  status = "disabled";
 };

 main_spi0: spi@20100000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x20100000 0x00 0x400>;
  interrupts = <0 172 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 141 1>;
  clocks = <&k3_clks 141 0>;
  status = "disabled";
 };

 main_spi1: spi@20110000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x20110000 0x00 0x400>;
  interrupts = <0 173 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 142 1>;
  clocks = <&k3_clks 142 0>;
  status = "disabled";
 };

 main_spi2: spi@20120000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x20120000 0x00 0x400>;
  interrupts = <0 174 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 143 1>;
  clocks = <&k3_clks 143 0>;
  status = "disabled";
 };

 main_gpio_intr: interrupt-controller@a00000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x00a00000 0x00 0x800>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <3>;
  ti,interrupt-ranges = <0 32 16>;
 };

 main_gpio0: gpio@600000 {
  compatible = "ti,am64-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00600000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <190>, <191>, <192>,
        <193>, <194>, <195>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <92>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 77 1>;
  clocks = <&k3_clks 77 0>;
  clock-names = "gpio";
 };

 main_gpio1: gpio@601000 {
  compatible = "ti,am64-gpio", "ti,keystone-gpio";
  reg = <0x00 0x00601000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <180>, <181>, <182>,
        <183>, <184>, <185>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <52>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 78 1>;
  clocks = <&k3_clks 78 0>;
  clock-names = "gpio";
 };

 sdhci0: mmc@fa10000 {
  compatible = "ti,am64-sdhci-8bit";
  reg = <0x00 0x0fa10000 0x00 0x1000>, <0x00 0x0fa18000 0x00 0x400>;
  interrupts = <0 133 4>;
  power-domains = <&k3_pds 57 1>;
  clocks = <&k3_clks 57 1>, <&k3_clks 57 2>;
  clock-names = "clk_ahb", "clk_xin";
  assigned-clocks = <&k3_clks 57 2>;
  assigned-clock-parents = <&k3_clks 57 4>;
  ti,otap-del-sel-legacy = <0x0>;
  status = "disabled";
 };

 sdhci1: mmc@fa00000 {
  compatible = "ti,am62-sdhci";
  reg = <0x00 0x0fa00000 0x00 0x1000>, <0x00 0x0fa08000 0x00 0x400>;
  interrupts = <0 83 4>;
  power-domains = <&k3_pds 58 1>;
  clocks = <&k3_clks 58 5>, <&k3_clks 58 6>;
  clock-names = "clk_ahb", "clk_xin";
  ti,otap-del-sel-legacy = <0x8>;
  status = "disabled";
 };

 sdhci2: mmc@fa20000 {
  compatible = "ti,am62-sdhci";
  reg = <0x00 0x0fa20000 0x00 0x1000>, <0x00 0x0fa28000 0x00 0x400>;
  interrupts = <0 82 4>;
  power-domains = <&k3_pds 184 1>;
  clocks = <&k3_clks 184 5>, <&k3_clks 184 6>;
  clock-names = "clk_ahb", "clk_xin";
  ti,otap-del-sel-legacy = <0x8>;
  status = "disabled";
 };

 fss: bus@fc00000 {
  compatible = "simple-bus";
  reg = <0x00 0x0fc00000 0x00 0x70000>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ospi0: spi@fc40000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x00 0x0fc40000 0x00 0x100>,
         <0x05 0x00000000 0x01 0x00000000>;
   interrupts = <0 139 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 75 7>;
   assigned-clocks = <&k3_clks 75 7>;
   assigned-clock-parents = <&k3_clks 75 8>;
   assigned-clock-rates = <166666666>;
   power-domains = <&k3_pds 75 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };
 };

 cpsw3g: ethernet@8000000 {
  compatible = "ti,am642-cpsw-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x00 0x08000000 0x00 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x00 0x00 0x00 0x08000000 0x00 0x200000>;
  clocks = <&k3_clks 13 0>;
  assigned-clocks = <&k3_clks 13 3>;
  assigned-clock-parents = <&k3_clks 13 11>;
  clock-names = "fck";
  power-domains = <&k3_pds 13 1>;

  dmas = <&main_pktdma 0xc600 15>,
         <&main_pktdma 0xc601 15>,
         <&main_pktdma 0xc602 15>,
         <&main_pktdma 0xc603 15>,
         <&main_pktdma 0xc604 15>,
         <&main_pktdma 0xc605 15>,
         <&main_pktdma 0xc606 15>,
         <&main_pktdma 0xc607 15>,
         <&main_pktdma 0x4600 15>;
  dma-names = "tx0", "tx1", "tx2", "tx3", "tx4", "tx5", "tx6",
       "tx7", "rx";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   cpsw_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    phys = <&phy_gmii_sel 1>;
    mac-address = [00 00 00 00 00 00];
   };

   cpsw_port2: port@2 {
    reg = <2>;
    ti,mac-only;
    label = "port2";
    phys = <&phy_gmii_sel 2>;
    mac-address = [00 00 00 00 00 00];
   };
  };

  cpsw3g_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x00 0xf00 0x00 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 13 0>;
   clock-names = "fck";
   bus_freq = <1000000>;
   status = "disabled";
  };

  cpts@3d000 {
   compatible = "ti,j721e-cpts";
   reg = <0x00 0x3d000 0x00 0x400>;
   clocks = <&k3_clks 13 3>;
   clock-names = "cpts";
   interrupts-extended = <&gic500 0 102 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 hwspinlock: spinlock@2a000000 {
  compatible = "ti,am64-hwspinlock";
  reg = <0x00 0x2a000000 0x00 0x1000>;
  #hwlock-cells = <1>;
 };

 mailbox0_cluster0: mailbox@29000000 {
  compatible = "ti,am64-mailbox";
  reg = <0x00 0x29000000 0x00 0x200>;
  interrupts = <0 76 4>;
  #mbox-cells = <1>;
  ti,mbox-num-users = <4>;
  ti,mbox-num-fifos = <16>;
 };

 mailbox0_cluster1: mailbox@29010000 {
  compatible = "ti,am64-mailbox";
  reg = <0x00 0x29010000 0x00 0x200>;
  interrupts = <0 77 4>;
  #mbox-cells = <1>;
  ti,mbox-num-users = <4>;
  ti,mbox-num-fifos = <16>;
 };

 mailbox0_cluster2: mailbox@29020000 {
  compatible = "ti,am64-mailbox";
  reg = <0x00 0x29020000 0x00 0x200>;
  interrupts = <0 108 4>;
  #mbox-cells = <1>;
  ti,mbox-num-users = <4>;
  ti,mbox-num-fifos = <16>;
 };

 mailbox0_cluster3: mailbox@29030000 {
  compatible = "ti,am64-mailbox";
  reg = <0x00 0x29030000 0x00 0x200>;
  interrupts = <0 109 4>;
  #mbox-cells = <1>;
  ti,mbox-num-users = <4>;
  ti,mbox-num-fifos = <16>;
 };

 ecap0: pwm@23100000 {
  compatible = "ti,am3352-ecap";
  #pwm-cells = <3>;
  reg = <0x00 0x23100000 0x00 0x100>;
  power-domains = <&k3_pds 51 1>;
  clocks = <&k3_clks 51 0>;
  clock-names = "fck";
  status = "disabled";
 };

 ecap1: pwm@23110000 {
  compatible = "ti,am3352-ecap";
  #pwm-cells = <3>;
  reg = <0x00 0x23110000 0x00 0x100>;
  power-domains = <&k3_pds 52 1>;
  clocks = <&k3_clks 52 0>;
  clock-names = "fck";
  status = "disabled";
 };

 ecap2: pwm@23120000 {
  compatible = "ti,am3352-ecap";
  #pwm-cells = <3>;
  reg = <0x00 0x23120000 0x00 0x100>;
  power-domains = <&k3_pds 53 1>;
  clocks = <&k3_clks 53 0>;
  clock-names = "fck";
  status = "disabled";
 };

 main_mcan0: can@20701000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x20701000 0x00 0x200>,
        <0x00 0x20708000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 98 1>;
  clocks = <&k3_clks 98 6>, <&k3_clks 98 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 155 4>,
        <0 156 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan1: can@20711000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x20711000 0x00 0x200>,
        <0x00 0x20718000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 99 1>;
  clocks = <&k3_clks 99 6>, <&k3_clks 99 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 213 4>,
        <0 214 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_rti0: watchdog@e000000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x0e000000 0x00 0x100>;
  clocks = <&k3_clks 125 0>;
  power-domains = <&k3_pds 125 1>;
  assigned-clocks = <&k3_clks 125 0>;
  assigned-clock-parents = <&k3_clks 125 2>;
 };

 main_rti1: watchdog@e010000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x0e010000 0x00 0x100>;
  clocks = <&k3_clks 126 0>;
  power-domains = <&k3_pds 126 1>;
  assigned-clocks = <&k3_clks 126 0>;
  assigned-clock-parents = <&k3_clks 126 2>;
 };

 main_rti2: watchdog@e020000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x0e020000 0x00 0x100>;
  clocks = <&k3_clks 127 0>;
  power-domains = <&k3_pds 127 1>;
  assigned-clocks = <&k3_clks 127 0>;
  assigned-clock-parents = <&k3_clks 127 2>;
 };

 main_rti3: watchdog@e030000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x0e030000 0x00 0x100>;
  clocks = <&k3_clks 128 0>;
  power-domains = <&k3_pds 128 1>;
  assigned-clocks = <&k3_clks 128 0>;
  assigned-clock-parents = <&k3_clks 128 2>;
 };

 main_rti15: watchdog@e0f0000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x0e0f0000 0x00 0x100>;
  clocks = <&k3_clks 130 0>;
  power-domains = <&k3_pds 130 1>;
  assigned-clocks = <&k3_clks 130 0>;
  assigned-clock-parents = <&k3_clks 130 2>;
 };

 epwm0: pwm@23000000 {
  compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x23000000 0x00 0x100>;
  power-domains = <&k3_pds 86 1>;
  clocks = <&epwm_tbclk 0>, <&k3_clks 86 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 epwm1: pwm@23010000 {
  compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x23010000 0x00 0x100>;
  power-domains = <&k3_pds 87 1>;
  clocks = <&epwm_tbclk 1>, <&k3_clks 87 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 epwm2: pwm@23020000 {
  compatible = "ti,am64-epwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x23020000 0x00 0x100>;
  power-domains = <&k3_pds 88 1>;
  clocks = <&epwm_tbclk 2>, <&k3_clks 88 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 mcasp0: audio-controller@2b00000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x00 0x02b00000 0x00 0x2000>,
        <0x00 0x02b08000 0x00 0x400>;
  reg-names = "mpu", "dat";
  interrupts = <0 236 4>,
        <0 235 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_bcdma 0 0xc500 0>, <&main_bcdma 0 0x4500 0>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 190 0>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 190 0>;
  assigned-clock-parents = <&k3_clks 190 2>;
  power-domains = <&k3_pds 190 1>;
  status = "disabled";
 };

 mcasp1: audio-controller@2b10000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x00 0x02b10000 0x00 0x2000>,
        <0x00 0x02b18000 0x00 0x400>;
  reg-names = "mpu", "dat";
  interrupts = <0 238 4>,
        <0 237 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_bcdma 0 0xc501 0>, <&main_bcdma 0 0x4501 0>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 191 0>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 191 0>;
  assigned-clock-parents = <&k3_clks 191 2>;
  power-domains = <&k3_pds 191 1>;
  status = "disabled";
 };

 mcasp2: audio-controller@2b20000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x00 0x02b20000 0x00 0x2000>,
        <0x00 0x02b28000 0x00 0x400>;
  reg-names = "mpu", "dat";
  interrupts = <0 240 4>,
        <0 239 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_bcdma 0 0xc502 0>, <&main_bcdma 0 0x4502 0>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 192 0>;
  clock-names = "fck";
  assigned-clocks = <&k3_clks 192 0>;
  assigned-clock-parents = <&k3_clks 192 2>;
  power-domains = <&k3_pds 192 1>;
  status = "disabled";
 };
};
# 124 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-am62p-mcu.dtsi" 1






&cbass_mcu {
 mcu_pmx0: pinctrl@4084000 {
  compatible = "pinctrl-single";
  reg = <0x00 0x04084000 0x00 0x88>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
  bootph-all;
 };

 mcu_esm: esm@4100000 {
  compatible = "ti,j721e-esm";
  reg = <0x00 0x4100000 0x00 0x1000>;
  ti,esm-pins = <0>, <1>, <2>, <85>;
  status = "reserved";
  bootph-pre-ram;
 };






 mcu_timer0: timer@4800000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x4800000 0x00 0x400>;
  clocks = <&k3_clks 35 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 35 1>;
  ti,timer-pwm;
  status = "reserved";
 };

 mcu_timer1: timer@4810000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x4810000 0x00 0x400>;
  clocks = <&k3_clks 48 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 48 1>;
  ti,timer-pwm;
  status = "reserved";
 };

 mcu_timer2: timer@4820000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x4820000 0x00 0x400>;
  clocks = <&k3_clks 49 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 49 1>;
  ti,timer-pwm;
  status = "reserved";
 };

 mcu_timer3: timer@4830000 {
  compatible = "ti,am654-timer";
  reg = <0x00 0x4830000 0x00 0x400>;
  clocks = <&k3_clks 50 2>;
  clock-names = "fck";
  power-domains = <&k3_pds 50 1>;
  ti,timer-pwm;
  status = "reserved";
 };

 mcu_uart0: serial@4a00000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x04a00000 0x00 0x100>;
  interrupts = <0 185 4>;
  power-domains = <&k3_pds 149 1>;
  clocks = <&k3_clks 149 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 mcu_i2c0: i2c@4900000 {
  compatible = "ti,am64-i2c", "ti,omap4-i2c";
  reg = <0x00 0x04900000 0x00 0x100>;
  interrupts = <0 107 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 106 1>;
  clocks = <&k3_clks 106 2>;
  clock-names = "fck";
  status = "disabled";
 };

 mcu_spi0: spi@4b00000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x04b00000 0x00 0x400>;
  interrupts = <0 176 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 147 1>;
  clocks = <&k3_clks 147 0>;
  status = "disabled";
 };

 mcu_spi1: spi@4b10000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x04b10000 0x00 0x400>;
  interrupts = <0 177 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 148 1>;
  clocks = <&k3_clks 148 0>;
  status = "disabled";
 };

 mcu_gpio_intr: interrupt-controller@4210000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x04210000 0x00 0x200>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <5>;
  ti,interrupt-ranges = <0 104 4>;
 };

 mcu_gpio0: gpio@4201000 {
  compatible = "ti,am64-gpio", "ti,keystone-gpio";
  reg = <0x00 0x4201000 0x00 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&mcu_gpio_intr>;
  interrupts = <30>, <31>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <24>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 79 1>;
  clocks = <&k3_clks 79 0>;
  clock-names = "gpio";
 };

 mcu_rti0: watchdog@4880000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x04880000 0x00 0x100>;
  clocks = <&k3_clks 131 0>;
  power-domains = <&k3_pds 131 1>;
  assigned-clocks = <&k3_clks 131 0>;
  assigned-clock-parents = <&k3_clks 131 2>;

  status = "reserved";
 };

 mcu_mcan0: can@4e08000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x4e08000 0x00 0x200>,
        <0x00 0x4e00000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 188 1>;
  clocks = <&k3_clks 188 6>, <&k3_clks 188 1>;
  clock-names = "hclk", "cclk";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  interrupts = <0 26 4>,
        <0 27 4>;
  interrupt-names = "int0", "int1";
  status = "disabled";
 };

 mcu_mcan1: can@4e18000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x4e18000 0x00 0x200>,
        <0x00 0x4e10000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 189 1>;
  clocks = <&k3_clks 189 6>, <&k3_clks 189 1>;
  clock-names = "hclk", "cclk";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  interrupts = <0 28 4>,
        <0 29 4>;
  interrupt-names = "int0", "int1";
  status = "disabled";
 };

 mcu_r5fss0: r5fss@79000000 {
  compatible = "ti,am62-r5fss";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x79000000 0x00 0x79000000 0x8000>,
    <0x79020000 0x00 0x79020000 0x8000>;
  power-domains = <&k3_pds 7 1>;
  mcu_r5fss0_core0: r5f@79000000 {
   compatible = "ti,am62-r5f";
   reg = <0x79000000 0x00008000>,
         <0x79020000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <9>;
   ti,sci-proc-ids = <0x03 0xff>;
   resets = <&k3_reset 9 1>;
   firmware-name = "am62p-mcu-r5f0_0-fw";
   ti,atcm-enable = <0>;
   ti,btcm-enable = <1>;
   ti,loczrama = <0>;
  };
 };
};
# 125 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-am62p-wakeup.dtsi" 1






&cbass_wakeup {
 wkup_conf: bus@43000000 {
  compatible = "simple-bus";
  reg = <0x00 0x43000000 0x00 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x00 0x00 0x43000000 0x20000>;
  bootph-all;

  chipid: chipid@14 {
   compatible = "ti,am654-chipid";
   reg = <0x14 0x4>;
   bootph-all;
  };
 };

 wkup_uart0: serial@2b300000 {
  compatible = "ti,am64-uart", "ti,am654-uart";
  reg = <0x00 0x2b300000 0x00 0x100>;
  interrupts = <0 186 4>;
  power-domains = <&k3_pds 114 1>;
  clocks = <&k3_clks 114 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 wkup_i2c0: i2c@2b200000 {
  compatible = "ti,am64-i2c", "ti,omap4-i2c";
  reg = <0x00 0x2b200000 0x00 0x100>;
  interrupts = <0 165 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 107 1>;
  clocks = <&k3_clks 107 4>;
  clock-names = "fck";
  status = "disabled";
 };

 wkup_rtc0: rtc@2b1f0000 {
  compatible = "ti,am62-rtc";
  reg = <0x00 0x2b1f0000 0x00 0x100>;
  interrupts = <0 100 4>;
  clocks = <&k3_clks 117 6> , <&k3_clks 117 0>;
  clock-names = "vbus", "osc32k";
  power-domains = <&k3_pds 117 1>;
  wakeup-source;
 };

 wkup_rti0: watchdog@2b000000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x00 0x2b000000 0x00 0x100>;
  clocks = <&k3_clks 132 0>;
  power-domains = <&k3_pds 132 1>;
  assigned-clocks = <&k3_clks 132 0>;
  assigned-clock-parents = <&k3_clks 132 2>;

  status = "reserved";
 };

 wkup_vtm0: temperature-sensor@b00000 {
  compatible = "ti,j7200-vtm";
  reg = <0x00 0xb00000 0x00 0x400>,
        <0x00 0xb01000 0x00 0x400>;
  power-domains = <&k3_pds 95 1>;
  #thermal-sensor-cells = <1>;
 };

 wkup_r5fss0: r5fss@78000000 {
  compatible = "ti,am62-r5fss";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x78000000 0x00 0x78000000 0x8000>,
    <0x78100000 0x00 0x78100000 0x8000>;
  power-domains = <&k3_pds 119 1>;

  wkup_r5fss0_core0: r5f@78000000 {
   compatible = "ti,am62-r5f";
   reg = <0x78000000 0x00008000>,
         <0x78100000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <121>;
   ti,sci-proc-ids = <0x01 0xff>;
   resets = <&k3_reset 121 1>;
   firmware-name = "am62-wkup-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };
};
# 126 "arch/arm64/boot/dts/ti/k3-am62p.dtsi" 2
# 12 "arch/arm64/boot/dts/ti/k3-am62p5.dtsi" 2

/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };
   };
  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a53";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_0>;
   clocks = <&k3_clks 135 0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a53";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_0>;
   clocks = <&k3_clks 136 0>;
  };

  cpu2: cpu@2 {
   compatible = "arm,cortex-a53";
   reg = <0x002>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_0>;
   clocks = <&k3_clks 137 0>;
  };

  cpu3: cpu@3 {
   compatible = "arm,cortex-a53";
   reg = <0x003>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0x8000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   next-level-cache = <&l2_0>;
   clocks = <&k3_clks 138 0>;
  };
 };

 l2_0: l2-cache0 {
  compatible = "cache";
  cache-unified;
  cache-level = <2>;
  cache-size = <0x80000>;
  cache-line-size = <64>;
  cache-sets = <512>;
 };
};
# 15 "arch/arm64/boot/dts/ti/k3-am62p5-sk.dts" 2

/ {
 compatible = "ti,am62p5-sk", "ti,am62p5";
 model = "Texas Instruments AM62P5 SK";

 aliases {
  serial0 = &wkup_uart0;
  serial2 = &main_uart0;
  serial3 = &main_uart1;
  mmc0 = &sdhci0;
  mmc1 = &sdhci1;
  mmc2 = &sdhci2;
  spi0 = &ospi0;
  ethernet0 = &cpsw_port1;
  ethernet1 = &cpsw_port2;
 };

 chosen {
  stdout-path = &main_uart0;
 };

 memory@80000000 {

  reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
        <0x00000008 0x80000000 0x00000001 0x80000000>;
  device_type = "memory";
  bootph-pre-ram;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure_tfa_ddr: tfa@9e780000 {
   reg = <0x00 0x9e780000 0x00 0x80000>;
   no-map;
  };

  secure_ddr: optee@9e800000 {
   reg = <0x00 0x9e800000 0x00 0x01800000>;
   no-map;
  };

  wkup_r5fss0_core0_memory_region: r5f-dma-memory@9c900000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0x9c900000 0x00 0x01e00000>;
   no-map;
  };
 };

 vmain_pd: regulator-0 {

  compatible = "regulator-fixed";
  regulator-name = "vmain_pd";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
  bootph-all;
 };

 vcc_5v0: regulator-1 {

  compatible = "regulator-fixed";
  regulator-name = "vcc_5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&vmain_pd>;
  regulator-always-on;
  regulator-boot-on;
  bootph-all;
 };

 vdd_mmc1: regulator-2 {

  compatible = "regulator-fixed";
  regulator-name = "vdd_mmc1";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  enable-active-high;
  gpio = <&exp1 3 0>;
  bootph-all;
 };

 vddshv_sdio: regulator-3 {
  compatible = "regulator-gpio";
  regulator-name = "vddshv_sdio";
  pinctrl-names = "default";
  pinctrl-0 = <&vddshv_sdio_pins_default>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  gpios = <&main_gpio0 31 0>;
  states = <1800000 0x0>,
    <3300000 0x1>;
  bootph-all;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&usr_led_pins_default>;

  led-0 {
   label = "am62-sk:green:heartbeat";
   gpios = <&main_gpio1 49 0>;
   linux,default-trigger = "heartbeat";
   function = "heartbeat";
   default-state = "off";
  };
 };

 tlv320_mclk: clk-0 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <12288000>;
 };

 codec_audio: sound {
  compatible = "simple-audio-card";
  simple-audio-card,name = "AM62x-SKEVM";
  simple-audio-card,widgets =
   "Headphone", "Headphone Jack",
   "Line", "Line In",
   "Microphone", "Microphone Jack";
  simple-audio-card,routing =
   "Headphone Jack", "HPLOUT",
   "Headphone Jack", "HPROUT",
   "LINE1L", "Line In",
   "LINE1R", "Line In",
   "MIC3R", "Microphone Jack",
   "Microphone Jack", "Mic Bias";
  simple-audio-card,format = "dsp_b";
  simple-audio-card,bitclock-master = <&sound_master>;
  simple-audio-card,frame-master = <&sound_master>;
  simple-audio-card,bitclock-inversion;

  simple-audio-card,cpu {
   sound-dai = <&mcasp1>;
  };

  sound_master: simple-audio-card,codec {
   sound-dai = <&tlv320aic3106>;
   clocks = <&tlv320_mclk>;
  };
 };
};

&main_gpio0 {
 bootph-all;
};

&main_gpio1 {
 bootph-all;
};

&main_pmx0 {
 bootph-all;

 main_i2c0_pins_default: main-i2c0-default-pins {
  pinctrl-single,pins = <
   (((0x01e0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x01e4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 main_i2c1_pins_default: main-i2c1-default-pins {
  pinctrl-single,pins = <
   (((0x01e8) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x01ec) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
  bootph-all;
 };

 main_i2c2_pins_default: main-i2c2-default-pins {
  pinctrl-single,pins = <
   (((0x00b0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (1))
   (((0x00b4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (1))
  >;
 };

 main_gpio1_ioexp_intr_pins_default: main-gpio1-ioexp-intr-default-pins {
  pinctrl-single,pins = <
   (((0x01d4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_mcasp1_pins_default: main-mcasp1-default-pins {
  pinctrl-single,pins = <
   (((0x0090) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (2))
   (((0x0098) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (2))
   (((0x008c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (2))
   (((0x0084) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (2))
  >;
 };

 main_mdio1_pins_default: main-mdio1-default-pins {
  pinctrl-single,pins = <
   (((0x0160) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x015c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_mmc1_pins_default: main-mmc1-default-pins {
  pinctrl-single,pins = <
   (((0x023c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0234) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x0230) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x022c) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0228) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0224) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0240) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
  bootph-all;
 };

 main_mmc2_pins_default: main-mmc2-default-pins {
  pinctrl-single,pins = <
   (((0x0120) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0118) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x011C) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0114) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0110) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x010c) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x0108) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
  bootph-all;
 };

 main_rgmii1_pins_default: main-rgmii1-default-pins {
  pinctrl-single,pins = <
   (((0x014c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0150) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0154) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0158) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0148) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0144) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0134) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0138) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x013c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0140) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0130) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x012c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
  bootph-all;
 };

 main_rgmii2_pins_default: main-rgmii2-default-pins {
  pinctrl-single,pins = <
   (((0x0184) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0188) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x018c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0190) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0180) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x017c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x016c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0170) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0174) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0178) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0168) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0164) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
  bootph-all;
 };

 main_uart0_pins_default: main-uart0-default-pins {
  pinctrl-single,pins = <
   (((0x1c8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x1cc) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
  bootph-all;
 };

 main_uart1_pins_default: main-uart1-default-pins {
  pinctrl-single,pins = <
   (((0x0194) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (2))
   (((0x0198) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (2))
   (((0x01ac) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (2))
   (((0x01b0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (2))
  >;
  bootph-all;
 };

 main_wlirq_pins_default: main-wlirq-default-pins {
  pinctrl-single,pins = <
   (((0x0128) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 ospi0_pins_default: ospi0-default-pins {
  pinctrl-single,pins = <
   (((0x0000) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x002c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x000c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0010) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0014) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0018) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x001c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0020) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0028) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x0008) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
  bootph-all;
 };

 usr_led_pins_default: usr-led-default-pins {
  pinctrl-single,pins = <
   (((0x0244) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 vddshv_sdio_pins_default: vddshvr-sdio-default-pins {
  pinctrl-single,pins = <
   (((0x007c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
  bootph-all;
 };

 wlan_en_pins_default: wlan-en-default-pins {
  pinctrl-single,pins = <
   (((0x0124) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };
};

&main_i2c1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c1_pins_default>;
 clock-frequency = <100000>;
 bootph-all;

 tlv320aic3106: audio-codec@1b {
  #sound-dai-cells = <0>;
  compatible = "ti,tlv320aic3106";
  reg = <0x1b>;
  ai3x-micbias-vg = <1>;
 };

 exp1: gpio@22 {
  compatible = "ti,tca6424";
  reg = <0x22>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "OLDI_INT#", "x8_NAND_DETECT",
       "UART1_FET_SEL", "MMC1_SD_EN",
       "VPP_EN", "EXP_PS_3V3_EN",
       "UART1_FET_BUF_EN", "EXP_HAT_DETECT",
       "DSI_GPIO0", "DSI_GPIO1",
       "OLDI_EDID", "BT_UART_WAKE_SOC_3V3",
       "USB_TYPEA_OC_INDICATION", "CSI_GPIO0",
       "CSI_GPIO1", "WLAN_ALERTn",
       "HDMI_INTn", "TEST_GPIO2",
       "MCASP1_FET_EN", "MCASP1_BUF_BT_EN",
       "MCASP1_FET_SEL", "DSI_EDID",
       "PD_I2C_IRQ", "IO_EXP_TEST_LED";

  interrupt-parent = <&main_gpio1>;
  interrupts = <23 2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  pinctrl-names = "default";
  pinctrl-0 = <&main_gpio1_ioexp_intr_pins_default>;
  bootph-all;
 };

 exp2: gpio@23 {
  compatible = "ti,tca6424";
  reg = <0x23>;
  gpio-controller;
  #gpio-cells = <2>;
  gpio-line-names = "BT_EN_SOC", "EXP_PS_5V0_EN",
       "", "",
       "", "",
       "", "",
       "WL_LT_EN", "",
       "TP3", "TP6",
       "TP4", "TP7",
       "TP5", "TP8",
       "SoC_I2C2_MCAN_SEL", "GPIO_HDMI_RSTn",
       "GPIO_CPSW2_RST", "GPIO_CPSW1_RST",
       "GPIO_OLDI_RSTn", "GPIO_AUD_RSTn",
       "GPIO_eMMC_RSTn", "SoC_WLAN_SDIO_RST";
 };
};

&main_i2c2 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c2_pins_default>;
 clock-frequency = <400000>;
};

&sdhci0 {
 status = "okay";
 ti,driver-strength-ohm = <50>;
 disable-wp;
};

&sdhci1 {

 status = "okay";
 vmmc-supply = <&vdd_mmc1>;
 vqmmc-supply = <&vddshv_sdio>;
 pinctrl-names = "default";
 pinctrl-0 = <&main_mmc1_pins_default>;
 ti,driver-strength-ohm = <50>;
 disable-wp;
 no-1-8-v;
 bootph-all;
};

&cpsw3g {
 pinctrl-names = "default";
 pinctrl-0 = <&main_rgmii1_pins_default>,
      <&main_rgmii2_pins_default>;
};

&cpsw_port1 {
 phy-mode = "rgmii-rxid";
 phy-handle = <&cpsw3g_phy0>;
};

&cpsw_port2 {
 phy-mode = "rgmii-rxid";
 phy-handle = <&cpsw3g_phy1>;
};

&cpsw3g_mdio {
 cpsw3g_phy0: ethernet-phy@0 {
  reg = <0>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };

 cpsw3g_phy1: ethernet-phy@1 {
  reg = <1>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
};

&mcasp1 {
 status = "okay";
 #sound-dai-cells = <0>;

 pinctrl-names = "default";
 pinctrl-0 = <&main_mcasp1_pins_default>;

 op-mode = <0>;
 tdm-slots = <2>;

 serial-dir = <
        1 0 2 0
        0 0 0 0
        0 0 0 0
        0 0 0 0
 >;
 tx-num-evt = <32>;
 rx-num-evt = <32>;
};

&fss {
 bootph-all;
};

&ospi0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&ospi0_pins_default>;
 bootph-all;

 flash@0{
  compatible = "jedec,spi-nor";
  reg = <0x0>;
  spi-tx-bus-width = <8>;
  spi-rx-bus-width = <8>;
  spi-max-frequency = <25000000>;
  cdns,tshsl-ns = <60>;
  cdns,tsd2d-ns = <60>;
  cdns,tchsh-ns = <60>;
  cdns,tslch-ns = <60>;
  cdns,read-delay = <4>;
  bootph-all;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;
   bootph-all;

   partition@0 {
    label = "ospi.tiboot3";
    reg = <0x00 0x80000>;
   };

   partition@80000 {
    label = "ospi.tispl";
    reg = <0x80000 0x200000>;
   };

   partition@280000 {
    label = "ospi.u-boot";
    reg = <0x280000 0x400000>;
   };

   partition@680000 {
    label = "ospi.env";
    reg = <0x680000 0x40000>;
   };

   partition@6c0000 {
    label = "ospi.env.backup";
    reg = <0x6c0000 0x40000>;
   };

   partition@800000 {
    label = "ospi.rootfs";
    reg = <0x800000 0x37c0000>;
   };

   partition@3fc0000 {
    label = "ospi.phypattern";
    reg = <0x3fc0000 0x40000>;
    bootph-all;
   };
  };
 };
};

&mailbox0_cluster0 {
 mbox_r5_0: mbox-r5-0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };
};

&mailbox0_cluster1 {
 mbox_mcu_r5_0: mbox-mcu-r5-0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };
};

&main_uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_uart0_pins_default>;
 status = "okay";
 bootph-all;
};

&main_uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_uart1_pins_default>;

 status = "reserved";
 bootph-all;
};

&mcu_pmx0 {
 bootph-all;

 wkup_uart0_pins_default: wkup-uart0-default-pins {
  pinctrl-single,pins = <
   (((0x02c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x030) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x024) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x028) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
  bootph-all;
 };
};

&wkup_uart0 {

 pinctrl-names = "default";
 pinctrl-0 = <&wkup_uart0_pins_default>;
 status = "reserved";
 bootph-all;
};
