#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000018621c5b800 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000018621cb9810_0 .var "clk", 0 0;
v0000018621cb9e50_0 .var "reset", 0 0;
S_0000018621c2a300 .scope module, "dut" "TopModule" 2 4, 3 1 0, S_0000018621c5b800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000018621cbad50_0 .net "ALUOp", 3 0, v0000018621c57de0_0;  1 drivers
v0000018621cbac10_0 .net "ALUResult", 31 0, v0000018621c57980_0;  1 drivers
v0000018621cb9130_0 .net "ALUSrc", 0 0, v0000018621c58ba0_0;  1 drivers
v0000018621cba2b0_0 .net "Branch", 0 0, v0000018621c581a0_0;  1 drivers
v0000018621cba030_0 .net "Instr", 31 0, L_0000018621c3dd50;  1 drivers
v0000018621cba7b0_0 .net "Jump", 0 0, v0000018621c57e80_0;  1 drivers
v0000018621cb91d0_0 .net "MemData", 31 0, L_0000018621ccd760;  1 drivers
v0000018621cb9a90_0 .net "MemRead", 0 0, v0000018621c58060_0;  1 drivers
v0000018621cb9310_0 .net "MemToReg", 0 0, v0000018621c57160_0;  1 drivers
v0000018621cb9b30_0 .net "MemToRegData", 31 0, L_0000018621ccbf00;  1 drivers
v0000018621cb93b0_0 .net "MemWrite", 0 0, v0000018621c57480_0;  1 drivers
v0000018621cb9950_0 .var "PC", 31 0;
v0000018621cb94f0_0 .var "PCNext", 31 0;
v0000018621cba0d0_0 .net "ReadData1", 31 0, L_0000018621ccc180;  1 drivers
v0000018621cb9bd0_0 .net "ReadData2", 31 0, L_0000018621ccc9a0;  1 drivers
v0000018621cb9590_0 .net "RegDst", 0 0, v0000018621c582e0_0;  1 drivers
v0000018621cba850_0 .net "RegWrite", 0 0, v0000018621c58e20_0;  1 drivers
v0000018621cb9630_0 .net "SignImm", 31 0, L_0000018621cb9f90;  1 drivers
v0000018621cb9c70_0 .net "WriteReg", 4 0, L_0000018621ccc860;  1 drivers
v0000018621cba8f0_0 .net "Zero", 0 0, L_0000018621cccae0;  1 drivers
v0000018621cb99f0_0 .net *"_ivl_1", 0 0, L_0000018621cba990;  1 drivers
v0000018621cb96d0_0 .net *"_ivl_17", 4 0, L_0000018621cccb80;  1 drivers
v0000018621cba350_0 .net *"_ivl_19", 4 0, L_0000018621ccbe60;  1 drivers
v0000018621cba5d0_0 .net *"_ivl_2", 15 0, L_0000018621cba710;  1 drivers
v0000018621cb9d10_0 .net *"_ivl_5", 15 0, L_0000018621cb9ef0;  1 drivers
v0000018621cb9db0_0 .net "clk", 0 0, v0000018621cb9810_0;  1 drivers
v0000018621cb9770_0 .net "reset", 0 0, v0000018621cb9e50_0;  1 drivers
E_0000018621c54db0/0 .event anyedge, v0000018621cbab70_0, v0000018621c57e80_0, v0000018621c57520_0, v0000018621c58ce0_0;
E_0000018621c54db0/1 .event anyedge, v0000018621c581a0_0, v0000018621c57fc0_0, v0000018621cb9630_0;
E_0000018621c54db0 .event/or E_0000018621c54db0/0, E_0000018621c54db0/1;
L_0000018621cba990 .part L_0000018621c3dd50, 15, 1;
LS_0000018621cba710_0_0 .concat [ 1 1 1 1], L_0000018621cba990, L_0000018621cba990, L_0000018621cba990, L_0000018621cba990;
LS_0000018621cba710_0_4 .concat [ 1 1 1 1], L_0000018621cba990, L_0000018621cba990, L_0000018621cba990, L_0000018621cba990;
LS_0000018621cba710_0_8 .concat [ 1 1 1 1], L_0000018621cba990, L_0000018621cba990, L_0000018621cba990, L_0000018621cba990;
LS_0000018621cba710_0_12 .concat [ 1 1 1 1], L_0000018621cba990, L_0000018621cba990, L_0000018621cba990, L_0000018621cba990;
L_0000018621cba710 .concat [ 4 4 4 4], LS_0000018621cba710_0_0, LS_0000018621cba710_0_4, LS_0000018621cba710_0_8, LS_0000018621cba710_0_12;
L_0000018621cb9ef0 .part L_0000018621c3dd50, 0, 16;
L_0000018621cb9f90 .concat [ 16 16 0 0], L_0000018621cb9ef0, L_0000018621cba710;
L_0000018621cccc20 .part L_0000018621c3dd50, 21, 5;
L_0000018621ccc0e0 .part L_0000018621c3dd50, 16, 5;
L_0000018621ccc720 .functor MUXZ 32, L_0000018621ccc9a0, L_0000018621cb9f90, v0000018621c58ba0_0, C4<>;
L_0000018621ccbd20 .part L_0000018621c3dd50, 26, 6;
L_0000018621cccb80 .part L_0000018621c3dd50, 11, 5;
L_0000018621ccbe60 .part L_0000018621c3dd50, 16, 5;
L_0000018621ccc860 .functor MUXZ 5, L_0000018621ccbe60, L_0000018621cccb80, v0000018621c582e0_0, C4<>;
L_0000018621ccbf00 .functor MUXZ 32, v0000018621c57980_0, L_0000018621ccd760, v0000018621c57160_0, C4<>;
S_0000018621c2a490 .scope module, "alu" "ALU" 3 38, 4 1 0, S_0000018621c2a300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0000018621c58920_0 .net "A", 31 0, L_0000018621ccc180;  alias, 1 drivers
v0000018621c589c0_0 .net "ALUControl", 3 0, v0000018621c57de0_0;  alias, 1 drivers
v0000018621c57980_0 .var "ALUResult", 31 0;
v0000018621c58b00_0 .net "B", 31 0, L_0000018621ccc720;  1 drivers
v0000018621c57fc0_0 .net "Zero", 0 0, L_0000018621cccae0;  alias, 1 drivers
L_0000018621ce02c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621c58a60_0 .net/2u *"_ivl_0", 31 0, L_0000018621ce02c8;  1 drivers
E_0000018621c543f0 .event anyedge, v0000018621c589c0_0, v0000018621c58920_0, v0000018621c58b00_0;
L_0000018621cccae0 .cmp/eq 32, v0000018621c57980_0, L_0000018621ce02c8;
S_0000018621c3ccb0 .scope module, "control" "Control" 3 47, 5 1 0, S_0000018621c2a300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 4 "ALUOp";
v0000018621c57de0_0 .var "ALUOp", 3 0;
v0000018621c58ba0_0 .var "ALUSrc", 0 0;
v0000018621c581a0_0 .var "Branch", 0 0;
v0000018621c57e80_0 .var "Jump", 0 0;
v0000018621c58060_0 .var "MemRead", 0 0;
v0000018621c57160_0 .var "MemToReg", 0 0;
v0000018621c57480_0 .var "MemWrite", 0 0;
v0000018621c57840_0 .net "Opcode", 5 0, L_0000018621ccbd20;  1 drivers
v0000018621c582e0_0 .var "RegDst", 0 0;
v0000018621c58e20_0 .var "RegWrite", 0 0;
E_0000018621c548b0 .event anyedge, v0000018621c57840_0;
S_0000018621c3ce40 .scope module, "dmem" "DataMemory" 3 61, 6 1 0, S_0000018621c2a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
v0000018621c57700_0 .net "Address", 31 0, v0000018621c57980_0;  alias, 1 drivers
v0000018621c575c0_0 .net "MemRead", 0 0, v0000018621c58060_0;  alias, 1 drivers
v0000018621c58100_0 .net "MemWrite", 0 0, v0000018621c57480_0;  alias, 1 drivers
v0000018621c58740_0 .net "ReadData", 31 0, L_0000018621ccd760;  alias, 1 drivers
v0000018621c58c40_0 .net "WriteData", 31 0, L_0000018621ccc9a0;  alias, 1 drivers
v0000018621c57a20_0 .net *"_ivl_0", 31 0, L_0000018621ccc4a0;  1 drivers
v0000018621c57200_0 .net *"_ivl_3", 29 0, L_0000018621ccbbe0;  1 drivers
L_0000018621ce0310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621c58420_0 .net/2u *"_ivl_4", 31 0, L_0000018621ce0310;  1 drivers
v0000018621c58560_0 .net "clk", 0 0, v0000018621cb9810_0;  alias, 1 drivers
v0000018621c58880 .array "mem", 255 0, 31 0;
E_0000018621c537f0 .event posedge, v0000018621c58560_0;
L_0000018621ccc4a0 .array/port v0000018621c58880, L_0000018621ccbbe0;
L_0000018621ccbbe0 .part v0000018621c57980_0, 2, 30;
L_0000018621ccd760 .functor MUXZ 32, L_0000018621ce0310, L_0000018621ccc4a0, v0000018621c58060_0, C4<>;
S_0000018621c400e0 .scope module, "imem" "InstrMemory" 3 32, 7 1 0, S_0000018621c2a300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "Instr";
L_0000018621c3dd50 .functor BUFZ 32, L_0000018621cccea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018621c58ce0_0 .net "Instr", 31 0, L_0000018621c3dd50;  alias, 1 drivers
v0000018621c57520_0 .net "PC", 31 0, v0000018621cb9950_0;  1 drivers
v0000018621c587e0_0 .net *"_ivl_0", 31 0, L_0000018621cccea0;  1 drivers
v0000018621c58d80_0 .net *"_ivl_3", 29 0, L_0000018621ccca40;  1 drivers
v0000018621c58ec0 .array "mem", 255 0, 31 0;
L_0000018621cccea0 .array/port v0000018621c58ec0, L_0000018621ccca40;
L_0000018621ccca40 .part v0000018621cb9950_0, 2, 30;
S_0000018621c40270 .scope module, "regfile" "RegFile" 3 19, 8 1 0, S_0000018621c2a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "ReadReg1";
    .port_info 4 /INPUT 5 "ReadReg2";
    .port_info 5 /INPUT 5 "WriteReg";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0000018621c58380_0 .net "ReadData1", 31 0, L_0000018621ccc180;  alias, 1 drivers
v0000018621c573e0_0 .net "ReadData2", 31 0, L_0000018621ccc9a0;  alias, 1 drivers
v0000018621c57020_0 .net "ReadReg1", 4 0, L_0000018621cccc20;  1 drivers
v0000018621c57ac0_0 .net "ReadReg2", 4 0, L_0000018621ccc0e0;  1 drivers
v0000018621c57340_0 .net "RegWrite", 0 0, v0000018621c58e20_0;  alias, 1 drivers
v0000018621c586a0_0 .net "WriteData", 31 0, L_0000018621ccbf00;  alias, 1 drivers
v0000018621c57660_0 .net "WriteReg", 4 0, L_0000018621ccc860;  alias, 1 drivers
v0000018621c577a0_0 .net *"_ivl_0", 31 0, L_0000018621cba3f0;  1 drivers
v0000018621c578e0_0 .net *"_ivl_10", 31 0, L_0000018621ccb960;  1 drivers
v0000018621c57b60_0 .net *"_ivl_12", 6 0, L_0000018621ccc400;  1 drivers
L_0000018621ce0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018621c57ca0_0 .net *"_ivl_15", 1 0, L_0000018621ce0160;  1 drivers
v0000018621c57d40_0 .net *"_ivl_18", 31 0, L_0000018621ccc2c0;  1 drivers
L_0000018621ce01a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621cbadf0_0 .net *"_ivl_21", 26 0, L_0000018621ce01a8;  1 drivers
L_0000018621ce01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621cba530_0 .net/2u *"_ivl_22", 31 0, L_0000018621ce01f0;  1 drivers
v0000018621cbaf30_0 .net *"_ivl_24", 0 0, L_0000018621ccd580;  1 drivers
L_0000018621ce0238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621cb9270_0 .net/2u *"_ivl_26", 31 0, L_0000018621ce0238;  1 drivers
v0000018621cb9090_0 .net *"_ivl_28", 31 0, L_0000018621ccc900;  1 drivers
L_0000018621ce0088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621cbacb0_0 .net *"_ivl_3", 26 0, L_0000018621ce0088;  1 drivers
v0000018621cbaad0_0 .net *"_ivl_30", 6 0, L_0000018621ccc040;  1 drivers
L_0000018621ce0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018621cb98b0_0 .net *"_ivl_33", 1 0, L_0000018621ce0280;  1 drivers
L_0000018621ce00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621cba670_0 .net/2u *"_ivl_4", 31 0, L_0000018621ce00d0;  1 drivers
v0000018621cbae90_0 .net *"_ivl_6", 0 0, L_0000018621cba490;  1 drivers
L_0000018621ce0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018621cba210_0 .net/2u *"_ivl_8", 31 0, L_0000018621ce0118;  1 drivers
v0000018621cbaa30_0 .net "clk", 0 0, v0000018621cb9810_0;  alias, 1 drivers
v0000018621cb9450_0 .var/i "i", 31 0;
v0000018621cba170 .array "regs", 0 31, 31 0;
v0000018621cbab70_0 .net "reset", 0 0, v0000018621cb9e50_0;  alias, 1 drivers
E_0000018621c54a70 .event posedge, v0000018621cbab70_0, v0000018621c58560_0;
L_0000018621cba3f0 .concat [ 5 27 0 0], L_0000018621cccc20, L_0000018621ce0088;
L_0000018621cba490 .cmp/eq 32, L_0000018621cba3f0, L_0000018621ce00d0;
L_0000018621ccb960 .array/port v0000018621cba170, L_0000018621ccc400;
L_0000018621ccc400 .concat [ 5 2 0 0], L_0000018621cccc20, L_0000018621ce0160;
L_0000018621ccc180 .functor MUXZ 32, L_0000018621ccb960, L_0000018621ce0118, L_0000018621cba490, C4<>;
L_0000018621ccc2c0 .concat [ 5 27 0 0], L_0000018621ccc0e0, L_0000018621ce01a8;
L_0000018621ccd580 .cmp/eq 32, L_0000018621ccc2c0, L_0000018621ce01f0;
L_0000018621ccc900 .array/port v0000018621cba170, L_0000018621ccc040;
L_0000018621ccc040 .concat [ 5 2 0 0], L_0000018621ccc0e0, L_0000018621ce0280;
L_0000018621ccc9a0 .functor MUXZ 32, L_0000018621ccc900, L_0000018621ce0238, L_0000018621ccd580, C4<>;
    .scope S_0000018621c40270;
T_0 ;
    %wait E_0000018621c54a70;
    %load/vec4 v0000018621cbab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018621cb9450_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000018621cb9450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018621cb9450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018621cba170, 0, 4;
    %load/vec4 v0000018621cb9450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018621cb9450_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018621c57340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000018621c57660_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000018621c586a0_0;
    %load/vec4 v0000018621c57660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018621cba170, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018621c400e0;
T_1 ;
    %pushi/vec4 536936453, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018621c58ec0, 4, 0;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018621c58ec0, 4, 0;
    %pushi/vec4 270663681, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018621c58ec0, 4, 0;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018621c58ec0, 4, 0;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018621c58ec0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000018621c2a490;
T_2 ;
    %wait E_0000018621c543f0;
    %load/vec4 v0000018621c589c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018621c57980_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0000018621c58920_0;
    %load/vec4 v0000018621c58b00_0;
    %and;
    %store/vec4 v0000018621c57980_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0000018621c58920_0;
    %load/vec4 v0000018621c58b00_0;
    %or;
    %store/vec4 v0000018621c57980_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000018621c58920_0;
    %load/vec4 v0000018621c58b00_0;
    %add;
    %store/vec4 v0000018621c57980_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000018621c58920_0;
    %load/vec4 v0000018621c58b00_0;
    %sub;
    %store/vec4 v0000018621c57980_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000018621c58920_0;
    %load/vec4 v0000018621c58b00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0000018621c57980_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000018621c3ccb0;
T_3 ;
    %wait E_0000018621c548b0;
    %load/vec4 v0000018621c57840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c582e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c58ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c58e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c581a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57e80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018621c57de0_0, 0, 4;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c582e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c58e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c581a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57e80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018621c57de0_0, 0, 4;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c582e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c58ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c57160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c58e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c58060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c581a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57e80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018621c57de0_0, 0, 4;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c582e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c58ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c57480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c581a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57e80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018621c57de0_0, 0, 4;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c582e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c581a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57e80_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018621c57de0_0, 0, 4;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c582e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c58060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c57480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621c581a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621c57e80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018621c57de0_0, 0, 4;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018621c3ce40;
T_4 ;
    %wait E_0000018621c537f0;
    %load/vec4 v0000018621c58100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000018621c58c40_0;
    %load/vec4 v0000018621c57700_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018621c58880, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018621c2a300;
T_5 ;
    %wait E_0000018621c54db0;
    %load/vec4 v0000018621cb9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018621cb94f0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018621cba7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000018621cb9950_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000018621cba030_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000018621cb94f0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000018621cba2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0000018621cba8f0_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000018621cb9950_0;
    %addi 4, 0, 32;
    %load/vec4 v0000018621cb9630_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000018621cb94f0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000018621cb9950_0;
    %addi 4, 0, 32;
    %store/vec4 v0000018621cb94f0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018621c2a300;
T_6 ;
    %wait E_0000018621c54a70;
    %load/vec4 v0000018621cb9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018621cb9950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018621cb94f0_0;
    %assign/vec4 v0000018621cb9950_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018621c5b800;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000018621cb9810_0;
    %inv;
    %store/vec4 v0000018621cb9810_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018621c5b800;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621cb9810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018621cb9e50_0, 0, 1;
    %vpi_call 2 10 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018621cb9e50_0, 0, 1;
    %vpi_call 2 14 "$display", "Time\011PC\011\011Instruction\011Reg1\011Reg2\011Reg3\011ALURes\011Zero" {0 0 0};
    %vpi_call 2 15 "$display", "------------------------------------------------------------------" {0 0 0};
T_8.0 ;
    %wait E_0000018621c537f0;
    %delay 1, 0;
    %vpi_call 2 20 "$display", "%0t\011%h\011%h\011%h\011%h\011%h\011%h\011%b", $time, v0000018621cb9950_0, v0000018621cba030_0, &A<v0000018621cba170, 1>, &A<v0000018621cba170, 2>, &A<v0000018621cba170, 3>, v0000018621c57980_0, v0000018621c57fc0_0 {0 0 0};
    %load/vec4 v0000018621cb9950_0;
    %cmpi/e 20, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.3, 4;
    %load/vec4 v0000018621cba030_0;
    %pushi/vec4 134217733, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.1, 8;
    %vpi_call 2 32 "$display", "\012Test completed:" {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000018621cba170, 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 2 34 "$display", "PASS: $3 = 1 (branch taken correctly)" {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call 2 36 "$display", "FAIL: $3 = %h (branch failed)", &A<v0000018621cba170, 3> {0 0 0};
T_8.5 ;
    %vpi_call 2 37 "$finish" {0 0 0};
T_8.1 ;
    %vpi_func 2 40 "$time" 64 {0 0 0};
    %cmpi/u 200, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.6, 5;
    %vpi_call 2 41 "$display", "Timeout!" {0 0 0};
    %vpi_call 2 42 "$finish" {0 0 0};
T_8.6 ;
    %jmp T_8.0;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "mips.v";
    "alu.v";
    "control.v";
    "data_memory.v";
    "instr_memory.v";
    "RegFile.v";
