/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az402-757
+ date
Sun May 14 16:27:26 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1684081646
+ CACTUS_STARTTIME=1684081646
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      May 14 2023 (16:20:45)
Run date:          May 14 2023 (16:27:27+0000)
Run host:          fv-az402-757 (pid=100543)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az402-757
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110612KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=49d22f14-24d9-d046-8776-288c3e15c4a2, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1037-azure, OSVersion="#44-Ubuntu SMP Thu Apr 20 13:19:31 UTC 2023", HostName=fv-az402-757, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110612KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#0, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00133712 sec
      iterations=10000000... time=0.0134499 sec
      iterations=100000000... time=0.133836 sec
      iterations=800000000... time=1.07085 sec
      iterations=800000000... time=1.0706 sec
      result: 6311.51 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00297086 sec
      iterations=10000000... time=0.0301158 sec
      iterations=100000000... time=0.300322 sec
      iterations=400000000... time=1.19996 sec
      result: 10.6671 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185343 sec
      iterations=10000000... time=0.0182801 sec
      iterations=100000000... time=0.181904 sec
      iterations=600000000... time=1.09345 sec
      result: 8.77954 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000134503 sec
      iterations=10000... time=0.00133702 sec
      iterations=100000... time=0.0133893 sec
      iterations=1000000... time=0.133844 sec
      iterations=8000000... time=1.07083 sec
      result: 1.33854 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000652712 sec
      iterations=10000... time=0.00626452 sec
      iterations=100000... time=0.0625688 sec
      iterations=1000000... time=0.625665 sec
      iterations=2000000... time=1.2511 sec
      result: 6.25549 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.06e-05 sec
      iterations=1000... time=0.000303506 sec
      iterations=10000... time=0.00304525 sec
      iterations=100000... time=0.03038 sec
      iterations=1000000... time=0.30366 sec
      iterations=4000000... time=1.21474 sec
      result: 80.926 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=1.99e-05 sec
      iterations=10... time=0.000172903 sec
      iterations=100... time=0.00168913 sec
      iterations=1000... time=0.0165508 sec
      iterations=10000... time=0.1657 sec
      iterations=70000... time=1.15917 sec
      result: 47.4911 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.1e-06 sec
      iterations=10000... time=2.71e-05 sec
      iterations=100000... time=0.000269705 sec
      iterations=1000000... time=0.00268045 sec
      iterations=10000000... time=0.0267863 sec
      iterations=100000000... time=0.267742 sec
      iterations=400000000... time=1.0707 sec
      result: 0.334594 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=2.53e-05 sec
      iterations=10000... time=0.000144603 sec
      iterations=100000... time=0.00142843 sec
      iterations=1000000... time=0.0142584 sec
      iterations=10000000... time=0.1424 sec
      iterations=80000000... time=1.13931 sec
      result: 1.78018 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=6.1e-06 sec
      iterations=100... time=1.9801e-05 sec
      iterations=1000... time=0.000154202 sec
      iterations=10000... time=0.00154063 sec
      iterations=100000... time=0.0154063 sec
      iterations=1000000... time=0.153886 sec
      iterations=7000000... time=1.07747 sec
      result: 159.662 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.21e-05 sec
      iterations=10... time=0.000224404 sec
      iterations=100... time=0.00225034 sec
      iterations=1000... time=0.02249 sec
      iterations=10000... time=0.221493 sec
      iterations=50000... time=1.02442 sec
      result: 38.3842 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.58e-05 sec
      iterations=10... time=0.000239404 sec
      iterations=100... time=0.00238884 sec
      iterations=1000... time=0.0238683 sec
      iterations=10000... time=0.239222 sec
      iterations=50000... time=1.1968 sec
      result: 0.0721925 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000202803 sec
      iterations=10... time=0.00191734 sec
      iterations=100... time=0.0190358 sec
      iterations=1000... time=0.190699 sec
      iterations=6000... time=1.14545 sec
      result: 0.265326 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00451628 sec
      iterations=10... time=0.0450484 sec
      iterations=100... time=0.445784 sec
      iterations=200... time=0.895531 sec
      iterations=400... time=1.79593 sec
      result: 0.394572 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00143983 sec
      iterations=10000000... time=0.0136822 sec
      iterations=100000000... time=0.134626 sec
      iterations=800000000... time=1.07265 sec
      iterations=800000000... time=1.07226 sec
      result: 4135.38 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0030168 sec
      iterations=10000000... time=0.0298408 sec
      iterations=100000000... time=0.299572 sec
      iterations=400000000... time=1.20138 sec
      result: 10.6544 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185263 sec
      iterations=10000000... time=0.0183611 sec
      iterations=100000000... time=0.183227 sec
      iterations=600000000... time=1.10168 sec
      result: 8.71399 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134702 sec
      iterations=10000... time=0.00134362 sec
      iterations=100000... time=0.0133928 sec
      iterations=1000000... time=0.133981 sec
      iterations=8000000... time=1.0875 sec
      result: 1.35937 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000695463 sec
      iterations=10000... time=0.00624831 sec
      iterations=100000... time=0.0625638 sec
      iterations=1000000... time=0.622937 sec
      iterations=2000000... time=1.25293 sec
      result: 6.26466 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=3.285e-05 sec
      iterations=1000... time=0.000326656 sec
      iterations=10000... time=0.00329786 sec
      iterations=100000... time=0.0305883 sec
      iterations=1000000... time=0.303826 sec
      iterations=4000000... time=1.21614 sec
      result: 80.8327 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=1.89e-05 sec
      iterations=10... time=0.000167103 sec
      iterations=100... time=0.00170383 sec
      iterations=1000... time=0.016541 sec
      iterations=10000... time=0.166187 sec
      iterations=70000... time=1.15906 sec
      result: 47.4955 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.95e-06 sec
      iterations=10000... time=2.725e-05 sec
      iterations=100000... time=0.000267555 sec
      iterations=1000000... time=0.00267515 sec
      iterations=10000000... time=0.026798 sec
      iterations=100000000... time=0.270221 sec
      iterations=400000000... time=1.0775 sec
      result: 0.336719 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.22e-05 sec
      iterations=10000... time=0.000154753 sec
      iterations=100000... time=0.00150003 sec
      iterations=1000000... time=0.0150516 sec
      iterations=10000000... time=0.150303 sec
      iterations=70000000... time=1.05398 sec
      result: 1.8821 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.15e-06 sec
      iterations=100... time=1.6701e-05 sec
      iterations=1000... time=0.000164453 sec
      iterations=10000... time=0.00164193 sec
      iterations=100000... time=0.0158561 sec
      iterations=1000000... time=0.153433 sec
      iterations=7000000... time=1.07207 sec
      result: 160.466 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.1051e-05 sec
      iterations=10... time=0.000310306 sec
      iterations=100... time=0.00310226 sec
      iterations=1000... time=0.030233 sec
      iterations=10000... time=0.288315 sec
      iterations=40000... time=0.927869 sec
      iterations=80000... time=1.63202 sec
      result: 38.5502 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3.15e-06 sec
      iterations=10... time=3.02505e-05 sec
      iterations=100... time=0.000300056 sec
      iterations=1000... time=0.00303671 sec
      iterations=10000... time=0.029442 sec
      iterations=100000... time=0.2944 sec
      iterations=400000... time=1.17887 sec
      result: 0.247356 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.05505e-05 sec
      iterations=10... time=0.000296305 sec
      iterations=100... time=0.0029203 sec
      iterations=1000... time=0.0291096 sec
      iterations=10000... time=0.29091 sec
      iterations=40000... time=1.16685 sec
      result: 0.836063 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00111467 sec
      iterations=10... time=0.0107544 sec
      iterations=100... time=0.108015 sec
      iterations=1000... time=1.07696 sec
      result: 1.64496 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sun May 14 16:28:16 UTC 2023
+ echo Done.
Done.
  Elapsed time: 49.9 s
