# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab4_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/bram.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bram
# -- Compiling architecture SYN of bram
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/fifo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fifo
# -- Compiling architecture SYN of fifo
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
# 
# vcom -93 -work work {C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  lab4
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps lab4 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.lab4(lab4_arch)
# Loading work.bram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.fifo(syn)
# Loading altera_mf.scfifo(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
vcom -reportprogress 300 -work work C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_ram.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_ram
# -- Compiling architecture tb_bram_arch of tb_ram
quit -sim
vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.tb_ram
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps work.tb_ram 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_ram(tb_bram_arch)
# Loading work.bram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position insertpoint  \
sim:/tb_ram/clk \
sim:/tb_ram/address \
sim:/tb_ram/data \
sim:/tb_ram/wren \
sim:/tb_ram/ram_out
run
quit -sim
vsim -voptargs=+acc work.tb_lab4
# vsim -voptargs=+acc work.tb_lab4 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
# Loading work.bram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.fifo(syn)
# Loading altera_mf.scfifo(behavior)
add wave -position insertpoint  \
sim:/tb_lab4/DUT/clk \
sim:/tb_lab4/DUT/en \
sim:/tb_lab4/DUT/read_bram0 \
sim:/tb_lab4/DUT/bram0_wren \
sim:/tb_lab4/DUT/bram0_clk_en \
sim:/tb_lab4/DUT/bram0_address \
sim:/tb_lab4/DUT/bram0_out \
sim:/tb_lab4/DUT/bram0_out_ready \
sim:/tb_lab4/DUT/fifo_rd_clk_en \
sim:/tb_lab4/DUT/fifo_wr_clk_en \
sim:/tb_lab4/DUT/fifo_in \
sim:/tb_lab4/DUT/fifo_out \
sim:/tb_lab4/DUT/fifo_read_en \
sim:/tb_lab4/DUT/fifo_write_en \
sim:/tb_lab4/DUT/fifo_full \
sim:/tb_lab4/DUT/fifo_empty \
sim:/tb_lab4/DUT/fifo_free_sp
run -continue
run -continue
run
vcom -reportprogress 300 -work work C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -reportprogress 300 -work work C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
restart
# Loading work.lab4(lab4_arch)
run
quit -sim
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
vsim -voptargs=+acc work.tb_lab4
# vsim -voptargs=+acc work.tb_lab4 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
# Loading work.bram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.fifo(syn)
# Loading altera_mf.scfifo(behavior)
add wave -position insertpoint  \
sim:/tb_lab4/DUT/clk \
sim:/tb_lab4/DUT/en \
sim:/tb_lab4/DUT/read_bram0 \
sim:/tb_lab4/DUT/bram0_wren \
sim:/tb_lab4/DUT/bram0_clk_en \
sim:/tb_lab4/DUT/bram0_address \
sim:/tb_lab4/DUT/bram0_out \
sim:/tb_lab4/DUT/bram0_out_ready \
sim:/tb_lab4/DUT/fifo_rd_clk_en \
sim:/tb_lab4/DUT/fifo_wr_clk_en \
sim:/tb_lab4/DUT/fifo_in \
sim:/tb_lab4/DUT/fifo_out \
sim:/tb_lab4/DUT/fifo_read_en \
sim:/tb_lab4/DUT/fifo_write_en \
sim:/tb_lab4/DUT/fifo_full \
sim:/tb_lab4/DUT/fifo_empty \
sim:/tb_lab4/DUT/fifo_free_sp
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
restart
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
restart
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
add wave -position insertpoint  \
sim:/tb_lab4/DUT/clk \
sim:/tb_lab4/DUT/en \
sim:/tb_lab4/DUT/read_bram0 \
sim:/tb_lab4/DUT/bram0_wren \
sim:/tb_lab4/DUT/bram0_clk_en \
sim:/tb_lab4/DUT/bram0_address \
sim:/tb_lab4/DUT/bram0_out \
sim:/tb_lab4/DUT/bram0_out_ready \
sim:/tb_lab4/DUT/bram0_out_ready_0 \
sim:/tb_lab4/DUT/bram0_out_ready_1 \
sim:/tb_lab4/DUT/fifo_rd_clk_en \
sim:/tb_lab4/DUT/fifo_wr_clk_en \
sim:/tb_lab4/DUT/fifo_in \
sim:/tb_lab4/DUT/fifo_out \
sim:/tb_lab4/DUT/fifo_read_en \
sim:/tb_lab4/DUT/fifo_write_en \
sim:/tb_lab4/DUT/fifo_full \
sim:/tb_lab4/DUT/fifo_empty \
sim:/tb_lab4/DUT/fifo_free_sp
run
restart
run
# WARNING: No extended dataflow license exists
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
run
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
add wave -position insertpoint  \
sim:/tb_lab4/DUT/clk \
sim:/tb_lab4/DUT/en \
sim:/tb_lab4/DUT/read_bram0 \
sim:/tb_lab4/DUT/bram0_wren \
sim:/tb_lab4/DUT/bram0_clk_en \
sim:/tb_lab4/DUT/bram0_address \
sim:/tb_lab4/DUT/bram0_out \
sim:/tb_lab4/DUT/bram0_out_ready \
sim:/tb_lab4/DUT/bram0_out_ready_0 \
sim:/tb_lab4/DUT/bram0_out_ready_1 \
sim:/tb_lab4/DUT/bram1_wren \
sim:/tb_lab4/DUT/bram1_clk_en \
sim:/tb_lab4/DUT/bram1_address \
sim:/tb_lab4/DUT/bram1_out \
sim:/tb_lab4/DUT/fifo_rd_clk_en \
sim:/tb_lab4/DUT/fifo_wr_clk_en \
sim:/tb_lab4/DUT/fifo_in \
sim:/tb_lab4/DUT/fifo_out \
sim:/tb_lab4/DUT/fifo_out_ready \
sim:/tb_lab4/DUT/fifo_read_en \
sim:/tb_lab4/DUT/fifo_write_en \
sim:/tb_lab4/DUT/fifo_full \
sim:/tb_lab4/DUT/fifo_empty \
sim:/tb_lab4/DUT/fifo_free_sp
restart
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
add wave -position insertpoint  \
sim:/tb_lab4/DUT/clk \
sim:/tb_lab4/DUT/en \
sim:/tb_lab4/DUT/read_bram0 \
sim:/tb_lab4/DUT/bram0_wren \
sim:/tb_lab4/DUT/bram0_clk_en \
sim:/tb_lab4/DUT/bram0_address \
sim:/tb_lab4/DUT/bram0_out \
sim:/tb_lab4/DUT/bram0_out_ready \
sim:/tb_lab4/DUT/bram0_out_ready_0 \
sim:/tb_lab4/DUT/bram0_out_ready_1 \
sim:/tb_lab4/DUT/bram1_wren \
sim:/tb_lab4/DUT/bram1_clk_en \
sim:/tb_lab4/DUT/bram1_address \
sim:/tb_lab4/DUT/bram1_out \
sim:/tb_lab4/DUT/fifo_rd_clk_en \
sim:/tb_lab4/DUT/fifo_wr_clk_en \
sim:/tb_lab4/DUT/fifo_in \
sim:/tb_lab4/DUT/fifo_out \
sim:/tb_lab4/DUT/fifo_out_ready \
sim:/tb_lab4/DUT/fifo_read_en \
sim:/tb_lab4/DUT/fifo_write_en \
sim:/tb_lab4/DUT/fifo_full \
sim:/tb_lab4/DUT/fifo_empty \
sim:/tb_lab4/DUT/fifo_free_sp
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
add wave -position insertpoint  \
sim:/tb_lab4/DUT/fifo_out_ready_0
restart
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
run
run
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
run
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
restart
run
vcom -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab4
# -- Compiling architecture lab4_arch of lab4
vcom -93 -work work -O0 C:/Users/mathe/Projects/universidade/logica-reconfiguravel-2023.01/Lab4/tb_lab4.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_lab4
# -- Compiling architecture tb_lab4_arch of tb_lab4
restart
# Loading work.tb_lab4(tb_lab4_arch)
# Loading work.lab4(lab4_arch)
run
run
restart
run
