

================================================================
== Vitis HLS Report for 'Write_Output'
================================================================
* Date:           Sat Apr 20 12:09:57 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      137|      233|  0.548 us|  0.932 us|  137|  233|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |       96|       96|         3|          -|          -|    32|        no|
        |- Loop 2            |       96|       96|         3|          -|          -|    32|        no|
        |- zero_o            |       32|       32|         1|          -|          -|    32|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_4, void @empty_62, void @empty_60, i32 28, i32 28, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%relu_en_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %relu_en" [dense/dense.cpp:122]   --->   Operation 17 'read' 'relu_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Out_LP_now_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %Out_LP_now" [dense/dense.cpp:122]   --->   Operation 18 'read' 'Out_LP_now_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %feature_out" [dense/dense.cpp:122]   --->   Operation 19 'read' 'feature_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln122 = icmp_eq  i32 %relu_en_read, i32 0" [dense/dense.cpp:122]   --->   Operation 20 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.preheader, void %if.end" [dense/dense.cpp:122]   --->   Operation 21 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln123 = store i6 0, i6 %i" [dense/dense.cpp:123]   --->   Operation 23 'store' 'store_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body" [dense/dense.cpp:123]   --->   Operation 24 'br' 'br_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [dense/dense.cpp:123]   --->   Operation 25 'load' 'i_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i6 %i_2" [dense/dense.cpp:123]   --->   Operation 26 'zext' 'zext_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln123 = icmp_eq  i6 %i_2, i6 32" [dense/dense.cpp:123]   --->   Operation 27 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln123 = add i6 %i_2, i6 1" [dense/dense.cpp:123]   --->   Operation 29 'add' 'add_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body.split, void %if.end.loopexit" [dense/dense.cpp:123]   --->   Operation 30 'br' 'br_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%output_buffer_addr = getelementptr i16 %output_buffer, i64 0, i64 %zext_ln123"   --->   Operation 31 'getelementptr' 'output_buffer_addr' <Predicate = (!icmp_ln122 & !icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.23ns)   --->   "%output_buffer_load = load i5 %output_buffer_addr"   --->   Operation 32 'load' 'output_buffer_load' <Predicate = (!icmp_ln122 & !icmp_ln123)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln123 = store i6 %add_ln123, i6 %i" [dense/dense.cpp:123]   --->   Operation 33 'store' 'store_ln123' <Predicate = (!icmp_ln122 & !icmp_ln123)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!icmp_ln122 & icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 35 'alloca' 'loop_index' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i27.i6, i27 %Out_LP_now_read, i6 0" [dense/dense.cpp:129]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i33 %shl_ln" [dense/dense.cpp:129]   --->   Operation 37 'sext' 'sext_ln129' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.08ns)   --->   "%add_ln129 = add i64 %sext_ln129, i64 %feature_out_read" [dense/dense.cpp:129]   --->   Operation 38 'add' 'add_ln129' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln129, i32 1, i32 63" [dense/dense.cpp:129]   --->   Operation 39 'partselect' 'trunc_ln1' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln129_1 = sext i63 %trunc_ln1" [dense/dense.cpp:129]   --->   Operation 40 'sext' 'sext_ln129_1' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%OUT1_addr = getelementptr i16 %OUT1, i64 %sext_ln129_1" [dense/dense.cpp:129]   --->   Operation 41 'getelementptr' 'OUT1_addr' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln129 = store i6 0, i6 %loop_index" [dense/dense.cpp:129]   --->   Operation 42 'store' 'store_ln129' <Predicate = (icmp_ln123) | (icmp_ln122)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 43 [1/2] (1.23ns)   --->   "%output_buffer_load = load i5 %output_buffer_addr"   --->   Operation 43 'load' 'output_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1695 = trunc i16 %output_buffer_load"   --->   Operation 44 'trunc' 'trunc_ln1695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.10ns)   --->   "%icmp_ln1695 = icmp_sgt  i16 %output_buffer_load, i16 0"   --->   Operation 45 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.29ns)   --->   "%select_ln124 = select i1 %icmp_ln1695, i15 %trunc_ln1695, i15 0" [dense/dense.cpp:124]   --->   Operation 46 'select' 'select_ln124' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [dense/dense.cpp:123]   --->   Operation 47 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i15 %select_ln124" [dense/dense.cpp:124]   --->   Operation 48 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln124 = store i16 %zext_ln124, i5 %output_buffer_addr" [dense/dense.cpp:124]   --->   Operation 49 'store' 'store_ln124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body" [dense/dense.cpp:123]   --->   Operation 50 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.92>
ST_5 : Operation 51 [1/1] (2.92ns)   --->   "%empty_209 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %OUT1_addr, i32 32" [dense/dense.cpp:129]   --->   Operation 51 'writereq' 'empty_209' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln129 = br void %load-store-loop" [dense/dense.cpp:129]   --->   Operation 52 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.23>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%loop_index_load = load i6 %loop_index"   --->   Operation 53 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i6 %loop_index_load"   --->   Operation 54 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.78ns)   --->   "%exitcond82 = icmp_eq  i6 %loop_index_load, i6 32"   --->   Operation 55 'icmp' 'exitcond82' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_210 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 56 'speclooptripcount' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.78ns)   --->   "%empty_211 = add i6 %loop_index_load, i6 1"   --->   Operation 57 'add' 'empty_211' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond82, void %load-store-loop.split, void %zero_o"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%output_buffer_addr_1 = getelementptr i16 %output_buffer, i64 0, i64 %loop_index_cast"   --->   Operation 59 'getelementptr' 'output_buffer_addr_1' <Predicate = (!exitcond82)> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (1.23ns)   --->   "%output_buffer_load_1 = load i5 %output_buffer_addr_1"   --->   Operation 60 'load' 'output_buffer_load_1' <Predicate = (!exitcond82)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 %empty_211, i6 %loop_index"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!exitcond82)> <Delay = 0.42>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 62 [1/2] (1.23ns)   --->   "%output_buffer_load_1 = load i5 %output_buffer_addr_1"   --->   Operation 62 'load' 'output_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 2.92>
ST_8 : Operation 63 [1/1] (2.92ns)   --->   "%write_ln129 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %OUT1_addr, i16 %output_buffer_load_1, i2 3" [dense/dense.cpp:129]   --->   Operation 63 'write' 'write_ln129' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.92>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 65 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [5/5] (2.92ns)   --->   "%empty_212 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [dense/dense.cpp:131]   --->   Operation 66 'writeresp' 'empty_212' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln131 = store i6 0, i6 %i_1" [dense/dense.cpp:131]   --->   Operation 67 'store' 'store_ln131' <Predicate = true> <Delay = 0.42>

State 10 <SV = 5> <Delay = 2.92>
ST_10 : Operation 68 [4/5] (2.92ns)   --->   "%empty_212 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [dense/dense.cpp:131]   --->   Operation 68 'writeresp' 'empty_212' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 2.92>
ST_11 : Operation 69 [3/5] (2.92ns)   --->   "%empty_212 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [dense/dense.cpp:131]   --->   Operation 69 'writeresp' 'empty_212' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 2.92>
ST_12 : Operation 70 [2/5] (2.92ns)   --->   "%empty_212 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [dense/dense.cpp:131]   --->   Operation 70 'writeresp' 'empty_212' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 2.92>
ST_13 : Operation 71 [1/5] (2.92ns)   --->   "%empty_212 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %OUT1_addr" [dense/dense.cpp:131]   --->   Operation 71 'writeresp' 'empty_212' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body12" [dense/dense.cpp:131]   --->   Operation 72 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.02>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i_1" [dense/dense.cpp:131]   --->   Operation 73 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i6 %i_3" [dense/dense.cpp:131]   --->   Operation 74 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.78ns)   --->   "%icmp_ln131 = icmp_eq  i6 %i_3, i6 32" [dense/dense.cpp:131]   --->   Operation 75 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%empty_213 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 76 'speclooptripcount' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln131 = add i6 %i_3, i6 1" [dense/dense.cpp:131]   --->   Operation 77 'add' 'add_ln131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.body12.split, void %for.end18" [dense/dense.cpp:131]   --->   Operation 78 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [dense/dense.cpp:131]   --->   Operation 79 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%output_buffer_addr_2 = getelementptr i16 %output_buffer, i64 0, i64 %zext_ln131" [dense/dense.cpp:132]   --->   Operation 80 'getelementptr' 'output_buffer_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln132 = store i16 0, i5 %output_buffer_addr_2" [dense/dense.cpp:132]   --->   Operation 81 'store' 'store_ln132' <Predicate = (!icmp_ln131)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln131 = store i6 %add_ln131, i6 %i_1" [dense/dense.cpp:131]   --->   Operation 82 'store' 'store_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.42>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body12" [dense/dense.cpp:131]   --->   Operation 83 'br' 'br_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [dense/dense.cpp:135]   --->   Operation 84 'ret' 'ret_ln135' <Predicate = (icmp_ln131)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OUT1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ feature_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ Out_LP_now]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relu_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0      (specmemcore      ) [ 000000000000000]
specinterface_ln0    (specinterface    ) [ 000000000000000]
relu_en_read         (read             ) [ 000000000000000]
Out_LP_now_read      (read             ) [ 001110000000000]
feature_out_read     (read             ) [ 001110000000000]
icmp_ln122           (icmp             ) [ 011110000000000]
br_ln122             (br               ) [ 000000000000000]
i                    (alloca           ) [ 011110000000000]
store_ln123          (store            ) [ 000000000000000]
br_ln123             (br               ) [ 000000000000000]
i_2                  (load             ) [ 000000000000000]
zext_ln123           (zext             ) [ 000000000000000]
icmp_ln123           (icmp             ) [ 001110000000000]
empty                (speclooptripcount) [ 000000000000000]
add_ln123            (add              ) [ 000000000000000]
br_ln123             (br               ) [ 000000000000000]
output_buffer_addr   (getelementptr    ) [ 000110000000000]
store_ln123          (store            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
loop_index           (alloca           ) [ 001111111000000]
shl_ln               (bitconcatenate   ) [ 000000000000000]
sext_ln129           (sext             ) [ 000000000000000]
add_ln129            (add              ) [ 000000000000000]
trunc_ln1            (partselect       ) [ 000000000000000]
sext_ln129_1         (sext             ) [ 000000000000000]
OUT1_addr            (getelementptr    ) [ 000001111111110]
store_ln129          (store            ) [ 000000000000000]
output_buffer_load   (load             ) [ 000000000000000]
trunc_ln1695         (trunc            ) [ 000000000000000]
icmp_ln1695          (icmp             ) [ 000000000000000]
select_ln124         (select           ) [ 000010000000000]
specloopname_ln123   (specloopname     ) [ 000000000000000]
zext_ln124           (zext             ) [ 000000000000000]
store_ln124          (store            ) [ 000000000000000]
br_ln123             (br               ) [ 000000000000000]
empty_209            (writereq         ) [ 000000000000000]
br_ln129             (br               ) [ 000000000000000]
loop_index_load      (load             ) [ 000000000000000]
loop_index_cast      (zext             ) [ 000000000000000]
exitcond82           (icmp             ) [ 000000111000000]
empty_210            (speclooptripcount) [ 000000000000000]
empty_211            (add              ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
output_buffer_addr_1 (getelementptr    ) [ 000000010000000]
store_ln0            (store            ) [ 000000000000000]
output_buffer_load_1 (load             ) [ 000000001000000]
write_ln129          (write            ) [ 000000000000000]
br_ln0               (br               ) [ 000000000000000]
i_1                  (alloca           ) [ 000000000111111]
store_ln131          (store            ) [ 000000000000000]
empty_212            (writeresp        ) [ 000000000000000]
br_ln131             (br               ) [ 000000000000000]
i_3                  (load             ) [ 000000000000000]
zext_ln131           (zext             ) [ 000000000000000]
icmp_ln131           (icmp             ) [ 000000000000001]
empty_213            (speclooptripcount) [ 000000000000000]
add_ln131            (add              ) [ 000000000000000]
br_ln131             (br               ) [ 000000000000000]
specloopname_ln131   (specloopname     ) [ 000000000000000]
output_buffer_addr_2 (getelementptr    ) [ 000000000000000]
store_ln132          (store            ) [ 000000000000000]
store_ln131          (store            ) [ 000000000000000]
br_ln131             (br               ) [ 000000000000000]
ret_ln135            (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OUT1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="feature_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_LP_now">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_LP_now"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="relu_en">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_en"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i27.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_90"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="loop_index_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="relu_en_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relu_en_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Out_LP_now_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="27" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Out_LP_now_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="feature_out_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_out_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_writeresp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="1"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_209/5 empty_212/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln129_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="4"/>
<pin id="124" dir="0" index="2" bw="16" slack="1"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln129/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="output_buffer_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buffer_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="5" slack="0"/>
<pin id="144" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
<pin id="146" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_buffer_load/2 store_ln124/4 output_buffer_load_1/6 store_ln132/14 "/>
</bind>
</comp>

<comp id="147" class="1004" name="output_buffer_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buffer_addr_1/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="output_buffer_addr_2_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buffer_addr_2/14 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln122_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln123_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_2_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln123_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln123_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln123_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln123_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="1"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="33" slack="0"/>
<pin id="202" dir="0" index="1" bw="27" slack="1"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln129_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="33" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln129_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="33" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="1"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="63" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln129_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="63" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln129_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="OUT1_addr_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="63" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT1_addr/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln129_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln1695_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1695/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln1695_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln124_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="15" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln124_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="15" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="loop_index_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="2"/>
<pin id="265" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="loop_index_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond82_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond82/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_211_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_211/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln0_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="2"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln131_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_3_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="5"/>
<pin id="295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln131_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/14 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln131_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/14 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln131_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/14 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln131_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="5"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/14 "/>
</bind>
</comp>

<comp id="318" class="1005" name="Out_LP_now_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="27" slack="1"/>
<pin id="320" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="Out_LP_now_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="feature_out_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="1"/>
<pin id="325" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="feature_out_read "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln122_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="output_buffer_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="loop_index_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="355" class="1005" name="OUT1_addr_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="OUT1_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="select_ln124_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="15" slack="1"/>
<pin id="363" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124 "/>
</bind>
</comp>

<comp id="369" class="1005" name="output_buffer_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="1"/>
<pin id="371" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_addr_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="output_buffer_load_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_load_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="i_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="0"/>
<pin id="381" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="40" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="74" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="129"><net_src comp="80" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="56" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="168"><net_src comp="96" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="187"><net_src comp="175" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="175" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="62" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="137" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="137" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="241" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="275"><net_src comp="263" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="263" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="305"><net_src comp="293" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="293" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="102" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="326"><net_src comp="108" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="331"><net_src comp="164" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="84" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="345"><net_src comp="130" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="351"><net_src comp="88" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="358"><net_src comp="230" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="364"><net_src comp="251" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="372"><net_src comp="147" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="377"><net_src comp="137" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="382"><net_src comp="92" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="313" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT1 | {5 8 9 10 11 12 13 }
	Port: output_buffer | {4 14 }
 - Input state : 
	Port: Write_Output : feature_out | {1 }
	Port: Write_Output : output_buffer | {2 3 6 7 }
	Port: Write_Output : Out_LP_now | {1 }
	Port: Write_Output : relu_en | {1 }
  - Chain level:
	State 1
		br_ln122 : 1
		store_ln123 : 1
	State 2
		zext_ln123 : 1
		icmp_ln123 : 1
		add_ln123 : 1
		br_ln123 : 2
		output_buffer_addr : 2
		output_buffer_load : 3
		store_ln123 : 2
		sext_ln129 : 1
		add_ln129 : 2
		trunc_ln1 : 3
		sext_ln129_1 : 4
		OUT1_addr : 5
		store_ln129 : 1
	State 3
		trunc_ln1695 : 1
		icmp_ln1695 : 1
		select_ln124 : 2
	State 4
		store_ln124 : 1
	State 5
	State 6
		loop_index_cast : 1
		exitcond82 : 1
		empty_211 : 1
		br_ln0 : 2
		output_buffer_addr_1 : 2
		output_buffer_load_1 : 3
		store_ln0 : 2
	State 7
	State 8
	State 9
		store_ln131 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
		zext_ln131 : 1
		icmp_ln131 : 1
		add_ln131 : 1
		br_ln131 : 2
		output_buffer_addr_2 : 2
		store_ln132 : 3
		store_ln131 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln123_fu_189       |    0    |    13   |
|    add   |       add_ln129_fu_211       |    0    |    71   |
|          |       empty_211_fu_277       |    0    |    13   |
|          |       add_ln131_fu_307       |    0    |    13   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln122_fu_164      |    0    |    20   |
|          |       icmp_ln123_fu_183      |    0    |    10   |
|   icmp   |      icmp_ln1695_fu_245      |    0    |    13   |
|          |       exitcond82_fu_271      |    0    |    10   |
|          |       icmp_ln131_fu_301      |    0    |    10   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln124_fu_251     |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |    relu_en_read_read_fu_96   |    0    |    0    |
|   read   |  Out_LP_now_read_read_fu_102 |    0    |    0    |
|          | feature_out_read_read_fu_108 |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_114     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln129_write_fu_121   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln123_fu_178      |    0    |    0    |
|   zext   |       zext_ln124_fu_259      |    0    |    0    |
|          |    loop_index_cast_fu_266    |    0    |    0    |
|          |       zext_ln131_fu_296      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_200        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln129_fu_207      |    0    |    0    |
|          |      sext_ln129_1_fu_226     |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       trunc_ln1_fu_216       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln1695_fu_241     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   188   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      OUT1_addr_reg_355     |   16   |
|   Out_LP_now_read_reg_318  |   27   |
|  feature_out_read_reg_323  |   64   |
|         i_1_reg_379        |    6   |
|          i_reg_332         |    6   |
|     icmp_ln122_reg_328     |    1   |
|     loop_index_reg_348     |    6   |
|output_buffer_addr_1_reg_369|    5   |
| output_buffer_addr_reg_342 |    5   |
|output_buffer_load_1_reg_374|   16   |
|    select_ln124_reg_361    |   15   |
+----------------------------+--------+
|            Total           |   167  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_114 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_137  |  p0  |   4  |   5  |   20   ||    20   |
|   grp_access_fu_137  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_137  |  p4  |   2  |   5  |   10   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   32   ||  1.806  ||    38   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   188  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   38   |
|  Register |    -   |   167  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   167  |   226  |
+-----------+--------+--------+--------+
