{
    "name": "riscv",
    "board": "tangnano9k",
    "top": "Top",
    "constraintsFile": "src/riscv.cst",
    "testBenches": [
        "qa/sim_1",
        "qa/sim_2",
        "qa/sim_3",
        "qa/sim_4"
    ],
    "includedFiles": [
        "src/Top.v",
        "src/SoC.v",
        "src/Registers.v",
        "src/RAM_Interface.v",
        "src/RAM.v",
        "src/UartRx.v",
        "src/UartTx.v"
    ]
}