Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 14:23:18 2022
| Host         : JOHN-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |            9 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------+-----------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |      Enable Signal      |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | Clock_i/s_S1[3]_i_1_n_0 |                                               |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                         | Clock_i/s_S1[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/s_S2            | Clock_i/s_M1                                  |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/s_H2            | Clock_i/s_H2[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/s_M1            | Clock_i/s_M2                                  |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | Clock_i/s_M2            | Clock_i/s_H1                                  |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                         |                                               |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                         | driver_seg_6_i/clk_en0/s_cnt_local[0]_i_1_n_0 |                8 |             31 |         3.88 |
+----------------------+-------------------------+-----------------------------------------------+------------------+----------------+--------------+


