extant_misspec_numloc_sim2.log.ancStates	.085	.050	.093	.047	.723
extant_misspec_numloc_sim11.log.ancStates	.069	.734	.071	.074	.050
extant_misspec_numloc_sim13.log.ancStates	.630	.109	.095	.079	.085
extant_misspec_numloc_sim18.log.ancStates	.007	.986	.005	0	0
extant_misspec_numloc_sim19.log.ancStates	0	.994	0	.002	.002
extant_misspec_numloc_sim23.log.ancStates	.103	.058	.085	.651	.101
extant_misspec_numloc_sim24.log.ancStates	.965	.007	.002	.007	.015
extant_misspec_numloc_sim26.log.ancStates	.002	.005	.002	.989	0
extant_misspec_numloc_sim34.log.ancStates	.013	.970	.013	.002	0
extant_misspec_numloc_sim35.log.ancStates	.005	.984	.002	.005	.002
extant_misspec_numloc_sim36.log.ancStates	.010	.061	.906	.013	.007
extant_misspec_numloc_sim37.log.ancStates	.678	.077	.079	.074	.090
extant_misspec_numloc_sim38.log.ancStates	.023	.194	.015	.018	.747
extant_misspec_numloc_sim41.log.ancStates	.912	.023	.023	.021	.018
extant_misspec_numloc_sim44.log.ancStates	.037	.023	.023	.013	.901
extant_misspec_numloc_sim46.log.ancStates	.002	0	.989	.002	.005
extant_misspec_numloc_sim56.log.ancStates	.007	.013	.015	.018	.944
extant_misspec_numloc_sim58.log.ancStates	.007	.013	.023	.018	.936
extant_misspec_numloc_sim59.log.ancStates	.007	.013	.015	.031	.930
extant_misspec_numloc_sim61.log.ancStates	0	.002	.002	.005	.989
extant_misspec_numloc_sim62.log.ancStates	.013	.013	.960	.007	.005
extant_misspec_numloc_sim65.log.ancStates	.013	.007	.957	.007	.013
extant_misspec_numloc_sim69.log.ancStates	.037	.829	.061	.037	.034
extant_misspec_numloc_sim72.log.ancStates	.037	.829	.050	.045	.037
extant_misspec_numloc_sim73.log.ancStates	.005	0	.002	.002	.989
extant_misspec_numloc_sim76.log.ancStates	0	0	1.000	0	0
extant_misspec_numloc_sim79.log.ancStates	.021	.021	.031	.037	.888
extant_misspec_numloc_sim80.log.ancStates	.013	.898	.023	.047	.015
extant_misspec_numloc_sim83.log.ancStates	.909	.021	.018	.023	.026
extant_misspec_numloc_sim86.log.ancStates	.015	.920	.031	.013	.018
extant_misspec_numloc_sim87.log.ancStates	.007	.005	.013	.002	.970
extant_misspec_numloc_sim94.log.ancStates	.984	.005	.005	0	.005
extant_misspec_numloc_sim96.log.ancStates	.029	.039	.029	.037	.864
extant_misspec_numloc_sim100.log.ancStates	.021	.893	.029	.031	.023
extant_misspec_numloc_sim106.log.ancStates	.002	.005	.986	.005	0
extant_misspec_numloc_sim114.log.ancStates	.053	.061	.781	.055	.047
extant_misspec_numloc_sim118.log.ancStates	0	.997	0	0	.002
extant_misspec_numloc_sim119.log.ancStates	.005	.981	0	.010	.002
extant_misspec_numloc_sim122.log.ancStates	.018	.962	.010	.002	.005
extant_misspec_numloc_sim123.log.ancStates	.015	.005	.005	.962	.010
extant_misspec_numloc_sim124.log.ancStates	.002	.007	.906	.079	.002
extant_misspec_numloc_sim127.log.ancStates	.005	.013	.970	.007	.002
extant_misspec_numloc_sim129.log.ancStates	.061	.066	.069	.074	.728
extant_misspec_numloc_sim130.log.ancStates	.002	.015	.002	.976	.002
extant_misspec_numloc_sim135.log.ancStates	.005	.002	.002	.986	.002
extant_misspec_numloc_sim144.log.ancStates	.002	0	.997	0	0
extant_misspec_numloc_sim146.log.ancStates	.962	.007	.007	.015	.005
extant_misspec_numloc_sim148.log.ancStates	.005	0	.007	.981	.005
extant_misspec_numloc_sim157.log.ancStates	.053	.063	.587	.053	.242
extant_misspec_numloc_sim161.log.ancStates	.021	.031	.005	.029	.912
extant_misspec_numloc_sim162.log.ancStates	.021	.015	.925	.026	.010
extant_misspec_numloc_sim164.log.ancStates	.002	.992	0	.005	0
extant_misspec_numloc_sim168.log.ancStates	.869	.026	.042	.029	.031
extant_misspec_numloc_sim172.log.ancStates	.965	.010	.007	.002	.013
extant_misspec_numloc_sim176.log.ancStates	.992	.005	.002	0	0
extant_misspec_numloc_sim178.log.ancStates	.936	.013	.018	.021	.010
extant_misspec_numloc_sim184.log.ancStates	.010	.007	.962	.013	.005
extant_misspec_numloc_sim185.log.ancStates	.912	.021	.026	.021	.018
extant_misspec_numloc_sim186.log.ancStates	.888	.023	.031	.037	.018
extant_misspec_numloc_sim193.log.ancStates	.042	.031	.037	.845	.042
extant_misspec_numloc_sim196.log.ancStates	.015	.893	.045	.021	.023
extant_misspec_numloc_sim201.log.ancStates	.898	.037	.021	.026	.015
extant_misspec_numloc_sim203.log.ancStates	.122	.109	.114	.127	.526
extant_misspec_numloc_sim205.log.ancStates	.803	.045	.053	.053	.045
extant_misspec_numloc_sim209.log.ancStates	.007	.005	.013	.968	.005
extant_misspec_numloc_sim210.log.ancStates	.053	.808	.039	.047	.050
extant_misspec_numloc_sim213.log.ancStates	.018	.311	.648	.013	.007
extant_misspec_numloc_sim214.log.ancStates	.013	.936	.023	.018	.007
extant_misspec_numloc_sim216.log.ancStates	.029	.906	.039	.015	.007
extant_misspec_numloc_sim223.log.ancStates	.013	0	.007	.976	.002
extant_misspec_numloc_sim225.log.ancStates	.925	.007	.018	.023	.023
extant_misspec_numloc_sim226.log.ancStates	.010	.010	.965	.005	.007
extant_misspec_numloc_sim227.log.ancStates	0	1.000	0	0	0
extant_misspec_numloc_sim231.log.ancStates	.920	.007	.023	.031	.015
extant_misspec_numloc_sim240.log.ancStates	0	.997	0	.002	0
extant_misspec_numloc_sim242.log.ancStates	0	.002	.005	.989	.002
extant_misspec_numloc_sim245.log.ancStates	.058	.763	.071	.050	.055
extant_misspec_numloc_sim252.log.ancStates	.005	.005	.981	.005	.002
extant_misspec_numloc_sim253.log.ancStates	.023	.005	.015	.941	.013
extant_misspec_numloc_sim258.log.ancStates	.039	.819	.026	.053	.061
extant_misspec_numloc_sim260.log.ancStates	.034	.101	.045	.789	.029
extant_misspec_numloc_sim261.log.ancStates	.007	.952	.013	.007	.018
extant_misspec_numloc_sim271.log.ancStates	.015	.010	.481	.478	.013
extant_misspec_numloc_sim272.log.ancStates	.981	.002	.005	.005	.005
extant_misspec_numloc_sim279.log.ancStates	.813	.050	.055	.034	.045
extant_misspec_numloc_sim282.log.ancStates	.085	.071	.093	.683	.066
extant_misspec_numloc_sim286.log.ancStates	.013	.968	.002	.007	.007
extant_misspec_numloc_sim287.log.ancStates	.002	.989	.002	.005	0
extant_misspec_numloc_sim289.log.ancStates	0	.005	0	.986	.007
extant_misspec_numloc_sim290.log.ancStates	.013	.021	.018	.930	.015
extant_misspec_numloc_sim291.log.ancStates	.018	.481	.446	.037	.015
extant_misspec_numloc_sim293.log.ancStates	.029	.093	.787	.031	.058
extant_misspec_numloc_sim300.log.ancStates	.960	.015	.005	.007	.010
extant_misspec_numloc_sim310.log.ancStates	.005	.986	0	.002	.005
extant_misspec_numloc_sim311.log.ancStates	.047	.031	.853	.029	.037
extant_misspec_numloc_sim318.log.ancStates	.007	.015	.013	.015	.946
extant_misspec_numloc_sim319.log.ancStates	.013	.925	.018	.026	.015
extant_misspec_numloc_sim320.log.ancStates	.018	.005	.946	.015	.013
extant_misspec_numloc_sim321.log.ancStates	.122	.093	.106	.087	.590
extant_misspec_numloc_sim328.log.ancStates	.002	.005	.010	.007	.973
extant_misspec_numloc_sim333.log.ancStates	0	1.000	0	0	0
extant_misspec_numloc_sim335.log.ancStates	0	0	.005	.989	.005
extant_misspec_numloc_sim340.log.ancStates	.015	.007	.960	.007	.007
extant_misspec_numloc_sim341.log.ancStates	0	.992	.005	0	.002
extant_misspec_numloc_sim343.log.ancStates	.050	.042	.055	.029	.821
extant_misspec_numloc_sim348.log.ancStates	.005	.005	.005	.018	.965
extant_misspec_numloc_sim353.log.ancStates	.015	.023	.029	.917	.013
extant_misspec_numloc_sim357.log.ancStates	.912	.026	.018	.029	.013
extant_misspec_numloc_sim358.log.ancStates	.037	.800	.050	.061	.050
extant_misspec_numloc_sim365.log.ancStates	.781	.063	.061	.053	.039
extant_misspec_numloc_sim366.log.ancStates	0	0	.992	.002	.005
extant_misspec_numloc_sim368.log.ancStates	.773	.077	.063	.066	.018
extant_misspec_numloc_sim375.log.ancStates	.013	.018	.018	.010	.938
extant_misspec_numloc_sim376.log.ancStates	.002	.010	.393	.018	.574
extant_misspec_numloc_sim380.log.ancStates	.039	.843	.045	.037	.034
extant_misspec_numloc_sim381.log.ancStates	.037	.029	.037	.039	.856
extant_misspec_numloc_sim383.log.ancStates	.023	.917	.029	.013	.015
extant_misspec_numloc_sim387.log.ancStates	.034	.015	.010	.013	.925
extant_misspec_numloc_sim390.log.ancStates	.002	.981	.010	.005	0
