

================================================================
== Vivado HLS Report for 'Loop_LOOP_1_proc10'
================================================================
* Date:           Wed Jun 26 00:44:19 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kernel_matrix_hardware_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  786|  786|  786|  786|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1  |  784|  784|         2|          1|          1|   784|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond5_i_i_i_i)
	3  / (!exitcond5_i_i_i_i)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %kernel_index_stream_dest_V, i5* %kernel_index_stream_id_V, i1* %kernel_index_stream_last_V, i4* %kernel_index_stream_user_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_keep_V, i32* %kernel_index_stream_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%length_x_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %length_x)"   --->   Operation 6 'read' 'length_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %length_x_out, i32 %length_x_read)"   --->   Operation 8 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tile_size_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %tile_size)"   --->   Operation 9 'read' 'tile_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tile_size_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %tile_size_out, i32 %tile_size_read)"   --->   Operation 11 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%remaining_size_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %remaining_size)"   --->   Operation 12 'read' 'remaining_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %remaining_size_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %remaining_size_out, i32 %remaining_size_read)"   --->   Operation 14 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j_0_i_i_i_i = phi i10 [ 0, %entry ], [ %is_idx1, %1 ]"   --->   Operation 16 'phi' 'j_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.77ns)   --->   "%exitcond5_i_i_i_i = icmp eq i10 %j_0_i_i_i_i, -240" [kernel_matrix_hardware_hls/top.cpp:39]   --->   Operation 17 'icmp' 'exitcond5_i_i_i_i' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%is_idx1 = add i10 %j_0_i_i_i_i, 1" [kernel_matrix_hardware_hls/top.cpp:39]   --->   Operation 19 'add' 'is_idx1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i_i_i_i, label %.exit, label %1" [kernel_matrix_hardware_hls/top.cpp:39]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%empty_801 = call { i5, i5, i1, i4, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %kernel_index_stream_dest_V, i5* %kernel_index_stream_id_V, i1* %kernel_index_stream_last_V, i4* %kernel_index_stream_user_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_keep_V, i32* %kernel_index_stream_data_V)"   --->   Operation 21 'read' 'empty_801' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [kernel_matrix_hardware_hls/top.cpp:39]   --->   Operation 22 'specloopname' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5)" [kernel_matrix_hardware_hls/top.cpp:39]   --->   Operation 23 'specregionbegin' 'tmp_1_i_i' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel_matrix_hardware_hls/top.cpp:40]   --->   Operation 24 'specpipeline' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2_i_i_i = zext i10 %j_0_i_i_i_i to i64" [kernel_matrix_hardware_hls/top.cpp:41]   --->   Operation 25 'zext' 'tmp_2_i_i_i' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%empty_801 = call { i5, i5, i1, i4, i4, i4, i32 } @_ssdm_op_Read.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %kernel_index_stream_dest_V, i5* %kernel_index_stream_id_V, i1* %kernel_index_stream_last_V, i4* %kernel_index_stream_user_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_keep_V, i32* %kernel_index_stream_data_V)"   --->   Operation 26 'read' 'empty_801' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_index_stream_6 = extractvalue { i5, i5, i1, i4, i4, i4, i32 } %empty_801, 6"   --->   Operation 27 'extractvalue' 'kernel_index_stream_6' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast9_i_i_i_i = bitcast i32 %kernel_index_stream_6 to float"   --->   Operation 28 'bitcast' 'bitcast9_i_i_i_i' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%index_buf_addr = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_2_i_i_i" [kernel_matrix_hardware_hls/top.cpp:42]   --->   Operation 29 'getelementptr' 'index_buf_addr' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "store float %bitcast9_i_i_i_i, float* %index_buf_addr, align 4" [kernel_matrix_hardware_hls/top.cpp:42]   --->   Operation 30 'store' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_802 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_1_i_i)" [kernel_matrix_hardware_hls/top.cpp:43]   --->   Operation 31 'specregionend' 'empty_802' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %0" [kernel_matrix_hardware_hls/top.cpp:39]   --->   Operation 32 'br' <Predicate = (!exitcond5_i_i_i_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'length_x' [16]  (0 ns)
	fifo write on port 'length_x_out' [18]  (3.63 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_i_i_i_i', kernel_matrix_hardware_hls/top.cpp:39) [28]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('index_buf_addr', kernel_matrix_hardware_hls/top.cpp:42) [40]  (0 ns)
	'store' operation (kernel_matrix_hardware_hls/top.cpp:42) of variable 'bitcast9_i_i_i_i' on array 'index_buf' [41]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
