// Seed: 1674170065
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    output tri id_7
);
  generate
    wire id_9;
  endgenerate
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri1 id_5
    , id_23,
    input wand id_6,
    input supply0 id_7,
    input wire id_8,
    input wor id_9,
    output wor id_10,
    output tri0 id_11,
    output tri id_12,
    output tri id_13,
    input wor id_14,
    output supply0 id_15,
    inout supply1 id_16,
    input tri1 id_17,
    output wire id_18,
    input wire id_19,
    input tri0 id_20,
    input wor id_21
);
  wire id_24;
  assign id_18 = id_14;
  module_0(
      id_2, id_4, id_17, id_5, id_16, id_16, id_18, id_15
  );
  wire id_25;
  generate
    wire id_26;
  endgenerate
  nor (
      id_15, id_5, id_21, id_4, id_8, id_17, id_0, id_9, id_1, id_16, id_3, id_7, id_19, id_23, id_6
  );
endmodule
