{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"maxpool2d"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"maxpool2d.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"maxpool2d.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"7"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"maxpool2d.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"maxpool2d.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"maxpool2d.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"maxpool2d.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"17"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"maxpool2d.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"maxpool2d.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"12"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"maxpool2d.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":14
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_ST.cl"
                    , "line":35
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"3"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"3"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":12
          , "name":"maxpool2d.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"maxpool2d.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":15
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_ST.cl"
                    , "line":29
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"143"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_ST.cl"
                    , "line":27
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"19"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"154"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"154"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":20
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":7
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":7
      , "to":5
    }
    , {
      "from":9
      , "to":6
    }
    , {
      "from":4
      , "to":6
    }
    , {
      "from":9
      , "to":7
    }
    , {
      "from":17
      , "to":8
    }
    , {
      "from":6
      , "to":8
    }
    , {
      "from":17
      , "to":9
    }
    , {
      "from":12
      , "to":10
    }
    , {
      "from":8
      , "to":10
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":14
      , "to":17
    }
    , {
      "from":19
      , "to":12
    }
    , {
      "from":19
      , "to":18
    }
    , {
      "from":10
      , "to":18
    }
    , {
      "from":15
      , "to":19
    }
    , {
      "from":16
      , "to":14
    }
    , {
      "from":18
      , "to":15
    }
    , {
      "from":20
      , "to":15
    }
    , {
      "from":14
      , "to":20
    }
  ]
}
