strict digraph "" {
	node [label="\N"];
	"236:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b022d0>",
		fillcolor=firebrick,
		label="236:NS
AddressOK <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b022d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_212:AL"	 [def_var="['AddressOK']",
		label="Leaf_212:AL"];
	"236:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
	"213:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2ba5b02410>",
		fillcolor=turquoise,
		label="213:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"214:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02450>",
		fillcolor=springgreen,
		label="214:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"213:BL" -> "214:IF"	 [cond="[]",
		lineno=None];
	"230:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02810>",
		fillcolor=firebrick,
		label="230:NS
AddressOK <= ((RxData[7:0] == ReservedMulticast[15:8]) | (RxData[7:0] == MAC[15:8])) & AddressOK;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"230:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
	"217:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b024d0>",
		fillcolor=springgreen,
		label="217:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"214:IF" -> "217:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=214];
	"215:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b03550>",
		fillcolor=firebrick,
		label="215:NS
AddressOK <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b03550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"214:IF" -> "215:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=214];
	"220:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02510>",
		fillcolor=springgreen,
		label="220:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"221:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fe1d0>",
		fillcolor=firebrick,
		label="221:NS
AddressOK <= ((RxData[7:0] == ReservedMulticast[39:32]) | (RxData[7:0] == MAC[39:32])) & AddressOK;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fe1d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"220:IF" -> "221:NS"	 [cond="['DetectionWindow', 'ByteCntEq1']",
		label="(DetectionWindow & ByteCntEq1)",
		lineno=220];
	"223:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02550>",
		fillcolor=springgreen,
		label="223:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"220:IF" -> "223:IF"	 [cond="['DetectionWindow', 'ByteCntEq1']",
		label="!((DetectionWindow & ByteCntEq1))",
		lineno=220];
	"232:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02610>",
		fillcolor=springgreen,
		label="232:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"233:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adb4d0>",
		fillcolor=firebrick,
		label="233:NS
AddressOK <= ((RxData[7:0] == ReservedMulticast[7:0]) | (RxData[7:0] == MAC[7:0])) & AddressOK;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adb4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"232:IF" -> "233:NS"	 [cond="['DetectionWindow', 'ByteCntEq5']",
		label="(DetectionWindow & ByteCntEq5)",
		lineno=232];
	"235:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02650>",
		fillcolor=springgreen,
		label="235:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"232:IF" -> "235:IF"	 [cond="['DetectionWindow', 'ByteCntEq5']",
		label="!((DetectionWindow & ByteCntEq5))",
		lineno=232];
	"221:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
	"229:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b025d0>",
		fillcolor=springgreen,
		label="229:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"229:IF" -> "230:NS"	 [cond="['DetectionWindow', 'ByteCntEq4']",
		label="(DetectionWindow & ByteCntEq4)",
		lineno=229];
	"229:IF" -> "232:IF"	 [cond="['DetectionWindow', 'ByteCntEq4']",
		label="!((DetectionWindow & ByteCntEq4))",
		lineno=229];
	"226:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02590>",
		fillcolor=springgreen,
		label="226:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"226:IF" -> "229:IF"	 [cond="['DetectionWindow', 'ByteCntEq3']",
		label="!((DetectionWindow & ByteCntEq3))",
		lineno=226];
	"227:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02f90>",
		fillcolor=firebrick,
		label="227:NS
AddressOK <= ((RxData[7:0] == ReservedMulticast[23:16]) | (RxData[7:0] == MAC[23:16])) & AddressOK;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"226:IF" -> "227:NS"	 [cond="['DetectionWindow', 'ByteCntEq3']",
		label="(DetectionWindow & ByteCntEq3)",
		lineno=226];
	"223:IF" -> "226:IF"	 [cond="['DetectionWindow', 'ByteCntEq2']",
		label="!((DetectionWindow & ByteCntEq2))",
		lineno=223];
	"224:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b77390>",
		fillcolor=firebrick,
		label="224:NS
AddressOK <= ((RxData[7:0] == ReservedMulticast[31:24]) | (RxData[7:0] == MAC[31:24])) & AddressOK;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b77390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"223:IF" -> "224:NS"	 [cond="['DetectionWindow', 'ByteCntEq2']",
		label="(DetectionWindow & ByteCntEq2)",
		lineno=223];
	"212:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2ba5b036d0>",
		clk_sens=True,
		fillcolor=gold,
		label="212:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ReservedMulticast', 'ReceiveEnd', 'RxData', 'MAC', 'RxReset', 'ByteCntEq3', 'ByteCntEq5', 'ByteCntEq4', 'ByteCntEq2', 'ByteCntEq1', '\
ByteCntEq0', 'DetectionWindow', 'AddressOK']"];
	"212:AL" -> "213:BL"	 [cond="[]",
		lineno=None];
	"217:IF" -> "220:IF"	 [cond="['DetectionWindow', 'ByteCntEq0']",
		label="!((DetectionWindow & ByteCntEq0))",
		lineno=217];
	"218:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b840fdf10>",
		fillcolor=firebrick,
		label="218:NS
AddressOK <= (RxData[7:0] == ReservedMulticast[47:40]) | (RxData[7:0] == MAC[47:40]);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b840fdf10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"217:IF" -> "218:NS"	 [cond="['DetectionWindow', 'ByteCntEq0']",
		label="(DetectionWindow & ByteCntEq0)",
		lineno=217];
	"227:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
	"233:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
	"235:IF" -> "236:NS"	 [cond="['ReceiveEnd']",
		label=ReceiveEnd,
		lineno=235];
	"224:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
	"218:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
	"215:NS" -> "Leaf_212:AL"	 [cond="[]",
		lineno=None];
}
