============================================================
Initial memory state
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
*******************************
Initial register state
*******************************
mar = 00000000000000000000000000000110
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000110
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000
============================================================
Start of Program
============================================================
Executando: ILOAD 4
========================================================
!!!! ERRO: ILOAD com endereco acima do topo da pilha: LV(3) + 4 > SP(6) !!!!
========================================================
Executando: ILOAD 5
========================================================
!!!! ERRO: ILOAD com endereco acima do topo da pilha: LV(3) + 5 > SP(6) !!!!
========================================================
Executando: BIPUSH 10000001
Cycle 1
ir = 00110101 000001001 00 0100
b = sp
c =

> Registers before instruction
*******************************
mar = 00000000000000000000000000000110
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000110
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 00000000
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000000000000

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 2
ir = 10000001 000000000 11 0000
b = mdr
c =

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 10000001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 10000001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 3
ir = 00111000 001000010 10 0000
b = mdr
c =

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000000
mbr = 10000001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000000001000
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Registers after instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010000001
pc = 00000000000000000000000000000000
mbr = 10000001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010000001
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000010000001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Executando: DUP
Cycle 4
ir = 00110101 000001001 00 0100
b = sp
c =

> Registers before instruction
*******************************
mar = 00000000000000000000000000000111
mdr = 00000000000000000000000010000001
pc = 00000000000000000000000000000001
mbr = 10000001
sp = 00000000000000000000000000000111
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010000001
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Registers after instruction
*******************************
mar = 00000000000000000000000000001000
mdr = 00000000000000000000000010000001
pc = 00000000000000000000000000000001
mbr = 10000001
sp = 00000000000000000000000000001000
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010000001
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000010000001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 5
ir = 00010100 000000010 10 0111
b = tos
c =

> Registers before instruction
*******************************
mar = 00000000000000000000000000001000
mdr = 00000000000000000000000010000001
pc = 00000000000000000000000000000001
mbr = 10000001
sp = 00000000000000000000000000001000
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010000001
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Registers after instruction
*******************************
mar = 00000000000000000000000000001000
mdr = 00000000000000000000000000000000
pc = 00000000000000000000000000000001
mbr = 10000001
sp = 00000000000000000000000000001000
lv = 00000000000000000000000000000011
cpp = 00000000000000000000000000000000
tos = 00000000000000000000000010000001
opc = 00000000000000000000000000000000
h = 00000000000000000000000010000001

> Memory after instruction
*******************************
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000100
00000000000000000000000000001000
00000000000000000000000010000001
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
============================================================
Cycle 6
No more lines, EOP.
Final PC = 00000000000000000000000000000010
