
27_REG_DMA_With_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003d4  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000598  080005a0  000105a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000598  08000598  00010598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800059c  0800059c  0001059c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  000105a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000040  20000000  080005a0  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000040  080005a0  00020040  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000105a0  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000b62  00000000  00000000  000105d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000258  00000000  00000000  00011132  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000090  00000000  00000000  00011390  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000068  00000000  00000000  00011420  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000047f  00000000  00000000  00011488  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000004a1  00000000  00000000  00011907  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00011da8  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000130  00000000  00000000  00011e24  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00011f54  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000580 	.word	0x08000580

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000580 	.word	0x08000580

08000204 <Rcc_Config>:

uint32_t adc;
uint32_t adc1[8];

void Rcc_Config()
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0

	//HSE aktif et
	RCC -> CR |= (1 << 16); //hseon bitini enable ettik
 8000208:	4a2c      	ldr	r2, [pc, #176]	; (80002bc <Rcc_Config+0xb8>)
 800020a:	4b2c      	ldr	r3, [pc, #176]	; (80002bc <Rcc_Config+0xb8>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000212:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & (1 << 17)))
 8000214:	bf00      	nop
 8000216:	4b29      	ldr	r3, [pc, #164]	; (80002bc <Rcc_Config+0xb8>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800021e:	2b00      	cmp	r3, #0
 8000220:	d0f9      	beq.n	8000216 <Rcc_Config+0x12>
		;

	//Gücü aktifleþtirdik ve voltaj regülatörünü seçtik
	RCC -> APB1ENR |= 1 << 28;
 8000222:	4a26      	ldr	r2, [pc, #152]	; (80002bc <Rcc_Config+0xb8>)
 8000224:	4b25      	ldr	r3, [pc, #148]	; (80002bc <Rcc_Config+0xb8>)
 8000226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000228:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800022c:	6413      	str	r3, [r2, #64]	; 0x40
	PWR -> CR |= (3 << 14);
 800022e:	4a24      	ldr	r2, [pc, #144]	; (80002c0 <Rcc_Config+0xbc>)
 8000230:	4b23      	ldr	r3, [pc, #140]	; (80002c0 <Rcc_Config+0xbc>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000238:	6013      	str	r3, [r2, #0]

	//Flash ayarlarýný yaptýk Prefetch enable | instruction cache enable | data cache enable | latency 5
	FLASH -> ACR |= ((1 << 8) | (1 << 9) | (1 << 10) | (5 << 0));
 800023a:	4a22      	ldr	r2, [pc, #136]	; (80002c4 <Rcc_Config+0xc0>)
 800023c:	4b21      	ldr	r3, [pc, #132]	; (80002c4 <Rcc_Config+0xc0>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000244:	f043 0305 	orr.w	r3, r3, #5
 8000248:	6013      	str	r3, [r2, #0]

	RCC -> CFGR &= ~(1 << 4);
 800024a:	4a1c      	ldr	r2, [pc, #112]	; (80002bc <Rcc_Config+0xb8>)
 800024c:	4b1b      	ldr	r3, [pc, #108]	; (80002bc <Rcc_Config+0xb8>)
 800024e:	689b      	ldr	r3, [r3, #8]
 8000250:	f023 0310 	bic.w	r3, r3, #16
 8000254:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= 5 << 10;
 8000256:	4a19      	ldr	r2, [pc, #100]	; (80002bc <Rcc_Config+0xb8>)
 8000258:	4b18      	ldr	r3, [pc, #96]	; (80002bc <Rcc_Config+0xb8>)
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000260:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= 4 << 13;
 8000262:	4a16      	ldr	r2, [pc, #88]	; (80002bc <Rcc_Config+0xb8>)
 8000264:	4b15      	ldr	r3, [pc, #84]	; (80002bc <Rcc_Config+0xb8>)
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800026c:	6093      	str	r3, [r2, #8]


	// Pll m,n,p deðerlerini girdik
	RCC -> PLLCFGR |= (4 << 0 | 168 << 6 | 2 << 16);
 800026e:	4a13      	ldr	r2, [pc, #76]	; (80002bc <Rcc_Config+0xb8>)
 8000270:	4b12      	ldr	r3, [pc, #72]	; (80002bc <Rcc_Config+0xb8>)
 8000272:	685b      	ldr	r3, [r3, #4]
 8000274:	f443 330a 	orr.w	r3, r3, #141312	; 0x22800
 8000278:	f443 7301 	orr.w	r3, r3, #516	; 0x204
 800027c:	6053      	str	r3, [r2, #4]

	//pll aktifleþtirildi
	RCC -> CR |= 1 << 24;
 800027e:	4a0f      	ldr	r2, [pc, #60]	; (80002bc <Rcc_Config+0xb8>)
 8000280:	4b0e      	ldr	r3, [pc, #56]	; (80002bc <Rcc_Config+0xb8>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000288:	6013      	str	r3, [r2, #0]
	while (!(RCC -> CR & (1 << 25)))
 800028a:	bf00      	nop
 800028c:	4b0b      	ldr	r3, [pc, #44]	; (80002bc <Rcc_Config+0xb8>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000294:	2b00      	cmp	r3, #0
 8000296:	d0f9      	beq.n	800028c <Rcc_Config+0x88>
		;

	//Source olarak pll kullandýk
	RCC -> CFGR |= 2 << 0;
 8000298:	4a08      	ldr	r2, [pc, #32]	; (80002bc <Rcc_Config+0xb8>)
 800029a:	4b08      	ldr	r3, [pc, #32]	; (80002bc <Rcc_Config+0xb8>)
 800029c:	689b      	ldr	r3, [r3, #8]
 800029e:	f043 0302 	orr.w	r3, r3, #2
 80002a2:	6093      	str	r3, [r2, #8]
	while (!(RCC -> CFGR & (2 << 2)))
 80002a4:	bf00      	nop
 80002a6:	4b05      	ldr	r3, [pc, #20]	; (80002bc <Rcc_Config+0xb8>)
 80002a8:	689b      	ldr	r3, [r3, #8]
 80002aa:	f003 0308 	and.w	r3, r3, #8
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d0f9      	beq.n	80002a6 <Rcc_Config+0xa2>
		;

}
 80002b2:	bf00      	nop
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr
 80002bc:	40023800 	.word	0x40023800
 80002c0:	40007000 	.word	0x40007000
 80002c4:	40023c00 	.word	0x40023c00

080002c8 <GPIO_Config>:
void GPIO_Config()
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= 0x00000001;	// GPIOA Clock Enable
 80002cc:	4a0b      	ldr	r2, [pc, #44]	; (80002fc <GPIO_Config+0x34>)
 80002ce:	4b0b      	ldr	r3, [pc, #44]	; (80002fc <GPIO_Config+0x34>)
 80002d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->MODER |= 0x00000003;	// Pin 0 Analog
 80002d8:	4a09      	ldr	r2, [pc, #36]	; (8000300 <GPIO_Config+0x38>)
 80002da:	4b09      	ldr	r3, [pc, #36]	; (8000300 <GPIO_Config+0x38>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f043 0303 	orr.w	r3, r3, #3
 80002e2:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR |= 0x00000003;	// Pin 0 100MHz;
 80002e4:	4a06      	ldr	r2, [pc, #24]	; (8000300 <GPIO_Config+0x38>)
 80002e6:	4b06      	ldr	r3, [pc, #24]	; (8000300 <GPIO_Config+0x38>)
 80002e8:	689b      	ldr	r3, [r3, #8]
 80002ea:	f043 0303 	orr.w	r3, r3, #3
 80002ee:	6093      	str	r3, [r2, #8]
}
 80002f0:	bf00      	nop
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	40023800 	.word	0x40023800
 8000300:	40020000 	.word	0x40020000

08000304 <ADC_Config>:

void ADC_Config()
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0
	RCC -> APB2ENR |= 1 << 8; // enable adc1
 8000308:	4a1d      	ldr	r2, [pc, #116]	; (8000380 <ADC_Config+0x7c>)
 800030a:	4b1d      	ldr	r3, [pc, #116]	; (8000380 <ADC_Config+0x7c>)
 800030c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800030e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000312:	6453      	str	r3, [r2, #68]	; 0x44

	ADC1 -> CR1 |= 1 << 8;   // Scan mode enable
 8000314:	4a1b      	ldr	r2, [pc, #108]	; (8000384 <ADC_Config+0x80>)
 8000316:	4b1b      	ldr	r3, [pc, #108]	; (8000384 <ADC_Config+0x80>)
 8000318:	685b      	ldr	r3, [r3, #4]
 800031a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800031e:	6053      	str	r3, [r2, #4]
	ADC1 -> CR1 |= 0 << 24;  // resolution set 12bit
 8000320:	4a18      	ldr	r2, [pc, #96]	; (8000384 <ADC_Config+0x80>)
 8000322:	4b18      	ldr	r3, [pc, #96]	; (8000384 <ADC_Config+0x80>)
 8000324:	685b      	ldr	r3, [r3, #4]
 8000326:	6053      	str	r3, [r2, #4]
	ADC1 -> CR2 |= 1 << 0;   //A/D converter enable
 8000328:	4a16      	ldr	r2, [pc, #88]	; (8000384 <ADC_Config+0x80>)
 800032a:	4b16      	ldr	r3, [pc, #88]	; (8000384 <ADC_Config+0x80>)
 800032c:	689b      	ldr	r3, [r3, #8]
 800032e:	f043 0301 	orr.w	r3, r3, #1
 8000332:	6093      	str	r3, [r2, #8]
	ADC1 -> CR2 |= 1 << 1;	 //Continuous Conversion enable
 8000334:	4a13      	ldr	r2, [pc, #76]	; (8000384 <ADC_Config+0x80>)
 8000336:	4b13      	ldr	r3, [pc, #76]	; (8000384 <ADC_Config+0x80>)
 8000338:	689b      	ldr	r3, [r3, #8]
 800033a:	f043 0302 	orr.w	r3, r3, #2
 800033e:	6093      	str	r3, [r2, #8]
	ADC1 -> CR2 |= 1 << 8;   //DMA enable
 8000340:	4a10      	ldr	r2, [pc, #64]	; (8000384 <ADC_Config+0x80>)
 8000342:	4b10      	ldr	r3, [pc, #64]	; (8000384 <ADC_Config+0x80>)
 8000344:	689b      	ldr	r3, [r3, #8]
 8000346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800034a:	6093      	str	r3, [r2, #8]
	ADC1 -> CR2 |= 1 << 9;	 //DDS Enable
 800034c:	4a0d      	ldr	r2, [pc, #52]	; (8000384 <ADC_Config+0x80>)
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <ADC_Config+0x80>)
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000356:	6093      	str	r3, [r2, #8]
	ADC1 -> CR2 |= 1 << 10;  //EOC enable
 8000358:	4a0a      	ldr	r2, [pc, #40]	; (8000384 <ADC_Config+0x80>)
 800035a:	4b0a      	ldr	r3, [pc, #40]	; (8000384 <ADC_Config+0x80>)
 800035c:	689b      	ldr	r3, [r3, #8]
 800035e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000362:	6093      	str	r3, [r2, #8]
	//ADC1 -> CR2 |= 1 << 30;  //Start converison set 1

	ADC1 -> SQR1 |= 0 << 20; //conversion num 1
 8000364:	4a07      	ldr	r2, [pc, #28]	; (8000384 <ADC_Config+0x80>)
 8000366:	4b07      	ldr	r3, [pc, #28]	; (8000384 <ADC_Config+0x80>)
 8000368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800036a:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC1 -> SQR3 |= 0 << 0;
 800036c:	4a05      	ldr	r2, [pc, #20]	; (8000384 <ADC_Config+0x80>)
 800036e:	4b05      	ldr	r3, [pc, #20]	; (8000384 <ADC_Config+0x80>)
 8000370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000372:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40023800 	.word	0x40023800
 8000384:	40012000 	.word	0x40012000

08000388 <DMA_Config>:

void DMA_Config()
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
	RCC -> AHB1ENR |= 1 << 21;
 800038c:	4a28      	ldr	r2, [pc, #160]	; (8000430 <DMA_Config+0xa8>)
 800038e:	4b28      	ldr	r3, [pc, #160]	; (8000430 <DMA_Config+0xa8>)
 8000390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000392:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000396:	6313      	str	r3, [r2, #48]	; 0x30

	while((DMA2_Stream4 -> CR & 1 << 0) == 1)		// wait for stream4 to be 0
 8000398:	bf00      	nop
 800039a:	4b26      	ldr	r3, [pc, #152]	; (8000434 <DMA_Config+0xac>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f003 0301 	and.w	r3, r3, #1
 80003a2:	2b01      	cmp	r3, #1
 80003a4:	d0f9      	beq.n	800039a <DMA_Config+0x12>
		;
	DMA2_Stream4 -> PAR |= (uint32_t)&ADC1 -> DR; //write adc1 address data
 80003a6:	4923      	ldr	r1, [pc, #140]	; (8000434 <DMA_Config+0xac>)
 80003a8:	4b22      	ldr	r3, [pc, #136]	; (8000434 <DMA_Config+0xac>)
 80003aa:	689a      	ldr	r2, [r3, #8]
 80003ac:	4b22      	ldr	r3, [pc, #136]	; (8000438 <DMA_Config+0xb0>)
 80003ae:	4313      	orrs	r3, r2
 80003b0:	608b      	str	r3, [r1, #8]
	DMA2_Stream4 -> M0AR = (uint32_t) &adc1;
 80003b2:	4b20      	ldr	r3, [pc, #128]	; (8000434 <DMA_Config+0xac>)
 80003b4:	4a21      	ldr	r2, [pc, #132]	; (800043c <DMA_Config+0xb4>)
 80003b6:	60da      	str	r2, [r3, #12]
	DMA2_Stream4 -> NDTR = 1;				//1 adc ile çaltýðýmýz için 1 sayýsý girdik
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <DMA_Config+0xac>)
 80003ba:	2201      	movs	r2, #1
 80003bc:	605a      	str	r2, [r3, #4]
	DMA2_Stream4 -> CR |= 0 << 6;			// Data Transfer direction periphal to memory
 80003be:	4a1d      	ldr	r2, [pc, #116]	; (8000434 <DMA_Config+0xac>)
 80003c0:	4b1c      	ldr	r3, [pc, #112]	; (8000434 <DMA_Config+0xac>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	6013      	str	r3, [r2, #0]
	DMA2_Stream4 -> CR |= 1 << 8;			//Circular mode enable
 80003c6:	4a1b      	ldr	r2, [pc, #108]	; (8000434 <DMA_Config+0xac>)
 80003c8:	4b1a      	ldr	r3, [pc, #104]	; (8000434 <DMA_Config+0xac>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003d0:	6013      	str	r3, [r2, #0]
	DMA2_Stream4 -> CR |= 0 << 9;			//peripheral increment mode fixed
 80003d2:	4a18      	ldr	r2, [pc, #96]	; (8000434 <DMA_Config+0xac>)
 80003d4:	4b17      	ldr	r3, [pc, #92]	; (8000434 <DMA_Config+0xac>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	6013      	str	r3, [r2, #0]
	DMA2_Stream4 -> CR |= 1 << 10;			//memory increment mode is incremented
 80003da:	4a16      	ldr	r2, [pc, #88]	; (8000434 <DMA_Config+0xac>)
 80003dc:	4b15      	ldr	r3, [pc, #84]	; (8000434 <DMA_Config+0xac>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003e4:	6013      	str	r3, [r2, #0]
	DMA2_Stream4 -> CR |= 2 << 11;			//periheral data size 32-bit
 80003e6:	4a13      	ldr	r2, [pc, #76]	; (8000434 <DMA_Config+0xac>)
 80003e8:	4b12      	ldr	r3, [pc, #72]	; (8000434 <DMA_Config+0xac>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003f0:	6013      	str	r3, [r2, #0]
	DMA2_Stream4 -> CR |= 2 << 13;			//memory data size 32-bit
 80003f2:	4a10      	ldr	r2, [pc, #64]	; (8000434 <DMA_Config+0xac>)
 80003f4:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <DMA_Config+0xac>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003fc:	6013      	str	r3, [r2, #0]
	DMA2_Stream4 -> CR |= 3 << 16;			//priority level very high
 80003fe:	4a0d      	ldr	r2, [pc, #52]	; (8000434 <DMA_Config+0xac>)
 8000400:	4b0c      	ldr	r3, [pc, #48]	; (8000434 <DMA_Config+0xac>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000408:	6013      	str	r3, [r2, #0]
	DMA2_Stream4 -> CR |= 0 << 25;			//channel 0 selected
 800040a:	4a0a      	ldr	r2, [pc, #40]	; (8000434 <DMA_Config+0xac>)
 800040c:	4b09      	ldr	r3, [pc, #36]	; (8000434 <DMA_Config+0xac>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	6013      	str	r3, [r2, #0]


	DMA2_Stream4 -> FCR |= 0 << 2;			//direct mode enable
 8000412:	4a08      	ldr	r2, [pc, #32]	; (8000434 <DMA_Config+0xac>)
 8000414:	4b07      	ldr	r3, [pc, #28]	; (8000434 <DMA_Config+0xac>)
 8000416:	695b      	ldr	r3, [r3, #20]
 8000418:	6153      	str	r3, [r2, #20]
	DMA2_Stream4 -> CR |= 1 << 0;
 800041a:	4a06      	ldr	r2, [pc, #24]	; (8000434 <DMA_Config+0xac>)
 800041c:	4b05      	ldr	r3, [pc, #20]	; (8000434 <DMA_Config+0xac>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	f043 0301 	orr.w	r3, r3, #1
 8000424:	6013      	str	r3, [r2, #0]
}
 8000426:	bf00      	nop
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	40023800 	.word	0x40023800
 8000434:	40026470 	.word	0x40026470
 8000438:	4001204c 	.word	0x4001204c
 800043c:	2000001c 	.word	0x2000001c

08000440 <main>:

int main(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
	Rcc_Config();
 8000444:	f7ff fede 	bl	8000204 <Rcc_Config>
	GPIO_Config();
 8000448:	f7ff ff3e 	bl	80002c8 <GPIO_Config>
	ADC_Config();
 800044c:	f7ff ff5a 	bl	8000304 <ADC_Config>
	DMA_Config();
 8000450:	f7ff ff9a 	bl	8000388 <DMA_Config>
	ADC1->CR2 |= ADC_CR2_SWSTART;  //start conversion
 8000454:	4a05      	ldr	r2, [pc, #20]	; (800046c <main+0x2c>)
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <main+0x2c>)
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800045e:	6093      	str	r3, [r2, #8]
  while (1)
  {
	  adc = adc1[0];
 8000460:	4b03      	ldr	r3, [pc, #12]	; (8000470 <main+0x30>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a03      	ldr	r2, [pc, #12]	; (8000474 <main+0x34>)
 8000466:	6013      	str	r3, [r2, #0]
 8000468:	e7fa      	b.n	8000460 <main+0x20>
 800046a:	bf00      	nop
 800046c:	40012000 	.word	0x40012000
 8000470:	2000001c 	.word	0x2000001c
 8000474:	2000003c 	.word	0x2000003c

08000478 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000478:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004b0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800047c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800047e:	e003      	b.n	8000488 <LoopCopyDataInit>

08000480 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000480:	4b0c      	ldr	r3, [pc, #48]	; (80004b4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000482:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000484:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000486:	3104      	adds	r1, #4

08000488 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000488:	480b      	ldr	r0, [pc, #44]	; (80004b8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800048a:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800048c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800048e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000490:	d3f6      	bcc.n	8000480 <CopyDataInit>
  ldr  r2, =_sbss
 8000492:	4a0b      	ldr	r2, [pc, #44]	; (80004c0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000494:	e002      	b.n	800049c <LoopFillZerobss>

08000496 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000496:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000498:	f842 3b04 	str.w	r3, [r2], #4

0800049c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800049c:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800049e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80004a0:	d3f9      	bcc.n	8000496 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80004a2:	f000 f813 	bl	80004cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004a6:	f000 f847 	bl	8000538 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80004aa:	f7ff ffc9 	bl	8000440 <main>
  bx  lr    
 80004ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80004b0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80004b4:	080005a0 	.word	0x080005a0
  ldr  r0, =_sdata
 80004b8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80004bc:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80004c0:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80004c4:	20000040 	.word	0x20000040

080004c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004c8:	e7fe      	b.n	80004c8 <ADC_IRQHandler>
	...

080004cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80004d0:	4a16      	ldr	r2, [pc, #88]	; (800052c <SystemInit+0x60>)
 80004d2:	4b16      	ldr	r3, [pc, #88]	; (800052c <SystemInit+0x60>)
 80004d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80004d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80004dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80004e0:	4a13      	ldr	r2, [pc, #76]	; (8000530 <SystemInit+0x64>)
 80004e2:	4b13      	ldr	r3, [pc, #76]	; (8000530 <SystemInit+0x64>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80004ec:	4b10      	ldr	r3, [pc, #64]	; (8000530 <SystemInit+0x64>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80004f2:	4a0f      	ldr	r2, [pc, #60]	; (8000530 <SystemInit+0x64>)
 80004f4:	4b0e      	ldr	r3, [pc, #56]	; (8000530 <SystemInit+0x64>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000500:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000502:	4b0b      	ldr	r3, [pc, #44]	; (8000530 <SystemInit+0x64>)
 8000504:	4a0b      	ldr	r2, [pc, #44]	; (8000534 <SystemInit+0x68>)
 8000506:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000508:	4a09      	ldr	r2, [pc, #36]	; (8000530 <SystemInit+0x64>)
 800050a:	4b09      	ldr	r3, [pc, #36]	; (8000530 <SystemInit+0x64>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000512:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000514:	4b06      	ldr	r3, [pc, #24]	; (8000530 <SystemInit+0x64>)
 8000516:	2200      	movs	r2, #0
 8000518:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800051a:	4b04      	ldr	r3, [pc, #16]	; (800052c <SystemInit+0x60>)
 800051c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000520:	609a      	str	r2, [r3, #8]
#endif
}
 8000522:	bf00      	nop
 8000524:	46bd      	mov	sp, r7
 8000526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052a:	4770      	bx	lr
 800052c:	e000ed00 	.word	0xe000ed00
 8000530:	40023800 	.word	0x40023800
 8000534:	24003010 	.word	0x24003010

08000538 <__libc_init_array>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	4e0d      	ldr	r6, [pc, #52]	; (8000570 <__libc_init_array+0x38>)
 800053c:	4c0d      	ldr	r4, [pc, #52]	; (8000574 <__libc_init_array+0x3c>)
 800053e:	1ba4      	subs	r4, r4, r6
 8000540:	10a4      	asrs	r4, r4, #2
 8000542:	2500      	movs	r5, #0
 8000544:	42a5      	cmp	r5, r4
 8000546:	d109      	bne.n	800055c <__libc_init_array+0x24>
 8000548:	4e0b      	ldr	r6, [pc, #44]	; (8000578 <__libc_init_array+0x40>)
 800054a:	4c0c      	ldr	r4, [pc, #48]	; (800057c <__libc_init_array+0x44>)
 800054c:	f000 f818 	bl	8000580 <_init>
 8000550:	1ba4      	subs	r4, r4, r6
 8000552:	10a4      	asrs	r4, r4, #2
 8000554:	2500      	movs	r5, #0
 8000556:	42a5      	cmp	r5, r4
 8000558:	d105      	bne.n	8000566 <__libc_init_array+0x2e>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000560:	4798      	blx	r3
 8000562:	3501      	adds	r5, #1
 8000564:	e7ee      	b.n	8000544 <__libc_init_array+0xc>
 8000566:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800056a:	4798      	blx	r3
 800056c:	3501      	adds	r5, #1
 800056e:	e7f2      	b.n	8000556 <__libc_init_array+0x1e>
 8000570:	08000598 	.word	0x08000598
 8000574:	08000598 	.word	0x08000598
 8000578:	08000598 	.word	0x08000598
 800057c:	0800059c 	.word	0x0800059c

08000580 <_init>:
 8000580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000582:	bf00      	nop
 8000584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000586:	bc08      	pop	{r3}
 8000588:	469e      	mov	lr, r3
 800058a:	4770      	bx	lr

0800058c <_fini>:
 800058c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800058e:	bf00      	nop
 8000590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000592:	bc08      	pop	{r3}
 8000594:	469e      	mov	lr, r3
 8000596:	4770      	bx	lr
