{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537324564529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537324564530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 18 22:36:03 2018 " "Processing started: Tue Sep 18 22:36:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537324564530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537324564530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537324564530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537324565055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537324565055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "Lab1.v" "" { Text "D:/School Work/SFWRENG 2DA4/Lab1/Lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537324574960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537324574960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X Lab1.v(4) " "Verilog HDL Implicit Net warning at Lab1.v(4): created implicit net for \"X\"" {  } { { "Lab1.v" "" { Text "D:/School Work/SFWRENG 2DA4/Lab1/Lab1.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537324574960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y Lab1.v(5) " "Verilog HDL Implicit Net warning at Lab1.v(5): created implicit net for \"Y\"" {  } { { "Lab1.v" "" { Text "D:/School Work/SFWRENG 2DA4/Lab1/Lab1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537324574961 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x1x2 Lab1.v(4) " "Verilog HDL error at Lab1.v(4): object \"x1x2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab1.v" "" { Text "D:/School Work/SFWRENG 2DA4/Lab1/Lab1.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1537324574961 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "y1y2 Lab1.v(5) " "Verilog HDL error at Lab1.v(5): object \"y1y2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Lab1.v" "" { Text "D:/School Work/SFWRENG 2DA4/Lab1/Lab1.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1537324574961 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537324575036 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 18 22:36:15 2018 " "Processing ended: Tue Sep 18 22:36:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537324575036 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537324575036 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537324575036 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537324575036 ""}
