Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/tb_pcfg_isim_beh.exe -prj C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/tb_pcfg_beh.prj work.tb_pcfg 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/ipcore_dir/Ram0.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/ipcore_dir/Ram1.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/ipcore_dir/DA_RAM.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/ipcore_dir/AD_RAM.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/tw_8254_cnt.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/remcontroller.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/DACcnt.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/CompSub.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/top_8254.vhd" into library work
Parsing VHDL file "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/signal_controller.vhd" into library work
ERROR:HDLCompiler:432 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/signal_controller.vhd" Line 220: Formal <m_ain> has no actual or default value.
ERROR:HDLCompiler:854 - "C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/signal_controller.vhd" Line 60: Unit <behavioral> ignored due to previous errors.
VHDL file C:/KDH/Doc/18y6s/adca/PCFG/PCFG_18/mainProject/signal_controller.vhd ignored due to errors
