mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593014.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3025.610 CPU sec, 60.702 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3779.405 CPU sec, 59.903 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3824.676 CPU sec, 61.228 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1567.162 CPU sec, 24.794 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 236.854 sec; CPU: 12235.322 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593014.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.345 CPU sec, 24.766 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.873 CPU sec, 22.224 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.556 CPU sec, 22.274 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.672 CPU sec, 22.306 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.033 CPU sec, 22.623 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.573 CPU sec, 22.616 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.991 CPU sec, 22.713 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.903 CPU sec, 22.063 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.033 CPU sec, 22.119 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.291 CPU sec, 22.192 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.805 CPU sec, 22.433 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.125 CPU sec, 22.578 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.385 CPU sec, 23.061 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.298 CPU sec, 22.074 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.073 CPU sec, 22.005 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.068 CPU sec, 21.927 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.262 CPU sec, 22.156 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.692 CPU sec, 22.284 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.548 CPU sec, 22.286 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.751 CPU sec, 22.638 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.432 CPU sec, 22.264 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 175.121 CPU sec, 21.951 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.836 CPU sec, 22.349 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.858 CPU sec, 22.674 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.138 CPU sec, 22.873 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.708 CPU sec, 22.664 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.704 CPU sec, 22.981 real sec
[M::mem_process_seqs] Processed 148902 reads in 38.582 CPU sec, 4.918 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 616.756 sec; CPU: 4859.383 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,990,433,495 cache-misses                                                  (21.83%)
S0       16 11,805,072,110,279 cycles                    #    0.000 GHz                      (22.64%)
S0       16 11,923,927,024,510 instructions              #   63.65  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.45%)
S0       16          3,571,516 cs                                                            (100.00%)
S0       16             15,395 migrations                                                    (100.00%)
S0       16            598,688 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,034,676,421,906 idle-cycles-frontend      #  552.28% frontend cycles idle     (18.86%)
S0       16  1,443,769,194,892 idle-cycles-backend       #  770.64% backend  cycles idle     (16.87%)
S0       16  3,731,237,655,589 L1-dcache-loads                                               (22.47%)
S0       16     48,499,639,195 L1-dcache-load-misses     #   82.69% of all L1-dcache hits    (28.14%)
S0       16     51,123,630,919 L1-dcache-stores                                              (28.11%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.69%)
S0       16      7,977,550,583 L1-icache-load-misses                                         (27.44%)
S0       16     59,470,310,330 LLC-loads                                                     (10.83%)
S0       16     36,276,244,932 LLC-stores                                                    (10.82%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,777,358,774,581 dTLB-loads                                                    (16.16%)
S0       16      6,111,704,290 dTLB-load-misses          #   10.30% of all dTLB cache hits   (16.04%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,651,742,787,552 iTLB-loads                                                    (15.81%)
S0       16         27,763,139 iTLB-load-misses          #    0.07% of all iTLB cache hits   (11.16%)
S0       16  1,008,345,750,603 branch-loads                                                  (16.74%)
S0       16     69,478,156,062 branch-load-misses                                            (22.30%)
S1       16        171,444,360 cache-misses                                                  (21.12%)
S1       16     65,297,207,776 cycles                    #    0.000 GHz                      (22.56%)
S1       16     15,260,740,240 instructions              #    0.00  insns per cycle          (28.03%)
S1       16             75,275 cs                                                            (100.00%)
S1       16              1,199 migrations                                                    (100.00%)
S1       16             29,223 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    514,696,911,188 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.35%)
S1       16     19,939,083,471 idle-cycles-backend       #    0.00% backend  cycles idle     (16.89%)
S1       16      6,643,403,371 L1-dcache-loads                                               (22.20%)
S1       16        315,526,136 L1-dcache-load-misses                                         (27.56%)
S1       16        331,835,594 L1-dcache-stores                                              (27.83%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.38%)
S1       16        146,733,516 L1-icache-load-misses                                         (27.09%)
S1       16        465,224,956 LLC-loads                                                     (11.06%)
S1       16        373,592,991 LLC-stores                                                    (11.35%)
S1       16    <not supported> LLC-prefetches          
S1       16      8,647,285,627 dTLB-loads                                                    (16.76%)
S1       16            160,078 dTLB-load-misses                                              (16.55%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,900,725,295 iTLB-loads                                                    (16.47%)
S1       16            103,095 iTLB-load-misses                                              (11.19%)
S1       16      2,945,735,691 branch-loads                                                  (16.54%)
S1       16         22,002,097 branch-load-misses                                            (22.26%)
S2       16        206,564,351 cache-misses                                                  (22.56%)
S2       16     59,070,829,924 cycles                    #    0.000 GHz                      (21.09%)
S2       16     15,483,511,995 instructions              #    0.00  insns per cycle          (28.12%)
S2       16            119,785 cs                                                            (100.00%)
S2       16              8,071 migrations                                                    (100.00%)
S2       16             29,478 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    352,033,362,946 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.48%)
S2       16     21,396,904,112 idle-cycles-backend       #    0.00% backend  cycles idle     (16.80%)
S2       16      7,978,715,704 L1-dcache-loads                                               (23.72%)
S2       16        355,026,507 L1-dcache-load-misses                                         (27.74%)
S2       16        405,973,736 L1-dcache-stores                                              (25.30%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.07%)
S2       16        234,136,044 L1-icache-load-misses                                         (25.91%)
S2       16        648,215,391 LLC-loads                                                     (13.76%)
S2       16        301,203,760 LLC-stores                                                    (13.79%)
S2       16    <not supported> LLC-prefetches          
S2       16      7,421,396,860 dTLB-loads                                                    (19.47%)
S2       16            165,666 dTLB-load-misses                                              (15.94%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      4,698,904,788 iTLB-loads                                                    (16.87%)
S2       16            140,829 iTLB-load-misses                                              (10.73%)
S2       16      2,871,015,108 branch-loads                                                  (16.46%)
S2       16         38,689,381 branch-load-misses                                            (22.22%)
S3       16        140,741,806 cache-misses                                                  (22.18%)
S3       16     60,686,591,961 cycles                    #    0.000 GHz                      (22.39%)
S3       16     20,027,250,172 instructions              #    0.00  insns per cycle          (27.93%)
S3       16             62,927 cs                                                            (100.00%)
S3       16              2,077 migrations                                                    (100.00%)
S3       16             46,037 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    387,064,872,644 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.18%)
S3       16     18,067,420,134 idle-cycles-backend       #    0.00% backend  cycles idle     (16.86%)
S3       16      8,092,127,493 L1-dcache-loads                                               (22.26%)
S3       16        254,031,010 L1-dcache-load-misses                                         (27.85%)
S3       16        250,325,569 L1-dcache-stores                                              (28.10%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.39%)
S3       16        133,962,524 L1-icache-load-misses                                         (26.94%)
S3       16        514,856,655 LLC-loads                                                     (11.48%)
S3       16        287,587,123 LLC-stores                                                    (11.63%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,080,041,794 dTLB-loads                                                    (17.09%)
S3       16            737,653 dTLB-load-misses                                              (16.73%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,207,648,324 iTLB-loads                                                    (16.28%)
S3       16            688,149 iTLB-load-misses                                              (10.95%)
S3       16      2,020,164,031 branch-loads                                                  (16.37%)
S3       16         19,813,478 branch-load-misses                                            (22.00%)

     616.782738499 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593014.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.262 CPU sec, 31.261 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.856 CPU sec, 23.991 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.854 CPU sec, 24.408 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.313 CPU sec, 24.148 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.693 CPU sec, 24.943 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.662 CPU sec, 24.353 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.323 CPU sec, 24.372 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.702 CPU sec, 23.682 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.658 CPU sec, 23.972 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 386.298 CPU sec, 24.303 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.336 CPU sec, 23.912 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.625 CPU sec, 24.303 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.370 CPU sec, 24.445 real sec
[M::mem_process_seqs] Processed 940982 reads in 235.652 CPU sec, 14.892 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 345.076 sec; CPU: 5220.672 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,532,688,839 cache-misses                                                  (21.91%)
S0       16 12,683,373,693,102 cycles                    #    0.000 GHz                      (22.46%)
S0       16 11,834,669,006,086 instructions              #   59.08  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.18%)
S0       16          5,561,758 cs                                                            (100.00%)
S0       16             39,979 migrations                                                    (100.00%)
S0       16            712,125 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,026,882,022,373 idle-cycles-frontend      #  512.64% frontend cycles idle     (17.69%)
S0       16  1,916,718,653,027 idle-cycles-backend       #  956.86% backend  cycles idle     (16.82%)
S0       16  3,736,047,945,819 L1-dcache-loads                                               (22.33%)
S0       16     48,742,774,718 L1-dcache-load-misses     #   83.05% of all L1-dcache hits    (27.89%)
S0       16     51,480,914,105 L1-dcache-stores                                              (27.74%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.77%)
S0       16      8,560,699,797 L1-icache-load-misses                                         (27.71%)
S0       16     60,370,248,037 LLC-loads                                                     (11.06%)
S0       16     36,734,793,055 LLC-stores                                                    (11.08%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,787,831,929,547 dTLB-loads                                                    (16.57%)
S0       16      7,061,417,321 dTLB-load-misses          #   11.87% of all dTLB cache hits   (16.43%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,685,049,890,614 iTLB-loads                                                    (16.08%)
S0       16         74,138,420 iTLB-load-misses          #    0.18% of all iTLB cache hits   (11.00%)
S0       16  1,010,489,927,765 branch-loads                                                  (16.50%)
S0       16     69,983,248,373 branch-load-misses                                            (21.98%)
S1       16        121,104,496 cache-misses                                                  (21.33%)
S1       16     42,983,972,765 cycles                    #    0.000 GHz                      (22.68%)
S1       16      9,771,060,902 instructions              #    0.00  insns per cycle          (28.28%)
S1       16             53,215 cs                                                            (100.00%)
S1       16              2,712 migrations                                                    (100.00%)
S1       16             24,029 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    371,859,696,637 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.73%)
S1       16     14,083,620,693 idle-cycles-backend       #    0.00% backend  cycles idle     (16.45%)
S1       16      4,700,613,509 L1-dcache-loads                                               (22.13%)
S1       16        221,196,372 L1-dcache-load-misses                                         (27.72%)
S1       16        272,541,930 L1-dcache-stores                                              (27.92%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.81%)
S1       16        138,314,045 L1-icache-load-misses                                         (28.08%)
S1       16        424,422,581 LLC-loads                                                     (11.10%)
S1       16        252,801,296 LLC-stores                                                    (10.72%)
S1       16    <not supported> LLC-prefetches          
S1       16      5,651,106,804 dTLB-loads                                                    (16.21%)
S1       16            179,462 dTLB-load-misses                                              (16.56%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      4,160,063,139 iTLB-loads                                                    (16.78%)
S1       16            116,998 iTLB-load-misses                                              (10.77%)
S1       16      2,295,749,406 branch-loads                                                  (16.54%)
S1       16         23,566,085 branch-load-misses                                            (22.01%)
S2       16        217,515,865 cache-misses                                                  (22.70%)
S2       16     55,284,502,527 cycles                    #    0.000 GHz                      (20.58%)
S2       16     16,454,375,826 instructions              #    0.00  insns per cycle          (28.15%)
S2       16             95,088 cs                                                            (100.00%)
S2       16             11,366 migrations                                                    (100.00%)
S2       16             21,043 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    391,645,236,188 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.14%)
S2       16     20,385,997,497 idle-cycles-backend       #    0.00% backend  cycles idle     (16.80%)
S2       16      8,405,521,494 L1-dcache-loads                                               (23.08%)
S2       16        370,803,951 L1-dcache-load-misses                                         (26.68%)
S2       16        363,628,046 L1-dcache-stores                                              (25.99%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.24%)
S2       16        191,397,694 L1-icache-load-misses                                         (24.74%)
S2       16        465,983,838 LLC-loads                                                     (14.48%)
S2       16        231,778,986 LLC-stores                                                    (14.27%)
S2       16    <not supported> LLC-prefetches          
S2       16      5,922,114,580 dTLB-loads                                                    (19.24%)
S2       16            114,688 dTLB-load-misses                                              (17.16%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,038,772,936 iTLB-loads                                                    (16.58%)
S2       16             85,562 iTLB-load-misses                                              (11.31%)
S2       16      2,249,013,044 branch-loads                                                  (16.73%)
S2       16         28,002,808 branch-load-misses                                            (22.33%)
S3       16        218,805,875 cache-misses                                                  (22.13%)
S3       16     38,371,057,128 cycles                    #    0.000 GHz                      (21.49%)
S3       16     13,558,083,133 instructions              #    0.00  insns per cycle          (28.00%)
S3       16             45,017 cs                                                            (100.00%)
S3       16              1,904 migrations                                                    (100.00%)
S3       16             29,995 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    223,744,481,948 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.94%)
S3       16     13,246,125,523 idle-cycles-backend       #    0.00% backend  cycles idle     (17.01%)
S3       16      7,099,556,519 L1-dcache-loads                                               (22.99%)
S3       16        354,635,374 L1-dcache-load-misses                                         (27.76%)
S3       16        405,646,433 L1-dcache-stores                                              (27.52%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.59%)
S3       16        269,503,687 L1-icache-load-misses                                         (27.35%)
S3       16        759,524,751 LLC-loads                                                     (12.31%)
S3       16        169,734,760 LLC-stores                                                    (11.15%)
S3       16    <not supported> LLC-prefetches          
S3       16      7,530,997,383 dTLB-loads                                                    (16.85%)
S3       16            462,343 dTLB-load-misses                                              (16.46%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,747,424,226 iTLB-loads                                                    (16.23%)
S3       16            277,259 iTLB-load-misses                                              (11.35%)
S3       16      2,651,688,555 branch-loads                                                  (16.86%)
S3       16         82,167,505 branch-load-misses                                            (22.15%)

     345.208965687 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593014.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 832.049 CPU sec, 36.228 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 856.785 CPU sec, 27.894 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 873.008 CPU sec, 27.982 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 864.847 CPU sec, 27.693 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 877.104 CPU sec, 27.951 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 866.740 CPU sec, 27.763 real sec
[M::mem_process_seqs] Processed 2525154 reads in 708.541 CPU sec, 22.534 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 215.563 sec; CPU: 5900.295 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      4,943,752,989 cache-misses                                                  (21.17%)
S0       16  7,384,651,861,981 cycles                    #    0.000 GHz                      (22.21%)
S0       16  6,090,382,275,661 instructions              #   26.25  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.26%)
S0       16          4,582,200 cs                                                            (100.00%)
S0       16             36,402 migrations                                                    (100.00%)
S0       16            355,121 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    818,586,668,432 idle-cycles-frontend      #  352.78% frontend cycles idle     (18.58%)
S0       16  1,287,974,147,582 idle-cycles-backend       #  555.07% backend  cycles idle     (18.01%)
S0       16  1,829,533,917,992 L1-dcache-loads                                               (23.66%)
S0       16     24,287,963,720 L1-dcache-load-misses     #   42.47% of all L1-dcache hits    (29.16%)
S0       16     26,089,325,561 L1-dcache-stores                                              (28.40%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.81%)
S0       16      4,985,194,185 L1-icache-load-misses                                         (27.15%)
S0       16     32,934,540,470 LLC-loads                                                     (10.66%)
S0       16     19,504,086,800 LLC-stores                                                    (10.80%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,994,416,269,153 dTLB-loads                                                    (16.29%)
S0       16      3,878,942,020 dTLB-load-misses          #    6.45% of all dTLB cache hits   (16.43%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,395,571,661,804 iTLB-loads                                                    (16.36%)
S0       16        101,767,396 iTLB-load-misses          #    0.24% of all iTLB cache hits   (10.84%)
S0       16    523,210,020,525 branch-loads                                                  (16.27%)
S0       16     36,915,368,766 branch-load-misses                                            (21.63%)
S1       16      5,188,425,515 cache-misses                                                  (21.83%)
S1       16  7,382,689,772,106 cycles                    #    0.000 GHz                      (22.14%)
S1       16  5,835,993,070,352 instructions              #    0.00  insns per cycle          (27.83%)
S1       16          4,225,766 cs                                                            (100.00%)
S1       16             39,739 migrations                                                    (100.00%)
S1       16            729,853 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    890,542,678,982 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.10%)
S1       16  1,503,825,968,596 idle-cycles-backend       #    0.00% backend  cycles idle     (17.04%)
S1       16  1,819,101,354,771 L1-dcache-loads                                               (22.54%)
S1       16     24,421,315,383 L1-dcache-load-misses                                         (28.12%)
S1       16     25,864,364,770 L1-dcache-stores                                              (27.95%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.72%)
S1       16      5,147,506,550 L1-icache-load-misses                                         (27.63%)
S1       16     31,095,699,573 LLC-loads                                                     (11.15%)
S1       16     18,276,315,925 LLC-stores                                                    (11.12%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,843,159,661,351 dTLB-loads                                                    (16.72%)
S1       16      3,595,191,130 dTLB-load-misses                                              (16.79%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,303,381,014,093 iTLB-loads                                                    (16.67%)
S1       16        107,414,910 iTLB-load-misses                                              (10.82%)
S1       16    508,964,736,233 branch-loads                                                  (16.19%)
S1       16     34,647,864,720 branch-load-misses                                            (21.63%)
S2       16        160,667,751 cache-misses                                                  (21.57%)
S2       16     51,009,012,307 cycles                    #    0.000 GHz                      (21.34%)
S2       16     11,261,069,017 instructions              #    0.00  insns per cycle          (27.84%)
S2       16             89,748 cs                                                            (100.00%)
S2       16             10,976 migrations                                                    (100.00%)
S2       16             12,151 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    287,061,131,172 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.02%)
S2       16     17,085,063,436 idle-cycles-backend       #    0.00% backend  cycles idle     (17.61%)
S2       16      5,702,906,541 L1-dcache-loads                                               (23.81%)
S2       16        283,880,542 L1-dcache-load-misses                                         (28.09%)
S2       16        317,767,773 L1-dcache-stores                                              (27.97%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.11%)
S2       16        182,598,745 L1-icache-load-misses                                         (26.23%)
S2       16        497,246,584 LLC-loads                                                     (12.85%)
S2       16        293,224,156 LLC-stores                                                    (13.33%)
S2       16    <not supported> LLC-prefetches          
S2       16      6,080,887,675 dTLB-loads                                                    (18.61%)
S2       16            136,524 dTLB-load-misses                                              (16.53%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,134,256,285 iTLB-loads                                                    (15.83%)
S2       16             87,917 iTLB-load-misses                                              (10.60%)
S2       16      2,236,341,071 branch-loads                                                  (15.88%)
S2       16         23,695,134 branch-load-misses                                            (21.28%)
S3       16        172,198,556 cache-misses                                                  (23.04%)
S3       16     32,015,106,724 cycles                    #    0.000 GHz                      (23.26%)
S3       16     10,791,931,517 instructions              #    0.00  insns per cycle          (28.86%)
S3       16             37,989 cs                                                            (100.00%)
S3       16              2,213 migrations                                                    (100.00%)
S3       16             16,995 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    158,142,190,589 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.37%)
S3       16     14,350,997,726 idle-cycles-backend       #    0.00% backend  cycles idle     (16.53%)
S3       16      5,921,349,486 L1-dcache-loads                                               (22.69%)
S3       16        303,337,589 L1-dcache-load-misses                                         (28.32%)
S3       16        303,557,413 L1-dcache-stores                                              (28.52%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.94%)
S3       16        176,877,679 L1-icache-load-misses                                         (28.08%)
S3       16        516,384,988 LLC-loads                                                     (10.40%)
S3       16        149,240,669 LLC-stores                                                    (10.30%)
S3       16    <not supported> LLC-prefetches          
S3       16      7,567,820,391 dTLB-loads                                                    (15.65%)
S3       16          1,560,309 dTLB-load-misses                                              (15.84%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      4,078,763,314 iTLB-loads                                                    (16.15%)
S3       16            274,796 iTLB-load-misses                                              (11.10%)
S3       16      1,914,972,797 branch-loads                                                  (16.78%)
S3       16         63,864,237 branch-load-misses                                            (22.76%)

     215.809701162 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593014.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1272.690 CPU sec, 36.951 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1259.855 CPU sec, 27.120 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1266.829 CPU sec, 28.339 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1261.891 CPU sec, 26.803 real sec
[M::mem_process_seqs] Processed 2525158 reads in 689.374 CPU sec, 14.738 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 166.050 sec; CPU: 5794.540 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,452,860,806 cache-misses                                                  (21.79%)
S0       16  4,817,541,863,268 cycles                    #    0.000 GHz                      (22.61%)
S0       16  3,908,185,623,354 instructions              #   17.18  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.50%)
S0       16          3,055,359 cs                                                            (100.00%)
S0       16             27,461 migrations                                                    (100.00%)
S0       16            296,262 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    743,188,093,722 idle-cycles-frontend      #  326.77% frontend cycles idle     (17.99%)
S0       16    946,364,492,924 idle-cycles-backend       #  416.10% backend  cycles idle     (17.16%)
S0       16  1,231,276,512,157 L1-dcache-loads                                               (22.81%)
S0       16     16,390,583,666 L1-dcache-load-misses     #   28.22% of all L1-dcache hits    (28.31%)
S0       16     17,649,577,173 L1-dcache-stores                                              (27.76%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.62%)
S0       16      3,532,451,805 L1-icache-load-misses                                         (27.42%)
S0       16     22,120,472,350 LLC-loads                                                     (10.81%)
S0       16     13,111,212,364 LLC-stores                                                    (10.74%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,305,564,716,216 dTLB-loads                                                    (16.26%)
S0       16      2,782,365,508 dTLB-load-misses          #    4.57% of all dTLB cache hits   (16.30%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    902,724,832,096 iTLB-loads                                                    (16.42%)
S0       16        125,982,408 iTLB-load-misses          #    0.29% of all iTLB cache hits   (11.14%)
S0       16    333,864,329,502 branch-loads                                                  (16.76%)
S0       16     23,337,370,652 branch-load-misses                                            (22.29%)
S1       16      3,543,842,954 cache-misses                                                  (21.86%)
S1       16  4,917,046,782,852 cycles                    #    0.000 GHz                      (21.71%)
S1       16  4,089,863,454,842 instructions              #    0.00  insns per cycle          (27.37%)
S1       16          2,715,101 cs                                                            (100.00%)
S1       16             28,717 migrations                                                    (100.00%)
S1       16            714,129 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    856,488,525,027 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.82%)
S1       16    918,915,929,551 idle-cycles-backend       #    0.00% backend  cycles idle     (17.58%)
S1       16  1,215,951,332,610 L1-dcache-loads                                               (23.34%)
S1       16     16,088,252,168 L1-dcache-load-misses                                         (29.01%)
S1       16     16,904,660,652 L1-dcache-stores                                              (29.17%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.83%)
S1       16      3,359,063,894 L1-icache-load-misses                                         (27.42%)
S1       16     21,474,637,173 LLC-loads                                                     (11.01%)
S1       16     12,652,372,595 LLC-stores                                                    (10.95%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,297,730,772,056 dTLB-loads                                                    (16.40%)
S1       16      2,800,613,191 dTLB-load-misses                                              (16.25%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    941,092,122,947 iTLB-loads                                                    (15.98%)
S1       16        138,595,689 iTLB-load-misses                                              (10.60%)
S1       16    359,610,922,574 branch-loads                                                  (15.91%)
S1       16     24,626,847,814 branch-load-misses                                            (21.03%)
S2       16      3,418,200,549 cache-misses                                                  (19.92%)
S2       16  4,771,839,708,570 cycles                    #    0.000 GHz                      (21.84%)
S2       16  3,924,197,860,842 instructions              #    0.00  insns per cycle          (28.15%)
S2       16          2,855,358 cs                                                            (100.00%)
S2       16             33,847 migrations                                                    (100.00%)
S2       16            575,051 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    789,955,259,116 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.28%)
S2       16    950,674,635,411 idle-cycles-backend       #    0.00% backend  cycles idle     (16.44%)
S2       16  1,263,792,331,695 L1-dcache-loads                                               (23.36%)
S2       16     16,579,705,835 L1-dcache-load-misses                                         (27.70%)
S2       16     17,543,822,332 L1-dcache-stores                                              (27.55%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.79%)
S2       16      3,497,218,101 L1-icache-load-misses                                         (25.79%)
S2       16     21,488,635,927 LLC-loads                                                     (12.24%)
S2       16     12,413,820,901 LLC-stores                                                    (12.44%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,285,034,581,493 dTLB-loads                                                    (18.01%)
S2       16      2,737,723,160 dTLB-load-misses                                              (18.14%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    888,854,021,432 iTLB-loads                                                    (16.50%)
S2       16        126,945,986 iTLB-load-misses                                              (11.63%)
S2       16    330,505,721,914 branch-loads                                                  (17.23%)
S2       16     23,484,458,601 branch-load-misses                                            (22.49%)
S3       16        149,765,090 cache-misses                                                  (22.19%)
S3       16     49,368,728,820 cycles                    #    0.000 GHz                      (21.72%)
S3       16     11,717,439,049 instructions              #    0.00  insns per cycle          (28.31%)
S3       16             49,108 cs                                                            (100.00%)
S3       16              3,517 migrations                                                    (100.00%)
S3       16             50,856 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    264,460,858,651 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.63%)
S3       16     18,982,389,615 idle-cycles-backend       #    0.00% backend  cycles idle     (17.24%)
S3       16      5,901,598,923 L1-dcache-loads                                               (23.19%)
S3       16        273,387,606 L1-dcache-load-misses                                         (26.69%)
S3       16        309,849,595 L1-dcache-stores                                              (27.60%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.34%)
S3       16        155,210,254 L1-icache-load-misses                                         (25.42%)
S3       16        468,957,634 LLC-loads                                                     (13.79%)
S3       16        211,530,365 LLC-stores                                                    (14.49%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,979,854,830 dTLB-loads                                                    (18.46%)
S3       16            427,352 dTLB-load-misses                                              (16.60%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,343,303,795 iTLB-loads                                                    (15.75%)
S3       16            260,083 iTLB-load-misses                                              (10.83%)
S3       16      2,138,859,292 branch-loads                                                  (16.39%)
S3       16         47,985,072 branch-load-misses                                            (21.76%)

     166.458863629 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1748.169 CPU sec, 37.599 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1703.054 CPU sec, 27.682 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1715.801 CPU sec, 28.007 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 693.083 CPU sec, 11.197 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 143.070 sec; CPU: 5915.094 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,095,599,277 cache-misses                                                  (21.22%)
S0       16  3,700,406,547,723 cycles                    #    0.000 GHz                      (21.57%)
S0       16  2,922,684,123,968 instructions              #   12.45  insns per cycle        
                                             #    0.02  stalled cycles per insn  (28.18%)
S0       16          2,385,569 cs                                                            (100.00%)
S0       16             20,981 migrations                                                    (100.00%)
S0       16            288,682 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    689,464,707,184 idle-cycles-frontend      #  293.74% frontend cycles idle     (18.56%)
S0       16    710,157,531,765 idle-cycles-backend       #  302.56% backend  cycles idle     (18.31%)
S0       16    863,948,306,357 L1-dcache-loads                                               (24.62%)
S0       16     12,064,696,200 L1-dcache-load-misses     #   21.02% of all L1-dcache hits    (29.42%)
S0       16     12,720,278,261 L1-dcache-stores                                              (29.61%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.23%)
S0       16      2,909,113,856 L1-icache-load-misses                                         (27.64%)
S0       16     17,384,509,124 LLC-loads                                                     (11.70%)
S0       16     10,231,628,537 LLC-stores                                                    (10.48%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,027,784,082,518 dTLB-loads                                                    (15.89%)
S0       16      2,525,792,289 dTLB-load-misses          #    4.02% of all dTLB cache hits   (15.71%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    701,600,887,244 iTLB-loads                                                    (15.92%)
S0       16        165,106,461 iTLB-load-misses          #    0.38% of all iTLB cache hits   (10.67%)
S0       16    270,934,347,791 branch-loads                                                  (15.71%)
S0       16     18,312,516,833 branch-load-misses                                            (21.02%)
S1       16      2,852,010,297 cache-misses                                                  (21.45%)
S1       16  3,822,494,240,769 cycles                    #    0.000 GHz                      (21.13%)
S1       16  3,079,147,175,626 instructions              #    0.00  insns per cycle          (27.53%)
S1       16          2,332,358 cs                                                            (100.00%)
S1       16             21,239 migrations                                                    (100.00%)
S1       16            883,181 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    737,598,679,125 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.64%)
S1       16    761,461,401,917 idle-cycles-backend       #    0.00% backend  cycles idle     (17.87%)
S1       16    940,063,082,496 L1-dcache-loads                                               (23.26%)
S1       16     12,465,417,588 L1-dcache-load-misses                                         (28.70%)
S1       16     13,168,685,351 L1-dcache-stores                                              (28.74%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.66%)
S1       16      2,736,412,603 L1-icache-load-misses                                         (28.36%)
S1       16     16,662,053,789 LLC-loads                                                     (11.05%)
S1       16      9,705,268,795 LLC-stores                                                    (10.81%)
S1       16    <not supported> LLC-prefetches          
S1       16    989,521,308,657 dTLB-loads                                                    (16.35%)
S1       16      2,482,558,494 dTLB-load-misses                                              (16.07%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    704,391,760,171 iTLB-loads                                                    (15.92%)
S1       16        167,532,847 iTLB-load-misses                                              (11.05%)
S1       16    267,953,744,514 branch-loads                                                  (16.24%)
S1       16     18,456,821,839 branch-load-misses                                            (21.50%)
S2       16      2,559,578,487 cache-misses                                                  (22.57%)
S2       16  3,657,884,198,393 cycles                    #    0.000 GHz                      (21.27%)
S2       16  2,993,173,995,597 instructions              #    0.00  insns per cycle          (27.84%)
S2       16          2,437,236 cs                                                            (100.00%)
S2       16             25,275 migrations                                                    (100.00%)
S2       16            272,309 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    724,800,836,978 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.96%)
S2       16    742,734,558,738 idle-cycles-backend       #    0.00% backend  cycles idle     (16.77%)
S2       16    945,170,575,903 L1-dcache-loads                                               (23.25%)
S2       16     12,089,762,721 L1-dcache-load-misses                                         (27.04%)
S2       16     12,609,031,600 L1-dcache-stores                                              (28.37%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.12%)
S2       16      2,576,327,159 L1-icache-load-misses                                         (27.55%)
S2       16     15,315,223,091 LLC-loads                                                     (13.54%)
S2       16      9,259,466,695 LLC-stores                                                    (10.88%)
S2       16    <not supported> LLC-prefetches          
S2       16    997,554,542,150 dTLB-loads                                                    (16.78%)
S2       16      2,492,951,321 dTLB-load-misses                                              (16.43%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    716,508,240,986 iTLB-loads                                                    (15.70%)
S2       16        163,252,226 iTLB-load-misses                                              (10.60%)
S2       16    259,033,102,675 branch-loads                                                  (16.08%)
S2       16     18,176,506,668 branch-load-misses                                            (21.95%)
S3       16      2,889,984,618 cache-misses                                                  (21.61%)
S3       16  3,841,181,281,421 cycles                    #    0.000 GHz                      (21.34%)
S3       16  3,062,515,053,050 instructions              #    0.00  insns per cycle          (27.08%)
S3       16          2,294,469 cs                                                            (100.00%)
S3       16             21,213 migrations                                                    (100.00%)
S3       16            759,106 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    791,387,048,611 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.07%)
S3       16    766,133,555,962 idle-cycles-backend       #    0.00% backend  cycles idle     (17.07%)
S3       16    924,614,094,117 L1-dcache-loads                                               (23.46%)
S3       16     12,350,191,606 L1-dcache-load-misses                                         (28.26%)
S3       16     13,172,900,371 L1-dcache-stores                                              (29.04%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.07%)
S3       16      2,731,322,195 L1-icache-load-misses                                         (28.60%)
S3       16     17,430,523,682 LLC-loads                                                     (11.55%)
S3       16     10,175,809,901 LLC-stores                                                    (10.47%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,010,103,516,476 dTLB-loads                                                    (16.26%)
S3       16      2,457,349,810 dTLB-load-misses                                              (16.53%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    694,489,827,189 iTLB-loads                                                    (16.38%)
S3       16        167,954,716 iTLB-load-misses                                              (10.97%)
S3       16    261,385,074,296 branch-loads                                                  (16.43%)
S3       16     18,122,507,270 branch-load-misses                                            (22.01%)

     143.520785740 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
