#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18824b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1882640 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18732d0 .functor NOT 1, L_0x18e26e0, C4<0>, C4<0>, C4<0>;
L_0x18e24c0 .functor XOR 2, L_0x18e2380, L_0x18e2420, C4<00>, C4<00>;
L_0x18e25d0 .functor XOR 2, L_0x18e24c0, L_0x18e2530, C4<00>, C4<00>;
v0x18d9100_0 .net *"_ivl_10", 1 0, L_0x18e2530;  1 drivers
v0x18d9200_0 .net *"_ivl_12", 1 0, L_0x18e25d0;  1 drivers
v0x18d92e0_0 .net *"_ivl_2", 1 0, L_0x18dc4c0;  1 drivers
v0x18d93a0_0 .net *"_ivl_4", 1 0, L_0x18e2380;  1 drivers
v0x18d9480_0 .net *"_ivl_6", 1 0, L_0x18e2420;  1 drivers
v0x18d95b0_0 .net *"_ivl_8", 1 0, L_0x18e24c0;  1 drivers
v0x18d9690_0 .net "a", 0 0, v0x18d36c0_0;  1 drivers
v0x18d9730_0 .net "b", 0 0, v0x18d3760_0;  1 drivers
v0x18d97d0_0 .net "c", 0 0, v0x18d3800_0;  1 drivers
v0x18d9870_0 .var "clk", 0 0;
v0x18d9910_0 .net "d", 0 0, v0x18d3940_0;  1 drivers
v0x18d99b0_0 .net "out_pos_dut", 0 0, L_0x18e1fb0;  1 drivers
v0x18d9a50_0 .net "out_pos_ref", 0 0, L_0x18daf80;  1 drivers
v0x18d9af0_0 .net "out_sop_dut", 0 0, L_0x18dc980;  1 drivers
v0x18d9b90_0 .net "out_sop_ref", 0 0, L_0x18ade70;  1 drivers
v0x18d9c30_0 .var/2u "stats1", 223 0;
v0x18d9cd0_0 .var/2u "strobe", 0 0;
v0x18d9d70_0 .net "tb_match", 0 0, L_0x18e26e0;  1 drivers
v0x18d9e40_0 .net "tb_mismatch", 0 0, L_0x18732d0;  1 drivers
v0x18d9ee0_0 .net "wavedrom_enable", 0 0, v0x18d3c10_0;  1 drivers
v0x18d9fb0_0 .net "wavedrom_title", 511 0, v0x18d3cb0_0;  1 drivers
L_0x18dc4c0 .concat [ 1 1 0 0], L_0x18daf80, L_0x18ade70;
L_0x18e2380 .concat [ 1 1 0 0], L_0x18daf80, L_0x18ade70;
L_0x18e2420 .concat [ 1 1 0 0], L_0x18e1fb0, L_0x18dc980;
L_0x18e2530 .concat [ 1 1 0 0], L_0x18daf80, L_0x18ade70;
L_0x18e26e0 .cmp/eeq 2, L_0x18dc4c0, L_0x18e25d0;
S_0x18827d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1882640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18736b0 .functor AND 1, v0x18d3800_0, v0x18d3940_0, C4<1>, C4<1>;
L_0x1873a90 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x1873e70 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18740f0 .functor AND 1, L_0x1873a90, L_0x1873e70, C4<1>, C4<1>;
L_0x188d040 .functor AND 1, L_0x18740f0, v0x18d3800_0, C4<1>, C4<1>;
L_0x18ade70 .functor OR 1, L_0x18736b0, L_0x188d040, C4<0>, C4<0>;
L_0x18da400 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18da470 .functor OR 1, L_0x18da400, v0x18d3940_0, C4<0>, C4<0>;
L_0x18da580 .functor AND 1, v0x18d3800_0, L_0x18da470, C4<1>, C4<1>;
L_0x18da640 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18da710 .functor OR 1, L_0x18da640, v0x18d3760_0, C4<0>, C4<0>;
L_0x18da780 .functor AND 1, L_0x18da580, L_0x18da710, C4<1>, C4<1>;
L_0x18da900 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18da970 .functor OR 1, L_0x18da900, v0x18d3940_0, C4<0>, C4<0>;
L_0x18da890 .functor AND 1, v0x18d3800_0, L_0x18da970, C4<1>, C4<1>;
L_0x18dab00 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18dac00 .functor OR 1, L_0x18dab00, v0x18d3940_0, C4<0>, C4<0>;
L_0x18dacc0 .functor AND 1, L_0x18da890, L_0x18dac00, C4<1>, C4<1>;
L_0x18dae70 .functor XNOR 1, L_0x18da780, L_0x18dacc0, C4<0>, C4<0>;
v0x1872c00_0 .net *"_ivl_0", 0 0, L_0x18736b0;  1 drivers
v0x1873000_0 .net *"_ivl_12", 0 0, L_0x18da400;  1 drivers
v0x18733e0_0 .net *"_ivl_14", 0 0, L_0x18da470;  1 drivers
v0x18737c0_0 .net *"_ivl_16", 0 0, L_0x18da580;  1 drivers
v0x1873ba0_0 .net *"_ivl_18", 0 0, L_0x18da640;  1 drivers
v0x1873f80_0 .net *"_ivl_2", 0 0, L_0x1873a90;  1 drivers
v0x1874200_0 .net *"_ivl_20", 0 0, L_0x18da710;  1 drivers
v0x18d1c30_0 .net *"_ivl_24", 0 0, L_0x18da900;  1 drivers
v0x18d1d10_0 .net *"_ivl_26", 0 0, L_0x18da970;  1 drivers
v0x18d1df0_0 .net *"_ivl_28", 0 0, L_0x18da890;  1 drivers
v0x18d1ed0_0 .net *"_ivl_30", 0 0, L_0x18dab00;  1 drivers
v0x18d1fb0_0 .net *"_ivl_32", 0 0, L_0x18dac00;  1 drivers
v0x18d2090_0 .net *"_ivl_36", 0 0, L_0x18dae70;  1 drivers
L_0x7f3c4c2d7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18d2150_0 .net *"_ivl_38", 0 0, L_0x7f3c4c2d7018;  1 drivers
v0x18d2230_0 .net *"_ivl_4", 0 0, L_0x1873e70;  1 drivers
v0x18d2310_0 .net *"_ivl_6", 0 0, L_0x18740f0;  1 drivers
v0x18d23f0_0 .net *"_ivl_8", 0 0, L_0x188d040;  1 drivers
v0x18d24d0_0 .net "a", 0 0, v0x18d36c0_0;  alias, 1 drivers
v0x18d2590_0 .net "b", 0 0, v0x18d3760_0;  alias, 1 drivers
v0x18d2650_0 .net "c", 0 0, v0x18d3800_0;  alias, 1 drivers
v0x18d2710_0 .net "d", 0 0, v0x18d3940_0;  alias, 1 drivers
v0x18d27d0_0 .net "out_pos", 0 0, L_0x18daf80;  alias, 1 drivers
v0x18d2890_0 .net "out_sop", 0 0, L_0x18ade70;  alias, 1 drivers
v0x18d2950_0 .net "pos0", 0 0, L_0x18da780;  1 drivers
v0x18d2a10_0 .net "pos1", 0 0, L_0x18dacc0;  1 drivers
L_0x18daf80 .functor MUXZ 1, L_0x7f3c4c2d7018, L_0x18da780, L_0x18dae70, C4<>;
S_0x18d2b90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1882640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18d36c0_0 .var "a", 0 0;
v0x18d3760_0 .var "b", 0 0;
v0x18d3800_0 .var "c", 0 0;
v0x18d38a0_0 .net "clk", 0 0, v0x18d9870_0;  1 drivers
v0x18d3940_0 .var "d", 0 0;
v0x18d3a30_0 .var/2u "fail", 0 0;
v0x18d3ad0_0 .var/2u "fail1", 0 0;
v0x18d3b70_0 .net "tb_match", 0 0, L_0x18e26e0;  alias, 1 drivers
v0x18d3c10_0 .var "wavedrom_enable", 0 0;
v0x18d3cb0_0 .var "wavedrom_title", 511 0;
E_0x1880e20/0 .event negedge, v0x18d38a0_0;
E_0x1880e20/1 .event posedge, v0x18d38a0_0;
E_0x1880e20 .event/or E_0x1880e20/0, E_0x1880e20/1;
S_0x18d2ec0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18d2b90;
 .timescale -12 -12;
v0x18d3100_0 .var/2s "i", 31 0;
E_0x1880cc0 .event posedge, v0x18d38a0_0;
S_0x18d3200 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18d2b90;
 .timescale -12 -12;
v0x18d3400_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18d34e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18d2b90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18d3e90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1882640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18db130 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18db1c0 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18db360 .functor AND 1, L_0x18db130, L_0x18db1c0, C4<1>, C4<1>;
L_0x18db470 .functor NOT 1, v0x18d3800_0, C4<0>, C4<0>, C4<0>;
L_0x18db620 .functor AND 1, L_0x18db360, L_0x18db470, C4<1>, C4<1>;
L_0x18db730 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18db8f0 .functor AND 1, L_0x18db620, L_0x18db730, C4<1>, C4<1>;
L_0x18dba00 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18dbbd0 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18dbc40 .functor AND 1, L_0x18dba00, L_0x18dbbd0, C4<1>, C4<1>;
L_0x18dbdb0 .functor AND 1, L_0x18dbc40, v0x18d3800_0, C4<1>, C4<1>;
L_0x18dbe20 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18dbf00 .functor AND 1, L_0x18dbdb0, L_0x18dbe20, C4<1>, C4<1>;
L_0x18dc010 .functor OR 1, L_0x18db8f0, L_0x18dbf00, C4<0>, C4<0>;
L_0x18dbe90 .functor AND 1, v0x18d36c0_0, v0x18d3760_0, C4<1>, C4<1>;
L_0x18dc1a0 .functor AND 1, L_0x18dbe90, v0x18d3800_0, C4<1>, C4<1>;
L_0x18dc2f0 .functor AND 1, L_0x18dc1a0, v0x18d3940_0, C4<1>, C4<1>;
L_0x18dc3b0 .functor OR 1, L_0x18dc010, L_0x18dc2f0, C4<0>, C4<0>;
L_0x18dc560 .functor AND 1, v0x18d36c0_0, v0x18d3760_0, C4<1>, C4<1>;
L_0x18dc5d0 .functor AND 1, L_0x18dc560, v0x18d3800_0, C4<1>, C4<1>;
L_0x18dc740 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18dc7b0 .functor AND 1, L_0x18dc5d0, L_0x18dc740, C4<1>, C4<1>;
L_0x18dc980 .functor OR 1, L_0x18dc3b0, L_0x18dc7b0, C4<0>, C4<0>;
L_0x18dcae0 .functor OR 1, v0x18d36c0_0, v0x18d3760_0, C4<0>, C4<0>;
L_0x18dcc20 .functor OR 1, L_0x18dcae0, v0x18d3800_0, C4<0>, C4<0>;
L_0x18dcce0 .functor OR 1, L_0x18dcc20, v0x18d3940_0, C4<0>, C4<0>;
L_0x18dce80 .functor OR 1, v0x18d36c0_0, v0x18d3760_0, C4<0>, C4<0>;
L_0x18dcef0 .functor OR 1, L_0x18dce80, v0x18d3800_0, C4<0>, C4<0>;
L_0x18dd0a0 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18dd110 .functor OR 1, L_0x18dcef0, L_0x18dd0a0, C4<0>, C4<0>;
L_0x18dd320 .functor AND 1, L_0x18dcce0, L_0x18dd110, C4<1>, C4<1>;
L_0x18dd430 .functor OR 1, v0x18d36c0_0, v0x18d3760_0, C4<0>, C4<0>;
L_0x18dd5b0 .functor NOT 1, v0x18d3800_0, C4<0>, C4<0>, C4<0>;
L_0x18dd620 .functor OR 1, L_0x18dd430, L_0x18dd5b0, C4<0>, C4<0>;
L_0x18dd850 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18dd8c0 .functor OR 1, L_0x18dd620, L_0x18dd850, C4<0>, C4<0>;
L_0x18ddb00 .functor AND 1, L_0x18dd320, L_0x18dd8c0, C4<1>, C4<1>;
L_0x18ddc10 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18dd9d0 .functor OR 1, v0x18d36c0_0, L_0x18ddc10, C4<0>, C4<0>;
L_0x18dda90 .functor OR 1, L_0x18dd9d0, v0x18d3800_0, C4<0>, C4<0>;
L_0x18ddf60 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18ddfd0 .functor OR 1, L_0x18dda90, L_0x18ddf60, C4<0>, C4<0>;
L_0x18de240 .functor AND 1, L_0x18ddb00, L_0x18ddfd0, C4<1>, C4<1>;
L_0x18de350 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18de530 .functor OR 1, v0x18d36c0_0, L_0x18de350, C4<0>, C4<0>;
L_0x18de5f0 .functor NOT 1, v0x18d3800_0, C4<0>, C4<0>, C4<0>;
L_0x18de9f0 .functor OR 1, L_0x18de530, L_0x18de5f0, C4<0>, C4<0>;
L_0x18deb00 .functor OR 1, L_0x18de9f0, v0x18d3940_0, C4<0>, C4<0>;
L_0x18def60 .functor AND 1, L_0x18de240, L_0x18deb00, C4<1>, C4<1>;
L_0x18df070 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18df490 .functor OR 1, L_0x18df070, v0x18d3760_0, C4<0>, C4<0>;
L_0x18df550 .functor OR 1, L_0x18df490, v0x18d3800_0, C4<0>, C4<0>;
L_0x18df7c0 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18df830 .functor OR 1, L_0x18df550, L_0x18df7c0, C4<0>, C4<0>;
L_0x18dfb00 .functor AND 1, L_0x18def60, L_0x18df830, C4<1>, C4<1>;
L_0x18dfc10 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18dfe50 .functor OR 1, L_0x18dfc10, v0x18d3760_0, C4<0>, C4<0>;
L_0x18dff10 .functor NOT 1, v0x18d3800_0, C4<0>, C4<0>, C4<0>;
L_0x18e0160 .functor OR 1, L_0x18dfe50, L_0x18dff10, C4<0>, C4<0>;
L_0x18e0270 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18e04d0 .functor OR 1, L_0x18e0160, L_0x18e0270, C4<0>, C4<0>;
L_0x18e05e0 .functor AND 1, L_0x18dfb00, L_0x18e04d0, C4<1>, C4<1>;
L_0x18e08f0 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18e0960 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18e0be0 .functor OR 1, L_0x18e08f0, L_0x18e0960, C4<0>, C4<0>;
L_0x18e0cf0 .functor OR 1, L_0x18e0be0, v0x18d3800_0, C4<0>, C4<0>;
L_0x18e0fd0 .functor NOT 1, v0x18d3940_0, C4<0>, C4<0>, C4<0>;
L_0x18e1040 .functor OR 1, L_0x18e0cf0, L_0x18e0fd0, C4<0>, C4<0>;
L_0x18e1380 .functor AND 1, L_0x18e05e0, L_0x18e1040, C4<1>, C4<1>;
L_0x18e1490 .functor NOT 1, v0x18d36c0_0, C4<0>, C4<0>, C4<0>;
L_0x18e1740 .functor NOT 1, v0x18d3760_0, C4<0>, C4<0>, C4<0>;
L_0x18e17b0 .functor OR 1, L_0x18e1490, L_0x18e1740, C4<0>, C4<0>;
L_0x18e1b10 .functor NOT 1, v0x18d3800_0, C4<0>, C4<0>, C4<0>;
L_0x18e1b80 .functor OR 1, L_0x18e17b0, L_0x18e1b10, C4<0>, C4<0>;
L_0x18e1ef0 .functor OR 1, L_0x18e1b80, v0x18d3940_0, C4<0>, C4<0>;
L_0x18e1fb0 .functor AND 1, L_0x18e1380, L_0x18e1ef0, C4<1>, C4<1>;
v0x18d4050_0 .net *"_ivl_0", 0 0, L_0x18db130;  1 drivers
v0x18d4130_0 .net *"_ivl_10", 0 0, L_0x18db730;  1 drivers
v0x18d4210_0 .net *"_ivl_100", 0 0, L_0x18df490;  1 drivers
v0x18d4300_0 .net *"_ivl_102", 0 0, L_0x18df550;  1 drivers
v0x18d43e0_0 .net *"_ivl_104", 0 0, L_0x18df7c0;  1 drivers
v0x18d4510_0 .net *"_ivl_106", 0 0, L_0x18df830;  1 drivers
v0x18d45f0_0 .net *"_ivl_108", 0 0, L_0x18dfb00;  1 drivers
v0x18d46d0_0 .net *"_ivl_110", 0 0, L_0x18dfc10;  1 drivers
v0x18d47b0_0 .net *"_ivl_112", 0 0, L_0x18dfe50;  1 drivers
v0x18d4920_0 .net *"_ivl_114", 0 0, L_0x18dff10;  1 drivers
v0x18d4a00_0 .net *"_ivl_116", 0 0, L_0x18e0160;  1 drivers
v0x18d4ae0_0 .net *"_ivl_118", 0 0, L_0x18e0270;  1 drivers
v0x18d4bc0_0 .net *"_ivl_12", 0 0, L_0x18db8f0;  1 drivers
v0x18d4ca0_0 .net *"_ivl_120", 0 0, L_0x18e04d0;  1 drivers
v0x18d4d80_0 .net *"_ivl_122", 0 0, L_0x18e05e0;  1 drivers
v0x18d4e60_0 .net *"_ivl_124", 0 0, L_0x18e08f0;  1 drivers
v0x18d4f40_0 .net *"_ivl_126", 0 0, L_0x18e0960;  1 drivers
v0x18d5130_0 .net *"_ivl_128", 0 0, L_0x18e0be0;  1 drivers
v0x18d5210_0 .net *"_ivl_130", 0 0, L_0x18e0cf0;  1 drivers
v0x18d52f0_0 .net *"_ivl_132", 0 0, L_0x18e0fd0;  1 drivers
v0x18d53d0_0 .net *"_ivl_134", 0 0, L_0x18e1040;  1 drivers
v0x18d54b0_0 .net *"_ivl_136", 0 0, L_0x18e1380;  1 drivers
v0x18d5590_0 .net *"_ivl_138", 0 0, L_0x18e1490;  1 drivers
v0x18d5670_0 .net *"_ivl_14", 0 0, L_0x18dba00;  1 drivers
v0x18d5750_0 .net *"_ivl_140", 0 0, L_0x18e1740;  1 drivers
v0x18d5830_0 .net *"_ivl_142", 0 0, L_0x18e17b0;  1 drivers
v0x18d5910_0 .net *"_ivl_144", 0 0, L_0x18e1b10;  1 drivers
v0x18d59f0_0 .net *"_ivl_146", 0 0, L_0x18e1b80;  1 drivers
v0x18d5ad0_0 .net *"_ivl_148", 0 0, L_0x18e1ef0;  1 drivers
v0x18d5bb0_0 .net *"_ivl_16", 0 0, L_0x18dbbd0;  1 drivers
v0x18d5c90_0 .net *"_ivl_18", 0 0, L_0x18dbc40;  1 drivers
v0x18d5d70_0 .net *"_ivl_2", 0 0, L_0x18db1c0;  1 drivers
v0x18d5e50_0 .net *"_ivl_20", 0 0, L_0x18dbdb0;  1 drivers
v0x18d6140_0 .net *"_ivl_22", 0 0, L_0x18dbe20;  1 drivers
v0x18d6220_0 .net *"_ivl_24", 0 0, L_0x18dbf00;  1 drivers
v0x18d6300_0 .net *"_ivl_26", 0 0, L_0x18dc010;  1 drivers
v0x18d63e0_0 .net *"_ivl_28", 0 0, L_0x18dbe90;  1 drivers
v0x18d64c0_0 .net *"_ivl_30", 0 0, L_0x18dc1a0;  1 drivers
v0x18d65a0_0 .net *"_ivl_32", 0 0, L_0x18dc2f0;  1 drivers
v0x18d6680_0 .net *"_ivl_34", 0 0, L_0x18dc3b0;  1 drivers
v0x18d6760_0 .net *"_ivl_36", 0 0, L_0x18dc560;  1 drivers
v0x18d6840_0 .net *"_ivl_38", 0 0, L_0x18dc5d0;  1 drivers
v0x18d6920_0 .net *"_ivl_4", 0 0, L_0x18db360;  1 drivers
v0x18d6a00_0 .net *"_ivl_40", 0 0, L_0x18dc740;  1 drivers
v0x18d6ae0_0 .net *"_ivl_42", 0 0, L_0x18dc7b0;  1 drivers
v0x18d6bc0_0 .net *"_ivl_46", 0 0, L_0x18dcae0;  1 drivers
v0x18d6ca0_0 .net *"_ivl_48", 0 0, L_0x18dcc20;  1 drivers
v0x18d6d80_0 .net *"_ivl_50", 0 0, L_0x18dcce0;  1 drivers
v0x18d6e60_0 .net *"_ivl_52", 0 0, L_0x18dce80;  1 drivers
v0x18d6f40_0 .net *"_ivl_54", 0 0, L_0x18dcef0;  1 drivers
v0x18d7020_0 .net *"_ivl_56", 0 0, L_0x18dd0a0;  1 drivers
v0x18d7100_0 .net *"_ivl_58", 0 0, L_0x18dd110;  1 drivers
v0x18d71e0_0 .net *"_ivl_6", 0 0, L_0x18db470;  1 drivers
v0x18d72c0_0 .net *"_ivl_60", 0 0, L_0x18dd320;  1 drivers
v0x18d73a0_0 .net *"_ivl_62", 0 0, L_0x18dd430;  1 drivers
v0x18d7480_0 .net *"_ivl_64", 0 0, L_0x18dd5b0;  1 drivers
v0x18d7560_0 .net *"_ivl_66", 0 0, L_0x18dd620;  1 drivers
v0x18d7640_0 .net *"_ivl_68", 0 0, L_0x18dd850;  1 drivers
v0x18d7720_0 .net *"_ivl_70", 0 0, L_0x18dd8c0;  1 drivers
v0x18d7800_0 .net *"_ivl_72", 0 0, L_0x18ddb00;  1 drivers
v0x18d78e0_0 .net *"_ivl_74", 0 0, L_0x18ddc10;  1 drivers
v0x18d79c0_0 .net *"_ivl_76", 0 0, L_0x18dd9d0;  1 drivers
v0x18d7aa0_0 .net *"_ivl_78", 0 0, L_0x18dda90;  1 drivers
v0x18d7b80_0 .net *"_ivl_8", 0 0, L_0x18db620;  1 drivers
v0x18d7c60_0 .net *"_ivl_80", 0 0, L_0x18ddf60;  1 drivers
v0x18d8150_0 .net *"_ivl_82", 0 0, L_0x18ddfd0;  1 drivers
v0x18d8230_0 .net *"_ivl_84", 0 0, L_0x18de240;  1 drivers
v0x18d8310_0 .net *"_ivl_86", 0 0, L_0x18de350;  1 drivers
v0x18d83f0_0 .net *"_ivl_88", 0 0, L_0x18de530;  1 drivers
v0x18d84d0_0 .net *"_ivl_90", 0 0, L_0x18de5f0;  1 drivers
v0x18d85b0_0 .net *"_ivl_92", 0 0, L_0x18de9f0;  1 drivers
v0x18d8690_0 .net *"_ivl_94", 0 0, L_0x18deb00;  1 drivers
v0x18d8770_0 .net *"_ivl_96", 0 0, L_0x18def60;  1 drivers
v0x18d8850_0 .net *"_ivl_98", 0 0, L_0x18df070;  1 drivers
v0x18d8930_0 .net "a", 0 0, v0x18d36c0_0;  alias, 1 drivers
v0x18d89d0_0 .net "b", 0 0, v0x18d3760_0;  alias, 1 drivers
v0x18d8ac0_0 .net "c", 0 0, v0x18d3800_0;  alias, 1 drivers
v0x18d8bb0_0 .net "d", 0 0, v0x18d3940_0;  alias, 1 drivers
v0x18d8ca0_0 .net "out_pos", 0 0, L_0x18e1fb0;  alias, 1 drivers
v0x18d8d60_0 .net "out_sop", 0 0, L_0x18dc980;  alias, 1 drivers
S_0x18d8ee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1882640;
 .timescale -12 -12;
E_0x18689f0 .event anyedge, v0x18d9cd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18d9cd0_0;
    %nor/r;
    %assign/vec4 v0x18d9cd0_0, 0;
    %wait E_0x18689f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18d2b90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d3a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d3ad0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18d2b90;
T_4 ;
    %wait E_0x1880e20;
    %load/vec4 v0x18d3b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18d3a30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18d2b90;
T_5 ;
    %wait E_0x1880cc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %wait E_0x1880cc0;
    %load/vec4 v0x18d3a30_0;
    %store/vec4 v0x18d3ad0_0, 0, 1;
    %fork t_1, S_0x18d2ec0;
    %jmp t_0;
    .scope S_0x18d2ec0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18d3100_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18d3100_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1880cc0;
    %load/vec4 v0x18d3100_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d3100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18d3100_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18d2b90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1880e20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18d3940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18d3760_0, 0;
    %assign/vec4 v0x18d36c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18d3a30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18d3ad0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1882640;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18d9cd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1882640;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18d9870_0;
    %inv;
    %store/vec4 v0x18d9870_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1882640;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18d38a0_0, v0x18d9e40_0, v0x18d9690_0, v0x18d9730_0, v0x18d97d0_0, v0x18d9910_0, v0x18d9b90_0, v0x18d9af0_0, v0x18d9a50_0, v0x18d99b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1882640;
T_9 ;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1882640;
T_10 ;
    %wait E_0x1880e20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d9c30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9c30_0, 4, 32;
    %load/vec4 v0x18d9d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9c30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18d9c30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9c30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18d9b90_0;
    %load/vec4 v0x18d9b90_0;
    %load/vec4 v0x18d9af0_0;
    %xor;
    %load/vec4 v0x18d9b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9c30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9c30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18d9a50_0;
    %load/vec4 v0x18d9a50_0;
    %load/vec4 v0x18d99b0_0;
    %xor;
    %load/vec4 v0x18d9a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9c30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18d9c30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18d9c30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter3/response2/top_module.sv";
