Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sat Dec  8 20:41:35 2018
| Host             : lais-Inspiron-3421 running 64-bit unknown
| Command          : report_power -file microblaze_arm_wrapper_power_routed.rpt -pb microblaze_arm_wrapper_power_summary_routed.pb -rpx microblaze_arm_wrapper_power_routed.rpx
| Design           : microblaze_arm_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.753        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.609        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.8         |
| Junction Temperature (C) | 45.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.024 |        5 |       --- |             --- |
| Slice Logic              |     0.014 |    13113 |       --- |             --- |
|   LUT as Logic           |     0.011 |     4026 |     53200 |            7.57 |
|   LUT as Distributed RAM |     0.002 |      606 |     17400 |            3.48 |
|   Register               |    <0.001 |     5557 |    106400 |            5.22 |
|   CARRY4                 |    <0.001 |      105 |     13300 |            0.79 |
|   LUT as Shift Register  |    <0.001 |      280 |     17400 |            1.61 |
|   F7/F8 Muxes            |    <0.001 |       37 |     53200 |            0.07 |
|   Others                 |     0.000 |      991 |       --- |             --- |
| Signals                  |     0.018 |     8530 |       --- |             --- |
| Block RAM                |     0.018 |        8 |       140 |            5.71 |
| PS7                      |     1.535 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     1.753 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.088 |       0.073 |      0.016 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.755 |       0.724 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                            | Domain                                                            | Constraint (ns) |
+------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                       | microblaze_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                   |            33.3 |
| microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | microblaze_arm_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE          |            33.3 |
+------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| microblaze_arm_wrapper                                                                            |     1.609 |
|   microblaze_arm_i                                                                                |     1.609 |
|     axi_mem_intercon                                                                              |     0.001 |
|       m00_couplers                                                                                |     0.000 |
|         auto_pc                                                                                   |     0.000 |
|           inst                                                                                    |     0.000 |
|       xbar                                                                                        |     0.001 |
|         inst                                                                                      |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |     0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     axi_smc                                                                                       |     0.036 |
|       inst                                                                                        |     0.036 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.005 |
|           m00_exit                                                                                |     0.005 |
|             inst                                                                                  |     0.005 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                           |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                             |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                       |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                           |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                       |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                          |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                                     |    <0.001 |
|                       gen_srls[0].srl_nx1                                                         |    <0.001 |
|                       gen_srls[1].srl_nx1                                                         |    <0.001 |
|                       gen_srls[2].srl_nx1                                                         |    <0.001 |
|                       gen_srls[3].srl_nx1                                                         |    <0.001 |
|                       gen_srls[4].srl_nx1                                                         |    <0.001 |
|                   USE_WRITE.write_data_inst                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.006 |
|           m00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.008 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |     0.004 |
|             inst                                                                                  |     0.004 |
|               converter.wrap_narrow_inst                                                          |     0.004 |
|                 ar_reg_slice                                                                      |    <0.001 |
|                 aw_reg_slice                                                                      |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                 w_payld_fifo                                                                      |    <0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.007 |
|           s00_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.006 |
|           s01_mmu                                                                                 |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |     0.003 |
|             inst                                                                                  |     0.003 |
|               converter.wrap_narrow_inst                                                          |     0.003 |
|                 ar_reg_slice                                                                      |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.002 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.003 |
|           s01_ar_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_r_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     axi_timer_0                                                                                   |     0.003 |
|       U0                                                                                          |     0.003 |
|         AXI4_LITE_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         TC_CORE_I                                                                                 |     0.003 |
|           COUNTER_0_I                                                                             |     0.001 |
|             COUNTER_I                                                                             |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                            |     0.001 |
|             COUNTER_I                                                                             |     0.001 |
|           READ_MUX_I                                                                              |    <0.001 |
|           TIMER_CONTROL_I                                                                         |    <0.001 |
|             INPUT_DOUBLE_REGS                                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS2                                                                    |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|     mdm_1                                                                                         |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         MDM_Core_I1                                                                               |    <0.001 |
|           JTAG_CONTROL_I                                                                          |    <0.001 |
|             Use_BSCAN.FDC_I                                                                       |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                   |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                            |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                            |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                             |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                             |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                               |    <0.001 |
|         Use_E2.BSCAN_I                                                                            |    <0.001 |
|     microblaze_0                                                                                  |     0.032 |
|       U0                                                                                          |     0.032 |
|         MicroBlaze_Core_I                                                                         |     0.032 |
|           Area.Core                                                                               |     0.032 |
|             Byte_Doublet_Handle_I                                                                 |    <0.001 |
|               BYTE_0_1_I                                                                          |    <0.001 |
|                 Using_FPGA.Native                                                                 |    <0.001 |
|               BYTE_2_3_I                                                                          |    <0.001 |
|                 Using_FPGA.Native                                                                 |    <0.001 |
|               LOW_ADDR_OUT_LUT6                                                                   |    <0.001 |
|                 Using_FPGA.Native                                                                 |    <0.001 |
|               byte_selects_i_INST                                                                 |    <0.001 |
|                 Using_FPGA.Native                                                                 |    <0.001 |
|               low_addr_i_INST                                                                     |    <0.001 |
|                 Using_FPGA.Native                                                                 |    <0.001 |
|             Data_Flow_I                                                                           |     0.006 |
|               ALU_I                                                                               |     0.002 |
|                 No_Carry_Decoding.CarryIn_MUXCY                                                   |    <0.001 |
|                 No_Carry_Decoding.alu_carry_select_LUT                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Last_Bit.Pre_MUXCY_I                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|               MSR_Reg_I                                                                           |    <0.001 |
|                 MSR_Bits[24].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                      |    <0.001 |
|                   MSR_I                                                                           |    <0.001 |
|                 MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                      |    <0.001 |
|                   MSR_I                                                                           |    <0.001 |
|                 MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                      |    <0.001 |
|                   MSR_I                                                                           |    <0.001 |
|                 MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                      |    <0.001 |
|                   MSR_I                                                                           |    <0.001 |
|                 MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                      |    <0.001 |
|                   MSR_I                                                                           |    <0.001 |
|               Operand_Select_I                                                                    |    <0.001 |
|                 OpSelect_Bits[0].Operand_Select_Bit_I                                             |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[10].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[11].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[12].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[13].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[14].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[15].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[16].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[17].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[18].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[19].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[1].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[20].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[21].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[22].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[23].Operand_Select_Bit_I                                            |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[24].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[25].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[26].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[27].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[28].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[29].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[2].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[30].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[31].Operand_Select_Bit_I                                            |    <0.001 |
|                   Both_PC_and_MSR.Op1_LUT6                                                        |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[3].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[4].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[5].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[6].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[7].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[8].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|                 OpSelect_Bits[9].Operand_Select_Bit_I                                             |    <0.001 |
|                   Only_PC.Op1_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Op1_DFF                                                                         |    <0.001 |
|                   Op1_Reg_DFF                                                                     |    <0.001 |
|                   Op2_DFF                                                                         |    <0.001 |
|               PC_Module_I                                                                         |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |    <0.001 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                                             |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                 All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                           |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   Reset_DFF.PC_IF_DFF                                                             |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                 All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |    <0.001 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|                 All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                            |    <0.001 |
|                   MUXCY_XOR_I                                                                     |     0.000 |
|                   NewPC_Mux                                                                       |    <0.001 |
|                   PC_EX_DFF                                                                       |    <0.001 |
|                   PC_OF_Buffer                                                                    |    <0.001 |
|                   SUM_I                                                                           |     0.000 |
|                   Set_DFF.PC_IF_DFF                                                               |    <0.001 |
|               Register_File_I                                                                     |     0.002 |
|                 Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                    |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                     |    <0.001 |
|                   RegFile_X1                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   RegFile_X2                                                                      |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|               Result_Mux_I                                                                        |     0.001 |
|                 Result_Mux_Bits[0].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[10].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[11].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[12].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[13].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[14].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[15].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[16].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[17].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[18].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[19].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[1].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[20].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[21].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[22].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[23].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[24].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[25].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[26].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[27].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[28].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[29].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[2].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[30].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[31].Result_Mux_Bit_I                                              |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[3].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[4].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[5].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[6].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[7].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[8].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|                 Result_Mux_Bits[9].Result_Mux_Bit_I                                               |    <0.001 |
|                   Data_Shift_Mux                                                                  |    <0.001 |
|                   EX_Result_DFF                                                                   |    <0.001 |
|                   Mul_ALU_Mux                                                                     |    <0.001 |
|               Shift_Logic_Module_I                                                                |    <0.001 |
|                 Shift_Logic_Bits[0].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[10].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[11].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[12].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[13].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[14].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[15].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[16].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[17].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[18].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[19].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[1].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[20].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[21].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[22].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[23].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[24].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[25].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[26].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[27].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[28].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[29].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[2].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[30].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[31].Shift_Logic_Bit_I                                            |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[3].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[4].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[5].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[6].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[7].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[8].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|                 Shift_Logic_Bits[9].Shift_Logic_Bit_I                                             |    <0.001 |
|                   Logic_LUT                                                                       |    <0.001 |
|                   Shift_LUT                                                                       |    <0.001 |
|                   Shift_Logic_Mux                                                                 |    <0.001 |
|               Zero_Detect_I                                                                       |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|             Decode_I                                                                              |     0.001 |
|               PreFetch_Buffer_I                                                                   |    <0.001 |
|                 Buffer_DFFs[1].FDS_I                                                              |    <0.001 |
|                 Buffer_DFFs[1].MUXCY_XOR_I                                                        |     0.000 |
|                 Buffer_DFFs[2].FDS_I                                                              |    <0.001 |
|                 Buffer_DFFs[2].MUXCY_XOR_I                                                        |    <0.001 |
|                 Buffer_DFFs[3].FDS_I                                                              |    <0.001 |
|                 Buffer_DFFs[3].MUXCY_XOR_I                                                        |     0.000 |
|                 PreFetch_Buffers[0].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[10].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[11].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[12].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[13].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[14].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[15].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[16].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[17].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[18].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[19].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[1].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[20].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[21].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[22].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[23].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[24].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[25].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[26].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[27].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[28].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[29].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[2].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[30].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[31].SRL16E_I                                                     |    <0.001 |
|                 PreFetch_Buffers[3].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[4].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[5].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[6].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[7].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[8].SRL16E_I                                                      |    <0.001 |
|                 PreFetch_Buffers[9].SRL16E_I                                                      |    <0.001 |
|                 of_valid_FDR_I                                                                    |    <0.001 |
|               Using_FPGA.ALU_Carry_FDRE                                                           |    <0.001 |
|               Using_FPGA.ALU_Carry_MUXCY                                                          |    <0.001 |
|               Using_FPGA.ALU_OP0_FDRE                                                             |    <0.001 |
|               Using_FPGA.ALU_OP1_FDRE                                                             |    <0.001 |
|               Using_FPGA.Correct_Carry_MUXCY                                                      |    <0.001 |
|               Using_FPGA.Force1_FDRE                                                              |    <0.001 |
|               Using_FPGA.Force2_FDRE                                                              |    <0.001 |
|               Using_FPGA.Force_Val1_FDRE                                                          |    <0.001 |
|               Using_FPGA.Force_Val2_FDRSE                                                         |    <0.001 |
|               Using_FPGA.I_correct_Carry_Select                                                   |     0.000 |
|               Using_FPGA.Intr_Carry_MUXCY                                                         |     0.000 |
|               Using_FPGA.MULT_AND_I                                                               |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY                                                         |     0.000 |
|               Using_FPGA.MUXCY_JUMP_CARRY2                                                        |    <0.001 |
|               Using_FPGA.MUXCY_JUMP_CARRY3                                                        |    <0.001 |
|               Using_FPGA.New_Carry_MUXCY                                                          |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_1                                                  |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_2                                                  |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_3                                                  |    <0.001 |
|               Using_FPGA.OpSel1_SPR_Select_LUT_4                                                  |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_FDSE                                                      |    <0.001 |
|               Using_FPGA.Reg_Test_Equal_N_FDRE                                                    |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT1                                                        |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT2                                                        |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT3                                                        |    <0.001 |
|               Using_FPGA.Res_Forward1_LUT4                                                        |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT1                                                        |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT2                                                        |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT3                                                        |    <0.001 |
|               Using_FPGA.Res_Forward2_LUT4                                                        |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_DI_FDRE                                                      |    <0.001 |
|               Using_FPGA.Use_Reg_Neg_S_FDRE                                                       |    <0.001 |
|               Using_FPGA.clean_iReady_MuxCY                                                       |     0.000 |
|               Using_FPGA.force_di1_LUT3                                                           |    <0.001 |
|               Using_FPGA.force_di2_LUT4                                                           |    <0.001 |
|               Using_FPGA.force_jump1_LUT3                                                         |    <0.001 |
|               Using_FPGA.force_jump2_LUT4                                                         |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_1                                                           |     0.000 |
|               Using_FPGA.iFetch_MuxCY_2                                                           |    <0.001 |
|               Using_FPGA.iFetch_MuxCY_3                                                           |    <0.001 |
|               Using_FPGA.of_PipeRun_MuxCY_1                                                       |    <0.001 |
|               Using_FPGA.of_PipeRun_Select_LUT5                                                   |    <0.001 |
|               Using_FPGA.of_PipeRun_without_dready_LUT5                                           |    <0.001 |
|               write_Reg_I_LUT                                                                     |    <0.001 |
|             Implement_Debug_Logic.Master_Core.Debug_Area                                          |     0.001 |
|               Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                             |    <0.001 |
|               Area_Debug_Control.Stop_CPU_FDRSE                                                   |    <0.001 |
|               Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                           |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                            |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                            |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                               |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                        |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                  |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|                 sync_bits[1].sync_bit                                                             |    <0.001 |
|                 sync_bits[2].sync_bit                                                             |    <0.001 |
|                 sync_bits[3].sync_bit                                                             |    <0.001 |
|                 sync_bits[4].sync_bit                                                             |    <0.001 |
|                 sync_bits[5].sync_bit                                                             |    <0.001 |
|                 sync_bits[6].sync_bit                                                             |    <0.001 |
|                 sync_bits[7].sync_bit                                                             |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                          |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                       |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                |    <0.001 |
|                 Compare[0].MUXCY_I                                                                |    <0.001 |
|                 Compare[0].SRLC16E_I                                                              |    <0.001 |
|                 Compare[1].MUXCY_I                                                                |     0.000 |
|                 Compare[1].SRLC16E_I                                                              |    <0.001 |
|                 Compare[2].MUXCY_I                                                                |     0.000 |
|                 Compare[2].SRLC16E_I                                                              |    <0.001 |
|                 Compare[3].MUXCY_I                                                                |     0.000 |
|                 Compare[3].SRLC16E_I                                                              |    <0.001 |
|                 Compare[4].MUXCY_I                                                                |    <0.001 |
|                 Compare[4].SRLC16E_I                                                              |    <0.001 |
|                 Compare[5].MUXCY_I                                                                |     0.000 |
|                 Compare[5].SRLC16E_I                                                              |    <0.001 |
|                 Compare[6].MUXCY_I                                                                |     0.000 |
|                 Compare[6].SRLC16E_I                                                              |    <0.001 |
|                 Compare[7].MUXCY_I                                                                |     0.000 |
|                 Compare[7].SRLC16E_I                                                              |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                  |    <0.001 |
|               sync_trig_out_0                                                                     |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.009 |
|               Data_Memory                                                                         |     0.006 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                                |     0.003 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                                |     0.003 |
|               Tag_Memory                                                                          |     0.002 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                |     0.002 |
|               Using_FPGA_FSL_2.Cache_hit_MUXCY                                                    |    <0.001 |
|               Using_FPGA_FSL_2.DReady_MUXCY                                                       |    <0.001 |
|               Using_FPGA_FSL_2.Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or               |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_FPGA_FSL_2.cache_valid_bit_detect_I1                                          |    <0.001 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                             |    <0.001 |
|               tag_hit_comparator                                                                  |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                   |     0.000 |
|             Using_Ext_Databus.DAXI_Interface_I1                                                   |    <0.001 |
|             Using_ICache.ICache_I1                                                                |     0.013 |
|               Cache_Interface_I1                                                                  |    <0.001 |
|               Data_RAM_Module                                                                     |     0.009 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                                |     0.004 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                                |     0.004 |
|               Tag_RAM_Module                                                                      |     0.004 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                |     0.004 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                 |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                   |     0.000 |
|               Using_XX_Access_Part2.carry_or_I1                                                   |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               cache_valid_bit_detect_I1                                                           |     0.000 |
|                 Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|             Using_ICache.combined_carry_or_I                                                      |    <0.001 |
|               MUXCY_I                                                                             |    <0.001 |
|           Reset_DFF                                                                               |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                         |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                         |    <0.001 |
|     microblaze_0_local_memory                                                                     |    <0.001 |
|       dlmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       dlmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       ilmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       ilmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       lmb_bram                                                                                    |    <0.001 |
|         U0                                                                                        |    <0.001 |
|           inst_blk_mem_gen                                                                        |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                 |    <0.001 |
|               valid.cstr                                                                          |    <0.001 |
|                 ramloop[0].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|     processing_system7_0                                                                          |     1.536 |
|       inst                                                                                        |     1.536 |
|     rst_ps7_0_50M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


