Classic Timing Analyzer report for plj
Sun Jul 04 14:47:25 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'osc'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 37.799 ns                                      ; 74161:inst14|f74161:sub|9 ; a                          ; osc        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 15.333 ns                                      ; SW14                      ; b                          ; --         ; --       ; 0            ;
; Clock Setup: 'osc'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74161:inst14|f74161:sub|9 ; 74161:inst14|f74161:sub|87 ; osc        ; osc      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+----------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; osc             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'osc'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74161:inst14|f74161:sub|9  ; 74161:inst14|f74161:sub|87 ; osc        ; osc      ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74161:inst14|f74161:sub|9  ; 74161:inst14|f74161:sub|9  ; osc        ; osc      ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74161:inst14|f74161:sub|87 ; 74161:inst14|f74161:sub|87 ; osc        ; osc      ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst1|11   ; div8:inst4|7490:inst1|19   ; osc        ; osc      ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst1|11   ; div8:inst4|7490:inst1|14   ; osc        ; osc      ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst2|11   ; div8:inst4|7490:inst2|14   ; osc        ; osc      ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst2|11   ; div8:inst4|7490:inst2|19   ; osc        ; osc      ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst1|7    ; div8:inst4|7490:inst1|7    ; osc        ; osc      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst3|11   ; div8:inst4|7490:inst3|14   ; osc        ; osc      ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst3|11   ; div8:inst4|7490:inst3|19   ; osc        ; osc      ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst3|11   ; div8:inst4|7490:inst3|11   ; osc        ; osc      ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst|14    ; div8:inst4|7490:inst|19    ; osc        ; osc      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst|14    ; div8:inst4|7490:inst|14    ; osc        ; osc      ; None                        ; None                      ; 1.037 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst|19    ; div8:inst4|7490:inst|11    ; osc        ; osc      ; None                        ; None                      ; 1.035 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst1|19   ; div8:inst4|7490:inst1|11   ; osc        ; osc      ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst2|19   ; div8:inst4|7490:inst2|11   ; osc        ; osc      ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst|11    ; div8:inst4|7490:inst|19    ; osc        ; osc      ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst|11    ; div8:inst4|7490:inst|11    ; osc        ; osc      ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst|11    ; div8:inst4|7490:inst|14    ; osc        ; osc      ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst3|14   ; div8:inst4|7490:inst3|19   ; osc        ; osc      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst2|11   ; div8:inst4|7490:inst2|11   ; osc        ; osc      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst3|14   ; div8:inst4|7490:inst3|14   ; osc        ; osc      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst3|19   ; div8:inst4|7490:inst3|11   ; osc        ; osc      ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst2|14   ; div8:inst4|7490:inst2|19   ; osc        ; osc      ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst1|14   ; div8:inst4|7490:inst1|19   ; osc        ; osc      ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst2|7    ; div8:inst4|7490:inst2|7    ; osc        ; osc      ; None                        ; None                      ; 0.840 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst2|14   ; div8:inst4|7490:inst2|14   ; osc        ; osc      ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst1|14   ; div8:inst4|7490:inst1|14   ; osc        ; osc      ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst|7     ; div8:inst4|7490:inst|7     ; osc        ; osc      ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst3|7    ; div8:inst4|7490:inst3|7    ; osc        ; osc      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; div8:inst4|7490:inst1|11   ; div8:inst4|7490:inst1|11   ; osc        ; osc      ; None                        ; None                      ; 0.823 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+----------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To  ; From Clock ;
+-------+--------------+------------+----------------------------+-----+------------+
; N/A   ; None         ; 37.799 ns  ; 74161:inst14|f74161:sub|9  ; b   ; osc        ;
; N/A   ; None         ; 37.799 ns  ; 74161:inst14|f74161:sub|9  ; a   ; osc        ;
; N/A   ; None         ; 37.476 ns  ; 74161:inst14|f74161:sub|87 ; b   ; osc        ;
; N/A   ; None         ; 37.476 ns  ; 74161:inst14|f74161:sub|87 ; a   ; osc        ;
; N/A   ; None         ; 37.389 ns  ; 74161:inst14|f74161:sub|9  ; c   ; osc        ;
; N/A   ; None         ; 37.372 ns  ; 74161:inst14|f74161:sub|9  ; d   ; osc        ;
; N/A   ; None         ; 37.248 ns  ; 74161:inst14|f74161:sub|9  ; g   ; osc        ;
; N/A   ; None         ; 37.244 ns  ; 74161:inst14|f74161:sub|9  ; e   ; osc        ;
; N/A   ; None         ; 37.243 ns  ; 74161:inst14|f74161:sub|9  ; f   ; osc        ;
; N/A   ; None         ; 37.066 ns  ; 74161:inst14|f74161:sub|87 ; c   ; osc        ;
; N/A   ; None         ; 37.049 ns  ; 74161:inst14|f74161:sub|87 ; d   ; osc        ;
; N/A   ; None         ; 36.925 ns  ; 74161:inst14|f74161:sub|87 ; g   ; osc        ;
; N/A   ; None         ; 36.921 ns  ; 74161:inst14|f74161:sub|87 ; e   ; osc        ;
; N/A   ; None         ; 36.920 ns  ; 74161:inst14|f74161:sub|87 ; f   ; osc        ;
; N/A   ; None         ; 35.695 ns  ; 74161:inst14|f74161:sub|87 ; dp  ; osc        ;
; N/A   ; None         ; 35.233 ns  ; 74161:inst14|f74161:sub|9  ; dp  ; osc        ;
; N/A   ; None         ; 33.515 ns  ; 74161:inst14|f74161:sub|87 ; DE2 ; osc        ;
; N/A   ; None         ; 33.496 ns  ; 74161:inst14|f74161:sub|9  ; DE1 ; osc        ;
+-------+--------------+------------+----------------------------+-----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.333 ns       ; SW14 ; b  ;
; N/A   ; None              ; 15.329 ns       ; SW14 ; a  ;
; N/A   ; None              ; 15.189 ns       ; SW9  ; b  ;
; N/A   ; None              ; 15.189 ns       ; SW9  ; a  ;
; N/A   ; None              ; 14.972 ns       ; SW13 ; b  ;
; N/A   ; None              ; 14.968 ns       ; SW13 ; a  ;
; N/A   ; None              ; 14.921 ns       ; SW14 ; c  ;
; N/A   ; None              ; 14.905 ns       ; SW14 ; d  ;
; N/A   ; None              ; 14.817 ns       ; SW11 ; b  ;
; N/A   ; None              ; 14.817 ns       ; SW11 ; a  ;
; N/A   ; None              ; 14.779 ns       ; SW14 ; g  ;
; N/A   ; None              ; 14.779 ns       ; SW9  ; c  ;
; N/A   ; None              ; 14.777 ns       ; SW14 ; e  ;
; N/A   ; None              ; 14.773 ns       ; SW14 ; f  ;
; N/A   ; None              ; 14.762 ns       ; SW9  ; d  ;
; N/A   ; None              ; 14.638 ns       ; SW9  ; g  ;
; N/A   ; None              ; 14.634 ns       ; SW9  ; e  ;
; N/A   ; None              ; 14.633 ns       ; SW9  ; f  ;
; N/A   ; None              ; 14.560 ns       ; SW13 ; c  ;
; N/A   ; None              ; 14.544 ns       ; SW13 ; d  ;
; N/A   ; None              ; 14.514 ns       ; SW10 ; b  ;
; N/A   ; None              ; 14.514 ns       ; SW10 ; a  ;
; N/A   ; None              ; 14.418 ns       ; SW13 ; g  ;
; N/A   ; None              ; 14.416 ns       ; SW13 ; e  ;
; N/A   ; None              ; 14.412 ns       ; SW13 ; f  ;
; N/A   ; None              ; 14.407 ns       ; SW11 ; c  ;
; N/A   ; None              ; 14.397 ns       ; SW6  ; a  ;
; N/A   ; None              ; 14.393 ns       ; SW6  ; b  ;
; N/A   ; None              ; 14.390 ns       ; SW11 ; d  ;
; N/A   ; None              ; 14.266 ns       ; SW11 ; g  ;
; N/A   ; None              ; 14.262 ns       ; SW11 ; e  ;
; N/A   ; None              ; 14.261 ns       ; SW11 ; f  ;
; N/A   ; None              ; 14.104 ns       ; SW10 ; c  ;
; N/A   ; None              ; 14.087 ns       ; SW10 ; d  ;
; N/A   ; None              ; 14.079 ns       ; SW12 ; b  ;
; N/A   ; None              ; 14.079 ns       ; SW12 ; a  ;
; N/A   ; None              ; 14.032 ns       ; SW3  ; a  ;
; N/A   ; None              ; 14.027 ns       ; SW3  ; b  ;
; N/A   ; None              ; 13.979 ns       ; SW6  ; c  ;
; N/A   ; None              ; 13.968 ns       ; SW6  ; d  ;
; N/A   ; None              ; 13.963 ns       ; SW10 ; g  ;
; N/A   ; None              ; 13.959 ns       ; SW10 ; e  ;
; N/A   ; None              ; 13.958 ns       ; SW10 ; f  ;
; N/A   ; None              ; 13.853 ns       ; SW6  ; g  ;
; N/A   ; None              ; 13.844 ns       ; SW6  ; f  ;
; N/A   ; None              ; 13.831 ns       ; SW6  ; e  ;
; N/A   ; None              ; 13.806 ns       ; SW1  ; a  ;
; N/A   ; None              ; 13.801 ns       ; SW1  ; b  ;
; N/A   ; None              ; 13.799 ns       ; SW8  ; a  ;
; N/A   ; None              ; 13.795 ns       ; SW8  ; b  ;
; N/A   ; None              ; 13.782 ns       ; SW5  ; a  ;
; N/A   ; None              ; 13.778 ns       ; SW5  ; b  ;
; N/A   ; None              ; 13.686 ns       ; SW7  ; a  ;
; N/A   ; None              ; 13.682 ns       ; SW7  ; b  ;
; N/A   ; None              ; 13.669 ns       ; SW12 ; c  ;
; N/A   ; None              ; 13.652 ns       ; SW12 ; d  ;
; N/A   ; None              ; 13.612 ns       ; SW3  ; c  ;
; N/A   ; None              ; 13.611 ns       ; SW15 ; b  ;
; N/A   ; None              ; 13.607 ns       ; SW15 ; a  ;
; N/A   ; None              ; 13.603 ns       ; SW3  ; d  ;
; N/A   ; None              ; 13.528 ns       ; SW12 ; g  ;
; N/A   ; None              ; 13.524 ns       ; SW12 ; e  ;
; N/A   ; None              ; 13.523 ns       ; SW12 ; f  ;
; N/A   ; None              ; 13.489 ns       ; SW3  ; g  ;
; N/A   ; None              ; 13.480 ns       ; SW3  ; f  ;
; N/A   ; None              ; 13.464 ns       ; SW3  ; e  ;
; N/A   ; None              ; 13.450 ns       ; SW16 ; b  ;
; N/A   ; None              ; 13.446 ns       ; SW16 ; a  ;
; N/A   ; None              ; 13.386 ns       ; SW1  ; c  ;
; N/A   ; None              ; 13.381 ns       ; SW8  ; c  ;
; N/A   ; None              ; 13.377 ns       ; SW1  ; d  ;
; N/A   ; None              ; 13.370 ns       ; SW8  ; d  ;
; N/A   ; None              ; 13.364 ns       ; SW5  ; c  ;
; N/A   ; None              ; 13.353 ns       ; SW5  ; d  ;
; N/A   ; None              ; 13.342 ns       ; SW18 ; dp ;
; N/A   ; None              ; 13.280 ns       ; SW2  ; a  ;
; N/A   ; None              ; 13.275 ns       ; SW2  ; b  ;
; N/A   ; None              ; 13.268 ns       ; SW7  ; c  ;
; N/A   ; None              ; 13.263 ns       ; SW1  ; g  ;
; N/A   ; None              ; 13.257 ns       ; SW7  ; d  ;
; N/A   ; None              ; 13.255 ns       ; SW8  ; g  ;
; N/A   ; None              ; 13.254 ns       ; SW1  ; f  ;
; N/A   ; None              ; 13.246 ns       ; SW8  ; f  ;
; N/A   ; None              ; 13.238 ns       ; SW5  ; g  ;
; N/A   ; None              ; 13.238 ns       ; SW1  ; e  ;
; N/A   ; None              ; 13.233 ns       ; SW8  ; e  ;
; N/A   ; None              ; 13.229 ns       ; SW5  ; f  ;
; N/A   ; None              ; 13.228 ns       ; SW17 ; dp ;
; N/A   ; None              ; 13.216 ns       ; SW5  ; e  ;
; N/A   ; None              ; 13.199 ns       ; SW15 ; c  ;
; N/A   ; None              ; 13.183 ns       ; SW15 ; d  ;
; N/A   ; None              ; 13.142 ns       ; SW7  ; g  ;
; N/A   ; None              ; 13.133 ns       ; SW7  ; f  ;
; N/A   ; None              ; 13.120 ns       ; SW7  ; e  ;
; N/A   ; None              ; 13.057 ns       ; SW15 ; g  ;
; N/A   ; None              ; 13.055 ns       ; SW15 ; e  ;
; N/A   ; None              ; 13.051 ns       ; SW15 ; f  ;
; N/A   ; None              ; 13.038 ns       ; SW16 ; c  ;
; N/A   ; None              ; 13.022 ns       ; SW16 ; d  ;
; N/A   ; None              ; 12.957 ns       ; SW4  ; a  ;
; N/A   ; None              ; 12.952 ns       ; SW4  ; b  ;
; N/A   ; None              ; 12.896 ns       ; SW16 ; g  ;
; N/A   ; None              ; 12.894 ns       ; SW16 ; e  ;
; N/A   ; None              ; 12.890 ns       ; SW16 ; f  ;
; N/A   ; None              ; 12.860 ns       ; SW2  ; c  ;
; N/A   ; None              ; 12.851 ns       ; SW2  ; d  ;
; N/A   ; None              ; 12.737 ns       ; SW2  ; g  ;
; N/A   ; None              ; 12.728 ns       ; SW2  ; f  ;
; N/A   ; None              ; 12.712 ns       ; SW2  ; e  ;
; N/A   ; None              ; 12.537 ns       ; SW4  ; c  ;
; N/A   ; None              ; 12.528 ns       ; SW4  ; d  ;
; N/A   ; None              ; 12.414 ns       ; SW4  ; g  ;
; N/A   ; None              ; 12.405 ns       ; SW4  ; f  ;
; N/A   ; None              ; 12.389 ns       ; SW4  ; e  ;
; N/A   ; None              ; 12.328 ns       ; SW19 ; dp ;
; N/A   ; None              ; 12.021 ns       ; SW20 ; dp ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 04 14:47:25 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off plj -c plj --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "osc" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "div8:inst4|7490:inst|19" as buffer
    Info: Detected ripple clock "div8:inst4|7490:inst|7" as buffer
    Info: Detected ripple clock "div8:inst4|7490:inst1|19" as buffer
    Info: Detected ripple clock "div8:inst4|7490:inst1|7" as buffer
    Info: Detected ripple clock "div8:inst4|7490:inst2|19" as buffer
    Info: Detected ripple clock "div8:inst4|7490:inst2|7" as buffer
    Info: Detected ripple clock "div8:inst4|7490:inst3|19" as buffer
    Info: Detected ripple clock "div8:inst4|7490:inst3|7" as buffer
Info: Clock "osc" Internal fmax is restricted to 275.03 MHz between source register "74161:inst14|f74161:sub|9" and destination register "74161:inst14|f74161:sub|87"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.988 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y1_N1; Fanout = 11; REG Node = '74161:inst14|f74161:sub|9'
            Info: 2: + IC(0.626 ns) + CELL(0.575 ns) = 1.201 ns; Loc. = LC_X16_Y1_N1; Fanout = 1; COMB Node = '74161:inst14|f74161:sub|81~COUT1_5'
            Info: 3: + IC(0.000 ns) + CELL(0.787 ns) = 1.988 ns; Loc. = LC_X16_Y1_N2; Fanout = 10; REG Node = '74161:inst14|f74161:sub|87'
            Info: Total cell delay = 1.362 ns ( 68.51 % )
            Info: Total interconnect delay = 0.626 ns ( 31.49 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "osc" to destination register is 28.776 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 3; CLK Node = 'osc'
                Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X26_Y6_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst|19'
                Info: 3: + IC(0.579 ns) + CELL(0.935 ns) = 4.520 ns; Loc. = LC_X26_Y6_N0; Fanout = 4; REG Node = 'div8:inst4|7490:inst|7'
                Info: 4: + IC(3.691 ns) + CELL(0.935 ns) = 9.146 ns; Loc. = LC_X7_Y9_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst1|19'
                Info: 5: + IC(0.567 ns) + CELL(0.935 ns) = 10.648 ns; Loc. = LC_X7_Y9_N8; Fanout = 4; REG Node = 'div8:inst4|7490:inst1|7'
                Info: 6: + IC(4.016 ns) + CELL(0.935 ns) = 15.599 ns; Loc. = LC_X6_Y10_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst2|19'
                Info: 7: + IC(0.567 ns) + CELL(0.935 ns) = 17.101 ns; Loc. = LC_X6_Y10_N5; Fanout = 4; REG Node = 'div8:inst4|7490:inst2|7'
                Info: 8: + IC(4.533 ns) + CELL(0.935 ns) = 22.569 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'div8:inst4|7490:inst3|19'
                Info: 9: + IC(0.581 ns) + CELL(0.935 ns) = 24.085 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; REG Node = 'div8:inst4|7490:inst3|7'
                Info: 10: + IC(3.980 ns) + CELL(0.711 ns) = 28.776 ns; Loc. = LC_X16_Y1_N2; Fanout = 10; REG Node = '74161:inst14|f74161:sub|87'
                Info: Total cell delay = 9.660 ns ( 33.57 % )
                Info: Total interconnect delay = 19.116 ns ( 66.43 % )
            Info: - Longest clock path from clock "osc" to source register is 28.776 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 3; CLK Node = 'osc'
                Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X26_Y6_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst|19'
                Info: 3: + IC(0.579 ns) + CELL(0.935 ns) = 4.520 ns; Loc. = LC_X26_Y6_N0; Fanout = 4; REG Node = 'div8:inst4|7490:inst|7'
                Info: 4: + IC(3.691 ns) + CELL(0.935 ns) = 9.146 ns; Loc. = LC_X7_Y9_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst1|19'
                Info: 5: + IC(0.567 ns) + CELL(0.935 ns) = 10.648 ns; Loc. = LC_X7_Y9_N8; Fanout = 4; REG Node = 'div8:inst4|7490:inst1|7'
                Info: 6: + IC(4.016 ns) + CELL(0.935 ns) = 15.599 ns; Loc. = LC_X6_Y10_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst2|19'
                Info: 7: + IC(0.567 ns) + CELL(0.935 ns) = 17.101 ns; Loc. = LC_X6_Y10_N5; Fanout = 4; REG Node = 'div8:inst4|7490:inst2|7'
                Info: 8: + IC(4.533 ns) + CELL(0.935 ns) = 22.569 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'div8:inst4|7490:inst3|19'
                Info: 9: + IC(0.581 ns) + CELL(0.935 ns) = 24.085 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; REG Node = 'div8:inst4|7490:inst3|7'
                Info: 10: + IC(3.980 ns) + CELL(0.711 ns) = 28.776 ns; Loc. = LC_X16_Y1_N1; Fanout = 11; REG Node = '74161:inst14|f74161:sub|9'
                Info: Total cell delay = 9.660 ns ( 33.57 % )
                Info: Total interconnect delay = 19.116 ns ( 66.43 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "osc" to destination pin "b" through register "74161:inst14|f74161:sub|9" is 37.799 ns
    Info: + Longest clock path from clock "osc" to source register is 28.776 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 3; CLK Node = 'osc'
        Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X26_Y6_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst|19'
        Info: 3: + IC(0.579 ns) + CELL(0.935 ns) = 4.520 ns; Loc. = LC_X26_Y6_N0; Fanout = 4; REG Node = 'div8:inst4|7490:inst|7'
        Info: 4: + IC(3.691 ns) + CELL(0.935 ns) = 9.146 ns; Loc. = LC_X7_Y9_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst1|19'
        Info: 5: + IC(0.567 ns) + CELL(0.935 ns) = 10.648 ns; Loc. = LC_X7_Y9_N8; Fanout = 4; REG Node = 'div8:inst4|7490:inst1|7'
        Info: 6: + IC(4.016 ns) + CELL(0.935 ns) = 15.599 ns; Loc. = LC_X6_Y10_N2; Fanout = 2; REG Node = 'div8:inst4|7490:inst2|19'
        Info: 7: + IC(0.567 ns) + CELL(0.935 ns) = 17.101 ns; Loc. = LC_X6_Y10_N5; Fanout = 4; REG Node = 'div8:inst4|7490:inst2|7'
        Info: 8: + IC(4.533 ns) + CELL(0.935 ns) = 22.569 ns; Loc. = LC_X8_Y7_N0; Fanout = 2; REG Node = 'div8:inst4|7490:inst3|19'
        Info: 9: + IC(0.581 ns) + CELL(0.935 ns) = 24.085 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; REG Node = 'div8:inst4|7490:inst3|7'
        Info: 10: + IC(3.980 ns) + CELL(0.711 ns) = 28.776 ns; Loc. = LC_X16_Y1_N1; Fanout = 11; REG Node = '74161:inst14|f74161:sub|9'
        Info: Total cell delay = 9.660 ns ( 33.57 % )
        Info: Total interconnect delay = 19.116 ns ( 66.43 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 8.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y1_N1; Fanout = 11; REG Node = '74161:inst14|f74161:sub|9'
        Info: 2: + IC(0.640 ns) + CELL(0.590 ns) = 1.230 ns; Loc. = LC_X16_Y1_N8; Fanout = 1; COMB Node = '74153M:inst10|9~0'
        Info: 3: + IC(0.444 ns) + CELL(0.292 ns) = 1.966 ns; Loc. = LC_X16_Y1_N6; Fanout = 7; COMB Node = '74153M:inst10|9~1'
        Info: 4: + IC(2.021 ns) + CELL(0.590 ns) = 4.577 ns; Loc. = LC_X6_Y1_N4; Fanout = 1; COMB Node = '7seg:inst|b~7'
        Info: 5: + IC(2.098 ns) + CELL(2.124 ns) = 8.799 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'b'
        Info: Total cell delay = 3.596 ns ( 40.87 % )
        Info: Total interconnect delay = 5.203 ns ( 59.13 % )
Info: Longest tpd from source pin "SW14" to destination pin "b" is 15.333 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'SW14'
    Info: 2: + IC(6.007 ns) + CELL(0.442 ns) = 7.924 ns; Loc. = LC_X16_Y1_N9; Fanout = 1; COMB Node = '74153M:inst11|9~0'
    Info: 3: + IC(1.817 ns) + CELL(0.442 ns) = 10.183 ns; Loc. = LC_X6_Y1_N5; Fanout = 7; COMB Node = '74153M:inst11|9~1'
    Info: 4: + IC(0.486 ns) + CELL(0.442 ns) = 11.111 ns; Loc. = LC_X6_Y1_N4; Fanout = 1; COMB Node = '7seg:inst|b~7'
    Info: 5: + IC(2.098 ns) + CELL(2.124 ns) = 15.333 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'b'
    Info: Total cell delay = 4.925 ns ( 32.12 % )
    Info: Total interconnect delay = 10.408 ns ( 67.88 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Sun Jul 04 14:47:25 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


