Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 23 17:52:55 2022
| Host         : LAPTOP-QJ9PQA9D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_TOP_timing_summary_routed.rpt -rpx CPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_TOP
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: scan_0/clkout1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 204 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.768     -645.847                     54                 2778        0.263        0.000                      0                 2778        3.000        0.000                       0                  1227  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clock              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.786}     43.571          22.951          
  clk_out2_cpuclk  {0.000 5.000}      10.000          100.000         
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.954        0.000                      0                 2691        0.631        0.000                      0                 2691       21.286        0.000                       0                  1161  
  clk_out2_cpuclk        5.343        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    62  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk  clk_out2_cpuclk      -16.768     -645.847                     54                   54        0.421        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.595ns  (logic 4.938ns (25.200%)  route 14.657ns (74.800%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.723    14.371    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X50Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.495 r  Ifetc32_0/ram_i_118/O
                         net (fo=1, routed)           1.206    15.701    Ifetc32_0/ram_i_118_n_0
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.153    15.854 r  Ifetc32_0/ram_i_23/O
                         net (fo=4, routed)           1.602    17.456    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.944    18.410    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.410    
                         arrival time                         -17.456    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.571ns  (logic 4.935ns (25.216%)  route 14.636ns (74.784%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.840    14.488    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.612 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           1.256    15.867    Ifetc32_0/ram_i_111_n_0
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.150    16.017 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.416    17.433    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.961    18.393    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                         -17.433    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.451ns  (logic 4.935ns (25.371%)  route 14.516ns (74.629%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 19.850 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.840    14.488    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.612 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           1.256    15.867    Ifetc32_0/ram_i_111_n_0
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.150    16.017 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.296    17.313    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.548    19.850    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.350    
                         clock uncertainty           -0.076    19.274    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.961    18.313    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.313    
                         arrival time                         -17.313    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.385ns  (logic 4.935ns (25.458%)  route 14.450ns (74.542%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 19.846 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.840    14.488    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.612 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           1.256    15.867    Ifetc32_0/ram_i_111_n_0
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.150    16.017 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.229    17.247    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.544    19.846    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.346    
                         clock uncertainty           -0.076    19.270    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.961    18.309    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.309    
                         arrival time                         -17.247    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.442ns  (logic 4.937ns (25.393%)  route 14.505ns (74.607%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 19.945 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          1.026    14.674    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X52Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.798 r  Ifetc32_0/ram_i_124/O
                         net (fo=1, routed)           0.802    15.600    Ifetc32_0/ram_i_124_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.152    15.752 r  Ifetc32_0/ram_i_29/O
                         net (fo=4, routed)           1.551    17.304    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[5]
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.643    19.945    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.445    
                         clock uncertainty           -0.076    19.369    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.961    18.408    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.408    
                         arrival time                         -17.304    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.307ns  (logic 4.935ns (25.560%)  route 14.372ns (74.440%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 19.841 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.840    14.488    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.612 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           1.256    15.867    Ifetc32_0/ram_i_111_n_0
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.150    16.017 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.152    17.169    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.539    19.841    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.341    
                         clock uncertainty           -0.076    19.265    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.961    18.304    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.304    
                         arrival time                         -17.169    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.377ns  (logic 4.937ns (25.479%)  route 14.440ns (74.521%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 19.944 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          1.026    14.674    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X52Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.798 r  Ifetc32_0/ram_i_124/O
                         net (fo=1, routed)           0.802    15.600    Ifetc32_0/ram_i_124_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.152    15.752 r  Ifetc32_0/ram_i_29/O
                         net (fo=4, routed)           1.486    17.238    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[5]
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.642    19.944    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.444    
                         clock uncertainty           -0.076    19.368    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.961    18.407    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                         -17.238    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.256ns  (logic 4.938ns (25.644%)  route 14.318ns (74.356%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.936ns = ( 19.850 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.723    14.371    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X50Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.495 r  Ifetc32_0/ram_i_118/O
                         net (fo=1, routed)           1.206    15.701    Ifetc32_0/ram_i_118_n_0
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.153    15.854 r  Ifetc32_0/ram_i_23/O
                         net (fo=4, routed)           1.263    17.117    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.548    19.850    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.350    
                         clock uncertainty           -0.076    19.274    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.944    18.330    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -17.117    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.316ns  (logic 4.938ns (25.564%)  route 14.378ns (74.436%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.747    14.395    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X52Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.519 r  Ifetc32_0/ram_i_120/O
                         net (fo=1, routed)           0.716    15.235    Ifetc32_0/ram_i_120_n_0
    SLICE_X53Y57         LUT2 (Prop_lut2_I0_O)        0.153    15.388 r  Ifetc32_0/ram_i_25/O
                         net (fo=4, routed)           1.789    17.178    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.940    18.414    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.414    
                         arrival time                         -17.178    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.207ns  (logic 4.938ns (25.710%)  route 14.269ns (74.290%))
  Logic Levels:           15  (LUT2=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.940ns = ( 19.846 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.138ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853    -2.138    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.316 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873     2.189    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.313 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744     3.057    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276     3.333 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808     4.141    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299     4.440 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253     5.693    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831     6.648    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767     7.540    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.664 r  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579     8.242    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.366 r  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973     9.339    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.463 r  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578    10.041    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.165 r  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000    10.165    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.382 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564    10.946    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299    11.245 f  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138    12.382    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    12.506 r  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          1.018    13.524    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.648 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.723    14.371    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X50Y57         LUT5 (Prop_lut5_I0_O)        0.124    14.495 r  Ifetc32_0/ram_i_118/O
                         net (fo=1, routed)           1.206    15.701    Ifetc32_0/ram_i_118_n_0
    SLICE_X54Y67         LUT2 (Prop_lut2_I0_O)        0.153    15.854 r  Ifetc32_0/ram_i_23/O
                         net (fo=4, routed)           1.214    17.068    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.544    19.846    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.346    
                         clock uncertainty           -0.076    19.270    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.944    18.326    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.326    
                         arrival time                         -17.068    
  -------------------------------------------------------------------
                         slack                                  1.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.765ns  (logic 0.404ns (52.793%)  route 0.361ns (47.208%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns = ( 21.529 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 21.300 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.565    21.300    Ifetc32_0/CLK
    SLICE_X41Y58         FDCE                                         r  Ifetc32_0/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.146    21.446 r  Ifetc32_0/PC_reg[25]/Q
                         net (fo=2, routed)           0.128    21.574    Ifetc32_0/p_0_in[23]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    21.724 r  Ifetc32_0/PC_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.233    21.957    Ifetc32_0/Ifetc32_0_branch_base_addr[26]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.108    22.065 r  Ifetc32_0/PC[26]_i_1/O
                         net (fo=1, routed)           0.000    22.065    Ifetc32_0/PC[26]_i_1_n_0
    SLICE_X44Y58         FDCE                                         r  Ifetc32_0/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.835    21.529    Ifetc32_0/CLK
    SLICE_X44Y58         FDCE                                         r  Ifetc32_0/PC_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.193    21.336    
    SLICE_X44Y58         FDCE (Hold_fdce_C_D)         0.098    21.434    Ifetc32_0/PC_reg[26]
  -------------------------------------------------------------------
                         required time                        -21.434    
                         arrival time                          22.065    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.740ns  (logic 0.366ns (49.439%)  route 0.374ns (50.561%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns = ( 21.531 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 21.302 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.567    21.302    Ifetc32_0/CLK
    SLICE_X44Y52         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDCE (Prop_fdce_C_Q)         0.146    21.448 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.103    21.551    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.666 r  Ifetc32_0/PC_reg[4]_i_3/O[0]
                         net (fo=1, routed)           0.271    21.937    Ifetc32_0/Ifetc32_0_branch_base_addr__0[1]
    SLICE_X44Y52         LUT3 (Prop_lut3_I2_O)        0.105    22.042 r  Ifetc32_0/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    22.042    Ifetc32_0/PC[1]_i_1_n_0
    SLICE_X44Y52         FDCE                                         r  Ifetc32_0/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.837    21.531    Ifetc32_0/CLK
    SLICE_X44Y52         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.302    
    SLICE_X44Y52         FDCE (Hold_fdce_C_D)         0.099    21.401    Ifetc32_0/PC_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.401    
                         arrival time                          22.042    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[27]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.751ns  (logic 0.364ns (48.455%)  route 0.387ns (51.545%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns = ( 21.529 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 21.300 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.565    21.300    Ifetc32_0/CLK
    SLICE_X44Y57         FDCE                                         r  Ifetc32_0/PC_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.146    21.446 r  Ifetc32_0/PC_reg[27]/Q
                         net (fo=2, routed)           0.167    21.613    Ifetc32_0/p_0_in[25]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    21.723 r  Ifetc32_0/PC_reg[28]_i_2/O[2]
                         net (fo=3, routed)           0.220    21.943    Ifetc32_0/Ifetc32_0_branch_base_addr[27]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.108    22.051 r  Ifetc32_0/PC[27]_i_1/O
                         net (fo=1, routed)           0.000    22.051    Ifetc32_0/PC[27]_i_1_n_0
    SLICE_X44Y57         FDCE                                         r  Ifetc32_0/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.835    21.529    Ifetc32_0/CLK
    SLICE_X44Y57         FDCE                                         r  Ifetc32_0/PC_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.300    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.099    21.399    Ifetc32_0/PC_reg[27]
  -------------------------------------------------------------------
                         required time                        -21.399    
                         arrival time                          22.051    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.791ns  (logic 0.404ns (51.096%)  route 0.387ns (48.904%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns = ( 21.530 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.484ns = ( 21.302 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.567    21.302    Ifetc32_0/CLK
    SLICE_X44Y52         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDCE (Prop_fdce_C_Q)         0.146    21.448 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.103    21.551    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    21.701 r  Ifetc32_0/PC_reg[4]_i_3/O[1]
                         net (fo=3, routed)           0.284    21.985    Ifetc32_0/Ifetc32_0_branch_base_addr[2]
    SLICE_X44Y53         LUT6 (Prop_lut6_I4_O)        0.108    22.093 r  Ifetc32_0/PC[2]_i_1/O
                         net (fo=1, routed)           0.000    22.093    Ifetc32_0/PC[2]_i_1_n_0
    SLICE_X44Y53         FDCE                                         r  Ifetc32_0/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.836    21.530    Ifetc32_0/CLK
    SLICE_X44Y53         FDCE                                         r  Ifetc32_0/PC_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.213    21.317    
    SLICE_X44Y53         FDCE (Hold_fdce_C_D)         0.098    21.415    Ifetc32_0/PC_reg[2]
  -------------------------------------------------------------------
                         required time                        -21.415    
                         arrival time                          22.093    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.798ns  (logic 0.404ns (50.602%)  route 0.394ns (49.398%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns = ( 21.530 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 21.300 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.565    21.300    Ifetc32_0/CLK
    SLICE_X44Y57         FDCE                                         r  Ifetc32_0/PC_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.146    21.446 r  Ifetc32_0/PC_reg[21]/Q
                         net (fo=2, routed)           0.175    21.622    Ifetc32_0/p_0_in[19]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    21.772 r  Ifetc32_0/PC_reg[24]_i_3/O[1]
                         net (fo=3, routed)           0.219    21.990    Ifetc32_0/Ifetc32_0_branch_base_addr[22]
    SLICE_X44Y56         LUT6 (Prop_lut6_I4_O)        0.108    22.098 r  Ifetc32_0/PC[22]_i_1/O
                         net (fo=1, routed)           0.000    22.098    Ifetc32_0/PC[22]_i_1_n_0
    SLICE_X44Y56         FDCE                                         r  Ifetc32_0/PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.836    21.530    Ifetc32_0/CLK
    SLICE_X44Y56         FDCE                                         r  Ifetc32_0/PC_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.213    21.317    
    SLICE_X44Y56         FDCE (Hold_fdce_C_D)         0.099    21.416    Ifetc32_0/PC_reg[22]
  -------------------------------------------------------------------
                         required time                        -21.416    
                         arrival time                          22.098    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.797ns  (logic 0.366ns (45.902%)  route 0.431ns (54.098%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns = ( 21.530 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 21.301 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.566    21.301    Ifetc32_0/CLK
    SLICE_X44Y55         FDCE                                         r  Ifetc32_0/PC_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDCE (Prop_fdce_C_Q)         0.146    21.447 r  Ifetc32_0/PC_reg[16]/Q
                         net (fo=2, routed)           0.189    21.637    Ifetc32_0/p_0_in[14]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    21.746 r  Ifetc32_0/PC_reg[16]_i_3/O[3]
                         net (fo=3, routed)           0.242    21.987    Ifetc32_0/Ifetc32_0_branch_base_addr[16]
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.111    22.098 r  Ifetc32_0/PC[16]_i_1/O
                         net (fo=1, routed)           0.000    22.098    Ifetc32_0/PC[16]_i_1_n_0
    SLICE_X44Y55         FDCE                                         r  Ifetc32_0/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.836    21.530    Ifetc32_0/CLK
    SLICE_X44Y55         FDCE                                         r  Ifetc32_0/PC_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.301    
    SLICE_X44Y55         FDCE (Hold_fdce_C_D)         0.098    21.399    Ifetc32_0/PC_reg[16]
  -------------------------------------------------------------------
                         required time                        -21.399    
                         arrival time                          22.098    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.840ns  (logic 0.494ns (58.835%)  route 0.346ns (41.165%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns = ( 21.531 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.487ns = ( 21.299 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.564    21.299    Ifetc32_0/CLK
    SLICE_X47Y53         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.146    21.445 r  Ifetc32_0/PC_reg[5]/Q
                         net (fo=17, routed)          0.154    21.599    Ifetc32_0/p_0_in[3]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190    21.789 r  Ifetc32_0/PC_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.789    Ifetc32_0/PC_reg[8]_i_3_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    21.842 r  Ifetc32_0/PC_reg[12]_i_3/O[0]
                         net (fo=3, routed)           0.191    22.034    Ifetc32_0/Ifetc32_0_branch_base_addr[9]
    SLICE_X43Y51         LUT6 (Prop_lut6_I4_O)        0.105    22.139 r  Ifetc32_0/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    22.139    Ifetc32_0/PC[9]_i_1_n_0
    SLICE_X43Y51         FDCE                                         r  Ifetc32_0/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.837    21.531    Ifetc32_0/CLK
    SLICE_X43Y51         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.193    21.338    
    SLICE_X43Y51         FDCE (Hold_fdce_C_D)         0.099    21.437    Ifetc32_0/PC_reg[9]
  -------------------------------------------------------------------
                         required time                        -21.437    
                         arrival time                          22.139    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.841ns  (logic 0.404ns (48.025%)  route 0.437ns (51.975%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns = ( 21.531 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.487ns = ( 21.299 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.564    21.299    Ifetc32_0/CLK
    SLICE_X47Y53         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.146    21.445 r  Ifetc32_0/PC_reg[5]/Q
                         net (fo=17, routed)          0.154    21.599    Ifetc32_0/p_0_in[3]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    21.749 r  Ifetc32_0/PC_reg[8]_i_3/O[1]
                         net (fo=3, routed)           0.283    22.032    Ifetc32_0/Ifetc32_0_branch_base_addr[6]
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.108    22.140 r  Ifetc32_0/PC[6]_i_1/O
                         net (fo=1, routed)           0.000    22.140    Ifetc32_0/PC[6]_i_1_n_0
    SLICE_X45Y52         FDCE                                         r  Ifetc32_0/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.837    21.531    Ifetc32_0/CLK
    SLICE_X45Y52         FDCE                                         r  Ifetc32_0/PC_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.193    21.338    
    SLICE_X45Y52         FDCE (Hold_fdce_C_D)         0.099    21.437    Ifetc32_0/PC_reg[6]
  -------------------------------------------------------------------
                         required time                        -21.437    
                         arrival time                          22.140    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.807ns  (logic 0.366ns (45.350%)  route 0.441ns (54.650%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns = ( 21.531 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 21.300 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.565    21.300    Ifetc32_0/CLK
    SLICE_X41Y58         FDCE                                         r  Ifetc32_0/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDCE (Prop_fdce_C_Q)         0.146    21.446 r  Ifetc32_0/PC_reg[25]/Q
                         net (fo=2, routed)           0.128    21.574    Ifetc32_0/p_0_in[23]
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.689 r  Ifetc32_0/PC_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.313    22.002    Ifetc32_0/Ifetc32_0_branch_base_addr[25]
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.105    22.107 r  Ifetc32_0/PC[25]_i_1/O
                         net (fo=1, routed)           0.000    22.107    Ifetc32_0/PC[25]_i_1_n_0
    SLICE_X41Y58         FDCE                                         r  Ifetc32_0/PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.837    21.531    Ifetc32_0/CLK
    SLICE_X41Y58         FDCE                                         r  Ifetc32_0/PC_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.231    21.300    
    SLICE_X41Y58         FDCE (Hold_fdce_C_D)         0.098    21.398    Ifetc32_0/PC_reg[25]
  -------------------------------------------------------------------
                         required time                        -21.398    
                         arrival time                          22.107    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.815ns  (logic 0.366ns (44.917%)  route 0.449ns (55.083%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns = ( 21.529 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.487ns = ( 21.299 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.564    21.299    Ifetc32_0/CLK
    SLICE_X47Y53         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDCE (Prop_fdce_C_Q)         0.146    21.445 r  Ifetc32_0/PC_reg[5]/Q
                         net (fo=17, routed)          0.154    21.599    Ifetc32_0/p_0_in[3]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    21.714 r  Ifetc32_0/PC_reg[8]_i_3/O[0]
                         net (fo=3, routed)           0.295    22.009    Ifetc32_0/Ifetc32_0_branch_base_addr[5]
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.105    22.114 r  Ifetc32_0/PC[5]_i_1/O
                         net (fo=1, routed)           0.000    22.114    Ifetc32_0/PC[5]_i_1_n_0
    SLICE_X47Y53         FDCE                                         r  Ifetc32_0/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.835    21.529    Ifetc32_0/CLK
    SLICE_X47Y53         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.230    21.299    
    SLICE_X47Y53         FDCE (Hold_fdce_C_D)         0.099    21.398    Ifetc32_0/PC_reg[5]
  -------------------------------------------------------------------
                         required time                        -21.398    
                         arrival time                          22.114    
  -------------------------------------------------------------------
                         slack                                  0.716    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.786 }
Period(ns):         43.571
Sources:            { c/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y14    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y14    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y6     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y6     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y8     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y8     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y8     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y8     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y15    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y15    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.571      116.429    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X14Y50    Idecode32_0/register_reg[18][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X14Y50    Idecode32_0/register_reg[18][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X33Y52    Idecode32_0/register_reg[19][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X30Y39    Idecode32_0/register_reg[1][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X8Y51     Idecode32_0/register_reg[1][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X8Y51     Idecode32_0/register_reg[1][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X31Y52    Idecode32_0/register_reg[1][26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X28Y94    leds_0/ledout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X28Y94    leds_0/ledout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X29Y94    leds_0/ledout_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X86Y61    switchs_0/switchrdata_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X86Y61    switchs_0/switchrdata_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X74Y61    switchs_0/switchrdata_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X74Y61    switchs_0/switchrdata_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X45Y53    Ifetc32_0/PC_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X40Y53    Ifetc32_0/PC_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X45Y54    Ifetc32_0/PC_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X44Y55    Ifetc32_0/PC_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X45Y55    Ifetc32_0/PC_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X44Y56    Ifetc32_0/PC_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.828ns (17.999%)  route 3.772ns (82.001%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.866     2.107    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.124     2.231 r  scan_0/cnt1[27]_i_1/O
                         net (fo=1, routed)           0.000     2.231    scan_0/cnt1[27]
    SLICE_X55Y98         FDCE                                         r  scan_0/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.502     8.019    scan_0/CLK
    SLICE_X55Y98         FDCE                                         r  scan_0/cnt1_reg[27]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X55Y98         FDCE (Setup_fdce_C_D)        0.029     7.575    scan_0/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -2.231    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.828ns (17.991%)  route 3.774ns (82.009%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.868     2.109    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.124     2.233 r  scan_0/cnt1[29]_i_1/O
                         net (fo=1, routed)           0.000     2.233    scan_0/cnt1[29]
    SLICE_X55Y98         FDCE                                         r  scan_0/cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.502     8.019    scan_0/CLK
    SLICE_X55Y98         FDCE                                         r  scan_0/cnt1_reg[29]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X55Y98         FDCE (Setup_fdce_C_D)        0.031     7.577    scan_0/cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -2.233    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.828ns (18.639%)  route 3.614ns (81.361%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.708     1.949    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I1_O)        0.124     2.073 r  scan_0/cnt1[21]_i_1/O
                         net (fo=1, routed)           0.000     2.073    scan_0/cnt1[21]
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.502     8.019    scan_0/CLK
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[21]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.029     7.575    scan_0/cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -2.073    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.828ns (18.668%)  route 3.607ns (81.332%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.701     1.942    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y98         LUT5 (Prop_lut5_I1_O)        0.124     2.066 r  scan_0/cnt1[31]_i_1/O
                         net (fo=1, routed)           0.000     2.066    scan_0/cnt1[31]
    SLICE_X55Y98         FDCE                                         r  scan_0/cnt1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.502     8.019    scan_0/CLK
    SLICE_X55Y98         FDCE                                         r  scan_0/cnt1_reg[31]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X55Y98         FDCE (Setup_fdce_C_D)        0.031     7.577    scan_0/cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -2.066    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.804%)  route 3.575ns (81.196%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.669     1.910    scan_0/cnt1[31]_i_3_n_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I1_O)        0.124     2.034 r  scan_0/cnt1[30]_i_1/O
                         net (fo=1, routed)           0.000     2.034    scan_0/cnt1[30]
    SLICE_X53Y98         FDCE                                         r  scan_0/cnt1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.502     8.019    scan_0/CLK
    SLICE_X53Y98         FDCE                                         r  scan_0/cnt1_reg[30]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X53Y98         FDCE (Setup_fdce_C_D)        0.029     7.575    scan_0/cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -2.034    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.828ns (19.207%)  route 3.483ns (80.793%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  scan_0/cnt1_reg[23]/Q
                         net (fo=2, routed)           0.889    -1.023    scan_0/cnt1_reg_n_0_[23]
    SLICE_X55Y96         LUT4 (Prop_lut4_I2_O)        0.124    -0.899 r  scan_0/cnt1[31]_i_10/O
                         net (fo=1, routed)           0.636    -0.263    scan_0/cnt1[31]_i_10_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124    -0.139 r  scan_0/cnt1[31]_i_5/O
                         net (fo=32, routed)          1.958     1.819    scan_0/cnt1[31]_i_5_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.124     1.943 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.943    scan_0/cnt1[3]
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.500     8.017    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031     7.575    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.828ns (19.335%)  route 3.454ns (80.665%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.548     1.789    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I1_O)        0.124     1.913 r  scan_0/cnt1[20]_i_1/O
                         net (fo=1, routed)           0.000     1.913    scan_0/cnt1[20]
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.501     8.018    scan_0/CLK
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[20]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.029     7.574    scan_0/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.828ns (19.326%)  route 3.456ns (80.674%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.550     1.791    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I1_O)        0.124     1.915 r  scan_0/cnt1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.915    scan_0/cnt1[22]
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.501     8.018    scan_0/CLK
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[22]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.031     7.576    scan_0/cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -1.915    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.828ns (19.360%)  route 3.449ns (80.640%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X55Y96         FDCE                                         r  scan_0/cnt1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.456    -1.912 r  scan_0/cnt1_reg[23]/Q
                         net (fo=2, routed)           0.889    -1.023    scan_0/cnt1_reg_n_0_[23]
    SLICE_X55Y96         LUT4 (Prop_lut4_I2_O)        0.124    -0.899 r  scan_0/cnt1[31]_i_10/O
                         net (fo=1, routed)           0.636    -0.263    scan_0/cnt1[31]_i_10_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.124    -0.139 r  scan_0/cnt1[31]_i_5/O
                         net (fo=32, routed)          1.924     1.785    scan_0/cnt1[31]_i_5_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I3_O)        0.124     1.909 r  scan_0/cnt1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.909    scan_0/cnt1[16]
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.501     8.018    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[16]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.029     7.574    scan_0/cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.574    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.828ns (19.462%)  route 3.426ns (80.538%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.456    -1.913 f  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           1.109    -0.804    scan_0/cnt1_reg_n_0_[4]
    SLICE_X55Y92         LUT4 (Prop_lut4_I0_O)        0.124    -0.680 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.798     0.118    scan_0/cnt1[31]_i_8_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.242 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.520     1.761    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I1_O)        0.124     1.885 r  scan_0/cnt1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.885    scan_0/cnt1[26]
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.502     8.019    scan_0/CLK
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[26]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X55Y97         FDCE (Setup_fdce_C_D)        0.031     7.577    scan_0/cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                  5.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 scan_0/clkout1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/clkout1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X53Y96         FDCE                                         r  scan_0/clkout1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/clkout1_reg/Q
                         net (fo=2, routed)           0.168    -0.179    scan_0/clkout1_reg_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.134 r  scan_0/clkout1_i_1/O
                         net (fo=1, routed)           0.000    -0.134    scan_0/clkout1_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  scan_0/clkout1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X53Y96         FDCE                                         r  scan_0/clkout1_reg/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091    -0.398    scan_0/clkout1_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X55Y90         FDCE                                         r  scan_0/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.180    scan_0/cnt1_reg_n_0_[0]
    SLICE_X55Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.135 r  scan_0/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    scan_0/cnt1[0]
    SLICE_X55Y90         FDCE                                         r  scan_0/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X55Y90         FDCE                                         r  scan_0/cnt1_reg[0]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X55Y90         FDCE (Hold_fdce_C_D)         0.091    -0.399    scan_0/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.231ns (45.707%)  route 0.274ns (54.293%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  scan_0/cnt1_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.229    scan_0/cnt1_reg_n_0_[8]
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.184 r  scan_0/cnt1[31]_i_2/O
                         net (fo=32, routed)          0.155    -0.029    scan_0/cnt1[31]_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.045     0.016 r  scan_0/cnt1[16]_i_1/O
                         net (fo=1, routed)           0.000     0.016    scan_0/cnt1[16]
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X53Y94         FDCE                                         r  scan_0/cnt1_reg[16]/C
                         clock pessimism             -0.213    -0.473    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.091    -0.382    scan_0/cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.231ns (43.329%)  route 0.302ns (56.671%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  scan_0/cnt1_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.229    scan_0/cnt1_reg_n_0_[8]
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.184 r  scan_0/cnt1[31]_i_2/O
                         net (fo=32, routed)          0.183    -0.002    scan_0/cnt1[31]_i_2_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.045     0.043 r  scan_0/cnt1[12]_i_1/O
                         net (fo=1, routed)           0.000     0.043    scan_0/cnt1[12]
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[12]/C
                         clock pessimism             -0.213    -0.473    
    SLICE_X55Y93         FDCE (Hold_fdce_C_D)         0.092    -0.381    scan_0/cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.593%)  route 0.287ns (55.407%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[1]/Q
                         net (fo=2, routed)           0.147    -0.201    scan_0/cnt1_reg_n_0_[1]
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.156 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.140    -0.017    scan_0/cnt1[31]_i_3_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.045     0.028 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.028    scan_0/cnt1[3]
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X55Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.092    -0.398    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.231ns (43.890%)  route 0.295ns (56.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.563    -0.488    scan_0/CLK
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  scan_0/cnt1_reg[26]/Q
                         net (fo=2, routed)           0.153    -0.193    scan_0/cnt1_reg_n_0_[26]
    SLICE_X55Y97         LUT5 (Prop_lut5_I0_O)        0.045    -0.148 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.142    -0.006    scan_0/cnt1[31]_i_4_n_0
    SLICE_X55Y97         LUT5 (Prop_lut5_I2_O)        0.045     0.039 r  scan_0/cnt1[26]_i_1/O
                         net (fo=1, routed)           0.000     0.039    scan_0/cnt1[26]
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.833    -0.258    scan_0/CLK
    SLICE_X55Y97         FDCE                                         r  scan_0/cnt1_reg[26]/C
                         clock pessimism             -0.229    -0.488    
    SLICE_X55Y97         FDCE (Hold_fdce_C_D)         0.092    -0.396    scan_0/cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.615%)  route 0.324ns (58.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  scan_0/cnt1_reg[8]/Q
                         net (fo=2, routed)           0.119    -0.229    scan_0/cnt1_reg_n_0_[8]
    SLICE_X55Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.184 r  scan_0/cnt1[31]_i_2/O
                         net (fo=32, routed)          0.205     0.020    scan_0/cnt1[31]_i_2_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.065 r  scan_0/cnt1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.065    scan_0/cnt1[9]
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X55Y92         FDCE                                         r  scan_0/cnt1_reg[9]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X55Y92         FDCE (Hold_fdce_C_D)         0.092    -0.398    scan_0/cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.360ns (63.338%)  route 0.208ns (36.662%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.563    -0.488    scan_0/CLK
    SLICE_X53Y98         FDCE                                         r  scan_0/cnt1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  scan_0/cnt1_reg[30]/Q
                         net (fo=2, routed)           0.109    -0.237    scan_0/cnt1_reg_n_0_[30]
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.126 r  scan_0/cnt1_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.099    -0.027    scan_0/data0[30]
    SLICE_X53Y98         LUT5 (Prop_lut5_I4_O)        0.108     0.081 r  scan_0/cnt1[30]_i_1/O
                         net (fo=1, routed)           0.000     0.081    scan_0/cnt1[30]
    SLICE_X53Y98         FDCE                                         r  scan_0/cnt1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.833    -0.258    scan_0/CLK
    SLICE_X53Y98         FDCE                                         r  scan_0/cnt1_reg[30]/C
                         clock pessimism             -0.229    -0.488    
    SLICE_X53Y98         FDCE (Hold_fdce_C_D)         0.091    -0.397    scan_0/cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.361ns (63.451%)  route 0.208ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  scan_0/cnt1_reg[4]/Q
                         net (fo=2, routed)           0.108    -0.241    scan_0/cnt1_reg_n_0_[4]
    SLICE_X54Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.132 r  scan_0/cnt1_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.100    -0.032    scan_0/data0[4]
    SLICE_X53Y91         LUT5 (Prop_lut5_I4_O)        0.111     0.079 r  scan_0/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.079    scan_0/cnt1[4]
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X53Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X53Y91         FDCE (Hold_fdce_C_D)         0.091    -0.399    scan_0/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/cnt1_reg[11]/Q
                         net (fo=2, routed)           0.065    -0.283    scan_0/cnt1_reg_n_0_[11]
    SLICE_X54Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.173 r  scan_0/cnt1_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.011    scan_0/data0[11]
    SLICE_X55Y93         LUT5 (Prop_lut5_I4_O)        0.108     0.097 r  scan_0/cnt1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.097    scan_0/cnt1[11]
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X55Y93         FDCE                                         r  scan_0/cnt1_reg[11]/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X55Y93         FDCE (Hold_fdce_C_D)         0.092    -0.397    scan_0/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   c/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X53Y96    scan_0/clkout1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y90    scan_0/cnt1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y93    scan_0/cnt1_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y93    scan_0/cnt1_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y93    scan_0/cnt1_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y94    scan_0/cnt1_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y94    scan_0/cnt1_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X55Y94    scan_0/cnt1_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96    scan_0/clkout1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94    scan_0/cnt1_reg[16]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y95    scan_0/cnt1_reg[17]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y95    scan_0/cnt1_reg[18]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y96    scan_0/clkout1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y90    scan_0/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y93    scan_0/cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y94    scan_0/cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X53Y94    scan_0/cnt1_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X55Y95    scan_0/cnt1_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   c/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :           54  Failing Endpoints,  Worst Slack      -16.768ns,  Total Violation     -645.847ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.768ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.861ns  (logic 4.785ns (28.379%)  route 12.076ns (71.621%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.612   494.008    scan_0/E[0]
    SLICE_X38Y49         FDRE                                         r  scan_0/store_scanwdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X38Y49         FDRE                                         r  scan_0/store_scanwdata_reg[14]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169   477.240    scan_0/store_scanwdata_reg[14]
  -------------------------------------------------------------------
                         required time                        477.240    
                         arrival time                        -494.008    
  -------------------------------------------------------------------
                         slack                                -16.768    

Slack (VIOLATED) :        -16.768ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.861ns  (logic 4.785ns (28.379%)  route 12.076ns (71.621%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.612   494.008    scan_0/E[0]
    SLICE_X38Y49         FDRE                                         r  scan_0/store_scanwdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X38Y49         FDRE                                         r  scan_0/store_scanwdata_reg[17]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169   477.240    scan_0/store_scanwdata_reg[17]
  -------------------------------------------------------------------
                         required time                        477.240    
                         arrival time                        -494.008    
  -------------------------------------------------------------------
                         slack                                -16.768    

Slack (VIOLATED) :        -16.768ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.861ns  (logic 4.785ns (28.379%)  route 12.076ns (71.621%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.612   494.008    scan_0/E[0]
    SLICE_X38Y49         FDRE                                         r  scan_0/store_scanwdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X38Y49         FDRE                                         r  scan_0/store_scanwdata_reg[7]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X38Y49         FDRE (Setup_fdre_C_CE)      -0.169   477.240    scan_0/store_scanwdata_reg[7]
  -------------------------------------------------------------------
                         required time                        477.240    
                         arrival time                        -494.008    
  -------------------------------------------------------------------
                         slack                                -16.768    

Slack (VIOLATED) :        -16.592ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.649ns  (logic 4.785ns (28.740%)  route 11.864ns (71.260%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.400   493.797    scan_0/E[0]
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[16]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X39Y48         FDRE (Setup_fdre_C_CE)      -0.205   477.204    scan_0/store_scanwdata_reg[16]
  -------------------------------------------------------------------
                         required time                        477.204    
                         arrival time                        -493.797    
  -------------------------------------------------------------------
                         slack                                -16.592    

Slack (VIOLATED) :        -16.592ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.649ns  (logic 4.785ns (28.740%)  route 11.864ns (71.260%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.400   493.797    scan_0/E[0]
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[20]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X39Y48         FDRE (Setup_fdre_C_CE)      -0.205   477.204    scan_0/store_scanwdata_reg[20]
  -------------------------------------------------------------------
                         required time                        477.204    
                         arrival time                        -493.797    
  -------------------------------------------------------------------
                         slack                                -16.592    

Slack (VIOLATED) :        -16.592ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.649ns  (logic 4.785ns (28.740%)  route 11.864ns (71.260%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.400   493.797    scan_0/E[0]
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[23]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X39Y48         FDRE (Setup_fdre_C_CE)      -0.205   477.204    scan_0/store_scanwdata_reg[23]
  -------------------------------------------------------------------
                         required time                        477.204    
                         arrival time                        -493.797    
  -------------------------------------------------------------------
                         slack                                -16.592    

Slack (VIOLATED) :        -16.592ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.649ns  (logic 4.785ns (28.740%)  route 11.864ns (71.260%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.400   493.797    scan_0/E[0]
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[5]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X39Y48         FDRE (Setup_fdre_C_CE)      -0.205   477.204    scan_0/store_scanwdata_reg[5]
  -------------------------------------------------------------------
                         required time                        477.204    
                         arrival time                        -493.797    
  -------------------------------------------------------------------
                         slack                                -16.592    

Slack (VIOLATED) :        -16.592ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.649ns  (logic 4.785ns (28.740%)  route 11.864ns (71.260%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.803ns = ( 478.197 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.400   493.797    scan_0/E[0]
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.681   478.197    scan_0/CLK
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[9]/C
                         clock pessimism             -0.592   477.605    
                         clock uncertainty           -0.196   477.409    
    SLICE_X39Y48         FDRE (Setup_fdre_C_CE)      -0.205   477.204    scan_0/store_scanwdata_reg[9]
  -------------------------------------------------------------------
                         required time                        477.204    
                         arrival time                        -493.797    
  -------------------------------------------------------------------
                         slack                                -16.592    

Slack (VIOLATED) :        -16.578ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.637ns  (logic 4.785ns (28.762%)  route 11.852ns (71.238%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 478.199 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.388   493.784    scan_0/E[0]
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.683   478.199    scan_0/CLK
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[11]/C
                         clock pessimism             -0.592   477.607    
                         clock uncertainty           -0.196   477.411    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205   477.206    scan_0/store_scanwdata_reg[11]
  -------------------------------------------------------------------
                         required time                        477.206    
                         arrival time                        -493.784    
  -------------------------------------------------------------------
                         slack                                -16.578    

Slack (VIOLATED) :        -16.578ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.637ns  (logic 4.785ns (28.762%)  route 11.852ns (71.238%))
  Logic Levels:           14  (LUT5=2 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 478.199 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.138ns = ( 477.147 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.853   477.147    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.601 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.873   481.474    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[0]
    SLICE_X20Y46         LUT6 (Prop_lut6_I0_O)        0.124   481.598 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         0.744   482.343    Idecode32_0/douta[14]
    SLICE_X20Y47         MUXF7 (Prop_muxf7_S_O)       0.276   482.619 r  Idecode32_0/PC_reg[22]_i_6/O
                         net (fo=2, routed)           0.808   483.427    Idecode32_0/PC_reg[22]_i_6_n_0
    SLICE_X20Y46         LUT6 (Prop_lut6_I3_O)        0.299   483.726 r  Idecode32_0/PC[22]_i_2/O
                         net (fo=9, routed)           1.253   484.979    Idecode32_0/Idecode32_0_read_data_1[20]
    SLICE_X28Y45         LUT6 (Prop_lut6_I1_O)        0.124   485.103 r  Idecode32_0/ram_i_604/O
                         net (fo=1, routed)           0.831   485.934    Idecode32_0/ram_i_604_n_0
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124   486.058 r  Idecode32_0/ram_i_524/O
                         net (fo=62, routed)          0.767   486.825    Idecode32_0/register_reg[0][27]_0
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124   486.949 f  Idecode32_0/ram_i_585/O
                         net (fo=2, routed)           0.579   487.528    Idecode32_0/ram_i_585_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124   487.652 f  Idecode32_0/ram_i_410/O
                         net (fo=3, routed)           0.973   488.625    Idecode32_0/ram_i_410_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I0_O)        0.124   488.749 f  Idecode32_0/ram_i_257/O
                         net (fo=2, routed)           0.578   489.327    Idecode32_0/ram_i_257_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.124   489.451 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.451    Ifetc32_0/register_reg[27][0]_9
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I1_O)      0.217   489.668 f  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.564   490.231    Ifetc32_0/ram_i_66_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.299   490.530 r  Ifetc32_0/ram_i_6/O
                         net (fo=18, routed)          1.138   491.668    Ifetc32_0/register_reg[0][13][10]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124   491.792 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=20, routed)          0.527   492.319    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I0_O)        0.124   492.443 f  Ifetc32_0/store_scanwdata[26]_i_7/O
                         net (fo=3, routed)           0.829   493.272    Ifetc32_0/store_scanwdata[26]_i_7_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124   493.396 r  Ifetc32_0/store_scanwdata[26]_i_1/O
                         net (fo=27, routed)          0.388   493.784    scan_0/E[0]
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          1.683   478.199    scan_0/CLK
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[24]/C
                         clock pessimism             -0.592   477.607    
                         clock uncertainty           -0.196   477.411    
    SLICE_X35Y48         FDRE (Setup_fdre_C_CE)      -0.205   477.206    scan_0/store_scanwdata_reg[24]
  -------------------------------------------------------------------
                         required time                        477.206    
                         arrival time                        -493.784    
  -------------------------------------------------------------------
                         slack                                -16.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[11][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.379ns (34.625%)  route 0.716ns (65.375%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.570    -0.481    Idecode32_0/CLK
    SLICE_X30Y50         FDRE                                         r  Idecode32_0/register_reg[11][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  Idecode32_0/register_reg[11][26]/Q
                         net (fo=2, routed)           0.230    -0.087    Idecode32_0/register_reg[11]_11[26]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.042 r  Idecode32_0/store_scanwdata[26]_i_23/O
                         net (fo=1, routed)           0.000    -0.042    Idecode32_0/store_scanwdata[26]_i_23_n_0
    SLICE_X28Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     0.020 r  Idecode32_0/store_scanwdata_reg[26]_i_10/O
                         net (fo=2, routed)           0.175     0.195    Idecode32_0/store_scanwdata_reg[26]_i_10_n_0
    SLICE_X29Y54         LUT6 (Prop_lut6_I3_O)        0.108     0.303 r  Idecode32_0/store_scanwdata[26]_i_2/O
                         net (fo=2, routed)           0.311     0.614    scan_0/scanwdata[26]
    SLICE_X34Y49         FDRE                                         r  scan_0/store_scanwdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X34Y49         FDRE                                         r  scan_0/store_scanwdata_reg[26]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.089     0.193    scan_0/store_scanwdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[6][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.359ns (34.209%)  route 0.690ns (65.791%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.637    -0.413    Idecode32_0/CLK
    SLICE_X28Y49         FDRE                                         r  Idecode32_0/register_reg[6][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  Idecode32_0/register_reg[6][22]/Q
                         net (fo=2, routed)           0.297     0.025    Idecode32_0/register_reg[6]_6[22]
    SLICE_X28Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.070 r  Idecode32_0/store_scanwdata[22]_i_13/O
                         net (fo=1, routed)           0.000     0.070    Idecode32_0/store_scanwdata[22]_i_13_n_0
    SLICE_X28Y47         MUXF7 (Prop_muxf7_I1_O)      0.065     0.135 r  Idecode32_0/store_scanwdata_reg[22]_i_5/O
                         net (fo=1, routed)           0.160     0.296    Idecode32_0/store_scanwdata_reg[22]_i_5_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I5_O)        0.108     0.404 r  Idecode32_0/store_scanwdata[22]_i_1/O
                         net (fo=7, routed)           0.233     0.636    scan_0/scanwdata[22]
    SLICE_X37Y49         FDRE                                         r  scan_0/store_scanwdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X37Y49         FDRE                                         r  scan_0/store_scanwdata_reg[22]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.072     0.176    scan_0/store_scanwdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.358ns (34.599%)  route 0.677ns (65.401%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.639    -0.411    Idecode32_0/CLK
    SLICE_X15Y45         FDRE                                         r  Idecode32_0/register_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.270 r  Idecode32_0/register_reg[5][18]/Q
                         net (fo=2, routed)           0.116    -0.154    Idecode32_0/register_reg[5]_5[18]
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.109 r  Idecode32_0/store_scanwdata[18]_i_13/O
                         net (fo=1, routed)           0.000    -0.109    Idecode32_0/store_scanwdata[18]_i_13_n_0
    SLICE_X12Y46         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.045 r  Idecode32_0/store_scanwdata_reg[18]_i_5/O
                         net (fo=1, routed)           0.100     0.055    Idecode32_0/store_scanwdata_reg[18]_i_5_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.108     0.163 r  Idecode32_0/store_scanwdata[18]_i_1/O
                         net (fo=8, routed)           0.461     0.624    scan_0/scanwdata[18]
    SLICE_X34Y48         FDRE                                         r  scan_0/store_scanwdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X34Y48         FDRE                                         r  scan_0/store_scanwdata_reg[18]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.053     0.157    scan_0/store_scanwdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.382ns (35.237%)  route 0.702ns (64.763%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.639    -0.411    Idecode32_0/CLK
    SLICE_X12Y44         FDRE                                         r  Idecode32_0/register_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.247 r  Idecode32_0/register_reg[7][10]/Q
                         net (fo=2, routed)           0.147    -0.100    Idecode32_0/register_reg[7]_7[10]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.055 r  Idecode32_0/store_scanwdata[10]_i_13/O
                         net (fo=1, routed)           0.000    -0.055    Idecode32_0/store_scanwdata[10]_i_13_n_0
    SLICE_X13Y44         MUXF7 (Prop_muxf7_I1_O)      0.065     0.010 r  Idecode32_0/store_scanwdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.157     0.167    Idecode32_0/store_scanwdata_reg[10]_i_5_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.108     0.275 r  Idecode32_0/store_scanwdata[10]_i_1/O
                         net (fo=7, routed)           0.398     0.673    scan_0/scanwdata[10]
    SLICE_X34Y48         FDRE                                         r  scan_0/store_scanwdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X34Y48         FDRE                                         r  scan_0/store_scanwdata_reg[10]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.064     0.168    scan_0/store_scanwdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.356ns (31.949%)  route 0.758ns (68.051%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.637    -0.413    Idecode32_0/CLK
    SLICE_X17Y40         FDRE                                         r  Idecode32_0/register_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.272 r  Idecode32_0/register_reg[11][6]/Q
                         net (fo=2, routed)           0.151    -0.121    Idecode32_0/register_reg[11]_11[6]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.076 r  Idecode32_0/store_scanwdata[6]_i_10/O
                         net (fo=1, routed)           0.000    -0.076    Idecode32_0/store_scanwdata[6]_i_10_n_0
    SLICE_X16Y40         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.014 r  Idecode32_0/store_scanwdata_reg[6]_i_4/O
                         net (fo=1, routed)           0.165     0.151    Idecode32_0/store_scanwdata_reg[6]_i_4_n_0
    SLICE_X20Y40         LUT6 (Prop_lut6_I3_O)        0.108     0.259 r  Idecode32_0/store_scanwdata[6]_i_1/O
                         net (fo=7, routed)           0.442     0.701    scan_0/scanwdata[6]
    SLICE_X34Y49         FDRE                                         r  scan_0/store_scanwdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X34Y49         FDRE                                         r  scan_0/store_scanwdata_reg[6]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.075     0.179    scan_0/store_scanwdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[29][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.382ns (32.196%)  route 0.804ns (67.804%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.574    -0.477    Idecode32_0/CLK
    SLICE_X12Y50         FDRE                                         r  Idecode32_0/register_reg[29][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  Idecode32_0/register_reg[29][24]/Q
                         net (fo=2, routed)           0.201    -0.111    Idecode32_0/register_reg[29]_29[24]
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.066 r  Idecode32_0/store_scanwdata[24]_i_7/O
                         net (fo=1, routed)           0.000    -0.066    Idecode32_0/store_scanwdata[24]_i_7_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.001 r  Idecode32_0/store_scanwdata_reg[24]_i_2/O
                         net (fo=1, routed)           0.140     0.139    Idecode32_0/store_scanwdata_reg[24]_i_2_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I0_O)        0.108     0.247 r  Idecode32_0/store_scanwdata[24]_i_1/O
                         net (fo=7, routed)           0.463     0.710    scan_0/scanwdata[24]
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[24]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.072     0.176    scan_0/store_scanwdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[13][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.358ns (32.084%)  route 0.758ns (67.916%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.640    -0.410    Idecode32_0/CLK
    SLICE_X11Y47         FDRE                                         r  Idecode32_0/register_reg[13][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.269 r  Idecode32_0/register_reg[13][25]/Q
                         net (fo=2, routed)           0.152    -0.117    Idecode32_0/register_reg[13]_13[25]
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.072 r  Idecode32_0/store_scanwdata[25]_i_11/O
                         net (fo=1, routed)           0.000    -0.072    Idecode32_0/store_scanwdata[25]_i_11_n_0
    SLICE_X10Y47         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.008 r  Idecode32_0/store_scanwdata_reg[25]_i_4/O
                         net (fo=1, routed)           0.108     0.100    Idecode32_0/store_scanwdata_reg[25]_i_4_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I3_O)        0.108     0.208 r  Idecode32_0/store_scanwdata[25]_i_1/O
                         net (fo=7, routed)           0.498     0.706    scan_0/scanwdata[25]
    SLICE_X34Y49         FDRE                                         r  scan_0/store_scanwdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X34Y49         FDRE                                         r  scan_0/store_scanwdata_reg[25]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.060     0.164    scan_0/store_scanwdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[24][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.356ns (31.062%)  route 0.790ns (68.938%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.638    -0.412    Idecode32_0/CLK
    SLICE_X15Y40         FDRE                                         r  Idecode32_0/register_reg[24][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.271 r  Idecode32_0/register_reg[24][5]/Q
                         net (fo=2, routed)           0.203    -0.068    Idecode32_0/register_reg[24]_24[5]
    SLICE_X15Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.023 r  Idecode32_0/store_scanwdata[5]_i_6/O
                         net (fo=1, routed)           0.000    -0.023    Idecode32_0/store_scanwdata[5]_i_6_n_0
    SLICE_X15Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     0.039 r  Idecode32_0/store_scanwdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.140     0.180    Idecode32_0/store_scanwdata_reg[5]_i_2_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.108     0.288 r  Idecode32_0/store_scanwdata[5]_i_1/O
                         net (fo=8, routed)           0.446     0.734    scan_0/scanwdata[5]
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.909    -0.182    scan_0/CLK
    SLICE_X39Y48         FDRE                                         r  scan_0/store_scanwdata_reg[5]/C
                         clock pessimism              0.089    -0.093    
                         clock uncertainty            0.196     0.103    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.076     0.179    scan_0/store_scanwdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[23][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.359ns (30.635%)  route 0.813ns (69.365%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.636    -0.414    Idecode32_0/CLK
    SLICE_X25Y41         FDRE                                         r  Idecode32_0/register_reg[23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  Idecode32_0/register_reg[23][4]/Q
                         net (fo=2, routed)           0.229    -0.044    Idecode32_0/register_reg[23]_23[4]
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.001 r  Idecode32_0/store_scanwdata[4]_i_9/O
                         net (fo=1, routed)           0.000     0.001    Idecode32_0/store_scanwdata[4]_i_9_n_0
    SLICE_X23Y41         MUXF7 (Prop_muxf7_I1_O)      0.065     0.066 r  Idecode32_0/store_scanwdata_reg[4]_i_3/O
                         net (fo=1, routed)           0.197     0.263    Idecode32_0/store_scanwdata_reg[4]_i_3_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I1_O)        0.108     0.371 r  Idecode32_0/store_scanwdata[4]_i_1/O
                         net (fo=7, routed)           0.387     0.758    scan_0/scanwdata[4]
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X35Y48         FDRE                                         r  scan_0/store_scanwdata_reg[4]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.071     0.175    scan_0/store_scanwdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.359ns (30.598%)  route 0.814ns (69.402%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.181ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.636    -0.414    Idecode32_0/CLK
    SLICE_X24Y41         FDRE                                         r  Idecode32_0/register_reg[5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  Idecode32_0/register_reg[5][15]/Q
                         net (fo=2, routed)           0.214    -0.059    Idecode32_0/register_reg[5]_5[15]
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.014 r  Idecode32_0/store_scanwdata[15]_i_13/O
                         net (fo=1, routed)           0.000    -0.014    Idecode32_0/store_scanwdata[15]_i_13_n_0
    SLICE_X24Y40         MUXF7 (Prop_muxf7_I1_O)      0.065     0.051 r  Idecode32_0/store_scanwdata_reg[15]_i_5/O
                         net (fo=1, routed)           0.231     0.282    Idecode32_0/store_scanwdata_reg[15]_i_5_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I5_O)        0.108     0.390 r  Idecode32_0/store_scanwdata[15]_i_1/O
                         net (fo=6, routed)           0.369     0.759    scan_0/scanwdata[15]
    SLICE_X37Y48         FDRE                                         r  scan_0/store_scanwdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=60, routed)          0.910    -0.181    scan_0/CLK
    SLICE_X37Y48         FDRE                                         r  scan_0/store_scanwdata_reg[15]/C
                         clock pessimism              0.089    -0.092    
                         clock uncertainty            0.196     0.104    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.066     0.170    scan_0/store_scanwdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.589    





