Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 16:52:56 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file slack.rpt
| Design       : fire4_5_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 biasing_wire_reg[0][31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ofm_5_reg[26][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.070ns (38.796%)  route 1.688ns (61.204%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2437, unset)         0.508     0.508    clk
    SLICE_X99Y131        FDRE                                         r  biasing_wire_reg[0][31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y131        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  biasing_wire_reg[0][31]_rep/Q
                         net (fo=158, estimated)      1.255     1.979    genblk1[26].mac_i/ofm_5_reg[26][3]_i_4_0
    SLICE_X66Y144        LUT2 (Prop_lut2_I1_O)        0.043     2.022 r  genblk1[26].mac_i/ofm_5[26][3]_i_6/O
                         net (fo=1, routed)           0.000     2.022    genblk1[26].mac_i/ofm_5[26][3]_i_6_n_0
    SLICE_X66Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.260 r  genblk1[26].mac_i/ofm_5_reg[26][3]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     2.260    genblk1[26].mac_i/ofm_5_reg[26][3]_i_4_n_0
    SLICE_X66Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.310 r  genblk1[26].mac_i/ofm_5_reg[26][3]_i_3/CO[3]
                         net (fo=1, estimated)        0.000     2.310    genblk1[26].mac_i/ofm_5_reg[26][3]_i_3_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.360 r  genblk1[26].mac_i/ofm_5_reg[26][3]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.360    genblk1[26].mac_i/ofm_5_reg[26][3]_i_2_n_0
    SLICE_X66Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.410 r  genblk1[26].mac_i/ofm_5_reg[26][3]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.410    genblk1[26].mac_i/ofm_5_reg[26][3]_i_1_n_0
    SLICE_X66Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.460 r  genblk1[26].mac_i/ofm_5_reg[26][7]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.460    genblk1[26].mac_i/ofm_5_reg[26][7]_i_1_n_0
    SLICE_X66Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.510 r  genblk1[26].mac_i/ofm_5_reg[26][11]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.510    genblk1[26].mac_i/ofm_5_reg[26][11]_i_1_n_0
    SLICE_X66Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.560 r  genblk1[26].mac_i/ofm_5_reg[26][14]_i_1/CO[3]
                         net (fo=1, estimated)        0.000     2.560    genblk1[26].mac_i/ofm_5_reg[26][14]_i_1_n_0
    SLICE_X66Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.712 r  genblk1[26].mac_i/ofm_5_reg[26][15]_i_2/O[1]
                         net (fo=2, estimated)        0.192     2.904    ofmw2[26][31]
    SLICE_X67Y151        LUT2 (Prop_lut2_I1_O)        0.121     3.025 r  ofm_5[26][15]_i_1/O
                         net (fo=16, estimated)       0.241     3.266    ofm_5[26][15]_i_1_n_0
    SLICE_X67Y150        FDRE                                         r  ofm_5_reg[26][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=2437, unset)         0.483     3.483    clk
    SLICE_X67Y150        FDRE                                         r  ofm_5_reg[26][10]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    SLICE_X67Y150        FDRE (Setup_fdre_C_R)       -0.295     3.152    ofm_5_reg[26][10]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                 -0.114    




