{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669870528381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669870528394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:55:28 2022 " "Processing started: Wed Nov 30 22:55:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669870528394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870528394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parabrisa -c parabrisa " "Command: quartus_map --read_settings_files=on --write_settings_files=off parabrisa -c parabrisa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870528394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669870529659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669870529659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parabrisa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parabrisa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parabrisa-behavioral " "Found design unit 1: parabrisa-behavioral" {  } { { "parabrisa.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546613 ""} { "Info" "ISGN_ENTITY_NAME" "1 parabrisa " "Found entity 1: parabrisa" {  } { { "parabrisa.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870546613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arqmov " "Found design unit 1: movimiento-arqmov" {  } { { "movimiento.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/movimiento.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546623 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/movimiento.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870546623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arqdivf " "Found design unit 1: divf-arqdivf" {  } { { "divf.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/divf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546635 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/divf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870546635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arqsenal " "Found design unit 1: senal-arqsenal" {  } { { "senal.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/senal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546648 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/senal.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870546648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-arqromlcd " "Found design unit 1: rom-arqromlcd" {  } { { "output_files/rom.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/output_files/rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546659 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "output_files/rom.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/output_files/rom.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870546659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonicos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonicos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonicos-arqsonicos " "Found design unit 1: sonicos-arqsonicos" {  } { { "sonicos.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/sonicos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546663 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonicos " "Found entity 1: sonicos" {  } { { "sonicos.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/sonicos.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669870546663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870546663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parabrisa " "Elaborating entity \"parabrisa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669870546753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u1\"" {  } { { "parabrisa.vhd" "u1" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669870546777 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num2 divf.vhd(18) " "VHDL Signal Declaration warning at divf.vhd(18): used explicit default value for signal \"num2\" because signal was never assigned a value" {  } { { "divf.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/divf.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669870546778 "|parabrisa|divf:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u2 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u2\"" {  } { { "parabrisa.vhd" "u2" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669870546781 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "num2 divf.vhd(18) " "VHDL Signal Declaration warning at divf.vhd(18): used explicit default value for signal \"num2\" because signal was never assigned a value" {  } { { "divf.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/divf.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669870546784 "|parabrisa|divf:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u3 A:arqsenal " "Elaborating entity \"senal\" using architecture \"A:arqsenal\" for hierarchy \"senal:u3\"" {  } { { "parabrisa.vhd" "u3" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669870546786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u4 A:arqmov " "Elaborating entity \"movimiento\" using architecture \"A:arqmov\" for hierarchy \"movimiento:u4\"" {  } { { "parabrisa.vhd" "u4" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669870546794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom rom:u5 A:arqromlcd " "Elaborating entity \"rom\" using architecture \"A:arqromlcd\" for hierarchy \"rom:u5\"" {  } { { "parabrisa.vhd" "u5" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669870546800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sonicos sonicos:u6 A:arqsonicos " "Elaborating entity \"sonicos\" using architecture \"A:arqsonicos\" for hierarchy \"sonicos:u6\"" {  } { { "parabrisa.vhd" "u6" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/parabrisa.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669870546808 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reversa sonicos.vhd(115) " "VHDL Process Statement warning at sonicos.vhd(115): signal \"reversa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sonicos.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/sonicos.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669870546817 "|parabrisa|sonicos:u6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reversa sonicos.vhd(137) " "VHDL Process Statement warning at sonicos.vhd(137): signal \"reversa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sonicos.vhd" "" { Text "C:/Users/ABACIT/Documents/quartus/vlsi/proyecto02/sonicos.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669870546817 "|parabrisa|sonicos:u6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669870547767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669870548551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669870548551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669870548639 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669870548639 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669870548639 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669870548639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669870548660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 22:55:48 2022 " "Processing ended: Wed Nov 30 22:55:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669870548660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669870548660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669870548660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669870548660 ""}
