<stg><name>EphemeralSecretAgreement_A.1_Outline_VITIS_LOOP_261_3</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="33" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_284 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_284"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %npts_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %npts_1

]]></Node>
<StgValue><ssdm name="npts_1_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %t1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %t0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln230 = store i32 0, i32 %i_284

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln261 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i32 %i_284

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:1 %icmp_ln261 = icmp_eq  i32 %i, i32 %npts_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln261"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %add_ln261 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln261"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln261 = br i1 %icmp_ln261, void %for.inc.split, void %for.inc89.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64">
<![CDATA[
for.inc.split:1 %call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:21 %store_ln230 = store i32 %add_ln261, i32 %i_284

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln261" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.inc89.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64">
<![CDATA[
for.inc.split:1 %call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:2 %call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:2 %call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:3 %call_ln118 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:3 %call_ln118 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:4 %call_ln119 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.inc.split:4 %call_ln119 = call void @fpsub503.144, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:5 %call_ln67 = call void @fp2mul503_mont.78, i64 %t0, i64 %coeff, i9 128, i64 %pts_X, i32 %i, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:5 %call_ln67 = call void @fp2mul503_mont.78, i64 %t0, i64 %coeff, i9 128, i64 %pts_X, i32 %i, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:6 %call_ln68 = call void @fp2mul503_mont.78, i64 %t1, i64 %coeff, i9 256, i64 %pts_Z, i32 %i, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="58" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="9" op_4_bw="64" op_5_bw="32" op_6_bw="64" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:6 %call_ln68 = call void @fp2mul503_mont.78, i64 %t1, i64 %coeff, i9 256, i64 %pts_Z, i32 %i, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="59" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:7 %call_ln69 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="60" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:7 %call_ln69 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="61" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:8 %call_ln70 = call void @fp2mul503_mont.7, i64 %t0, i64 %coeff, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="62" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0">
<![CDATA[
for.inc.split:9 %call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="63" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:8 %call_ln70 = call void @fp2mul503_mont.7, i64 %t0, i64 %coeff, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="64" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0">
<![CDATA[
for.inc.split:9 %call_ln111 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %t1, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="65" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0">
<![CDATA[
for.inc.split:10 %call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="66" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="1" op_9_bw="64" op_10_bw="0">
<![CDATA[
for.inc.split:10 %call_ln112 = call void @fpadd503.150, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %t1, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="67" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="0">
<![CDATA[
for.inc.split:11 %call_ln118 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="68" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0">
<![CDATA[
for.inc.split:13 %call_ln73 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="69" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="0">
<![CDATA[
for.inc.split:11 %call_ln118 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 0, i64 %pts_Z, i32 %i, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="70" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0">
<![CDATA[
for.inc.split:13 %call_ln73 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="71" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="0">
<![CDATA[
for.inc.split:12 %call_ln119 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="72" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="32" op_6_bw="1" op_7_bw="64" op_8_bw="0">
<![CDATA[
for.inc.split:12 %call_ln119 = call void @fpsub503.144.275, i64 %pts_X, i32 %i, i1 1, i64 %pts_Z, i32 %i, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="73" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.split:14 %call_ln74 = call void @fp2sqr503_mont.136.1, i64 %pts_Z, i32 %i, i64 %p503x2_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>

<operation id="74" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="1" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:15 %call_ln111 = call void @fpadd503.149, i64 %t1, i1 0, i64 %t0, i1 0, i64 %pts_X, i32 %i, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="75" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="0">
<![CDATA[
for.inc.split:14 %call_ln74 = call void @fp2sqr503_mont.136.1, i64 %pts_Z, i32 %i, i64 %p503x2_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>

<operation id="76" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="1" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:15 %call_ln111 = call void @fpadd503.149, i64 %t1, i1 0, i64 %t0, i1 0, i64 %pts_X, i32 %i, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln111"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="77" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="1" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:16 %call_ln112 = call void @fpadd503.149, i64 %t1, i1 1, i64 %t0, i1 1, i64 %pts_X, i32 %i, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="78" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="1" op_5_bw="64" op_6_bw="32" op_7_bw="1" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.split:16 %call_ln112 = call void @fpadd503.149, i64 %t1, i1 1, i64 %t0, i1 1, i64 %pts_X, i32 %i, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln112"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="79" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="1" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:17 %call_ln118 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="80" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="0">
<![CDATA[
for.inc.split:19 %call_ln77 = call void @fp2mul503_mont.133.1, i64 %pts_X, i32 %i, i64 %t1, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="81" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="1" op_6_bw="64" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:17 %call_ln118 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 0, i64 %t0, i1 0, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln118"/></StgValue>
</operation>

<operation id="82" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="0">
<![CDATA[
for.inc.split:19 %call_ln77 = call void @fp2mul503_mont.133.1, i64 %pts_X, i32 %i, i64 %t1, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="83" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="1" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:18 %call_ln119 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="84" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="1" op_4_bw="64" op_5_bw="1" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:18 %call_ln119 = call void @fpsub503.144.1, i64 %pts_Z, i32 %i, i1 1, i64 %t0, i1 1, i64 %p503x2_1

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="85" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.split:20 %call_ln78 = call void @fp2mul503_mont.133.1, i64 %pts_Z, i32 %i, i64 %t0, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="86" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln261 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln261"/></StgValue>
</operation>

<operation id="87" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.split:20 %call_ln78 = call void @fp2mul503_mont.133.1, i64 %pts_Z, i32 %i, i64 %t0, i64 %p503_1, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln78"/></StgValue>
</operation>

<operation id="88" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:22 %br_ln261 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
