
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045808                       # Number of seconds simulated
sim_ticks                                 45807572000                       # Number of ticks simulated
final_tick                                45807572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117919                       # Simulator instruction rate (inst/s)
host_op_rate                                   215841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54015672                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216408                       # Number of bytes of host memory used
host_seconds                                   848.04                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             58944                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           8721984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8780928                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        58944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           58944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      8370880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           8370880                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                921                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             136281                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                137202                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          130795                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               130795                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1286774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            190404853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               191691627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1286774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1286774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         182740094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              182740094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         182740094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1286774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           190404853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              374431721                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         189919                       # number of replacements
system.l2.tagsinuse                        998.573742                       # Cycle average of tags in use
system.l2.total_refs                            86528                       # Total number of references to valid blocks.
system.l2.sampled_refs                         190939                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.453171                       # Average number of references to valid blocks.
system.l2.warmup_cycle                     6543321000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           622.884893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             121.807644                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             253.881205                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.608286                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.118953                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.247931                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.975170                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70747                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 3748                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   74495                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           135635                       # number of Writeback hits
system.l2.Writeback_hits::total                135635                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   935                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70747                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  4683                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75430                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70747                       # number of overall hits
system.l2.overall_hits::cpu.data                 4683                       # number of overall hits
system.l2.overall_hits::total                   75430                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                921                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              66420                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 67341                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            69861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69861                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 921                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              136281                       # number of demand (read+write) misses
system.l2.demand_misses::total                 137202                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                921                       # number of overall misses
system.l2.overall_misses::cpu.data             136281                       # number of overall misses
system.l2.overall_misses::total                137202                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     49335000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   3783874500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3833209500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   3634360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3634360500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      49335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7418235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7467570000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     49335000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7418235000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7467570000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141836                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       135635                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            135635                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70796                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71668                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            140964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               212632                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71668                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           140964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              212632                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.946585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.474781                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.986793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986793                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012851                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.966779                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.645256                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012851                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.966779                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.645256                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53566.775244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56968.902439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56922.372700                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52022.738008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52022.738008                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53566.775244                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54433.376626                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54427.559365                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53566.775244                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54433.376626                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54427.559365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               130795                       # number of writebacks
system.l2.writebacks::total                    130795                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           921                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         66420                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            67341                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        69861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69861                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         136281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            137202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        136281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           137202                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     38106000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   2976048000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3014154000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2794970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2794970000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38106000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5771018000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5809124000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38106000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5771018000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5809124000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012851                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.946585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.474781                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.986793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986793                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.966779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.645256                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.966779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.645256                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41374.592834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44806.504065                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 44759.566980                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40007.586493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40007.586493                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41374.592834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42346.460622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42339.936736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41374.592834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42346.460622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42339.936736                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22181077                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22181077                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1201178                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13625230                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12743097                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.525739                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         91615145                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21070137                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      131061586                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22181077                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12743097                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      39333634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6880756                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               25086793                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            85                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  18873998                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                391813                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           91114702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.655433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.452879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 52813629     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1757996      1.93%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2308791      2.53%     62.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2715092      2.98%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2133390      2.34%     67.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2571284      2.82%     70.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2989242      3.28%     73.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2499531      2.74%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21325747     23.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             91114702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.242111                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.430567                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 26325583                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21685512                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  34172571                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3306998                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5624038                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              236659273                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5624038                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28834859                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5547401                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7478                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34708555                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              16392371                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              231179133                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1596821                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10811778                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               3355240                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           252989254                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             549967523                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        391211704                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         158755819                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 51350229                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                127                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            120                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  28197362                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26788497                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13841040                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2663975                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           399470                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  223532144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 219                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 209837172                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2089716                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        39828628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     45450367                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            133                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      91114702                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.303000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.689395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15570211     17.09%     17.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21238796     23.31%     40.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12112077     13.29%     53.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16312846     17.90%     71.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16322234     17.91%     89.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7591963      8.33%     97.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1584129      1.74%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              377409      0.41%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5037      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        91114702                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                22382738     37.34%     37.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              37351940     62.32%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 149370      0.25%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 54941      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            446671      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             125054276     59.60%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            46140343     21.99%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25491635     12.15%     93.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12704247      6.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              209837172                       # Type of FU issued
system.cpu.iq.rate                           2.290420                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    59938989                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.285645                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          418171190                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         188404423                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    149476765                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           154646558                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74958017                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57495995                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              173757204                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                95572286                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2774278                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5358377                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        13983                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1456                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2715447                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         63523                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5624038                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  287372                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 24039                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           223532363                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            916464                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26788497                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13841040                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                125                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     74                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1456                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         744021                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       532722                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1276743                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             207815049                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25020296                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2022120                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37515200                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18761143                       # Number of branches executed
system.cpu.iew.exec_stores                   12494904                       # Number of stores executed
system.cpu.iew.exec_rate                     2.268348                       # Inst execution rate
system.cpu.iew.wb_sent                      207224030                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     206972760                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 148873946                       # num instructions producing a value
system.cpu.iew.wb_consumers                 243282504                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.259154                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.611939                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        40490016                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1201191                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     85490664                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.141080                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.518457                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25713381     30.08%     30.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24437113     28.58%     58.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9969167     11.66%     70.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7505896      8.78%     79.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3668270      4.29%     83.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2101122      2.46%     85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1929362      2.26%     88.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1936499      2.27%     90.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8229854      9.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     85490664                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               8229854                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    300793148                       # The number of ROB reads
system.cpu.rob.rob_writes                   452695819                       # The number of ROB writes
system.cpu.timesIdled                           45525                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          500443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.916151                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.916151                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.091523                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.091523                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                308652926                       # number of integer regfile reads
system.cpu.int_regfile_writes               173849091                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  98124069                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 53246812                       # number of floating regfile writes
system.cpu.misc_regfile_reads                80561318                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71167                       # number of replacements
system.cpu.icache.tagsinuse                458.758143                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18794631                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71668                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 262.245786                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     458.758143                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.896012                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.896012                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18794631                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18794631                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18794631                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18794631                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18794631                       # number of overall hits
system.cpu.icache.overall_hits::total        18794631                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79367                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79367                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79367                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79367                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79367                       # number of overall misses
system.cpu.icache.overall_misses::total         79367                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1030587500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1030587500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1030587500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1030587500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1030587500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1030587500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18873998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18873998                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18873998                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18873998                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18873998                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18873998                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004205                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004205                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12985.088261                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12985.088261                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12985.088261                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12985.088261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12985.088261                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12985.088261                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7699                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7699                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7699                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7699                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7699                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7699                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71668                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71668                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71668                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71668                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71668                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71668                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    828484500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    828484500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    828484500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    828484500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    828484500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    828484500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003797                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003797                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003797                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003797                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003797                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11560.033767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11560.033767                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11560.033767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11560.033767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11560.033767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11560.033767                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 140452                       # number of replacements
system.cpu.dcache.tagsinuse                503.209048                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33158631                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 140964                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 235.227654                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             2839767000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     503.209048                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.982830                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.982830                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22103845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22103845                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054786                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33158631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33158631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33158631                       # number of overall hits
system.cpu.dcache.overall_hits::total        33158631                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        97409                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97409                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70804                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70804                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       168213                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168213                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       168213                       # number of overall misses
system.cpu.dcache.overall_misses::total        168213                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5280944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5280944000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3856199998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3856199998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   9137143998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9137143998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   9137143998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9137143998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22201254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22201254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33326844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33326844                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33326844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33326844                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004388                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006364                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005047                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54214.128058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54214.128058                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54463.024660                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54463.024660                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54318.893296                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54318.893296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54318.893296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54318.893296                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       736574                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.946838                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       135635                       # number of writebacks
system.cpu.dcache.writebacks::total            135635                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        27241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27241                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        27249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        27249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27249                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70168                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70796                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       140964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       140964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       140964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       140964                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3891902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3891902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3714522998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3714522998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7606425498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7606425498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7606425498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7606425498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004230                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004230                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004230                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55465.489967                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55465.489967                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52467.978389                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52467.978389                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53960.057164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53960.057164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53960.057164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53960.057164                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
