Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Fri Jun 29 22:33:16 2018
| Host             : SURYACHANDR23CC running 64-bit major release  (build 9200)
| Command          : 
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.720  |
| Dynamic (W)              | 1.561  |
| Device Static (W)        | 0.158  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.2   |
| Junction Temperature (C) | 44.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.014 |        3 |       --- |             --- |
| Slice Logic              |     0.005 |     8557 |       --- |             --- |
|   LUT as Logic           |     0.004 |     2981 |     53200 |            5.60 |
|   CARRY4                 |    <0.001 |      176 |     13300 |            1.32 |
|   Register               |    <0.001 |     4006 |    106400 |            3.77 |
|   F7/F8 Muxes            |    <0.001 |       15 |     53200 |            0.03 |
|   LUT as Distributed RAM |    <0.001 |       18 |     17400 |            0.10 |
|   LUT as Shift Register  |    <0.001 |      179 |     17400 |            1.03 |
|   Others                 |     0.000 |      467 |       --- |             --- |
| Signals                  |     0.007 |     6155 |       --- |             --- |
| Block RAM                |     0.004 |      3.5 |       140 |            2.50 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.720 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.045 |       0.030 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.720 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------+-----------+
| Name                                                              | Power (W) |
+-------------------------------------------------------------------+-----------+
| design_1_wrapper                                                  |     1.561 |
|   design_1_i                                                      |     1.561 |
|     axi_dma_0                                                     |     0.016 |
|       U0                                                          |     0.016 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                      |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                           |     0.002 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                         |     0.013 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                       |     0.006 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                      |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                           |     0.004 |
|               I_DATA_FIFO                                         |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                       |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM               |     0.004 |
|                     inst_fifo_gen                                 |     0.004 |
|                       gconvfifo.rf                                |     0.004 |
|                         grf.rf                                    |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             gr1.rfwft                             |    <0.001 |
|                             grss.gdc.dc                           |    <0.001 |
|                               gsym_dc.dc                          |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg              |     0.004 |
|                               inst_blk_mem_gen                    |     0.004 |
|                                 gnativebmg.native_blk_mem_gen     |     0.004 |
|                                   valid.cstr                      |     0.004 |
|                                     ramloop[0].ram.r              |     0.004 |
|                                       prim_noinit.ram             |     0.004 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|             I_ADDR_CNTL                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|             I_CMD_STATUS                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                  |    <0.001 |
|               I_CMD_FIFO                                          |    <0.001 |
|             I_MSTR_PCC                                            |    <0.001 |
|             I_RD_DATA_CNTL                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                     |    <0.001 |
|             I_RESET                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                       |     0.007 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                   |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF               |    <0.001 |
|               I_DATA_FIFO                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                       |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM               |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             gr1.rfwft                             |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg              |    <0.001 |
|                               inst_blk_mem_gen                    |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen     |    <0.001 |
|                                   valid.cstr                      |    <0.001 |
|                                     ramloop[0].ram.r              |    <0.001 |
|                                       prim_noinit.ram             |    <0.001 |
|               I_XD_FIFO                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                   |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM               |    <0.001 |
|                     inst_fifo_gen                                 |    <0.001 |
|                       gconvfifo.rf                                |    <0.001 |
|                         grf.rf                                    |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                |    <0.001 |
|                             grhf.rhf                              |    <0.001 |
|                             grss.gdc.dc                           |    <0.001 |
|                               gsym_dc.dc                          |    <0.001 |
|                             grss.rsts                             |    <0.001 |
|                             rpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                |    <0.001 |
|                             gwss.wsts                             |    <0.001 |
|                             wpntr                                 |    <0.001 |
|                           gntv_or_sync_fifo.mem                   |    <0.001 |
|                             gdm.dm                                |    <0.001 |
|                               RAM_reg_0_7_0_5                     |    <0.001 |
|                               RAM_reg_0_7_6_8                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                 |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                  |     0.001 |
|                 I_MSSAI_SKID_BUF                                  |    <0.001 |
|                 I_TSTRB_FIFO                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                     |    <0.001 |
|                       DYNSHREG_F_I                                |    <0.001 |
|                 SLICE_INSERTION                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|             I_ADDR_CNTL                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|             I_CMD_STATUS                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                  |    <0.001 |
|               I_CMD_FIFO                                          |    <0.001 |
|             I_RESET                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                  |    <0.001 |
|             I_WR_DATA_CNTL                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                       |    <0.001 |
|                     DYNSHREG_F_I                                  |    <0.001 |
|         I_RST_MODULE                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                              |    <0.001 |
|           REG_HRD_RST                                             |    <0.001 |
|           REG_HRD_RST_OUT                                         |    <0.001 |
|     axi_interconnect_0                                            |     0.005 |
|       s00_couplers                                                |     0.004 |
|         auto_pc                                                   |     0.004 |
|           inst                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                  |     0.004 |
|               RD.ar_channel_0                                     |    <0.001 |
|                 ar_cmd_fsm_0                                      |    <0.001 |
|                 cmd_translator_0                                  |    <0.001 |
|                   incr_cmd_0                                      |    <0.001 |
|                   wrap_cmd_0                                      |    <0.001 |
|               RD.r_channel_0                                      |    <0.001 |
|                 rd_data_fifo_0                                    |    <0.001 |
|                 transaction_fifo_0                                |    <0.001 |
|               SI_REG                                              |     0.001 |
|                 ar_pipe                                           |    <0.001 |
|                 aw_pipe                                           |    <0.001 |
|                 b_pipe                                            |    <0.001 |
|                 r_pipe                                            |    <0.001 |
|               WR.aw_channel_0                                     |    <0.001 |
|                 aw_cmd_fsm_0                                      |    <0.001 |
|                 cmd_translator_0                                  |    <0.001 |
|                   incr_cmd_0                                      |    <0.001 |
|                   wrap_cmd_0                                      |    <0.001 |
|               WR.b_channel_0                                      |    <0.001 |
|                 bid_fifo_0                                        |    <0.001 |
|                 bresp_fifo_0                                      |    <0.001 |
|       xbar                                                        |    <0.001 |
|         inst                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                |    <0.001 |
|             addr_arbiter_inst                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                          |    <0.001 |
|             reg_slice_r                                           |    <0.001 |
|             splitter_ar                                           |    <0.001 |
|             splitter_aw                                           |    <0.001 |
|     axi_interconnect_1                                            |     0.003 |
|       m00_couplers                                                |     0.002 |
|         auto_pc                                                   |     0.002 |
|           inst                                                    |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                          |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                 |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                           |    <0.001 |
|                   inst                                            |    <0.001 |
|                     fifo_gen_inst                                 |    <0.001 |
|                       inst_fifo_gen                               |    <0.001 |
|                         gconvfifo.rf                              |    <0.001 |
|                           grf.rf                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd              |    <0.001 |
|                               gr1.rfwft                           |    <0.001 |
|                               grss.rsts                           |    <0.001 |
|                               rpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr              |    <0.001 |
|                               gwss.wsts                           |    <0.001 |
|                               wpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                 |    <0.001 |
|                               gdm.dm                              |    <0.001 |
|                                 RAM_reg_0_31_0_0                  |    <0.001 |
|                             rstblk                                |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst               |    <0.001 |
|               USE_WRITE.write_addr_inst                           |     0.001 |
|                 USE_BURSTS.cmd_queue                              |    <0.001 |
|                   inst                                            |    <0.001 |
|                     fifo_gen_inst                                 |    <0.001 |
|                       inst_fifo_gen                               |    <0.001 |
|                         gconvfifo.rf                              |    <0.001 |
|                           grf.rf                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd              |    <0.001 |
|                               gr1.rfwft                           |    <0.001 |
|                               grss.rsts                           |    <0.001 |
|                               rpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr              |    <0.001 |
|                               gwss.wsts                           |    <0.001 |
|                               wpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                 |    <0.001 |
|                               gdm.dm                              |    <0.001 |
|                                 RAM_reg_0_31_0_4                  |    <0.001 |
|                             rstblk                                |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                         |    <0.001 |
|                   inst                                            |    <0.001 |
|                     fifo_gen_inst                                 |    <0.001 |
|                       inst_fifo_gen                               |    <0.001 |
|                         gconvfifo.rf                              |    <0.001 |
|                           grf.rf                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd              |    <0.001 |
|                               gr1.rfwft                           |    <0.001 |
|                               grss.rsts                           |    <0.001 |
|                               rpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr              |    <0.001 |
|                               gwss.wsts                           |    <0.001 |
|                               wpntr                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                 |    <0.001 |
|                               gdm.dm                              |    <0.001 |
|                                 RAM_reg_0_31_0_4                  |    <0.001 |
|                             rstblk                                |    <0.001 |
|               USE_WRITE.write_data_inst                           |    <0.001 |
|       xbar                                                        |     0.001 |
|         inst                                                      |     0.001 |
|           gen_samd.crossbar_samd                                  |     0.001 |
|             addr_arbiter_ar                                       |    <0.001 |
|             addr_arbiter_aw                                       |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                    |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                    |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                      |    <0.001 |
|               b_pipe                                              |    <0.001 |
|               r_pipe                                              |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                    |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                      |    <0.001 |
|               b_pipe                                              |    <0.001 |
|               r_pipe                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw      |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w        |    <0.001 |
|               wrouter_aw_fifo                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                    |    <0.001 |
|             splitter_aw_mi                                        |    <0.001 |
|     newsob_0                                                      |     0.005 |
|       inst                                                        |     0.005 |
|         newsob_CONTROL_BUS_if_U                                   |    <0.001 |
|         newsob_U                                                  |     0.004 |
|           img_0_cols_V_channel6_U                                 |    <0.001 |
|             U_FIFO_newsob_img_0_cols_V_channel6_ram               |    <0.001 |
|           img_0_cols_V_channel_U                                  |    <0.001 |
|             U_FIFO_newsob_img_0_cols_V_channel_ram                |    <0.001 |
|           img_0_data_stream_0_V_U                                 |    <0.001 |
|             U_FIFO_newsob_img_0_data_stream_0_V_ram               |    <0.001 |
|           img_0_rows_V_channel5_U                                 |    <0.001 |
|             U_FIFO_newsob_img_0_rows_V_channel5_ram               |    <0.001 |
|           img_0_rows_V_channel_U                                  |    <0.001 |
|             U_FIFO_newsob_img_0_rows_V_channel_ram                |    <0.001 |
|           img_1_data_stream_0_V_U                                 |    <0.001 |
|             U_FIFO_newsob_img_1_data_stream_0_V_ram               |    <0.001 |
|           newsob_AXIvideo2Mat_DMA_U0                              |    <0.001 |
|           newsob_Mat2AXIvideo_DMA_U0                              |    <0.001 |
|           newsob_Sobel_U0                                         |     0.004 |
|             grp_newsob_Filter2D_fu_32                             |     0.004 |
|               k_buf_0_val_3_U                                     |    <0.001 |
|                 newsob_Filter2D_k_buf_0_val_3_ram_U               |    <0.001 |
|               k_buf_0_val_4_U                                     |    <0.001 |
|                 newsob_Filter2D_k_buf_0_val_3_ram_U               |    <0.001 |
|               k_buf_0_val_5_U                                     |    <0.001 |
|                 newsob_Filter2D_k_buf_0_val_3_ram_U               |    <0.001 |
|     proc_sys_reset_0                                              |    <0.001 |
|       U0                                                          |    <0.001 |
|         EXT_LPF                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                               |    <0.001 |
|         SEQ                                                       |    <0.001 |
|           SEQ_COUNTER                                             |    <0.001 |
|     processing_system7_0                                          |     1.532 |
|       inst                                                        |     1.532 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                           |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                           |     0.000 |
+-------------------------------------------------------------------+-----------+


