

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 1823 clock pin(s) of sequential element(s)
0 instances converted, 1823 sequential instances remain driven by gated/generated clocks

====================================================== Non-Gated/Non-Generated Clocks =======================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                                   
---------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0011       MAC_MII_TX_CLK                         port                   1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
@K:CKID0012       m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0     BIBUF                  1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
@K:CKID0013       MAC_MII_RX_CLK                         port                   1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
=============================================================================================================================================
========================================================================================================================================= Gated/Generated Clocks =========================================================================================================================================
Clock Tree ID     Driving Element                                                                                          Drive Element Type     Fanout     Sample Instance                                                                   Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_1_i                                        CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                            No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       CommsFPGA_top_0.MANCHESTER_ENCODER_INST.TRANSMIT_SM.N_301_i_0_o2                                         CFG2                   3          CommsFPGA_top_0.N_1304_i_rs                                                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       m2s010_som_sb_0.CCC_0.CCC_INST                                                                           CCC                    774        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0004       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    632        CommsFPGA_top_0.RX_FIFO_RST                                                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       CommsFPGA_top_0.BIT_CLK                                                                                  SLE                    305        CommsFPGA_top_0.byte_clk_en                                                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                       MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0007       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                                RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                        No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       CommsFPGA_CCC_0.CCC_INST                                                                                 CCC                    4          CommsFPGA_top_0.BIT_CLK                                                           No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       CommsFPGA_top_0.long_reset                                                                               SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs         No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.HOLD_COL_PROC.un1_tx_collision_detect     CFG2                   1          CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision     No gated clock conversion method for cell cell:ACG4.SLE    
==========================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

