// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Conv1DMac_new_2_HH_
#define _Conv1DMac_new_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv1DMac_new_2_wcud.h"
#include "Conv1DMac_new_2_wdEe.h"
#include "Conv1DMac_new_2_weOg.h"
#include "Conv1DMac_new_2_wfYi.h"

namespace ap_rtl {

struct Conv1DMac_new_2 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<32> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;


    // Module declarations
    Conv1DMac_new_2(sc_module_name name);
    SC_HAS_PROCESS(Conv1DMac_new_2);

    ~Conv1DMac_new_2();

    sc_trace_file* mVcdFile;

    Conv1DMac_new_2_wcud* weights0_m_weights_V_U;
    Conv1DMac_new_2_wdEe* weights0_m_weights_V_1_U;
    Conv1DMac_new_2_weOg* weights0_m_weights_V_2_U;
    Conv1DMac_new_2_wfYi* weights0_m_weights_V_3_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<5> > weights0_m_weights_V_address0;
    sc_signal< sc_logic > weights0_m_weights_V_ce0;
    sc_signal< sc_lv<6> > weights0_m_weights_V_q0;
    sc_signal< sc_lv<5> > weights0_m_weights_V_1_address0;
    sc_signal< sc_logic > weights0_m_weights_V_1_ce0;
    sc_signal< sc_lv<6> > weights0_m_weights_V_1_q0;
    sc_signal< sc_lv<5> > weights0_m_weights_V_2_address0;
    sc_signal< sc_logic > weights0_m_weights_V_2_ce0;
    sc_signal< sc_lv<6> > weights0_m_weights_V_2_q0;
    sc_signal< sc_lv<5> > weights0_m_weights_V_3_address0;
    sc_signal< sc_logic > weights0_m_weights_V_3_ce0;
    sc_signal< sc_lv<6> > weights0_m_weights_V_3_q0;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten6_reg_1448;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_100_reg_1502;
    sc_signal< sc_lv<1> > tmp_100_reg_1502_pp0_iter1_reg;
    sc_signal< sc_lv<14> > indvar_flatten6_reg_221;
    sc_signal< sc_lv<6> > indvar_flatten_reg_232;
    sc_signal< sc_lv<4> > nm_reg_243;
    sc_signal< sc_lv<2> > sf_reg_254;
    sc_signal< sc_lv<1> > exitcond_flatten6_fu_551_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > indvar_flatten_next6_fu_557_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > newSel57_cast_mid2_fu_825_p3;
    sc_signal< sc_lv<6> > newSel57_cast_mid2_reg_1457;
    sc_signal< sc_lv<6> > newSel57_cast_mid2_reg_1457_pp0_iter1_reg;
    sc_signal< sc_lv<6> > newSel71_cast_mid2_fu_871_p3;
    sc_signal< sc_lv<6> > newSel71_cast_mid2_reg_1462;
    sc_signal< sc_lv<6> > newSel71_cast_mid2_reg_1462_pp0_iter1_reg;
    sc_signal< sc_lv<6> > newSel85_cast_mid2_fu_935_p3;
    sc_signal< sc_lv<6> > newSel85_cast_mid2_reg_1467;
    sc_signal< sc_lv<6> > newSel85_cast_mid2_reg_1467_pp0_iter1_reg;
    sc_signal< sc_lv<6> > newSel99_cast_mid2_fu_975_p3;
    sc_signal< sc_lv<6> > newSel99_cast_mid2_reg_1472;
    sc_signal< sc_lv<6> > newSel99_cast_mid2_reg_1472_pp0_iter1_reg;
    sc_signal< sc_lv<4> > nm_mid2_fu_983_p3;
    sc_signal< sc_lv<1> > tmp_100_fu_1013_p2;
    sc_signal< sc_lv<2> > sf_2_fu_1019_p2;
    sc_signal< sc_lv<6> > indvar_flatten_next_fu_1031_p3;
    sc_signal< sc_lv<14> > tmp_89_fu_1047_p2;
    sc_signal< sc_lv<14> > tmp_89_reg_1516;
    sc_signal< sc_lv<7> > tmp_90_reg_1522;
    sc_signal< sc_lv<1> > p_s_fu_1067_p2;
    sc_signal< sc_lv<1> > p_s_reg_1527;
    sc_signal< sc_lv<14> > tmp_184_1_fu_1077_p2;
    sc_signal< sc_lv<14> > tmp_184_1_reg_1532;
    sc_signal< sc_lv<7> > tmp_94_reg_1538;
    sc_signal< sc_lv<1> > p_1_fu_1097_p2;
    sc_signal< sc_lv<1> > p_1_reg_1543;
    sc_signal< sc_lv<14> > tmp_184_2_fu_1107_p2;
    sc_signal< sc_lv<14> > tmp_184_2_reg_1548;
    sc_signal< sc_lv<7> > tmp_96_reg_1554;
    sc_signal< sc_lv<1> > p_2_fu_1127_p2;
    sc_signal< sc_lv<1> > p_2_reg_1559;
    sc_signal< sc_lv<14> > tmp_184_3_fu_1137_p2;
    sc_signal< sc_lv<14> > tmp_184_3_reg_1564;
    sc_signal< sc_lv<7> > tmp_98_reg_1570;
    sc_signal< sc_lv<1> > p_3_fu_1157_p2;
    sc_signal< sc_lv<1> > p_3_reg_1575;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<64> > tmp_88_fu_1005_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > macRegisters_0_V_4_fu_140;
    sc_signal< sc_lv<8> > macRegisters_0_V_fu_1225_p2;
    sc_signal< sc_lv<8> > macRegisters_1_V_4_fu_144;
    sc_signal< sc_lv<8> > macRegisters_1_V_fu_1269_p2;
    sc_signal< sc_lv<8> > macRegisters_2_V_4_fu_148;
    sc_signal< sc_lv<8> > macRegisters_2_V_fu_1313_p2;
    sc_signal< sc_lv<8> > macRegisters_3_V_4_fu_152;
    sc_signal< sc_lv<8> > macRegisters_3_V_fu_1357_p2;
    sc_signal< sc_lv<3> > tmp_fu_289_p1;
    sc_signal< sc_lv<5> > p_shl_fu_293_p3;
    sc_signal< sc_lv<6> > p_shl_cast_fu_301_p1;
    sc_signal< sc_lv<6> > nm_cast1_fu_285_p1;
    sc_signal< sc_lv<1> > tmp_80_fu_347_p2;
    sc_signal< sc_lv<1> > tmp_79_fu_341_p2;
    sc_signal< sc_lv<1> > tmp_78_fu_335_p2;
    sc_signal< sc_lv<1> > tmp_77_fu_329_p2;
    sc_signal< sc_lv<1> > tmp_76_fu_323_p2;
    sc_signal< sc_lv<1> > tmp_75_fu_317_p2;
    sc_signal< sc_lv<1> > tmp_74_fu_311_p2;
    sc_signal< sc_lv<1> > tmp_81_fu_353_p2;
    sc_signal< sc_lv<6> > newSel_fu_371_p3;
    sc_signal< sc_lv<6> > newSel1_fu_379_p3;
    sc_signal< sc_lv<1> > tmp_82_fu_359_p2;
    sc_signal< sc_lv<1> > tmp_83_fu_365_p2;
    sc_signal< sc_lv<6> > newSel2_fu_387_p3;
    sc_signal< sc_lv<6> > newSel3_fu_395_p3;
    sc_signal< sc_lv<1> > or_cond_fu_411_p2;
    sc_signal< sc_lv<6> > newSel4_fu_403_p3;
    sc_signal< sc_lv<6> > newSel5_fu_417_p3;
    sc_signal< sc_lv<6> > newSel7_fu_433_p3;
    sc_signal< sc_lv<1> > tmp_84_fu_449_p2;
    sc_signal< sc_lv<6> > newSel8_fu_441_p3;
    sc_signal< sc_lv<6> > newSel9_fu_455_p3;
    sc_signal< sc_lv<6> > newSel11_fu_471_p3;
    sc_signal< sc_lv<6> > newSel12_fu_479_p3;
    sc_signal< sc_lv<6> > newSel13_fu_487_p3;
    sc_signal< sc_lv<6> > newSel14_fu_495_p3;
    sc_signal< sc_lv<6> > newSel15_fu_503_p3;
    sc_signal< sc_lv<6> > newSel16_fu_511_p3;
    sc_signal< sc_lv<6> > newSel18_fu_527_p3;
    sc_signal< sc_lv<6> > newSel93_cast_cast_fu_535_p3;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_563_p2;
    sc_signal< sc_lv<6> > tmp_s_fu_305_p2;
    sc_signal< sc_lv<6> > newSel6_fu_425_p3;
    sc_signal< sc_lv<6> > newSel10_fu_463_p3;
    sc_signal< sc_lv<6> > newSel17_fu_519_p3;
    sc_signal< sc_lv<1> > tmp_729_fu_617_p2;
    sc_signal< sc_lv<6> > newSel20_fu_609_p3;
    sc_signal< sc_lv<6> > newSel19_fu_543_p3;
    sc_signal< sc_lv<1> > tmp_359_fu_637_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_631_p2;
    sc_signal< sc_lv<4> > nm_mid_fu_569_p3;
    sc_signal< sc_lv<1> > tmp_115_mid_fu_643_p2;
    sc_signal< sc_lv<1> > tmp_360_fu_655_p2;
    sc_signal< sc_lv<4> > nm_2_fu_649_p2;
    sc_signal< sc_lv<3> > tmp_730_fu_673_p1;
    sc_signal< sc_lv<5> > p_shl_mid1_fu_677_p3;
    sc_signal< sc_lv<6> > p_shl_cast_mid1_fu_685_p1;
    sc_signal< sc_lv<6> > nm_cast1_mid1_fu_669_p1;
    sc_signal< sc_lv<6> > tmp_114_mid1_fu_689_p2;
    sc_signal< sc_lv<6> > tmp_114_mid_fu_577_p3;
    sc_signal< sc_lv<1> > tmp_320_mid1_fu_739_p2;
    sc_signal< sc_lv<1> > tmp_319_mid1_fu_733_p2;
    sc_signal< sc_lv<1> > tmp_318_mid1_fu_727_p2;
    sc_signal< sc_lv<1> > tmp_317_mid1_fu_721_p2;
    sc_signal< sc_lv<1> > tmp_316_mid1_fu_715_p2;
    sc_signal< sc_lv<1> > tmp_315_mid1_fu_709_p2;
    sc_signal< sc_lv<1> > tmp_314_mid1_fu_703_p2;
    sc_signal< sc_lv<1> > tmp_321_mid1_fu_745_p2;
    sc_signal< sc_lv<6> > newSel_mid1_fu_763_p3;
    sc_signal< sc_lv<6> > newSel1_mid1_fu_771_p3;
    sc_signal< sc_lv<1> > tmp_322_mid1_fu_751_p2;
    sc_signal< sc_lv<1> > tmp_323_mid1_fu_757_p2;
    sc_signal< sc_lv<6> > newSel2_mid1_fu_779_p3;
    sc_signal< sc_lv<6> > newSel3_mid1_fu_787_p3;
    sc_signal< sc_lv<1> > or_cond_mid1_fu_803_p2;
    sc_signal< sc_lv<6> > newSel4_mid1_fu_795_p3;
    sc_signal< sc_lv<6> > newSel5_mid1_fu_809_p3;
    sc_signal< sc_lv<6> > newSel6_mid1_fu_817_p3;
    sc_signal< sc_lv<6> > newSel57_cast_mid_fu_585_p3;
    sc_signal< sc_lv<6> > newSel7_mid1_fu_833_p3;
    sc_signal< sc_lv<1> > tmp_340_mid1_fu_849_p2;
    sc_signal< sc_lv<6> > newSel8_mid1_fu_841_p3;
    sc_signal< sc_lv<6> > newSel9_mid1_fu_855_p3;
    sc_signal< sc_lv<6> > newSel10_mid1_fu_863_p3;
    sc_signal< sc_lv<6> > newSel71_cast_mid_fu_593_p3;
    sc_signal< sc_lv<6> > newSel11_mid1_fu_879_p3;
    sc_signal< sc_lv<6> > newSel12_mid1_fu_887_p3;
    sc_signal< sc_lv<6> > newSel13_mid1_fu_895_p3;
    sc_signal< sc_lv<6> > newSel14_mid1_fu_903_p3;
    sc_signal< sc_lv<6> > newSel15_mid1_fu_911_p3;
    sc_signal< sc_lv<6> > newSel16_mid1_fu_919_p3;
    sc_signal< sc_lv<6> > newSel17_mid1_fu_927_p3;
    sc_signal< sc_lv<6> > newSel85_cast_mid_fu_601_p3;
    sc_signal< sc_lv<6> > newSel18_mid1_fu_943_p3;
    sc_signal< sc_lv<6> > newSel93_cast_mid1_c_fu_951_p3;
    sc_signal< sc_lv<6> > newSel19_mid1_fu_959_p3;
    sc_signal< sc_lv<6> > newSel20_mid1_fu_967_p3;
    sc_signal< sc_lv<6> > newSel99_cast_mid_fu_623_p3;
    sc_signal< sc_lv<2> > sf_mid2_fu_661_p3;
    sc_signal< sc_lv<6> > sf_cast_fu_991_p1;
    sc_signal< sc_lv<6> > tmp_114_mid2_fu_695_p3;
    sc_signal< sc_lv<6> > tmp_87_fu_995_p2;
    sc_signal< sc_lv<32> > tmp_116_cast_fu_1001_p1;
    sc_signal< sc_lv<6> > indvar_flatten_op_fu_1025_p2;
    sc_signal< sc_lv<6> > tmp_89_fu_1047_p0;
    sc_signal< sc_lv<8> > tmp_89_fu_1047_p1;
    sc_signal< sc_lv<14> > p_071_assign_1_cast_c_fu_1039_p1;
    sc_signal< sc_lv<6> > tmp_732_fu_1063_p1;
    sc_signal< sc_lv<6> > tmp_184_1_fu_1077_p0;
    sc_signal< sc_lv<8> > tmp_184_1_fu_1077_p1;
    sc_signal< sc_lv<6> > tmp_735_fu_1093_p1;
    sc_signal< sc_lv<6> > tmp_184_2_fu_1107_p0;
    sc_signal< sc_lv<8> > tmp_184_2_fu_1107_p1;
    sc_signal< sc_lv<6> > tmp_738_fu_1123_p1;
    sc_signal< sc_lv<6> > tmp_184_3_fu_1137_p0;
    sc_signal< sc_lv<8> > tmp_184_3_fu_1137_p1;
    sc_signal< sc_lv<6> > tmp_741_fu_1153_p1;
    sc_signal< sc_lv<1> > tmp_731_fu_1187_p3;
    sc_signal< sc_lv<1> > tmp_92_fu_1197_p2;
    sc_signal< sc_lv<1> > tmp_733_fu_1202_p3;
    sc_signal< sc_lv<1> > tmp_93_fu_1209_p2;
    sc_signal< sc_lv<8> > tmp_191_cast_fu_1215_p1;
    sc_signal< sc_lv<8> > tmp_91_fu_1194_p1;
    sc_signal< sc_lv<8> > tmp43_fu_1219_p2;
    sc_signal< sc_lv<1> > tmp_734_fu_1231_p3;
    sc_signal< sc_lv<1> > tmp_187_1_fu_1241_p2;
    sc_signal< sc_lv<1> > tmp_736_fu_1246_p3;
    sc_signal< sc_lv<1> > tmp_191_1_fu_1253_p2;
    sc_signal< sc_lv<8> > tmp_191_1_cast_fu_1259_p1;
    sc_signal< sc_lv<8> > tmp_95_fu_1238_p1;
    sc_signal< sc_lv<8> > tmp44_fu_1263_p2;
    sc_signal< sc_lv<1> > tmp_737_fu_1275_p3;
    sc_signal< sc_lv<1> > tmp_187_2_fu_1285_p2;
    sc_signal< sc_lv<1> > tmp_739_fu_1290_p3;
    sc_signal< sc_lv<1> > tmp_191_2_fu_1297_p2;
    sc_signal< sc_lv<8> > tmp_191_2_cast_fu_1303_p1;
    sc_signal< sc_lv<8> > tmp_97_fu_1282_p1;
    sc_signal< sc_lv<8> > tmp45_fu_1307_p2;
    sc_signal< sc_lv<1> > tmp_740_fu_1319_p3;
    sc_signal< sc_lv<1> > tmp_187_3_fu_1329_p2;
    sc_signal< sc_lv<1> > tmp_742_fu_1334_p3;
    sc_signal< sc_lv<1> > tmp_191_3_fu_1341_p2;
    sc_signal< sc_lv<8> > tmp_191_3_cast_fu_1347_p1;
    sc_signal< sc_lv<8> > tmp_99_fu_1326_p1;
    sc_signal< sc_lv<8> > tmp46_fu_1351_p2;
    sc_signal< sc_lv<8> > newSel57_cast_mid2_c_fu_1175_p1;
    sc_signal< sc_lv<8> > newSel71_cast_mid2_c_fu_1178_p1;
    sc_signal< sc_lv<8> > newSel85_cast_mid2_c_fu_1181_p1;
    sc_signal< sc_lv<8> > newSel99_cast_mid2_c_fu_1184_p1;
    sc_signal< sc_lv<8> > result_V_3_fu_1401_p2;
    sc_signal< sc_lv<8> > result_V_2_fu_1395_p2;
    sc_signal< sc_lv<8> > result_V_1_fu_1389_p2;
    sc_signal< sc_lv<8> > result_V_fu_1383_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<14> ap_const_lv14_3000;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond_flatten6_fu_551_p2();
    void thread_exitcond_flatten_fu_563_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_indvar_flatten_next6_fu_557_p2();
    void thread_indvar_flatten_next_fu_1031_p3();
    void thread_indvar_flatten_op_fu_1025_p2();
    void thread_internal_ap_ready();
    void thread_macRegisters_0_V_fu_1225_p2();
    void thread_macRegisters_1_V_fu_1269_p2();
    void thread_macRegisters_2_V_fu_1313_p2();
    void thread_macRegisters_3_V_fu_1357_p2();
    void thread_newSel10_fu_463_p3();
    void thread_newSel10_mid1_fu_863_p3();
    void thread_newSel11_fu_471_p3();
    void thread_newSel11_mid1_fu_879_p3();
    void thread_newSel12_fu_479_p3();
    void thread_newSel12_mid1_fu_887_p3();
    void thread_newSel13_fu_487_p3();
    void thread_newSel13_mid1_fu_895_p3();
    void thread_newSel14_fu_495_p3();
    void thread_newSel14_mid1_fu_903_p3();
    void thread_newSel15_fu_503_p3();
    void thread_newSel15_mid1_fu_911_p3();
    void thread_newSel16_fu_511_p3();
    void thread_newSel16_mid1_fu_919_p3();
    void thread_newSel17_fu_519_p3();
    void thread_newSel17_mid1_fu_927_p3();
    void thread_newSel18_fu_527_p3();
    void thread_newSel18_mid1_fu_943_p3();
    void thread_newSel19_fu_543_p3();
    void thread_newSel19_mid1_fu_959_p3();
    void thread_newSel1_fu_379_p3();
    void thread_newSel1_mid1_fu_771_p3();
    void thread_newSel20_fu_609_p3();
    void thread_newSel20_mid1_fu_967_p3();
    void thread_newSel2_fu_387_p3();
    void thread_newSel2_mid1_fu_779_p3();
    void thread_newSel3_fu_395_p3();
    void thread_newSel3_mid1_fu_787_p3();
    void thread_newSel4_fu_403_p3();
    void thread_newSel4_mid1_fu_795_p3();
    void thread_newSel57_cast_mid2_c_fu_1175_p1();
    void thread_newSel57_cast_mid2_fu_825_p3();
    void thread_newSel57_cast_mid_fu_585_p3();
    void thread_newSel5_fu_417_p3();
    void thread_newSel5_mid1_fu_809_p3();
    void thread_newSel6_fu_425_p3();
    void thread_newSel6_mid1_fu_817_p3();
    void thread_newSel71_cast_mid2_c_fu_1178_p1();
    void thread_newSel71_cast_mid2_fu_871_p3();
    void thread_newSel71_cast_mid_fu_593_p3();
    void thread_newSel7_fu_433_p3();
    void thread_newSel7_mid1_fu_833_p3();
    void thread_newSel85_cast_mid2_c_fu_1181_p1();
    void thread_newSel85_cast_mid2_fu_935_p3();
    void thread_newSel85_cast_mid_fu_601_p3();
    void thread_newSel8_fu_441_p3();
    void thread_newSel8_mid1_fu_841_p3();
    void thread_newSel93_cast_cast_fu_535_p3();
    void thread_newSel93_cast_mid1_c_fu_951_p3();
    void thread_newSel99_cast_mid2_c_fu_1184_p1();
    void thread_newSel99_cast_mid2_fu_975_p3();
    void thread_newSel99_cast_mid_fu_623_p3();
    void thread_newSel9_fu_455_p3();
    void thread_newSel9_mid1_fu_855_p3();
    void thread_newSel_fu_371_p3();
    void thread_newSel_mid1_fu_763_p3();
    void thread_nm_2_fu_649_p2();
    void thread_nm_cast1_fu_285_p1();
    void thread_nm_cast1_mid1_fu_669_p1();
    void thread_nm_mid2_fu_983_p3();
    void thread_nm_mid_fu_569_p3();
    void thread_not_exitcond_flatten_fu_631_p2();
    void thread_or_cond_fu_411_p2();
    void thread_or_cond_mid1_fu_803_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_p_071_assign_1_cast_c_fu_1039_p1();
    void thread_p_1_fu_1097_p2();
    void thread_p_2_fu_1127_p2();
    void thread_p_3_fu_1157_p2();
    void thread_p_s_fu_1067_p2();
    void thread_p_shl_cast_fu_301_p1();
    void thread_p_shl_cast_mid1_fu_685_p1();
    void thread_p_shl_fu_293_p3();
    void thread_p_shl_mid1_fu_677_p3();
    void thread_real_start();
    void thread_result_V_1_fu_1389_p2();
    void thread_result_V_2_fu_1395_p2();
    void thread_result_V_3_fu_1401_p2();
    void thread_result_V_fu_1383_p2();
    void thread_sf_2_fu_1019_p2();
    void thread_sf_cast_fu_991_p1();
    void thread_sf_mid2_fu_661_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp43_fu_1219_p2();
    void thread_tmp44_fu_1263_p2();
    void thread_tmp45_fu_1307_p2();
    void thread_tmp46_fu_1351_p2();
    void thread_tmp_100_fu_1013_p2();
    void thread_tmp_114_mid1_fu_689_p2();
    void thread_tmp_114_mid2_fu_695_p3();
    void thread_tmp_114_mid_fu_577_p3();
    void thread_tmp_115_mid_fu_643_p2();
    void thread_tmp_116_cast_fu_1001_p1();
    void thread_tmp_184_1_fu_1077_p0();
    void thread_tmp_184_1_fu_1077_p1();
    void thread_tmp_184_1_fu_1077_p2();
    void thread_tmp_184_2_fu_1107_p0();
    void thread_tmp_184_2_fu_1107_p1();
    void thread_tmp_184_2_fu_1107_p2();
    void thread_tmp_184_3_fu_1137_p0();
    void thread_tmp_184_3_fu_1137_p1();
    void thread_tmp_184_3_fu_1137_p2();
    void thread_tmp_187_1_fu_1241_p2();
    void thread_tmp_187_2_fu_1285_p2();
    void thread_tmp_187_3_fu_1329_p2();
    void thread_tmp_191_1_cast_fu_1259_p1();
    void thread_tmp_191_1_fu_1253_p2();
    void thread_tmp_191_2_cast_fu_1303_p1();
    void thread_tmp_191_2_fu_1297_p2();
    void thread_tmp_191_3_cast_fu_1347_p1();
    void thread_tmp_191_3_fu_1341_p2();
    void thread_tmp_191_cast_fu_1215_p1();
    void thread_tmp_314_mid1_fu_703_p2();
    void thread_tmp_315_mid1_fu_709_p2();
    void thread_tmp_316_mid1_fu_715_p2();
    void thread_tmp_317_mid1_fu_721_p2();
    void thread_tmp_318_mid1_fu_727_p2();
    void thread_tmp_319_mid1_fu_733_p2();
    void thread_tmp_320_mid1_fu_739_p2();
    void thread_tmp_321_mid1_fu_745_p2();
    void thread_tmp_322_mid1_fu_751_p2();
    void thread_tmp_323_mid1_fu_757_p2();
    void thread_tmp_340_mid1_fu_849_p2();
    void thread_tmp_359_fu_637_p2();
    void thread_tmp_360_fu_655_p2();
    void thread_tmp_729_fu_617_p2();
    void thread_tmp_730_fu_673_p1();
    void thread_tmp_731_fu_1187_p3();
    void thread_tmp_732_fu_1063_p1();
    void thread_tmp_733_fu_1202_p3();
    void thread_tmp_734_fu_1231_p3();
    void thread_tmp_735_fu_1093_p1();
    void thread_tmp_736_fu_1246_p3();
    void thread_tmp_737_fu_1275_p3();
    void thread_tmp_738_fu_1123_p1();
    void thread_tmp_739_fu_1290_p3();
    void thread_tmp_740_fu_1319_p3();
    void thread_tmp_741_fu_1153_p1();
    void thread_tmp_742_fu_1334_p3();
    void thread_tmp_74_fu_311_p2();
    void thread_tmp_75_fu_317_p2();
    void thread_tmp_76_fu_323_p2();
    void thread_tmp_77_fu_329_p2();
    void thread_tmp_78_fu_335_p2();
    void thread_tmp_79_fu_341_p2();
    void thread_tmp_80_fu_347_p2();
    void thread_tmp_81_fu_353_p2();
    void thread_tmp_82_fu_359_p2();
    void thread_tmp_83_fu_365_p2();
    void thread_tmp_84_fu_449_p2();
    void thread_tmp_87_fu_995_p2();
    void thread_tmp_88_fu_1005_p1();
    void thread_tmp_89_fu_1047_p0();
    void thread_tmp_89_fu_1047_p1();
    void thread_tmp_89_fu_1047_p2();
    void thread_tmp_91_fu_1194_p1();
    void thread_tmp_92_fu_1197_p2();
    void thread_tmp_93_fu_1209_p2();
    void thread_tmp_95_fu_1238_p1();
    void thread_tmp_97_fu_1282_p1();
    void thread_tmp_99_fu_1326_p1();
    void thread_tmp_fu_289_p1();
    void thread_tmp_s_fu_305_p2();
    void thread_weights0_m_weights_V_1_address0();
    void thread_weights0_m_weights_V_1_ce0();
    void thread_weights0_m_weights_V_2_address0();
    void thread_weights0_m_weights_V_2_ce0();
    void thread_weights0_m_weights_V_3_address0();
    void thread_weights0_m_weights_V_3_ce0();
    void thread_weights0_m_weights_V_address0();
    void thread_weights0_m_weights_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
