
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	
Date:		Tue Oct 31 20:45:56 2023
Host:		isaserver (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (6cores*6cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_netlisttype verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell myfir
<CMD> set init_verilog ../netlist/myfir.v
<CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_mmmc_file mmm_design.tcl
<CMD> init_design
#% Begin Load MMMC data ... (date=10/31 20:47:52, mem=570.5M)
#% End Load MMMC data ... (date=10/31 20:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=570.7M, current mem=570.7M)
my_rc

Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Tue Oct 31 20:47:52 2023
viaInitial ends at Tue Oct 31 20:47:52 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmm_design.tcl
Reading MY_LIBSET timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=11.0M, fe_cpu=0.95min, fe_real=1.98min, fe_mem=779.4M) ***
#% Begin Load netlist data ... (date=10/31 20:47:55, mem=584.9M)
*** Begin netlist parsing (mem=779.4M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../netlist/myfir.v'

*** Memory Usage v#2 (Current mem = 781.402M, initial mem = 272.285M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=781.4M) ***
#% End Load netlist data ... (date=10/31 20:47:55, total cpu=0:00:00.2, real=0:00:00.0, peak res=592.4M, current mem=592.4M)
Set top cell to myfir.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell myfir ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 9821 stdCell insts.

*** Memory Usage v#2 (Current mem = 827.328M, initial mem = 272.285M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../netlist/myfir.sdc' ...
Current (total cpu=0:00:59.2, real=0:02:01, peak res=820.7M, current mem=820.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../netlist/myfir.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../netlist/myfir.sdc, Line 48).

INFO (CTE): Reading of timing constraints file ../netlist/myfir.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=839.4M, current mem=839.4M)
Current (total cpu=0:00:59.4, real=0:02:02, peak res=839.4M, current mem=839.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=10/31 20:47:58, mem=861.2M)
#% End Load MMMC data ... (date=10/31 20:47:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=861.2M, current mem=861.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5 5 5 5
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1107.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Tue Oct 31 20:53:22 2023 ***
SPECIAL ROUTE ran on directory: /home/isa22_2023_2024/Desktop/yanghaifeng/lab1_02_finished/innovus
SPECIAL ROUTE ran on machine: isaserver (Linux 3.10.0-1160.81.1.el7.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2233.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 29 used
Read in 29 components
  29 core components: 29 unplaced, 0 placed, 0 fixed
Read in 184 logical pins
Read in 184 nets
Read in 2 special nets, 2 routed
Read in 58 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 258
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 129
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 2264.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 387 wires.
ViaGen created 258 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       387      |       NA       |
|  via1  |       258      |        0       |
+--------+----------------+----------------+
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1153.54 CPU=0:00:00.0 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 422 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.5) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.26449 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1163.08)
Total number of fetched objects 11839
End delay calculation. (MEM=1220.75 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1193.68 CPU=0:00:07.7 REAL=0:00:08.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=1184.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.7 mem=1192.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1192.2M) ***
No user-set net weight.
Net fanout histogram:
2		: 7074 (62.4%) nets
3		: 3377 (29.8%) nets
4     -	14	: 612 (5.4%) nets
15    -	39	: 278 (2.5%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 4 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=9470 (0 fixed + 9470 movable) #buf cell=0 #inv cell=852 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=11345 #term=37684 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=184
stdCell: 9470 single + 0 double + 0 multi
Total standard cell length = 13.7431 (mm), area = 0.0192 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.594.
Density for the design = 0.594.
       = stdcell_area 72332 sites (19240 um^2) / alloc_area 121856 sites (32414 um^2).
Pin Density = 0.3093.
            = total # of pins 37684 / total area 121856.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.829e-10 (3.83e-10 0.00e+00)
              Est.  stn bbox = 4.000e-10 (4.00e-10 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1192.7M
Iteration  2: Total net bbox = 3.829e-10 (3.83e-10 0.00e+00)
              Est.  stn bbox = 4.000e-10 (4.00e-10 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1192.7M
Iteration  3: Total net bbox = 3.111e+02 (1.65e+02 1.46e+02)
              Est.  stn bbox = 4.127e+02 (2.20e+02 1.93e+02)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1211.0M
Active setup views:
    MyAnView
Iteration  4: Total net bbox = 6.327e+04 (3.08e+04 3.24e+04)
              Est.  stn bbox = 8.346e+04 (4.06e+04 4.29e+04)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1211.0M
Iteration  5: Total net bbox = 6.409e+04 (3.08e+04 3.33e+04)
              Est.  stn bbox = 8.612e+04 (4.11e+04 4.50e+04)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1212.0M
Iteration  6: Total net bbox = 7.299e+04 (3.90e+04 3.40e+04)
              Est.  stn bbox = 9.927e+04 (5.27e+04 4.66e+04)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 1214.0M
Iteration  7: Total net bbox = 8.295e+04 (4.56e+04 3.74e+04)
              Est.  stn bbox = 1.098e+05 (5.96e+04 5.02e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1214.0M
Iteration  8: Total net bbox = 8.295e+04 (4.56e+04 3.74e+04)
              Est.  stn bbox = 1.098e+05 (5.96e+04 5.02e+04)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 1225.5M
Iteration  9: Total net bbox = 9.292e+04 (4.75e+04 4.54e+04)
              Est.  stn bbox = 1.214e+05 (6.20e+04 5.93e+04)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 1225.5M
Iteration 10: Total net bbox = 9.292e+04 (4.75e+04 4.54e+04)
              Est.  stn bbox = 1.214e+05 (6.20e+04 5.93e+04)
              cpu = 0:00:10.8 real = 0:00:11.0 mem = 1225.5M
Iteration 11: Total net bbox = 9.929e+04 (5.05e+04 4.88e+04)
              Est.  stn bbox = 1.273e+05 (6.47e+04 6.26e+04)
              cpu = 0:00:14.6 real = 0:00:15.0 mem = 1227.5M
Iteration 12: Total net bbox = 9.929e+04 (5.05e+04 4.88e+04)
              Est.  stn bbox = 1.273e+05 (6.47e+04 6.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1227.5M
*** cost = 9.929e+04 (5.05e+04 4.88e+04) (cpu for global=0:01:06) real=0:01:09***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:42.4 real: 0:00:44.5
Core Placement runtime cpu: 0:00:44.1 real: 0:00:46.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:13 mem=1243.5M) ***
Total net bbox length = 9.936e+04 (5.051e+04 4.886e+04) (ext = 3.951e+03)
Move report: Detail placement moves 9470 insts, mean move: 0.66 um, max move: 21.39 um
	Max move on inst (U2295): (60.95, 90.97) --> (78.66, 94.64)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1248.1MB
Summary Report:
Instances move: 9470 (out of 9470 movable)
Instances flipped: 0
Mean displacement: 0.66 um
Max displacement: 21.39 um (Instance: U2295) (60.946, 90.9675) -> (78.66, 94.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 9.536e+04 (4.618e+04 4.918e+04) (ext = 3.905e+03)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1248.1MB
*** Finished refinePlace (0:04:16 mem=1248.1M) ***
*** End of Placement (cpu=0:01:12, real=0:01:15, mem=1248.1M) ***
default core: bins with density > 0.750 =  1.18 % ( 2 / 169 )
Density distribution unevenness ratio = 4.698%
*** Free Virtual Timing Model ...(mem=1248.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.26449 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1236.57)
Total number of fetched objects 11839
End delay calculation. (MEM=1263.77 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1263.77 CPU=0:00:07.6 REAL=0:00:08.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11345  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11345 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11345 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.143212e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.33 seconds, mem = 1262.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1262.26 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1262.26 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1262.26 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1262.26 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1262.26 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1262.26 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 37500
[NR-eGR] metal2  (2V) length: 3.211404e+04um, number of vias: 46265
[NR-eGR] metal3  (3H) length: 5.520340e+04um, number of vias: 16229
[NR-eGR] metal4  (4V) length: 2.528051e+04um, number of vias: 890
[NR-eGR] metal5  (5H) length: 2.753525e+03um, number of vias: 758
[NR-eGR] metal6  (6V) length: 6.391380e+03um, number of vias: 13
[NR-eGR] metal7  (7H) length: 1.700000e+00um, number of vias: 6
[NR-eGR] metal8  (8V) length: 1.148000e+02um, number of vias: 2
[NR-eGR] metal9  (9H) length: 1.300000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.218607e+05um, number of vias: 101663
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.961055e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.57 seconds, mem = 1199.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:36, real = 0: 1:40, mem = 1195.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 958.7M, totSessionCpu=0:04:33 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 959.7M, totSessionCpu=0:04:34 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 973.2M, totSessionCpu=0:04:35 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1224.95 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11345  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11345 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11345 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.157492e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1231.59 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1231.59 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1231.59 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1231.59 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1231.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1231.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 37500
[NR-eGR] metal2  (2V) length: 3.325395e+04um, number of vias: 46751
[NR-eGR] metal3  (3H) length: 5.553893e+04um, number of vias: 15864
[NR-eGR] metal4  (4V) length: 2.488669e+04um, number of vias: 888
[NR-eGR] metal5  (5H) length: 2.942920e+03um, number of vias: 758
[NR-eGR] metal6  (6V) length: 6.670650e+03um, number of vias: 14
[NR-eGR] metal7  (7H) length: 5.610000e+00um, number of vias: 7
[NR-eGR] metal8  (8V) length: 8.372000e+01um, number of vias: 2
[NR-eGR] metal9  (9H) length: 1.300000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.233838e+05um, number of vias: 101784
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.088905e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.88 sec, Real: 0.89 sec, Curr Mem: 1229.59 MB )
Extraction called for design 'myfir' of instances=9470 and nets=11372 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1227.590M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1236.84)
Total number of fetched objects 11839
End delay calculation. (MEM=1267.04 CPU=0:00:07.6 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1267.04 CPU=0:00:08.9 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=0:04:47 mem=1267.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.109  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1128   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     68 (68)      |   -0.864   |     68 (68)      |
|   max_tran     |    511 (2932)    |   -1.932   |    511 (3230)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.359%
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1006.5M, totSessionCpu=0:04:48 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1240.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1240.3M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (81.9), totSession cpu/real = 0:04:49.3/0:11:01.5 (0.4), mem = 1241.3M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:04:52.9/0:11:05.1 (0.4), mem = 1416.9M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:53.2/0:11:05.4 (0.4), mem = 1335.9M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.36%|        -|   0.000|   0.000|   0:00:00.0| 1355.0M|
|    59.46%|       18|   0.000|   0.000|   0:00:03.0| 1410.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1410.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt [finish] : cpu/real = 0:00:08.2/0:00:08.4 (1.0), totSession cpu/real = 0:05:01.4/0:11:13.8 (0.4), mem = 1391.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:01.5/0:11:13.9 (0.4), mem = 1391.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   529|  3274|    -1.97|   171|   171|    -0.88|     0|     0|     0|     0|     0.19|     0.00|       0|       0|       0|  59.46|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|     162|       0|      18|  59.91| 0:00:10.0|  1427.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|       0|       0|       0|  59.91| 0:00:00.0|  1427.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:10.1 real=0:00:10.0 mem=1427.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:14.4/0:00:14.6 (1.0), totSession cpu/real = 0:05:15.9/0:11:28.5 (0.5), mem = 1408.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1109.7M, totSessionCpu=0:05:16 **

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:16.2/0:11:28.8 (0.5), mem = 1357.1M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|   0.000|   0.000|    59.91%|   0:00:01.0| 1376.2M|  MyAnView|       NA| NA                    |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1376.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1376.2M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:11.5 (1.0), totSession cpu/real = 0:05:27.4/0:11:40.3 (0.5), mem = 1357.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:28.1/0:11:41.0 (0.5), mem = 1376.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.91
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.91%|        -|   0.000|   0.000|   0:00:00.0| 1376.2M|
|    59.91%|        8|   0.000|   0.000|   0:00:00.0| 1417.3M|
|    59.79%|       19|   0.000|   0.000|   0:00:02.0| 1417.3M|
|    59.75%|       20|   0.000|   0.000|   0:00:02.0| 1419.3M|
|    59.75%|        0|   0.000|   0.000|   0:00:00.0| 1419.3M|
|    59.75%|        0|   0.000|   0.000|   0:00:00.0| 1419.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
*** AreaOpt [finish] : cpu/real = 0:00:05.9/0:00:06.2 (1.0), totSession cpu/real = 0:05:34.1/0:11:47.1 (0.5), mem = 1419.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1358.26M, totSessionCpu=0:05:34).

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  MyAnView
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11499  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11499 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11499 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.157744e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.38 seconds, mem = 1370.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.9, real=0:00:04.0)***
Iteration  6: Total net bbox = 7.970e+04 (4.16e+04 3.81e+04)
              Est.  stn bbox = 1.017e+05 (5.32e+04 4.86e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1439.9M
Iteration  7: Total net bbox = 8.638e+04 (4.40e+04 4.24e+04)
              Est.  stn bbox = 1.084e+05 (5.55e+04 5.29e+04)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 1431.9M
Iteration  8: Total net bbox = 8.693e+04 (4.35e+04 4.34e+04)
              Est.  stn bbox = 1.082e+05 (5.46e+04 5.36e+04)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1427.9M
Iteration  9: Total net bbox = 9.064e+04 (4.53e+04 4.54e+04)
              Est.  stn bbox = 1.120e+05 (5.64e+04 5.56e+04)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 1427.9M
Iteration 10: Total net bbox = 9.298e+04 (4.65e+04 4.65e+04)
              Est.  stn bbox = 1.144e+05 (5.76e+04 5.68e+04)
              cpu = 0:00:04.2 real = 0:00:04.0 mem = 1427.9M
Move report: Timing Driven Placement moves 9624 insts, mean move: 10.93 um, max move: 46.23 um
	Max move on inst (mult_78_U366): (185.25, 143.64) --> (150.67, 132.00)

Finished Incremental Placement (cpu=0:00:29.3, real=0:00:30.0, mem=1427.9M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:05 mem=1428.6M) ***
Total net bbox length = 9.562e+04 (4.875e+04 4.687e+04) (ext = 4.787e+03)
Move report: Detail placement moves 9624 insts, mean move: 0.61 um, max move: 10.55 um
	Max move on inst (FE_OFC31_coef_arr_0__7): (29.58, 147.04) --> (39.52, 146.44)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1433.3MB
Summary Report:
Instances move: 9624 (out of 9624 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 10.55 um (Instance: FE_OFC31_coef_arr_0__7) (29.5755, 147.043) -> (39.52, 146.44)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 9.183e+04 (4.434e+04 4.749e+04) (ext = 4.720e+03)
Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1433.3MB
*** Finished refinePlace (0:06:07 mem=1433.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11499  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11499 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11499 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.041768e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1433.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1433.26 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1433.26 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1433.26 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1433.26 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1433.26 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1433.26 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 37782
[NR-eGR] metal2  (2V) length: 2.885297e+04um, number of vias: 46197
[NR-eGR] metal3  (3H) length: 4.852342e+04um, number of vias: 15271
[NR-eGR] metal4  (4V) length: 2.276004e+04um, number of vias: 1212
[NR-eGR] metal5  (5H) length: 3.743760e+03um, number of vias: 1023
[NR-eGR] metal6  (6V) length: 7.934140e+03um, number of vias: 21
[NR-eGR] metal7  (7H) length: 8.389500e+01um, number of vias: 8
[NR-eGR] metal8  (8V) length: 1.883400e+02um, number of vias: 2
[NR-eGR] metal9  (9H) length: 1.860000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.120884e+05um, number of vias: 101516
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.844565e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.54 seconds, mem = 1423.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:33.5, real=0:00:35.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1407.3M)
Extraction called for design 'myfir' of instances=9624 and nets=11526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1407.258M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:36, real = 0:01:38, mem = 1093.0M, totSessionCpu=0:06:09 **
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1374.27)
Total number of fetched objects 11993
End delay calculation. (MEM=1409.48 CPU=0:00:07.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1409.48 CPU=0:00:08.7 REAL=0:00:09.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:21.1/0:12:35.7 (0.5), mem = 1476.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.75
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.75%|        -|   0.000|   0.000|   0:00:00.0| 1476.6M|
|    59.75%|        0|   0.000|   0.000|   0:00:00.0| 1476.6M|
|    59.75%|        0|   0.000|   0.000|   0:00:01.0| 1476.6M|
|    59.75%|        0|   0.000|   0.000|   0:00:01.0| 1476.6M|
|    59.75%|        0|   0.000|   0.000|   0:00:00.0| 1476.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.75
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
*** Starting refinePlace (0:06:25 mem=1476.6M) ***
Total net bbox length = 9.183e+04 (4.434e+04 4.749e+04) (ext = 4.720e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1476.6MB
Summary Report:
Instances move: 0 (out of 9624 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.183e+04 (4.434e+04 4.749e+04) (ext = 4.720e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1476.6MB
*** Finished refinePlace (0:06:26 mem=1476.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1476.6M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1476.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.9/0:00:05.0 (1.0), totSession cpu/real = 0:06:26.1/0:12:40.7 (0.5), mem = 1476.6M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1393.48M, totSessionCpu=0:06:26).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:26.4/0:12:41.0 (0.5), mem = 1393.5M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.00|     0|     0|     0|     0|     1.22|     0.00|       0|       0|       0|  59.75|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|       4|       0|       1|  59.76| 0:00:00.0|  1453.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.22|     0.00|       0|       0|       0|  59.76| 0:00:01.0|  1453.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1453.7M) ***

*** Starting refinePlace (0:06:32 mem=1453.7M) ***
Total net bbox length = 9.183e+04 (4.434e+04 4.749e+04) (ext = 4.720e+03)
Move report: Detail placement moves 7 insts, mean move: 1.57 um, max move: 3.18 um
	Max move on inst (FE_OFC181_FE_OFN136_n1677): (153.52, 27.44) --> (153.90, 24.64)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1456.8MB
Summary Report:
Instances move: 7 (out of 9628 movable)
Instances flipped: 0
Mean displacement: 1.57 um
Max displacement: 3.18 um (Instance: FE_OFC181_FE_OFN136_n1677) (153.52, 27.44) -> (153.9, 24.64)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 9.184e+04 (4.434e+04 4.750e+04) (ext = 4.720e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1456.8MB
*** Finished refinePlace (0:06:32 mem=1456.8M) ***
*** maximum move = 3.18 um ***
*** Finished re-routing un-routed nets (1456.8M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1456.8M) ***
*** DrvOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:06:32.5/0:12:47.1 (0.5), mem = 1437.7M
End: GigaOpt postEco DRV Optimization

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'myfir' of instances=9628 and nets=11530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1377.172M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11503  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11503 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11503 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.041908e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.43 sec, Curr Mem: 1387.86 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1385.86)
Total number of fetched objects 11997
End delay calculation. (MEM=1413.06 CPU=0:00:07.6 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1413.06 CPU=0:00:08.7 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:06:45 mem=1413.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:11, real = 0:02:14, mem = 1128.4M, totSessionCpu=0:06:45 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.222  |  1.400  |  1.222  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.762%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:13, real = 0:02:19, mem = 1130.7M, totSessionCpu=0:06:46 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:02:13, real = 0:02:20, mem = 1302.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.32 (MB), peak = 1212.90 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1306.2M, init mem=1322.9M)
*info: Placed = 9628          
*info: Unplaced = 0           
Placement Density:59.76%(19371/32414)
Placement Density (including fixed std cells):59.76%(19371/32414)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1322.9M)
Turning off fast DC mode./n
changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1313.4M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Oct 31 20:59:28 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=11530)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Tue Oct 31 20:59:28 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 11528 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1022.07 (MB), peak = 1212.90 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1022.44 (MB), peak = 1212.90 (MB)
#
#Finished routing data preparation on Tue Oct 31 20:59:29 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.04 (MB)
#Total memory = 1022.54 (MB)
#Peak memory = 1212.90 (MB)
#
#
#Start global routing on Tue Oct 31 20:59:29 2023
#
#
#Start global routing initialization on Tue Oct 31 20:59:29 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Oct 31 20:59:29 2023
#
#Start routing resource analysis on Tue Oct 31 20:59:29 2023
#
#Routing resource analysis is done on Tue Oct 31 20:59:29 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1324          28        8190    65.90%
#  metal2         V         968          38        8190     2.15%
#  metal3         H        1352           0        8190     0.00%
#  metal4         V         682           0        8190     0.00%
#  metal5         H         675           0        8190     0.00%
#  metal6         V         682           0        8190     0.00%
#  metal7         H         225           0        8190     0.00%
#  metal8         V         227           0        8190     0.00%
#  metal9         H          90           0        8190     0.01%
#  metal10        V          91           0        8190     0.00%
#  --------------------------------------------------------------
#  Total                   6316       0.58%       81900     6.81%
#
#
#
#
#Global routing data preparation is done on Tue Oct 31 20:59:29 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.95 (MB), peak = 1212.90 (MB)
#
#
#Global routing initialization is done on Tue Oct 31 20:59:29 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.98 (MB), peak = 1212.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.98 (MB), peak = 1212.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1041.84 (MB), peak = 1212.90 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1046.18 (MB), peak = 1212.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 11503.
#Total number of nets in the design = 11530.
#
#11503 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           11502  
#------------------------------------------
#        Total            1           11502  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           11502  
#------------------------------------------
#        Total            1           11502  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        2(0.02%)   (0.02%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            616.00 |            629.00 |     5.59    11.20   173.59   179.19 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   616.00 | (metal1)   629.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 98174 um.
#Total half perimeter of net bounding box = 104826 um.
#Total wire length on LAYER metal1 = 15 um.
#Total wire length on LAYER metal2 = 30375 um.
#Total wire length on LAYER metal3 = 45134 um.
#Total wire length on LAYER metal4 = 19735 um.
#Total wire length on LAYER metal5 = 2392 um.
#Total wire length on LAYER metal6 = 519 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 2 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 61330
#Up-Via Summary (total 61330):
#           
#-----------------------
# metal1          36270
# metal2          21041
# metal3           3750
# metal4            212
# metal5             44
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 61330 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 19.24 (MB)
#Total memory = 1041.78 (MB)
#Peak memory = 1212.90 (MB)
#
#Finished global routing on Tue Oct 31 20:59:44 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1040.64 (MB), peak = 1212.90 (MB)
#Start Track Assignment.
#Done with 14525 horizontal wires in 3 hboxes and 14534 vertical wires in 3 hboxes.
#Done with 3262 horizontal wires in 3 hboxes and 3524 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1        10.92 	  0.00%  	  0.00% 	  0.00%
# metal2     30210.38 	  0.09%  	  0.00% 	  0.00%
# metal3     44950.12 	  0.06%  	  0.00% 	  0.00%
# metal4     19831.75 	  0.01%  	  0.00% 	  0.00%
# metal5      2396.43 	  0.00%  	  0.00% 	  0.00%
# metal6       518.29 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         1.94 	  0.00%  	  0.00% 	  0.00%
# metal9         2.92 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       97922.72  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 105261 um.
#Total half perimeter of net bounding box = 104826 um.
#Total wire length on LAYER metal1 = 5036 um.
#Total wire length on LAYER metal2 = 29953 um.
#Total wire length on LAYER metal3 = 47444 um.
#Total wire length on LAYER metal4 = 19899 um.
#Total wire length on LAYER metal5 = 2402 um.
#Total wire length on LAYER metal6 = 524 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 2 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 61330
#Up-Via Summary (total 61330):
#           
#-----------------------
# metal1          36270
# metal2          21041
# metal3           3750
# metal4            212
# metal5             44
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 61330 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1040.89 (MB), peak = 1212.90 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 24.54 (MB)
#Total memory = 1040.90 (MB)
#Peak memory = 1212.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        3        4
#	Totals        1        3        4
#cpu time = 00:01:06, elapsed time = 00:01:07, memory = 1045.81 (MB), peak = 1212.90 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1045.99 (MB), peak = 1212.90 (MB)
#Complete Detail Routing.
#Total wire length = 108661 um.
#Total half perimeter of net bounding box = 104826 um.
#Total wire length on LAYER metal1 = 3961 um.
#Total wire length on LAYER metal2 = 41310 um.
#Total wire length on LAYER metal3 = 43522 um.
#Total wire length on LAYER metal4 = 16981 um.
#Total wire length on LAYER metal5 = 2330 um.
#Total wire length on LAYER metal6 = 516 um.
#Total wire length on LAYER metal7 = 22 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 17 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64830
#Up-Via Summary (total 64830):
#           
#-----------------------
# metal1          37566
# metal2          23952
# metal3           3075
# metal4            184
# metal5             40
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 64830 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:07
#Elapsed time = 00:01:08
#Increased memory = 2.98 (MB)
#Total memory = 1043.88 (MB)
#Peak memory = 1212.90 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 1044.67 (MB), peak = 1212.90 (MB)
#CELL_VIEW myfir,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct 31 21:01:06 2023
#
#
#Start Post Route Wire Spread.
#Done with 3826 horizontal wires in 6 hboxes and 1927 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 110618 um.
#Total half perimeter of net bounding box = 104826 um.
#Total wire length on LAYER metal1 = 3980 um.
#Total wire length on LAYER metal2 = 41770 um.
#Total wire length on LAYER metal3 = 44644 um.
#Total wire length on LAYER metal4 = 17334 um.
#Total wire length on LAYER metal5 = 2334 um.
#Total wire length on LAYER metal6 = 517 um.
#Total wire length on LAYER metal7 = 22 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 17 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64830
#Up-Via Summary (total 64830):
#           
#-----------------------
# metal1          37566
# metal2          23952
# metal3           3075
# metal4            184
# metal5             40
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 64830 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1044.85 (MB), peak = 1212.90 (MB)
#CELL_VIEW myfir,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1044.85 (MB), peak = 1212.90 (MB)
#CELL_VIEW myfir,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 110618 um.
#Total half perimeter of net bounding box = 104826 um.
#Total wire length on LAYER metal1 = 3980 um.
#Total wire length on LAYER metal2 = 41770 um.
#Total wire length on LAYER metal3 = 44644 um.
#Total wire length on LAYER metal4 = 17334 um.
#Total wire length on LAYER metal5 = 2334 um.
#Total wire length on LAYER metal6 = 517 um.
#Total wire length on LAYER metal7 = 22 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 17 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64830
#Up-Via Summary (total 64830):
#           
#-----------------------
# metal1          37566
# metal2          23952
# metal3           3075
# metal4            184
# metal5             40
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 64830 
#
#detailRoute Statistics:
#Cpu time = 00:01:27
#Elapsed time = 00:01:29
#Increased memory = 1.83 (MB)
#Total memory = 1042.73 (MB)
#Peak memory = 1212.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:48
#Elapsed time = 00:01:50
#Increased memory = 7.51 (MB)
#Total memory = 1048.44 (MB)
#Peak memory = 1212.90 (MB)
#Number of warnings = 2
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 31 21:01:18 2023
#
#Default setup view is reset to MyAnView.
#Default setup view is reset to MyAnView.
#routeDesign: cpu time = 00:01:49, elapsed time = 00:01:51, memory = 1024.74 (MB), peak = 1212.90 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1025.2M, totSessionCpu=0:08:51 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeHoldViews                         { MyAnView }
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1042.2M, totSessionCpu=0:08:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1311.8M)
Extraction called for design 'myfir' of instances=9628 and nets=11530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1301.836M)
AAE DB initialization (MEM=1330.45 CPU=0:00:00.0 REAL=0:00:00.0) 
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1472.04)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 11997
End delay calculation. (MEM=1478.62 CPU=0:00:08.3 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1451.55 CPU=0:00:09.5 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:09:09 mem=1451.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.220  |  1.401  |  1.220  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.762%
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1130.1M, totSessionCpu=0:09:10 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1389.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1389.8M) ***
*** Starting optimizing excluded clock nets MEM= 1389.8M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1389.8M) ***
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:10.6/0:16:10.0 (0.6), mem = 1389.8M
*** DrvOpt [finish] : cpu/real = 0:00:05.5/0:00:05.8 (1.0), totSession cpu/real = 0:09:16.1/0:16:15.8 (0.6), mem = 1413.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:16.6/0:16:16.3 (0.6), mem = 1413.8M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|   0.000|   0.000|    59.76%|   0:00:00.0| 1432.9M|  MyAnView|       NA| NA                    |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1432.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1432.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.7/0:00:11.9 (1.0), totSession cpu/real = 0:09:28.3/0:16:28.2 (0.6), mem = 1413.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:29.8/0:16:29.8 (0.6), mem = 1431.9M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.76
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.76%|        -|   0.020|   0.000|   0:00:00.0| 1431.9M|
|    59.68%|       99|   0.020|   0.000|   0:00:10.0| 1482.6M|
|    59.67%|        5|   0.020|   0.000|   0:00:01.0| 1482.6M|
|    59.67%|        2|   0.020|   0.000|   0:00:01.0| 1482.6M|
|    59.67%|        1|   0.020|   0.000|   0:00:00.0| 1482.6M|
|    59.67%|        1|   0.020|   0.000|   0:00:01.0| 1482.6M|
|    59.67%|        1|   0.020|   0.000|   0:00:00.0| 1482.6M|
|    59.67%|        0|   0.020|   0.000|   0:00:01.0| 1482.6M|
|    59.67%|        2|   0.020|   0.000|   0:00:01.0| 1482.6M|
|    59.67%|        0|   0.020|   0.000|   0:00:01.0| 1482.6M|
|    59.67%|        0|   0.020|   0.000|   0:00:00.0| 1482.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 59.67
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:18.0) **
*** Starting refinePlace (0:09:47 mem=1482.6M) ***
Total net bbox length = 9.184e+04 (4.434e+04 4.750e+04) (ext = 4.720e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1482.6MB
Summary Report:
Instances move: 0 (out of 9628 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.184e+04 (4.434e+04 4.750e+04) (ext = 4.720e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1482.6MB
*** Finished refinePlace (0:09:47 mem=1482.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1482.6M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1482.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:18.0/0:00:18.6 (1.0), totSession cpu/real = 0:09:47.7/0:16:48.4 (0.6), mem = 1482.6M
End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=1423.48M, totSessionCpu=0:09:48).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11503  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11503 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11503 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.041768e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1430.15 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1430.15 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1430.15 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1430.15 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1430.15 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1430.15 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 37682
[NR-eGR] metal2  (2V) length: 2.868614e+04um, number of vias: 46029
[NR-eGR] metal3  (3H) length: 4.844071e+04um, number of vias: 15273
[NR-eGR] metal4  (4V) length: 2.263078e+04um, number of vias: 1209
[NR-eGR] metal5  (5H) length: 3.783270e+03um, number of vias: 1028
[NR-eGR] metal6  (6V) length: 8.073280e+03um, number of vias: 25
[NR-eGR] metal7  (7H) length: 9.866500e+01um, number of vias: 12
[NR-eGR] metal8  (8V) length: 3.168600e+02um, number of vias: 2
[NR-eGR] metal9  (9H) length: 1.860000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.120316e+05um, number of vias: 101260
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.847215e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.28 sec, Curr Mem: 1408.64 MB )
Extraction called for design 'myfir' of instances=9628 and nets=11530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1406.637M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1403.89)
Total number of fetched objects 11997
End delay calculation. (MEM=1431.84 CPU=0:00:07.8 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1431.84 CPU=0:00:09.0 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:01.7/0:17:02.6 (0.6), mem = 1431.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0|  59.67|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       1|  59.67| 0:00:01.0|  1482.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0|  59.67| 0:00:00.0|  1482.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1482.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:06.1 (1.0), totSession cpu/real = 0:10:07.6/0:17:08.7 (0.6), mem = 1463.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:08 mem=1463.8M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 16.335%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1463.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1463.8MB
Summary Report:
Instances move: 0 (out of 9628 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1463.8MB
*** Finished refinePlace (0:10:08 mem=1463.8M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'myfir' of instances=9628 and nets=11530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1400.328M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1403.83)
Total number of fetched objects 11997
End delay calculation. (MEM=1431.03 CPU=0:00:07.9 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1431.03 CPU=0:00:09.1 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:10:20 mem=1431.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:30, real = 0:01:32, mem = 1148.8M, totSessionCpu=0:10:20 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.208  |  1.386  |  1.208  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.668%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:32, real = 0:01:37, mem = 1149.6M, totSessionCpu=0:10:22 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1067.0M, totSessionCpu=0:10:22 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1071.6M, totSessionCpu=0:10:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1353.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:27 mem=1499.5M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_TsEWHP/timingGraph.tgz -dir /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_TsEWHP -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1487.98)
Total number of fetched objects 11997
End delay calculation. (MEM=1467.49 CPU=0:00:07.5 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1467.49 CPU=0:00:08.6 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:10:40 mem=1467.5M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:10:41 mem=1482.8M ***
Done building hold timer [9788 node(s), 12803 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:10:42 mem=1482.8M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_TsEWHP/timingGraph.tgz -dir /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_TsEWHP -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=0:10:44 mem=1494.5M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.208  |  1.386  |  1.208  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.008  | -0.008  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|   564   |   564   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.668%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1218.4M, totSessionCpu=0:10:46 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:46.1/0:17:51.0 (0.6), mem = 1482.5M
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:19.2 real=0:00:20.0 totSessionCpu=0:10:46 mem=1501.6M density=59.668% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.001|    -0.01|       8|          0|       0(     0)|    59.67%|   0:00:00.0|  1503.6M|
|   1|  -0.001|    -0.01|       8|          0|       0(     0)|    59.67%|   0:00:00.0|  1522.7M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.001|    -0.01|       8|          0|       0(     0)|    59.67%|   0:00:00.0|  1522.7M|
|   1|   0.000|     0.00|       0|          8|       0(     0)|    59.69%|   0:00:00.0|  1552.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 8 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:22.3 real=0:00:23.0 totSessionCpu=0:10:49 mem=1552.8M density=59.688% ***

*info:
*info: Added a total of 8 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            8 cells of type 'BUF_X1' used

*** Starting refinePlace (0:10:50 mem=1552.8M) ***
Total net bbox length = 9.185e+04 (4.435e+04 4.750e+04) (ext = 4.720e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1552.8MB
Summary Report:
Instances move: 0 (out of 9636 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.185e+04 (4.435e+04 4.750e+04) (ext = 4.720e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1552.8MB
*** Finished refinePlace (0:10:50 mem=1552.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1552.8M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1552.8M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:23.5 real=0:00:24.0 totSessionCpu=0:10:51 mem=1552.8M density=59.688%) ***
*** HoldOpt [finish] : cpu/real = 0:00:04.6/0:00:04.7 (1.0), totSession cpu/real = 0:10:50.7/0:17:55.6 (0.6), mem = 1533.8M
**INFO: total 8 insts, 0 nets marked don't touch
**INFO: total 8 insts, 0 nets marked don't touch DB property
**INFO: total 8 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 0.139%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00505
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.139%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11511  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11511 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11511 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.041810e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 1433.31 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1127.0M, totSessionCpu=0:10:52 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1405.82)
Total number of fetched objects 12005
End delay calculation. (MEM=1433.76 CPU=0:00:07.7 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1433.76 CPU=0:00:09.0 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:10.0 totSessionCpu=0:11:03 mem=1433.8M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1376.24)
Total number of fetched objects 12005
End delay calculation. (MEM=1435.45 CPU=0:00:07.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1435.45 CPU=0:00:09.0 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:11:15 mem=1435.5M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.208  |  1.386  |  1.208  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   564   |   564   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.688%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:58, mem = 1154.5M, totSessionCpu=0:11:16 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.98 (MB), peak = 1254.28 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1341.7M, init mem=1358.5M)
*info: Placed = 9636          
*info: Unplaced = 0           
Placement Density:59.69%(19347/32414)
Placement Density (including fixed std cells):59.69%(19347/32414)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1358.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1358.5M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Oct 31 21:04:41 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=11538)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Tue Oct 31 21:04:42 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 11536 nets.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.50 (MB), peak = 1254.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1077.50 (MB), peak = 1254.28 (MB)
#
#Finished routing data preparation on Tue Oct 31 21:04:43 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.20 (MB)
#Total memory = 1077.50 (MB)
#Peak memory = 1254.28 (MB)
#
#
#Start global routing on Tue Oct 31 21:04:43 2023
#
#
#Start global routing initialization on Tue Oct 31 21:04:43 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Oct 31 21:04:43 2023
#
#Start routing resource analysis on Tue Oct 31 21:04:43 2023
#
#Routing resource analysis is done on Tue Oct 31 21:04:43 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1324          28        8190    65.91%
#  metal2         V         968          38        8190     2.15%
#  metal3         H        1352           0        8190     0.00%
#  metal4         V         682           0        8190     0.00%
#  metal5         H         675           0        8190     0.00%
#  metal6         V         682           0        8190     0.00%
#  metal7         H         225           0        8190     0.00%
#  metal8         V         227           0        8190     0.00%
#  metal9         H          90           0        8190     0.01%
#  metal10        V          91           0        8190     0.00%
#  --------------------------------------------------------------
#  Total                   6316       0.58%       81900     6.81%
#
#
#
#
#Global routing data preparation is done on Tue Oct 31 21:04:43 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1078.65 (MB), peak = 1254.28 (MB)
#
#
#Global routing initialization is done on Tue Oct 31 21:04:43 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.00 (MB), peak = 1254.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.86 (MB), peak = 1254.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1095.41 (MB), peak = 1254.28 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1100.75 (MB), peak = 1254.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 11511.
#Total number of nets in the design = 11538.
#
#11511 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           11510  
#------------------------------------------
#        Total            1           11510  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           11510  
#------------------------------------------
#        Total            1           11510  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |            616.00 |            629.00 |     5.59    11.20   173.59   179.19 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)   616.00 | (metal1)   629.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 98061 um.
#Total half perimeter of net bounding box = 104850 um.
#Total wire length on LAYER metal1 = 10 um.
#Total wire length on LAYER metal2 = 30371 um.
#Total wire length on LAYER metal3 = 45191 um.
#Total wire length on LAYER metal4 = 19724 um.
#Total wire length on LAYER metal5 = 2302 um.
#Total wire length on LAYER metal6 = 458 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 2 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 61235
#Up-Via Summary (total 61235):
#           
#-----------------------
# metal1          36174
# metal2          21039
# metal3           3766
# metal4            208
# metal5             35
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 61235 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 23.46 (MB)
#Total memory = 1100.97 (MB)
#Peak memory = 1254.28 (MB)
#
#Finished global routing on Tue Oct 31 21:04:56 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.82 (MB), peak = 1254.28 (MB)
#Start Track Assignment.
#Done with 14559 horizontal wires in 3 hboxes and 14494 vertical wires in 3 hboxes.
#Done with 3277 horizontal wires in 3 hboxes and 3522 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         6.04 	  0.00%  	  0.00% 	  0.00%
# metal2     30242.23 	  0.07%  	  0.00% 	  0.00%
# metal3     45009.03 	  0.06%  	  0.00% 	  0.00%
# metal4     19818.73 	  0.01%  	  0.00% 	  0.00%
# metal5      2318.41 	  0.00%  	  0.00% 	  0.00%
# metal6       456.27 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         2.08 	  0.00%  	  0.00% 	  0.00%
# metal9         2.92 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       97855.69  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 105155 um.
#Total half perimeter of net bounding box = 104850 um.
#Total wire length on LAYER metal1 = 4998 um.
#Total wire length on LAYER metal2 = 30003 um.
#Total wire length on LAYER metal3 = 47485 um.
#Total wire length on LAYER metal4 = 19881 um.
#Total wire length on LAYER metal5 = 2322 um.
#Total wire length on LAYER metal6 = 461 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 2 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 61235
#Up-Via Summary (total 61235):
#           
#-----------------------
# metal1          36174
# metal2          21039
# metal3           3766
# metal4            208
# metal5             35
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 61235 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1099.89 (MB), peak = 1254.28 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 26.59 (MB)
#Total memory = 1099.89 (MB)
#Peak memory = 1254.28 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:01:05, elapsed time = 00:01:06, memory = 1100.14 (MB), peak = 1254.28 (MB)
#Complete Detail Routing.
#Total wire length = 108640 um.
#Total half perimeter of net bounding box = 104850 um.
#Total wire length on LAYER metal1 = 3929 um.
#Total wire length on LAYER metal2 = 41345 um.
#Total wire length on LAYER metal3 = 43686 um.
#Total wire length on LAYER metal4 = 16950 um.
#Total wire length on LAYER metal5 = 2271 um.
#Total wire length on LAYER metal6 = 425 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 16 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64768
#Up-Via Summary (total 64768):
#           
#-----------------------
# metal1          37496
# metal2          23985
# metal3           3062
# metal4            177
# metal5             35
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 64768 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:05
#Elapsed time = 00:01:07
#Increased memory = -1.88 (MB)
#Total memory = 1098.02 (MB)
#Peak memory = 1254.28 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:09, memory = 1099.92 (MB), peak = 1254.28 (MB)
#CELL_VIEW myfir,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Oct 31 21:06:17 2023
#
#
#Start Post Route Wire Spread.
#Done with 3819 horizontal wires in 6 hboxes and 1934 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 110593 um.
#Total half perimeter of net bounding box = 104850 um.
#Total wire length on LAYER metal1 = 3945 um.
#Total wire length on LAYER metal2 = 41813 um.
#Total wire length on LAYER metal3 = 44822 um.
#Total wire length on LAYER metal4 = 17279 um.
#Total wire length on LAYER metal5 = 2274 um.
#Total wire length on LAYER metal6 = 425 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 16 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64768
#Up-Via Summary (total 64768):
#           
#-----------------------
# metal1          37496
# metal2          23985
# metal3           3062
# metal4            177
# metal5             35
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 64768 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1099.88 (MB), peak = 1254.28 (MB)
#CELL_VIEW myfir,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 1099.88 (MB), peak = 1254.28 (MB)
#CELL_VIEW myfir,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 110593 um.
#Total half perimeter of net bounding box = 104850 um.
#Total wire length on LAYER metal1 = 3945 um.
#Total wire length on LAYER metal2 = 41813 um.
#Total wire length on LAYER metal3 = 44822 um.
#Total wire length on LAYER metal4 = 17279 um.
#Total wire length on LAYER metal5 = 2274 um.
#Total wire length on LAYER metal6 = 425 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 1 um.
#Total wire length on LAYER metal9 = 16 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 64768
#Up-Via Summary (total 64768):
#           
#-----------------------
# metal1          37496
# metal2          23985
# metal3           3062
# metal4            177
# metal5             35
# metal6              9
# metal7              2
# metal8              2
#-----------------------
#                 64768 
#
#detailRoute Statistics:
#Cpu time = 00:01:25
#Elapsed time = 00:01:27
#Increased memory = -2.13 (MB)
#Total memory = 1097.76 (MB)
#Peak memory = 1254.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:44
#Elapsed time = 00:01:47
#Increased memory = -16.68 (MB)
#Total memory = 1059.97 (MB)
#Peak memory = 1254.28 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Oct 31 21:06:28 2023
#
#Default setup view is reset to MyAnView.
#Default setup view is reset to MyAnView.
#routeDesign: cpu time = 00:01:45, elapsed time = 00:01:47, memory = 1052.16 (MB), peak = 1254.28 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1052.3M, totSessionCpu=0:13:23 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeHoldViews                         { MyAnView }
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoHoldViews                           { MyAnView}
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -autoViewHoldTargetSlack                 0
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1072.6M, totSessionCpu=0:13:26 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1349.9M)
Extraction called for design 'myfir' of instances=9636 and nets=11538 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1343.859M)
AAE DB initialization (MEM=1372.48 CPU=0:00:00.0 REAL=0:00:00.0) 
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1509.38)
Total number of fetched objects 12005
End delay calculation. (MEM=1524.17 CPU=0:00:08.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1497.09 CPU=0:00:09.4 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=0:13:40 mem=1497.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.221  |  1.403  |  1.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.688%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1169.7M, totSessionCpu=0:13:41 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1427.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1427.4M) ***
*** Starting optimizing excluded clock nets MEM= 1427.4M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1427.4M) ***
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:41.7/0:21:51.9 (0.6), mem = 1427.4M
*** DrvOpt [finish] : cpu/real = 0:00:05.6/0:00:05.8 (1.0), totSession cpu/real = 0:13:47.4/0:21:57.7 (0.6), mem = 1451.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:47.9/0:21:58.3 (0.6), mem = 1451.4M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 27 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+
|   0.000|   0.000|    59.69%|   0:00:00.0| 1470.4M|  MyAnView|       NA| NA                    |
+--------+--------+----------+------------+--------+----------+---------+-----------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1470.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1470.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:11.6/0:00:11.7 (1.0), totSession cpu/real = 0:13:59.5/0:22:09.9 (0.6), mem = 1451.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:01.1/0:22:11.5 (0.6), mem = 1469.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.69
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.69%|        -|   0.020|   0.000|   0:00:00.0| 1469.5M|
|    59.67%|       16|   0.020|   0.000|   0:00:05.0| 1512.1M|
|    59.67%|        3|   0.020|   0.000|   0:00:01.0| 1512.1M|
|    59.67%|        1|   0.020|   0.000|   0:00:00.0| 1512.1M|
|    59.67%|        1|   0.020|   0.000|   0:00:01.0| 1512.1M|
|    59.67%|        1|   0.020|   0.000|   0:00:00.0| 1512.1M|
|    59.67%|        0|   0.020|   0.000|   0:00:00.0| 1512.1M|
|    59.65%|        8|   0.020|   0.000|   0:00:01.0| 1512.1M|
|    59.64%|        1|   0.020|   0.000|   0:00:01.0| 1512.1M|
|    59.64%|        0|   0.020|   0.000|   0:00:00.0| 1512.1M|
|    59.64%|        0|   0.020|   0.000|   0:00:00.0| 1512.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 59.64
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          1 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:10.8) (real = 0:00:11.0) **
*** Starting refinePlace (0:14:11 mem=1512.1M) ***
Total net bbox length = 9.184e+04 (4.434e+04 4.749e+04) (ext = 4.720e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1512.1MB
Summary Report:
Instances move: 0 (out of 9628 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.184e+04 (4.434e+04 4.749e+04) (ext = 4.720e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1512.1MB
*** Finished refinePlace (0:14:12 mem=1512.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1512.1M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1512.1M) ***
*** AreaOpt [finish] : cpu/real = 0:00:11.2/0:00:11.6 (1.0), totSession cpu/real = 0:14:12.3/0:22:23.1 (0.6), mem = 1512.1M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=1453.03M, totSessionCpu=0:14:12).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11503  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11503 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11503 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.041432e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1460.95 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1460.95 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1460.95 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1460.95 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1460.95 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1460.95 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 37660
[NR-eGR] metal2  (2V) length: 2.866808e+04um, number of vias: 46001
[NR-eGR] metal3  (3H) length: 4.848289e+04um, number of vias: 15283
[NR-eGR] metal4  (4V) length: 2.259260e+04um, number of vias: 1271
[NR-eGR] metal5  (5H) length: 3.726895e+03um, number of vias: 1049
[NR-eGR] metal6  (6V) length: 8.147480e+03um, number of vias: 25
[NR-eGR] metal7  (7H) length: 1.163050e+02um, number of vias: 12
[NR-eGR] metal8  (8V) length: 2.589000e+02um, number of vias: 2
[NR-eGR] metal9  (9H) length: 1.580000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.119947e+05um, number of vias: 101303
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.845625e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.33 sec, Real: 1.42 sec, Curr Mem: 1430.22 MB )
Extraction called for design 'myfir' of instances=9628 and nets=11530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1426.223M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1431.75)
Total number of fetched objects 11997
End delay calculation. (MEM=1467.9 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1467.9 CPU=0:00:09.5 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:26.6/0:22:37.6 (0.6), mem = 1467.9M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0|  59.64|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       2|  59.65| 0:00:00.0|  1519.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0|  59.65| 0:00:00.0|  1519.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1519.0M) ***

*** DrvOpt [finish] : cpu/real = 0:00:06.0/0:00:06.2 (1.0), totSession cpu/real = 0:14:32.6/0:22:43.7 (0.6), mem = 1499.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:14:33 mem=1499.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 16.346%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1499.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 3 insts, mean move: 1.72 um, max move: 2.16 um
	Max move on inst (FE_RC_110_0): (101.65, 24.64) --> (102.41, 26.04)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1499.9MB
Summary Report:
Instances move: 3 (out of 9628 movable)
Instances flipped: 0
Mean displacement: 1.72 um
Max displacement: 2.16 um (Instance: FE_RC_110_0) (101.65, 24.64) -> (102.41, 26.04)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1499.9MB
*** Finished refinePlace (0:14:33 mem=1499.9M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'myfir' of instances=9628 and nets=11530 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1427.180M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1432.7)
Total number of fetched objects 11997
End delay calculation. (MEM=1468.12 CPU=0:00:08.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1468.12 CPU=0:00:09.3 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:14:45 mem=1468.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:22, real = 0:01:24, mem = 1181.3M, totSessionCpu=0:14:45 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.208  |  1.385  |  1.208  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.647%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:01:29, mem = 1182.7M, totSessionCpu=0:14:47 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1100.0M, totSessionCpu=0:14:47 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1105.3M, totSessionCpu=0:14:48 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1393.1M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:14:52 mem=1539.6M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_yCIXeA/timingGraph.tgz -dir /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_yCIXeA -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1519.86)
Total number of fetched objects 11997
End delay calculation. (MEM=1507.58 CPU=0:00:07.6 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1507.58 CPU=0:00:08.9 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:15:05 mem=1507.6M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:15:05 mem=1522.8M ***
Done building hold timer [9787 node(s), 10953 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=0:15:07 mem=1522.8M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_yCIXeA/timingGraph.tgz -dir /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/opt_timing_graph_yCIXeA -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:15.9 real=0:00:16.0 totSessionCpu=0:15:08 mem=1533.6M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.208  |  1.385  |  1.208  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.011  | -0.011  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|   564   |   564   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.647%
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1252.5M, totSessionCpu=0:15:10 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:10.0/0:23:24.8 (0.6), mem = 1521.6M
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:18.4 real=0:00:18.0 totSessionCpu=0:15:10 mem=1540.7M density=59.647% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.001|    -0.01|      13|          0|       0(     0)|    59.65%|   0:00:00.0|  1550.7M|
|   1|  -0.001|    -0.01|      13|          0|       0(     0)|    59.65%|   0:00:00.0|  1569.8M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.001|    -0.01|      13|          0|       0(     0)|    59.65%|   0:00:00.0|  1569.8M|
|   1|   0.000|     0.00|       0|         13|       0(     0)|    59.68%|   0:00:00.0|  1594.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 13 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:20.6 real=0:00:21.0 totSessionCpu=0:15:13 mem=1594.9M density=59.679% ***

*info:
*info: Added a total of 13 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           13 cells of type 'BUF_X1' used

*** Starting refinePlace (0:15:13 mem=1594.9M) ***
Total net bbox length = 9.185e+04 (4.435e+04 4.750e+04) (ext = 4.720e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1594.9MB
Summary Report:
Instances move: 0 (out of 9641 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.185e+04 (4.435e+04 4.750e+04) (ext = 4.720e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1594.9MB
*** Finished refinePlace (0:15:13 mem=1594.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1594.9M) ***

*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1594.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:22.0 real=0:00:22.0 totSessionCpu=0:15:14 mem=1594.9M density=59.679%) ***
*** HoldOpt [finish] : cpu/real = 0:00:04.0/0:00:04.3 (0.9), totSession cpu/real = 0:15:14.0/0:23:29.1 (0.6), mem = 1575.8M
**INFO: total 13 insts, 0 nets marked don't touch
**INFO: total 13 insts, 0 nets marked don't touch DB property
**INFO: total 13 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 0.226%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00505
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.226%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 270 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 270
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=11516  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11516 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 11516 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.041516e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.43 sec, Curr Mem: 1470.36 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 1149.1M, totSessionCpu=0:15:15 **
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1429.92)
Total number of fetched objects 12010
End delay calculation. (MEM=1466.07 CPU=0:00:07.7 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1466.07 CPU=0:00:08.9 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:10.0 totSessionCpu=0:15:26 mem=1466.1M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1405.1)
Total number of fetched objects 12010
End delay calculation. (MEM=1472.52 CPU=0:00:08.0 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1472.52 CPU=0:00:09.3 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:15:37 mem=1472.5M)

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.208  |  1.385  |  1.208  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   564   |   564   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.679%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:00:56, mem = 1189.1M, totSessionCpu=0:15:39 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
*INFO: Adding fillers to top-module.
*INFO:   Added 600 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 304 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 621 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 1721 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 13218 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 16464 filler insts added - prefix FILLER (CPU: 0:00:03.1).
For 16464 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign UNFOLDEDSAVE
#% Begin save design ... (date=10/31 21:12:15, mem=1123.3M)
% Begin Save ccopt configuration ... (date=10/31 21:12:15, mem=1126.3M)
% End Save ccopt configuration ... (date=10/31 21:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1127.0M, current mem=1127.0M)
% Begin Save netlist data ... (date=10/31 21:12:15, mem=1127.0M)
Writing Binary DB to UNFOLDEDSAVE.dat/myfir.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/31 21:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1127.1M, current mem=1127.1M)
Saving symbol-table file ...
Saving congestion map file UNFOLDEDSAVE.dat/myfir.route.congmap.gz ...
% Begin Save AAE data ... (date=10/31 21:12:16, mem=1127.5M)
Saving AAE Data ...
% End Save AAE data ... (date=10/31 21:12:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1127.6M, current mem=1127.6M)
Saving preference file UNFOLDEDSAVE.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=10/31 21:12:17, mem=1128.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=10/31 21:12:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1128.2M, current mem=1128.2M)
Saving PG file UNFOLDEDSAVE.dat/myfir.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Oct 31 21:12:18 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1397.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=10/31 21:12:18, mem=1128.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/31 21:12:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1128.5M, current mem=1128.5M)
% Begin Save routing data ... (date=10/31 21:12:18, mem=1128.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1397.1M) ***
% End Save routing data ... (date=10/31 21:12:19, total cpu=0:00:00.4, real=0:00:01.0, peak res=1128.6M, current mem=1128.6M)
Saving property file UNFOLDEDSAVE.dat/myfir.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1400.1M) ***
#Saving pin access data to file UNFOLDEDSAVE.dat/myfir.apa ...
#
Saving rc congestion map UNFOLDEDSAVE.dat/myfir.congmap.gz ...
% Begin Save power constraints data ... (date=10/31 21:12:20, mem=1129.1M)
% End Save power constraints data ... (date=10/31 21:12:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1129.2M, current mem=1129.2M)
my_rc
Generated self-contained design UNFOLDEDSAVE.dat
#% End save design ... (date=10/31 21:12:33, total cpu=0:00:13.6, real=0:00:18.0, peak res=1135.1M, current mem=1135.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -58.85950 -31.36450 214.09650 213.58650
Starting snapshot creation...
<CMD> getDrawView
<CMD> setDrawView fplan
<CMD> win
<CMD> dumpToGIF ./ss_UNFOLDEDSNP.fplan.gif
<CMD> getDrawView
<CMD> setDrawView amoeba
<CMD> win
<CMD> dumpToGIF ./ss_UNFOLDEDSNP.amoeba.gif
<CMD> getDrawView
<CMD> setDrawView place
<CMD> win
<CMD> dumpToGIF ./ss_UNFOLDEDSNP.place.gif
Completed snapshot creation (cpu = 0:0:1, real = 0:0:3, mem = 1436.04M, memory increment = 0.00M)
Saving snapshot for fplan view to ss_UNFOLDEDSNP.fplan.gif
Saving snapshot for amoeba view to ss_UNFOLDEDSNP.amoeba.gif
Saving snapshot for place view to ss_UNFOLDEDSNP.place.gif
<CMD> dumpToGIF CAPUNF
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix myfir_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'myfir' of instances=26105 and nets=11543 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/myfir_26449_v2gGSw.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1434.0M)
Extracted 10.0015% (CPU Time= 0:00:01.0  MEM= 1503.0M)
Extracted 20.0014% (CPU Time= 0:00:01.0  MEM= 1503.0M)
Extracted 30.0013% (CPU Time= 0:00:01.4  MEM= 1531.0M)
Extracted 40.0013% (CPU Time= 0:00:01.5  MEM= 1531.0M)
Extracted 50.0012% (CPU Time= 0:00:01.6  MEM= 1531.0M)
Extracted 60.0011% (CPU Time= 0:00:01.7  MEM= 1531.0M)
Extracted 70.001% (CPU Time= 0:00:01.9  MEM= 1531.0M)
Extracted 80.001% (CPU Time= 0:00:02.2  MEM= 1531.0M)
Extracted 90.0009% (CPU Time= 0:00:02.5  MEM= 1531.0M)
Extracted 100% (CPU Time= 0:00:03.5  MEM= 1531.0M)
Number of Extracted Resistors     : 227437
Number of Extracted Ground Cap.   : 238824
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1499.023M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'myfir' of instances=26105 and nets=11543 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/myfir_26449_v2gGSw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1415.6M)
Extracted 10.0015% (CPU Time= 0:00:01.0  MEM= 1484.6M)
Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 1484.6M)
Extracted 30.0013% (CPU Time= 0:00:01.4  MEM= 1508.6M)
Extracted 40.0013% (CPU Time= 0:00:01.5  MEM= 1508.6M)
Extracted 50.0012% (CPU Time= 0:00:01.7  MEM= 1508.6M)
Extracted 60.0011% (CPU Time= 0:00:01.8  MEM= 1508.6M)
Extracted 70.001% (CPU Time= 0:00:02.1  MEM= 1508.6M)
Extracted 80.001% (CPU Time= 0:00:02.5  MEM= 1508.6M)
Extracted 90.0009% (CPU Time= 0:00:02.8  MEM= 1508.6M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 1512.6M)
Number of Extracted Resistors     : 227437
Number of Extracted Ground Cap.   : 237959
Number of Extracted Coupling Cap. : 469438
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1480.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:07.0  MEM: 1480.559M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1478.56)
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1477.23 CPU=0:00:15.2 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=1477.23 CPU=0:00:16.6 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1477.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1477.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1409.35)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 1. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 12010. 
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1452.51 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1452.51 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:19.4 real=0:00:20.0 totSessionCpu=0:17:36 mem=1452.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.168  |  1.345  |  1.168  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1128   |   564   |  1128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.679%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 34.43 sec
Total Real time: 38.0 sec
Total Memory Usage: 1427.773438 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix myfir_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'myfir' of instances=26105 and nets=11543 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/myfir_26449_v2gGSw.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1429.4M)
Extracted 10.0015% (CPU Time= 0:00:01.0  MEM= 1506.4M)
Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 1506.4M)
Extracted 30.0013% (CPU Time= 0:00:01.4  MEM= 1530.4M)
Extracted 40.0013% (CPU Time= 0:00:01.5  MEM= 1530.4M)
Extracted 50.0012% (CPU Time= 0:00:01.7  MEM= 1530.4M)
Extracted 60.0011% (CPU Time= 0:00:01.8  MEM= 1530.4M)
Extracted 70.001% (CPU Time= 0:00:02.1  MEM= 1530.4M)
Extracted 80.001% (CPU Time= 0:00:02.5  MEM= 1530.4M)
Extracted 90.0009% (CPU Time= 0:00:02.8  MEM= 1530.4M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 1534.4M)
Number of Extracted Resistors     : 227437
Number of Extracted Ground Cap.   : 237959
Number of Extracted Coupling Cap. : 469438
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1511.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:08.0  MEM: 1511.172M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1425.96)
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1453.26 CPU=0:00:15.1 REAL=0:00:16.0)
End delay calculation (fullDC). (MEM=1453.26 CPU=0:00:16.4 REAL=0:00:17.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1453.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1453.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1416.38)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 1. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 12010. 
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1458.54 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1458.54 CPU=0:00:01.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:20.0 real=0:00:20.0 totSessionCpu=0:18:12 mem=1458.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   564   |   564   |    0    |
+--------------------+---------+---------+---------+

Density: 59.679%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 28.63 sec
Total Real time: 30.0 sec
Total Memory Usage: 1390.804688 Mbytes
Reset AAE Options
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Oct 31 21:17:56 2023

Design Name: myfir
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (191.1400, 189.2800)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_OFN148_n1689: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_OFN1_RST_n: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net FE_DBTN16_d3k_reg1_0: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net n1689: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net mult_77_n496: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net mult_77_n495: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net mult_77_n494: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net mult_77_n486: has an unconnected terminal, has regular routing with opens, dangling Wire.
Net mult_77_n220: has an unconnected terminal, has regular routing with opens, dangling Wire.
**** 21:17:57 **** Processed 5000 nets.
**** 21:17:57 **** Processed 10000 nets.

Begin Summary 
    11 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    9 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    11 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    31 total info(s) created.
End Summary

End Time: Tue Oct 31 21:17:58 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 31 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.2  MEM: 0.000M)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report myfir.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-report myfir.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 1392.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short   CutSpc   CShort outOfDie   Totals
	metal1      624        0        0        0      624
	via1          0        6        0        0        6
	metal2        0        0        0        9        9
	via2          0      215      101        0      316
	metal3        0        0        0        4        4
	via3          0       20        3        0       23
	metal4        0        0        0        7        7
	via4          0        2        1        0        3
	metal5        0        0        0        4        4
	via5          0        2        0        0        2
	metal6        0        0        0        1        1
	metal7        0        0        0        1        1
	Totals      624      245      105       26     1000

 *** End Verify DRC (CPU: 0:00:00.7  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> reportGateCount -level 5 -limit 100 -outfile myfir.gateCount
Gate area 0.7980 um^2
[0] myfir Gates=24240 Cells=9641 Area=19344.1 um^2
<CMD> saveNetlist myfir.v
Writing Netlist "myfir.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network myfir.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1401.41)
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1464.32 CPU=0:00:14.8 REAL=0:00:15.0)
End delay calculation (fullDC). (MEM=1464.32 CPU=0:00:15.5 REAL=0:00:16.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1464.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 1464.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1424.32)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 1. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 12010. 
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1466.48 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1466.48 CPU=0:00:01.8 REAL=0:00:01.0)
<CMD> write_sdf -ideal_clock_network -recompute_delay_calc myfir.sdf
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1458.27)
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1466.48 CPU=0:00:19.0 REAL=0:00:20.0)
End delay calculation (fullDC). (MEM=1466.48 CPU=0:00:19.7 REAL=0:00:20.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1466.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1466.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1424.48)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 1. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 12010. 
Total number of fetched objects 12010
AAE_INFO-618: Total number of nets in the design is 11543,  7.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1467.63 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1467.63 CPU=0:00:02.0 REAL=0:00:02.0)
my_rc
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'myfir' of instances=26105 and nets=11543 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design myfir.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_26449_isaserver_isa22_2023_2024_wY6HPc/myfir_26449_42KCIH.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1413.4M)
Extracted 10.0015% (CPU Time= 0:00:01.0  MEM= 1490.4M)
Extracted 20.0014% (CPU Time= 0:00:01.1  MEM= 1490.4M)
Extracted 30.0013% (CPU Time= 0:00:01.4  MEM= 1514.4M)
Extracted 40.0013% (CPU Time= 0:00:01.5  MEM= 1514.4M)
Extracted 50.0012% (CPU Time= 0:00:01.7  MEM= 1514.4M)
Extracted 60.0011% (CPU Time= 0:00:01.8  MEM= 1514.4M)
Extracted 70.001% (CPU Time= 0:00:02.1  MEM= 1514.4M)
Extracted 80.001% (CPU Time= 0:00:02.4  MEM= 1514.4M)
Extracted 90.0009% (CPU Time= 0:00:02.8  MEM= 1514.4M)
Extracted 100% (CPU Time= 0:00:04.2  MEM= 1518.4M)
Number of Extracted Resistors     : 227437
Number of Extracted Ground Cap.   : 237959
Number of Extracted Coupling Cap. : 469438
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1502.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1502.414M)
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -scope tb_filter/UUT -start {} -end {} -block {} ../vcd/design.vcd

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           1.1V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: myfir
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
             0V	    VSS
           1.1V	    VDD
clk(250MHz) Parsing VCD file ../vcd/design.vcd

Starting Reading VCD variables
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT)
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 10%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 20%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 30%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 40%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 50%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 60%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 70%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 80%
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT): 90%

Finished Reading VCD variables
2023-Oct-31 21:50:31 (2023-Oct-31 20:50:31 GMT)
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//myfir.rpt
Using Power View: MyAnView.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

Begin Power Analysis

             0V	    VSS
           1.1V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1268.97MB/2853.05MB/1268.98MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1268.98MB/2853.05MB/1268.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1269.03MB/2853.05MB/1269.03MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT)
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 10%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 20%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 30%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 40%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 50%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 60%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 70%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 80%
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT): 90%

Finished Levelizing
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT)

Starting Activity Propagation
2023-Oct-31 21:50:32 (2023-Oct-31 20:50:32 GMT)
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 10%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 20%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 30%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 40%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 50%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 60%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 70%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 80%

Finished Activity Propagation
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT)

Activity annotation summary:
        Primary Inputs : 1/147 = 0.680272%
          Flop outputs : 0/766 = 0%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1/11516 = 0.00868357%

Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1269.56MB/2853.05MB/1269.56MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT)
 ... Calculating switching power
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 10%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 20%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 30%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 40%
2023-Oct-31 21:50:33 (2023-Oct-31 20:50:33 GMT): 50%
 ... Calculating internal and leakage power
2023-Oct-31 21:50:34 (2023-Oct-31 20:50:34 GMT): 60%
2023-Oct-31 21:50:35 (2023-Oct-31 20:50:35 GMT): 70%
2023-Oct-31 21:50:35 (2023-Oct-31 20:50:35 GMT): 80%
2023-Oct-31 21:50:36 (2023-Oct-31 20:50:36 GMT): 90%

Finished Calculating power
2023-Oct-31 21:50:37 (2023-Oct-31 20:50:37 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:04, mem(process/total/peak)=1270.11MB/2853.05MB/1270.11MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1270.11MB/2853.05MB/1270.18MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:05, mem(process/total/peak)=1270.18MB/2853.05MB/1270.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1270.19MB/2853.05MB/1270.20MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.59392814 	   54.9681%
Total Switching Power:       5.01032633 	   41.7669%
Total Leakage Power:         0.39167143 	    3.2650%
Total Power:                11.99592588
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=1273.28MB/2853.05MB/1273.32MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:02, real=0:00:03,
mem(process/total/peak)=1791.08MB/3631.47MB/1791.14MB)

Output file is .//myfir.rpt.
<CMD> report_power -sort { total }
Using Power View: MyAnView.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1794.90MB/3633.99MB/1794.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Oct-31 21:51:11 (2023-Oct-31 20:51:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: myfir
*
*	Liberty Libraries used:
*	        MyAnView: /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm.lib
*
*	Parasitic Files used:
*
*	Switching Activity File used:
*	        ../vcd/design.vcd
*                  Vcd Window used(Start Time, Stop Time):  
*                Vcd Scale Factor: 1
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -sort total
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.59392814 	   54.9681%
Total Switching Power:       5.01032633 	   41.7669%
Total Leakage Power:         0.39167143 	    3.2650%
Total Power:                11.99592588
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          1.62      0.5091     0.05238       2.182       18.19
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      4.974       4.501      0.3393       9.814       81.81
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.594        5.01      0.3917          12         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      6.594        5.01      0.3917          12         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: add_1_root_add_0_root_add_95_8_U1_9 (FA_X1):         0.007666
*              Highest Leakage Power:              FE_OFC10_VIN (BUF_X4):        8.612e-05
*                Total Cap:      6.45138e-11 F
*                Total instances in design:  9641
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1795.37MB/3633.99MB/1795.38MB)

<CMD> report_power -outfile INNOPOWER -sort { total }
Using Power View: MyAnView.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1197.55MB/2791.99MB/1796.29MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.59392814 	   54.9681%
Total Switching Power:       5.01032633 	   41.7669%
Total Leakage Power:         0.39167143 	    3.2650%
Total Power:                11.99592588
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1200.02MB/2791.99MB/1796.29MB)


Output file is .//INNOPOWER.

--------------------------------------------------------------------------------
Exiting Innovus on Wed Nov  1 07:23:30 2023
  Total CPU time:     2:45:01
  Total real time:    10:37:36
  Peak memory (main): 1796.29MB


*** Memory Usage v#2 (Current mem = 1514.520M, initial mem = 272.285M) ***
*** Message Summary: 27 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=2:44:34, real=10:37:34, mem=1514.5M) ---
