# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/add_2.v" \
"../../../../project_1.srcs/sources_1/new/add_4.v" \
"../../../../project_1.srcs/sources_1/new/at one.v" \
"../../../../project_1.srcs/sources_1/new/fulladder.v" \
"../../../../project_1.srcs/sources_1/new/vedic_2.v" \
"../../../../project_1.srcs/sources_1/new/vedic_4.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
