{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480658725851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480658725858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 00:05:25 2016 " "Processing started: Fri Dec 02 00:05:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480658725858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658725858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658725859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480658726272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480658726272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file digitalwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalWatch " "Found entity 1: DigitalWatch" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timekeeper.v 1 1 " "Found 1 design units, including 1 entities, in source file timekeeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timekeeper " "Found entity 1: Timekeeper" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Stopwatch.v(53) " "Verilog HDL information at Stopwatch.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480658743261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch " "Found entity 1: Stopwatch" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signaldebounce.v 1 1 " "Found 1 design units, including 1 entities, in source file signaldebounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalDebounce " "Found entity 1: SignalDebounce" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singledigit.v 1 1 " "Found 1 design units, including 1 entities, in source file singledigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleDigit " "Found entity 1: SingleDigit" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Found entity 1: Alarm" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayalarmstate.v 1 1 " "Found 1 design units, including 1 entities, in source file displayalarmstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayAlarmState " "Found entity 1: DisplayAlarmState" {  } { { "DisplayAlarmState.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DisplayAlarmState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743269 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BuzzerBit DigitalWatch.v(249) " "Verilog HDL Implicit Net warning at DigitalWatch.v(249): created implicit net for \"BuzzerBit\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalWatch " "Elaborating entity \"DigitalWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480658743310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DigitalWatch.v(43) " "Verilog HDL assignment warning at DigitalWatch.v(43): truncated value with size 32 to match size of target (2)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743311 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecTk DigitalWatch.v(101) " "Verilog HDL Always Construct warning at DigitalWatch.v(101): variable \"SecTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743312 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinTk DigitalWatch.v(102) " "Verilog HDL Always Construct warning at DigitalWatch.v(102): variable \"MinTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743312 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrTk DigitalWatch.v(103) " "Verilog HDL Always Construct warning at DigitalWatch.v(103): variable \"HrTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743312 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Blink DigitalWatch.v(109) " "Verilog HDL Always Construct warning at DigitalWatch.v(109): variable \"Blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743312 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MiliSecSW DigitalWatch.v(153) " "Verilog HDL Always Construct warning at DigitalWatch.v(153): variable \"MiliSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743313 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecSW DigitalWatch.v(154) " "Verilog HDL Always Construct warning at DigitalWatch.v(154): variable \"SecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743313 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinSW DigitalWatch.v(155) " "Verilog HDL Always Construct warning at DigitalWatch.v(155): variable \"MinSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743313 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BlinkSW DigitalWatch.v(161) " "Verilog HDL Always Construct warning at DigitalWatch.v(161): variable \"BlinkSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743313 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinAlm DigitalWatch.v(187) " "Verilog HDL Always Construct warning at DigitalWatch.v(187): variable \"MinAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743313 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrAlm DigitalWatch.v(188) " "Verilog HDL Always Construct warning at DigitalWatch.v(188): variable \"HrAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743313 "|DigitalWatch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BlinkAlm DigitalWatch.v(195) " "Verilog HDL Always Construct warning at DigitalWatch.v(195): variable \"BlinkAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743313 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DigitalWatch.v(97) " "Verilog HDL Case Statement warning at DigitalWatch.v(97): incomplete case statement has no default case item" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MinBuffer DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"MinBuffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HrBuffer DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"HrBuffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SecBuffer DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"SecBuffer\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateTk DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"StateTk\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateSW DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"StateSW\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateAlm DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"StateAlm\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BlinkSecBuff DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"BlinkSecBuff\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BlinkMinBuff DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"BlinkMinBuff\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743314 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BlinkHrBuff DigitalWatch.v(95) " "Verilog HDL Always Construct warning at DigitalWatch.v(95): inferring latch(es) for variable \"BlinkHrBuff\", which holds its previous value in one or more paths through the always construct" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743315 "|DigitalWatch"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Buzzer DigitalWatch.v(19) " "Output port \"Buzzer\" at DigitalWatch.v(19) has no driver" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480658743316 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BlinkHrBuff DigitalWatch.v(95) " "Inferred latch for \"BlinkHrBuff\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743316 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BlinkMinBuff DigitalWatch.v(95) " "Inferred latch for \"BlinkMinBuff\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743316 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BlinkSecBuff DigitalWatch.v(95) " "Inferred latch for \"BlinkSecBuff\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743316 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAlm DigitalWatch.v(95) " "Inferred latch for \"StateAlm\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743316 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateSW DigitalWatch.v(95) " "Inferred latch for \"StateSW\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateTk DigitalWatch.v(95) " "Inferred latch for \"StateTk\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[0\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[0\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[1\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[1\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[2\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[2\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[3\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[3\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[4\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[4\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[5\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[5\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecBuffer\[6\] DigitalWatch.v(95) " "Inferred latch for \"SecBuffer\[6\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[0\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[0\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743317 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[1\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[1\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[2\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[2\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[3\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[3\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[4\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[4\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[5\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[5\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HrBuffer\[6\] DigitalWatch.v(95) " "Inferred latch for \"HrBuffer\[6\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[0\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[0\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[1\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[1\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[2\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[2\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[3\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[3\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[4\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[4\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743318 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[5\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[5\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743319 "|DigitalWatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinBuffer\[6\] DigitalWatch.v(95) " "Inferred latch for \"MinBuffer\[6\]\" at DigitalWatch.v(95)" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743319 "|DigitalWatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalDebounce SignalDebounce:SD0 " "Elaborating entity \"SignalDebounce\" for hierarchy \"SignalDebounce:SD0\"" {  } { { "DigitalWatch.v" "SD0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 SignalDebounce.v(23) " "Verilog HDL assignment warning at SignalDebounce.v(23): truncated value with size 32 to match size of target (28)" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743400 "|DigitalWatch|SignalDebounce:SD0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stopwatch Stopwatch:S0 " "Elaborating entity \"Stopwatch\" for hierarchy \"Stopwatch:S0\"" {  } { { "DigitalWatch.v" "S0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Stopwatch.v(28) " "Verilog HDL assignment warning at Stopwatch.v(28): truncated value with size 32 to match size of target (28)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LiveMiliSecSW Stopwatch.v(62) " "Verilog HDL Always Construct warning at Stopwatch.v(62): variable \"LiveMiliSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LiveSecSW Stopwatch.v(63) " "Verilog HDL Always Construct warning at Stopwatch.v(63): variable \"LiveSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LiveMinSW Stopwatch.v(64) " "Verilog HDL Always Construct warning at Stopwatch.v(64): variable \"LiveMinSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TMPMiliSecSW Stopwatch.v(71) " "Verilog HDL Always Construct warning at Stopwatch.v(71): variable \"TMPMiliSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TMPSecSW Stopwatch.v(72) " "Verilog HDL Always Construct warning at Stopwatch.v(72): variable \"TMPSecSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TMPMinSW Stopwatch.v(73) " "Verilog HDL Always Construct warning at Stopwatch.v(73): variable \"TMPMinSW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Stopwatch.v(97) " "Verilog HDL assignment warning at Stopwatch.v(97): truncated value with size 32 to match size of target (7)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Stopwatch.v(102) " "Verilog HDL assignment warning at Stopwatch.v(102): truncated value with size 32 to match size of target (6)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Stopwatch.v(107) " "Verilog HDL assignment warning at Stopwatch.v(107): truncated value with size 32 to match size of target (7)" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743425 "|DigitalWatch|Stopwatch:S0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarm Alarm:A0 " "Elaborating entity \"Alarm\" for hierarchy \"Alarm:A0\"" {  } { { "DigitalWatch.v" "A0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743426 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinAlm Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"MinAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinTk Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"MinTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrAlm Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"HrAlm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HrTk Alarm.v(25) " "Verilog HDL Always Construct warning at Alarm.v(25): variable \"HrTk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Alarm Alarm.v(27) " "Verilog HDL Always Construct warning at Alarm.v(27): variable \"Alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Button3Alm Alarm.v(35) " "Verilog HDL Always Construct warning at Alarm.v(35): variable \"Button3Alm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BuzzerBit Alarm.v(22) " "Verilog HDL Always Construct warning at Alarm.v(22): inferring latch(es) for variable \"BuzzerBit\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Alarm.v(50) " "Verilog HDL assignment warning at Alarm.v(50): truncated value with size 32 to match size of target (2)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743448 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Alarm.v(62) " "Verilog HDL assignment warning at Alarm.v(62): truncated value with size 32 to match size of target (6)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743449 "|DigitalWatch|Alarm:A0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Alarm.v(73) " "Verilog HDL assignment warning at Alarm.v(73): truncated value with size 32 to match size of target (5)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743449 "|DigitalWatch|Alarm:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerBit Alarm.v(35) " "Inferred latch for \"BuzzerBit\" at Alarm.v(35)" {  } { { "Alarm.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Alarm.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743449 "|DigitalWatch|Alarm:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timekeeper Timekeeper:Tk0 " "Elaborating entity \"Timekeeper\" for hierarchy \"Timekeeper:Tk0\"" {  } { { "DigitalWatch.v" "Tk0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Timekeeper.v(30) " "Verilog HDL assignment warning at Timekeeper.v(30): truncated value with size 32 to match size of target (28)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Timekeeper.v(39) " "Verilog HDL assignment warning at Timekeeper.v(39): truncated value with size 32 to match size of target (3)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timekeeper.v(44) " "Verilog HDL assignment warning at Timekeeper.v(44): truncated value with size 32 to match size of target (6)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timekeeper.v(50) " "Verilog HDL assignment warning at Timekeeper.v(50): truncated value with size 32 to match size of target (6)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Timekeeper.v(56) " "Verilog HDL assignment warning at Timekeeper.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Timekeeper.v(80) " "Verilog HDL assignment warning at Timekeeper.v(80): truncated value with size 32 to match size of target (6)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Timekeeper.v(92) " "Verilog HDL assignment warning at Timekeeper.v(92): truncated value with size 32 to match size of target (5)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Timekeeper.v(108) " "Verilog HDL assignment warning at Timekeeper.v(108): truncated value with size 32 to match size of target (2)" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480658743474 "|DigitalWatch|Timekeeper:Tk0"}
{ "Warning" "WSGN_SEARCH_FILE" "displaydriver.v 1 1 " "Using design file displaydriver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480658743483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480658743483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:D0 " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:D0\"" {  } { { "DigitalWatch.v" "D0" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743489 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "displaydriver.v(115) " "Verilog HDL Case Statement warning at displaydriver.v(115): incomplete case statement has no default case item" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd1 displaydriver.v(113) " "Verilog HDL Always Construct warning at displaydriver.v(113): inferring latch(es) for variable \"bcd1\", which holds its previous value in one or more paths through the always construct" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bcd0 displaydriver.v(113) " "Verilog HDL Always Construct warning at displaydriver.v(113): inferring latch(es) for variable \"bcd0\", which holds its previous value in one or more paths through the always construct" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.1001 displaydriver.v(113) " "Inferred latch for \"bcd0.1001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.1000 displaydriver.v(113) " "Inferred latch for \"bcd0.1000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0111 displaydriver.v(113) " "Inferred latch for \"bcd0.0111\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0110 displaydriver.v(113) " "Inferred latch for \"bcd0.0110\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0101 displaydriver.v(113) " "Inferred latch for \"bcd0.0101\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0100 displaydriver.v(113) " "Inferred latch for \"bcd0.0100\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743491 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0011 displaydriver.v(113) " "Inferred latch for \"bcd0.0011\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0010 displaydriver.v(113) " "Inferred latch for \"bcd0.0010\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0001 displaydriver.v(113) " "Inferred latch for \"bcd0.0001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd0.0000 displaydriver.v(113) " "Inferred latch for \"bcd0.0000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.1001 displaydriver.v(113) " "Inferred latch for \"bcd1.1001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.1000 displaydriver.v(113) " "Inferred latch for \"bcd1.1000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0111 displaydriver.v(113) " "Inferred latch for \"bcd1.0111\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0110 displaydriver.v(113) " "Inferred latch for \"bcd1.0110\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0101 displaydriver.v(113) " "Inferred latch for \"bcd1.0101\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0100 displaydriver.v(113) " "Inferred latch for \"bcd1.0100\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0011 displaydriver.v(113) " "Inferred latch for \"bcd1.0011\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0010 displaydriver.v(113) " "Inferred latch for \"bcd1.0010\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0001 displaydriver.v(113) " "Inferred latch for \"bcd1.0001\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd1.0000 displaydriver.v(113) " "Inferred latch for \"bcd1.0000\" at displaydriver.v(113)" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743492 "|DigitalWatch|DisplayDriver:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayAlarmState DisplayAlarmState:D3 " "Elaborating entity \"DisplayAlarmState\" for hierarchy \"DisplayAlarmState:D3\"" {  } { { "DigitalWatch.v" "D3" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleDigit SingleDigit:D4 " "Elaborating entity \"SingleDigit\" for hierarchy \"SingleDigit:D4\"" {  } { { "DigitalWatch.v" "D4" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658743507 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SingleDigit.v(12) " "Verilog HDL Case Statement warning at SingleDigit.v(12): incomplete case statement has no default case item" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SevenSeg SingleDigit.v(9) " "Verilog HDL Always Construct warning at SingleDigit.v(9): inferring latch(es) for variable \"SevenSeg\", which holds its previous value in one or more paths through the always construct" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[0\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[0\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[1\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[1\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[2\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[2\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[3\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[3\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[4\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[4\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[5\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[5\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SevenSeg\[6\] SingleDigit.v(9) " "Inferred latch for \"SevenSeg\[6\]\" at SingleDigit.v(9)" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658743508 "|DigitalWatch|SingleDigit:D4"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0001_325 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0001_325\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0000_333 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0000_333\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0001_325 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0001_325\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0000_333 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0000_333\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0100_301 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0100_301\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0101_293 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0101_293\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0110_285 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0110_285\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0111_277 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0111_277\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.1000_269 " "LATCH primitive \"DisplayDriver:D2\|bcd0.1000_269\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743824 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0010_317 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0010_317\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0011_389 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0011_389\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0010_397 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0010_397\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0001_405 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0001_405\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd1.0000_413 " "LATCH primitive \"DisplayDriver:D2\|bcd1.0000_413\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D2\|bcd0.0011_309 " "LATCH primitive \"DisplayDriver:D2\|bcd0.0011_309\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0100_301 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0100_301\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0101_293 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0101_293\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0110_285 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0110_285\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0111_277 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0111_277\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.1000_269 " "LATCH primitive \"DisplayDriver:D1\|bcd0.1000_269\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743825 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0010_317 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0010_317\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0110_365 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0110_365\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0101_373 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0101_373\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0100_381 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0100_381\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0011_389 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0011_389\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0010_397 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0010_397\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0001_405 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0001_405\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd1.0000_413 " "LATCH primitive \"DisplayDriver:D1\|bcd1.0000_413\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DisplayDriver:D1\|bcd0.0011_309 " "LATCH primitive \"DisplayDriver:D1\|bcd0.0011_309\" is permanently enabled" {  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480658743826 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480658744831 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "StateSW SingleDigit:D4\|SevenSeg\[2\] " "Duplicate LATCH primitive \"StateSW\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[2\]\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658744845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "StateAlm SingleDigit:D4\|SevenSeg\[3\] " "Duplicate LATCH primitive \"StateAlm\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[3\]\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658744845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "StateTk SingleDigit:D4\|SevenSeg\[4\] " "Duplicate LATCH primitive \"StateTk\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[4\]\"" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658744845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SingleDigit:D4\|SevenSeg\[6\] SingleDigit:D4\|SevenSeg\[4\] " "Duplicate LATCH primitive \"SingleDigit:D4\|SevenSeg\[6\]\" merged with LATCH primitive \"SingleDigit:D4\|SevenSeg\[4\]\"" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480658744845 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1480658744845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[2\] " "Latch SingleDigit:D4\|SevenSeg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744846 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[3\] " "Latch SingleDigit:D4\|SevenSeg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744846 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[4\] " "Latch SingleDigit:D4\|SevenSeg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744846 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SingleDigit:D4\|SevenSeg\[5\] " "Latch SingleDigit:D4\|SevenSeg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0111_277 " "Latch DisplayDriver:D0\|bcd0.0111_277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0001_325 " "Latch DisplayDriver:D0\|bcd0.0001_325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0000_333 " "Latch DisplayDriver:D0\|bcd0.0000_333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlinkSecBuff " "Latch BlinkSecBuff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 268 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0010_317 " "Latch DisplayDriver:D0\|bcd0.0010_317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0011_309 " "Latch DisplayDriver:D0\|bcd0.0011_309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0110_285 " "Latch DisplayDriver:D0\|bcd0.0110_285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.1000_269 " "Latch DisplayDriver:D0\|bcd0.1000_269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0100_301 " "Latch DisplayDriver:D0\|bcd0.0100_301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd0.0101_293 " "Latch DisplayDriver:D0\|bcd0.0101_293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744847 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0111_357 " "Latch DisplayDriver:D0\|bcd1.0111_357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0001_405 " "Latch DisplayDriver:D0\|bcd1.0001_405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0000_413 " "Latch DisplayDriver:D0\|bcd1.0000_413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0011_389 " "Latch DisplayDriver:D0\|bcd1.0011_389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[6\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[6\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0010_397 " "Latch DisplayDriver:D0\|bcd1.0010_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.1000_349 " "Latch DisplayDriver:D0\|bcd1.1000_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0110_365 " "Latch DisplayDriver:D0\|bcd1.0110_365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0100_381 " "Latch DisplayDriver:D0\|bcd1.0100_381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DisplayDriver:D0\|bcd1.0101_373 " "Latch DisplayDriver:D0\|bcd1.0101_373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SecBuffer\[5\] " "Ports D and ENA on the latch are fed by the same signal SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlinkMinBuff " "Latch BlinkMinBuff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 269 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[0\] " "Latch MinBuffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744848 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[5\] " "Latch MinBuffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[1\] " "Latch MinBuffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[2\] " "Latch MinBuffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[3\] " "Latch MinBuffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MinBuffer\[4\] " "Latch MinBuffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlinkHrBuff " "Latch BlinkHrBuff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 270 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[0\] " "Latch HrBuffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[4\] " "Latch HrBuffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[1\] " "Latch HrBuffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[2\] " "Latch HrBuffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HrBuffer\[3\] " "Latch HrBuffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[0\] " "Latch SecBuffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744849 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[6\] " "Latch SecBuffer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[0\] " "Ports D and ENA on the latch are fed by the same signal State\[0\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744850 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[1\] " "Latch SecBuffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744850 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[2\] " "Latch SecBuffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744850 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[3\] " "Latch SecBuffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744850 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[5\] " "Latch SecBuffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744850 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SecBuffer\[4\] " "Latch SecBuffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480658744850 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480658744850 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AlmSeg\[0\] GND " "Pin \"AlmSeg\[0\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658745086 "|DigitalWatch|AlmSeg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AlmSeg\[2\] GND " "Pin \"AlmSeg\[2\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658745086 "|DigitalWatch|AlmSeg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AlmSeg\[3\] GND " "Pin \"AlmSeg\[3\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658745086 "|DigitalWatch|AlmSeg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "State0\[0\] GND " "Pin \"State0\[0\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658745086 "|DigitalWatch|State0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "State0\[1\] GND " "Pin \"State0\[1\]\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658745086 "|DigitalWatch|State0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Buzzer GND " "Pin \"Buzzer\" is stuck at GND" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480658745086 "|DigitalWatch|Buzzer"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480658745086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480658745226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hongru/Downloads/DigitalWatch_final/output_files/DigitalWatch.map.smsg " "Generated suppressed messages file C:/Users/hongru/Downloads/DigitalWatch_final/output_files/DigitalWatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658746371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480658746571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480658746571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "611 " "Implemented 611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480658746715 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480658746715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "545 " "Implemented 545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480658746715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480658746715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480658746792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 00:05:46 2016 " "Processing ended: Fri Dec 02 00:05:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480658746792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480658746792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480658746792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480658746792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480658748661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480658748670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 00:05:47 2016 " "Processing started: Fri Dec 02 00:05:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480658748670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480658748670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480658748670 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480658749485 ""}
{ "Info" "0" "" "Project  = DigitalWatch" {  } {  } 0 0 "Project  = DigitalWatch" 0 0 "Fitter" 0 0 1480658749486 ""}
{ "Info" "0" "" "Revision = DigitalWatch" {  } {  } 0 0 "Revision = DigitalWatch" 0 0 "Fitter" 0 0 1480658749486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1480658749653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480658749654 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalWatch EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DigitalWatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480658749669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480658749782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480658749782 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480658750480 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480658750494 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480658750654 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480658750654 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 1069 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480658750662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 1071 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480658750662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 1073 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480658750662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 1075 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480658750662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 1077 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480658750662 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480658750662 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480658750664 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1480658752844 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalWatch.sdc " "Synopsys Design Constraints File file not found: 'DigitalWatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480658752845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480658752846 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480658752859 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480658752860 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480658752862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752930 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 1060 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Stopwatch:S0\|Clk_100Hz  " "Automatically promoted node Stopwatch:S0\|Clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Stopwatch:S0\|Clk_100Hz~0 " "Destination node Stopwatch:S0\|Clk_100Hz~0" {  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 995 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752930 ""}  } { { "Stopwatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Stopwatch.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 292 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timekeeper:Tk0\|Clk_10Hz  " "Automatically promoted node Timekeeper:Tk0\|Clk_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timekeeper:Tk0\|Clk_10Hz~0 " "Destination node Timekeeper:Tk0\|Clk_10Hz~0" {  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 889 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752930 ""}  } { { "Timekeeper.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/Timekeeper.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 215 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button3Sw  " "Automatically promoted node Button3Sw " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button3Led~output " "Destination node button3Led~output" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 1059 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752930 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 365 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DisplayDriver:D0\|WideOr35~1  " "Automatically promoted node DisplayDriver:D0\|WideOr35~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752931 ""}  } { { "displaydriver.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/displaydriver.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 572 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SingleDigit:D4\|Mux5~0  " "Automatically promoted node SingleDigit:D4\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleDigit:D4\|SevenSeg\[2\] " "Destination node SingleDigit:D4\|SevenSeg\[2\]" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 90 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleDigit:D4\|SevenSeg\[3\] " "Destination node SingleDigit:D4\|SevenSeg\[3\]" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 91 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleDigit:D4\|SevenSeg\[4\] " "Destination node SingleDigit:D4\|SevenSeg\[4\]" {  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SecBuffer\[4\] " "Destination node SecBuffer\[4\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 343 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SecBuffer\[3\] " "Destination node SecBuffer\[3\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 342 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SecBuffer\[6\] " "Destination node SecBuffer\[6\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 345 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SecBuffer\[5\] " "Destination node SecBuffer\[5\]" {  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 344 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752931 ""}  } { { "SingleDigit.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SingleDigit.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 557 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button2Alm  " "Automatically promoted node Button2Alm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752931 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 367 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SignalDebounce:SD0\|Clk_100Hz  " "Automatically promoted node SignalDebounce:SD0\|Clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SignalDebounce:SD0\|Clk_100Hz~0 " "Destination node SignalDebounce:SD0\|Clk_100Hz~0" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 983 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752931 ""}  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 334 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SignalDebounce:SD1\|Clk_100Hz  " "Automatically promoted node SignalDebounce:SD1\|Clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SignalDebounce:SD1\|Clk_100Hz~0 " "Destination node SignalDebounce:SD1\|Clk_100Hz~0" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 991 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752932 ""}  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 476 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SignalDebounce:SD2\|Clk_100Hz  " "Automatically promoted node SignalDebounce:SD2\|Clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SignalDebounce:SD2\|Clk_100Hz~0 " "Destination node SignalDebounce:SD2\|Clk_100Hz~0" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 985 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752932 ""}  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 465 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SignalDebounce:SD3\|Clk_100Hz  " "Automatically promoted node SignalDebounce:SD3\|Clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752932 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SignalDebounce:SD3\|Clk_100Hz~0 " "Destination node SignalDebounce:SD3\|Clk_100Hz~0" {  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 993 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480658752932 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480658752932 ""}  } { { "SignalDebounce.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/SignalDebounce.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 454 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button1Alm  " "Automatically promoted node Button1Alm " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752932 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 366 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Button1Tk  " "Automatically promoted node Button1Tk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480658752932 ""}  } { { "DigitalWatch.v" "" { Text "C:/Users/hongru/Downloads/DigitalWatch_final/DigitalWatch.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 0 { 0 ""} 0 362 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480658752932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480658753410 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480658753411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480658753412 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480658753414 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480658753416 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480658753420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480658753420 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480658753422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480658753484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1480658753485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480658753485 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480658753687 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1480658753714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480658758337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480658758693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480658758745 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480658763920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480658763920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480658764444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "C:/Users/hongru/Downloads/DigitalWatch_final/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 12 { 0 ""} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480658769684 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480658769684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480658775106 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480658775106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480658775111 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480658775305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480658775319 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480658775767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480658775767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480658776167 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480658776869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hongru/Downloads/DigitalWatch_final/output_files/DigitalWatch.fit.smsg " "Generated suppressed messages file C:/Users/hongru/Downloads/DigitalWatch_final/output_files/DigitalWatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480658777842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1578 " "Peak virtual memory: 1578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480658778529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 00:06:18 2016 " "Processing ended: Fri Dec 02 00:06:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480658778529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480658778529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480658778529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480658778529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480658780105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480658780112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 00:06:19 2016 " "Processing started: Fri Dec 02 00:06:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480658780112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480658780112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480658780112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1480658780740 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480658785328 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480658785550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480658786123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 00:06:26 2016 " "Processing ended: Fri Dec 02 00:06:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480658786123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480658786123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480658786123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480658786123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480658786816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480658787839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480658787845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 00:06:27 2016 " "Processing started: Fri Dec 02 00:06:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480658787845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658787845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalWatch -c DigitalWatch " "Command: quartus_sta DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658787846 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1480658788100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658788342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658788343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658788446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658788446 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789097 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalWatch.sdc " "Synopsys Design Constraints File file not found: 'DigitalWatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Stopwatch:S0\|Clk_100Hz Stopwatch:S0\|Clk_100Hz " "create_clock -period 1.000 -name Stopwatch:S0\|Clk_100Hz Stopwatch:S0\|Clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD1\|Cleaned SignalDebounce:SD1\|Cleaned " "create_clock -period 1.000 -name SignalDebounce:SD1\|Cleaned SignalDebounce:SD1\|Cleaned" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD1\|Clk_100Hz SignalDebounce:SD1\|Clk_100Hz " "create_clock -period 1.000 -name SignalDebounce:SD1\|Clk_100Hz SignalDebounce:SD1\|Clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz " "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name State\[0\] State\[0\] " "create_clock -period 1.000 -name State\[0\] State\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD0\|Cleaned SignalDebounce:SD0\|Cleaned " "create_clock -period 1.000 -name SignalDebounce:SD0\|Cleaned SignalDebounce:SD0\|Cleaned" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD0\|Clk_100Hz SignalDebounce:SD0\|Clk_100Hz " "create_clock -period 1.000 -name SignalDebounce:SD0\|Clk_100Hz SignalDebounce:SD0\|Clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD2\|Clk_100Hz SignalDebounce:SD2\|Clk_100Hz " "create_clock -period 1.000 -name SignalDebounce:SD2\|Clk_100Hz SignalDebounce:SD2\|Clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SecBuffer\[2\] SecBuffer\[2\] " "create_clock -period 1.000 -name SecBuffer\[2\] SecBuffer\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD3\|Cleaned SignalDebounce:SD3\|Cleaned " "create_clock -period 1.000 -name SignalDebounce:SD3\|Cleaned SignalDebounce:SD3\|Cleaned" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD3\|Clk_100Hz SignalDebounce:SD3\|Clk_100Hz " "create_clock -period 1.000 -name SignalDebounce:SD3\|Clk_100Hz SignalDebounce:SD3\|Clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timekeeper:Tk0\|Clk_10Hz Timekeeper:Tk0\|Clk_10Hz " "create_clock -period 1.000 -name Timekeeper:Tk0\|Clk_10Hz Timekeeper:Tk0\|Clk_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SignalDebounce:SD2\|Cleaned SignalDebounce:SD2\|Cleaned " "create_clock -period 1.000 -name SignalDebounce:SD2\|Cleaned SignalDebounce:SD2\|Cleaned" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480658789168 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789168 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789180 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1480658789181 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480658789194 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480658789259 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.615 " "Worst-case setup slack is -6.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.615            -124.130 State\[0\]  " "   -6.615            -124.130 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.186             -90.525 Timekeeper:Tk0\|Clk_10Hz  " "   -5.186             -90.525 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.939             -80.283 SecBuffer\[2\]  " "   -4.939             -80.283 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.588             -75.385 Stopwatch:S0\|Clk_100Hz  " "   -4.588             -75.385 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.007            -260.441 Clk_50MHz  " "   -4.007            -260.441 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819             -19.339 SignalDebounce:SD2\|Cleaned  " "   -1.819             -19.339 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.816              -1.623 SignalDebounce:SD0\|Cleaned  " "   -0.816              -1.623 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687              -1.244 SignalDebounce:SD0\|Clk_100Hz  " "   -0.687              -1.244 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678              -1.378 SignalDebounce:SD2\|Clk_100Hz  " "   -0.678              -1.378 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674              -1.040 SignalDebounce:SD1\|Clk_100Hz  " "   -0.674              -1.040 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -1.368 SignalDebounce:SD3\|Clk_100Hz  " "   -0.672              -1.368 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.082 SignalDebounce:SD1\|Cleaned  " "   -0.082              -0.082 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.025 SignalDebounce:SD3\|Cleaned  " "   -0.014              -0.025 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 SignalDebounce:SD3\|Cleaned  " "    0.022               0.000 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 State\[0\]  " "    0.370               0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Clk_50MHz  " "    0.385               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 SignalDebounce:SD1\|Cleaned  " "    0.405               0.000 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 SignalDebounce:SD2\|Cleaned  " "    0.405               0.000 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Timekeeper:Tk0\|Clk_10Hz  " "    0.407               0.000 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 SignalDebounce:SD0\|Clk_100Hz  " "    0.440               0.000 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 SignalDebounce:SD1\|Clk_100Hz  " "    0.440               0.000 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 SignalDebounce:SD3\|Clk_100Hz  " "    0.440               0.000 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 SignalDebounce:SD2\|Clk_100Hz  " "    0.563               0.000 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.645               0.000 SignalDebounce:SD0\|Cleaned  " "    0.645               0.000 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 Stopwatch:S0\|Clk_100Hz  " "    0.680               0.000 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 SecBuffer\[2\]  " "    0.807               0.000 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.495 Clk_50MHz  " "   -3.000            -140.495 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Stopwatch:S0\|Clk_100Hz  " "   -1.285             -25.700 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Timekeeper:Tk0\|Clk_10Hz  " "   -1.285             -25.700 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 SignalDebounce:SD3\|Cleaned  " "   -1.285             -24.415 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 SignalDebounce:SD2\|Cleaned  " "   -1.285             -15.420 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD0\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD1\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD2\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD3\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 SignalDebounce:SD1\|Cleaned  " "   -1.285              -6.425 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 SignalDebounce:SD0\|Cleaned  " "   -1.285              -2.570 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 State\[0\]  " "    0.353               0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 SecBuffer\[2\]  " "    0.466               0.000 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658789343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789343 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480658789885 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658789919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480658790706 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.192 " "Worst-case setup slack is -6.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.192            -115.644 State\[0\]  " "   -6.192            -115.644 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.798             -84.179 Timekeeper:Tk0\|Clk_10Hz  " "   -4.798             -84.179 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.432             -71.220 SecBuffer\[2\]  " "   -4.432             -71.220 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.067             -66.651 Stopwatch:S0\|Clk_100Hz  " "   -4.067             -66.651 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.614            -224.140 Clk_50MHz  " "   -3.614            -224.140 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.565             -16.497 SignalDebounce:SD2\|Cleaned  " "   -1.565             -16.497 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.674              -1.330 SignalDebounce:SD0\|Cleaned  " "   -0.674              -1.330 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -0.698 SignalDebounce:SD0\|Clk_100Hz  " "   -0.516              -0.698 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -0.751 SignalDebounce:SD2\|Clk_100Hz  " "   -0.507              -0.751 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -0.578 SignalDebounce:SD1\|Clk_100Hz  " "   -0.503              -0.578 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -0.874 SignalDebounce:SD3\|Clk_100Hz  " "   -0.502              -0.874 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 SignalDebounce:SD1\|Cleaned  " "    0.024               0.000 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 SignalDebounce:SD3\|Cleaned  " "    0.083               0.000 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.010 " "Worst-case hold slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 SignalDebounce:SD3\|Cleaned  " "    0.010               0.000 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 Clk_50MHz  " "    0.338               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 SignalDebounce:SD1\|Cleaned  " "    0.356               0.000 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 SignalDebounce:SD2\|Cleaned  " "    0.356               0.000 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Timekeeper:Tk0\|Clk_10Hz  " "    0.356               0.000 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 State\[0\]  " "    0.360               0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 SignalDebounce:SD0\|Clk_100Hz  " "    0.406               0.000 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 SignalDebounce:SD3\|Clk_100Hz  " "    0.406               0.000 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 SignalDebounce:SD1\|Clk_100Hz  " "    0.407               0.000 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 SignalDebounce:SD2\|Clk_100Hz  " "    0.516               0.000 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 SignalDebounce:SD0\|Cleaned  " "    0.569               0.000 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 SecBuffer\[2\]  " "    0.651               0.000 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 Stopwatch:S0\|Clk_100Hz  " "    0.675               0.000 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.495 Clk_50MHz  " "   -3.000            -140.495 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Stopwatch:S0\|Clk_100Hz  " "   -1.285             -25.700 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -25.700 Timekeeper:Tk0\|Clk_10Hz  " "   -1.285             -25.700 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -24.415 SignalDebounce:SD3\|Cleaned  " "   -1.285             -24.415 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 SignalDebounce:SD2\|Cleaned  " "   -1.285             -15.420 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD0\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD1\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD2\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -10.280 SignalDebounce:SD3\|Clk_100Hz  " "   -1.285             -10.280 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 SignalDebounce:SD1\|Cleaned  " "   -1.285              -6.425 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 SignalDebounce:SD0\|Cleaned  " "   -1.285              -2.570 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 State\[0\]  " "    0.279               0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 SecBuffer\[2\]  " "    0.368               0.000 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658790784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658790784 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480658791396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658791509 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480658791517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658791517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.909 " "Worst-case setup slack is -2.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.909             -51.147 State\[0\]  " "   -2.909             -51.147 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189             -37.784 Timekeeper:Tk0\|Clk_10Hz  " "   -2.189             -37.784 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.187             -35.377 SecBuffer\[2\]  " "   -2.187             -35.377 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.743             -27.038 Stopwatch:S0\|Clk_100Hz  " "   -1.743             -27.038 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542             -77.798 Clk_50MHz  " "   -1.542             -77.798 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -3.428 SignalDebounce:SD2\|Cleaned  " "   -0.399              -3.428 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050              -0.050 SignalDebounce:SD0\|Cleaned  " "   -0.050              -0.050 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 SignalDebounce:SD0\|Clk_100Hz  " "    0.176               0.000 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 SignalDebounce:SD2\|Clk_100Hz  " "    0.176               0.000 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 SignalDebounce:SD1\|Clk_100Hz  " "    0.183               0.000 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 SignalDebounce:SD3\|Clk_100Hz  " "    0.185               0.000 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 SignalDebounce:SD3\|Cleaned  " "    0.193               0.000 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 SignalDebounce:SD1\|Cleaned  " "    0.465               0.000 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658791549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 State\[0\]  " "    0.153               0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Clk_50MHz  " "    0.174               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Timekeeper:Tk0\|Clk_10Hz  " "    0.182               0.000 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 SignalDebounce:SD1\|Cleaned  " "    0.183               0.000 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 SignalDebounce:SD2\|Cleaned  " "    0.183               0.000 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 SignalDebounce:SD3\|Cleaned  " "    0.190               0.000 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 SignalDebounce:SD0\|Clk_100Hz  " "    0.192               0.000 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 SignalDebounce:SD3\|Clk_100Hz  " "    0.192               0.000 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 SignalDebounce:SD1\|Clk_100Hz  " "    0.193               0.000 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 SignalDebounce:SD2\|Clk_100Hz  " "    0.250               0.000 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 SignalDebounce:SD0\|Cleaned  " "    0.257               0.000 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Stopwatch:S0\|Clk_100Hz  " "    0.339               0.000 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 SecBuffer\[2\]  " "    0.383               0.000 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658791734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658791775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658791833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -117.779 Clk_50MHz  " "   -3.000            -117.779 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 Stopwatch:S0\|Clk_100Hz  " "   -1.000             -20.000 Stopwatch:S0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 Timekeeper:Tk0\|Clk_10Hz  " "   -1.000             -20.000 Timekeeper:Tk0\|Clk_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 SignalDebounce:SD3\|Cleaned  " "   -1.000             -19.000 SignalDebounce:SD3\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 SignalDebounce:SD2\|Cleaned  " "   -1.000             -12.000 SignalDebounce:SD2\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 SignalDebounce:SD0\|Clk_100Hz  " "   -1.000              -8.000 SignalDebounce:SD0\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 SignalDebounce:SD1\|Clk_100Hz  " "   -1.000              -8.000 SignalDebounce:SD1\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 SignalDebounce:SD2\|Clk_100Hz  " "   -1.000              -8.000 SignalDebounce:SD2\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 SignalDebounce:SD3\|Clk_100Hz  " "   -1.000              -8.000 SignalDebounce:SD3\|Clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 SignalDebounce:SD1\|Cleaned  " "   -1.000              -5.000 SignalDebounce:SD1\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 SignalDebounce:SD0\|Cleaned  " "   -1.000              -2.000 SignalDebounce:SD0\|Cleaned " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 SecBuffer\[2\]  " "    0.269               0.000 SecBuffer\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 State\[0\]  " "    0.361               0.000 State\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480658791852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658791852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658793942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658793943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480658794316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 00:06:34 2016 " "Processing ended: Fri Dec 02 00:06:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480658794316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480658794316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480658794316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658794316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480658795820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480658795827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 00:06:35 2016 " "Processing started: Fri Dec 02 00:06:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480658795827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480658795827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480658795827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1480658796481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch_7_1200mv_85c_slow.vo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch_7_1200mv_85c_slow.vo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658796769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch_7_1200mv_0c_slow.vo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch_7_1200mv_0c_slow.vo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658796891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch_min_1200mv_0c_fast.vo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch_min_1200mv_0c_fast.vo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658797013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch.vo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch.vo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658797125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch_7_1200mv_85c_v_slow.sdo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658797245 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch_7_1200mv_0c_v_slow.sdo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658797374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch_min_1200mv_0c_v_fast.sdo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658797524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalWatch_v.sdo C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/ simulation " "Generated file DigitalWatch_v.sdo in folder \"C:/Users/hongru/Downloads/DigitalWatch_final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480658797653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480658797859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 00:06:37 2016 " "Processing ended: Fri Dec 02 00:06:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480658797859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480658797859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480658797859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480658797859 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 196 s " "Quartus Prime Full Compilation was successful. 0 errors, 196 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480658798615 ""}
