// Seed: 2409248816
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output logic id_2
);
  always @(posedge 1 or 1) begin : LABEL_0
    id_2#(1, 1 == 1) <= 'd0;
  end
  always id_2 <= #1 id_0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1
    , id_9,
    input  wor   id_2,
    output logic id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  wor   id_6,
    output wire  id_7
);
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_3 <= id_9;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3
  );
endmodule
