
core:  ysyx_210152

#####################
#vcs compile log
#####################
Lint-[TFIPC-L] Too few instance port connections
../cpu/ysyx_210152.v, 13362
ysyx_210152_PRV564_Kernel, "ysyx_210152_commit commit( .Global_CLK (Kernel_CLKi),  .Global_ARST (Kernel_ARSTi),  .Global_Flush (Global_Flush),  .CSR_mideleg (CSR_mideleg),  .CSR_medeleg (CSR_medeleg),  .CSR_mige (CSR_mige),  .CSR_sige (CSR_sige),  .CSR_mip (CSR_mip),  .CSR_mie (CSR_mie),  .NMI_EccErr (Kernel_NMIEEi),  .NMI_PwrLost (Kernel_NMIPLi),  .NMI_generic (Kernel_NMIGi),  .PIP0i_MSC_valid (PIP_ALUo_MSC_valid),  .PIP0i_MSC_LoadPageFlt (1'b0),  .PIP0i_MSC_LoadAccFlt (1'b0),  .PIP0i_MSC_LoadAddrMis (1'b0),  .PIP0i_MSC_StorePageFlt (1'b0),  .PIP0i_MSC_StoreAccFlt (1'b0),  .PIP0i_MSC_StoreAddrMis (1'b0),  .PIP0i_INFO_ci (1'b0),  .PIP0i_INFO_itag (PIP_ALUo_INFO_itag),  .PIP0i_INFO_pc (PIP_ALUo_INFO_pc),  .PIP0i_INFO_priv (PIP_ALUo_INFO_priv),  .PIP0i_DATA_data1 (PIP_ALUo_DATA_data ... "
  The above instance has fewer port connections than the module definition,
  There are 96 port(s) in module "ysyx_210152_commit" definition, but only 94 
  port connect(s) in the instance.
  output port 'CMT_priv' is not connected,
  output port 'CMT_ci' is not connected.



#####################
#vcs system test
#####################
Hello test pass!!
Mem test pass!!
rtthread test pass!!
