#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Mar 29 21:38:11 2017
# Process ID: 8108
# Current directory: C:/Users/Gleb/Downloads/EE270_GroupProject (2)
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7644 C:\Users\Gleb\Downloads\EE270_GroupProject (2)\EE270_GroupProject.xpr
# Log file: C:/Users/Gleb/Downloads/EE270_GroupProject (2)/vivado.log
# Journal file: C:/Users/Gleb/Downloads/EE270_GroupProject (2)\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.xpr}
INFO: [Project 1-313] Project file moved from 'S:/My Classes/Year 2 semester 2/EE270/EE270_GroupProject' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 783.504 ; gain = 115.938
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 809.703 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183698729A
set_property PROGRAM.FILE {C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.runs/impl_2/egg_timer.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.runs/impl_2/egg_timer.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'egg_timerTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.sim/sim_1/behav'
"xvhdl -m64 --relax -prj egg_timerTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity led_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin_to_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin_to_7seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin2bcd_9bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin2bcd_9bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/egg_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity egg_timer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sim_1/new/egg_timerTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity egg_timerTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 760e99cffac2473391d01a474c2ba5b7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot egg_timerTB_behav xil_defaultlib.egg_timerTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clk_div [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2bcd_9bit [bin2bcd_9bit_default]
Compiling architecture behavioral of entity xil_defaultlib.display_control [display_control_default]
Compiling architecture behavioral of entity xil_defaultlib.bin_to_7seg [bin_to_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.led_control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.egg_timer [egg_timer_default]
Compiling architecture behavioral of entity xil_defaultlib.egg_timertb
Built simulation snapshot egg_timerTB_behav
/EE270_GroupProject.sim/sim_1/behav/xsim.dir/egg_timerTB_behav/webtalk/xsim_webtalk.tcl was unexpected at this time.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "egg_timerTB_behav -key {Behavioral:sim_1:Functional:egg_timerTB} -tclbatch {egg_timerTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source egg_timerTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [Common 17-365] Interrupt caught but 'launch_simulation' cannot be canceled. Please wait for command to finish.
INFO: [Common 17-681] Processing pending cancel.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'egg_timerTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.runs/synth_2

launch_runs synth_2 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin2bcd_9bit.vhd" into library xil_defaultlib [C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin2bcd_9bit.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin_to_7seg.vhd" into library xil_defaultlib [C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/bin_to_7seg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/clk_div.vhd" into library xil_defaultlib [C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/clk_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/counter.vhd" into library xil_defaultlib [C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib [C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/display_control.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/egg_timer.vhd" into library xil_defaultlib [C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/egg_timer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib [C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.srcs/sources_1/new/led_control.vhd:1]
[Wed Mar 29 21:46:56 2017] Launched synth_2...
Run output will be captured here: C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Wed Mar 29 21:47:58 2017] Launched impl_2...
Run output will be captured here: C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.runs/impl_2/runme.log
reset_run impl_2
launch_runs impl_2 -jobs 2 -scripts_only
reset_run impl_2
launch_runs impl_2
[Wed Mar 29 21:50:18 2017] Launched impl_2...
Run output will be captured here: C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Wed Mar 29 21:51:25 2017] Launched impl_2...
Run output will be captured here: C:/Users/Gleb/Downloads/EE270_GroupProject (2)/EE270_GroupProject.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 22:01:35 2017...
