{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579493075905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579493075910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 12:04:35 2020 " "Processing started: Mon Jan 20 12:04:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579493075910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493075910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493075910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579493076719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579493076719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/aessentials/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084275 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084275 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084275 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084275 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084275 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/mux.v 9 9 " "Found 9 design units, including 9 entities, in source file /verilog/aessentials/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Found entity 1: MUX3to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4to1 " "Found entity 2: MUX4to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX5to1 " "Found entity 3: MUX5to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX6to1 " "Found entity 4: MUX6to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX7to1 " "Found entity 5: MUX7to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "6 MUX8to1 " "Found entity 6: MUX8to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX9to1 " "Found entity 7: MUX9to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "8 MUX10to1 " "Found entity 8: MUX10to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX16to1 " "Found entity 9: MUX16to1" {  } { { "../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/aessentials/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "../aESSENTIALS/baud_counter.v" "" { Text "D:/Verilog/aESSENTIALS/baud_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084288 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "test.v(43) " "Verilog HDL syntax warning at test.v(43): extra block comment delimiter characters /* within block comment" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 43 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1579493084293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_tb " "Found entity 1: test_tb" {  } { { "test_tb.v" "" { Text "D:/Verilog/test_code/test_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579493084300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579493084332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst test.v(17) " "Verilog HDL or VHDL warning at test.v(17): object \"rst\" assigned a value but never read" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] test.v(58) " "Inferred latch for \"out1\[0\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] test.v(58) " "Inferred latch for \"out1\[1\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] test.v(58) " "Inferred latch for \"out1\[2\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] test.v(58) " "Inferred latch for \"out1\[3\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] test.v(58) " "Inferred latch for \"out1\[4\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] test.v(58) " "Inferred latch for \"out1\[5\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] test.v(58) " "Inferred latch for \"out1\[6\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] test.v(58) " "Inferred latch for \"out1\[7\]\" at test.v(58)" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493084333 "|test"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579493084777 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579493085020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579493085020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[8\] " "No output dependent on input pin \"in1\[8\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[9\] " "No output dependent on input pin \"in1\[9\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[10\] " "No output dependent on input pin \"in1\[10\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[11\] " "No output dependent on input pin \"in1\[11\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[12\] " "No output dependent on input pin \"in1\[12\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[13\] " "No output dependent on input pin \"in1\[13\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[14\] " "No output dependent on input pin \"in1\[14\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[15\] " "No output dependent on input pin \"in1\[15\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[16\] " "No output dependent on input pin \"in1\[16\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[17\] " "No output dependent on input pin \"in1\[17\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[18\] " "No output dependent on input pin \"in1\[18\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[19\] " "No output dependent on input pin \"in1\[19\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[20\] " "No output dependent on input pin \"in1\[20\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[21\] " "No output dependent on input pin \"in1\[21\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[22\] " "No output dependent on input pin \"in1\[22\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[23\] " "No output dependent on input pin \"in1\[23\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[24\] " "No output dependent on input pin \"in1\[24\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[25\] " "No output dependent on input pin \"in1\[25\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[26\] " "No output dependent on input pin \"in1\[26\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[27\] " "No output dependent on input pin \"in1\[27\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[28\] " "No output dependent on input pin \"in1\[28\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[29\] " "No output dependent on input pin \"in1\[29\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[30\] " "No output dependent on input pin \"in1\[30\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[31\] " "No output dependent on input pin \"in1\[31\]\"" {  } { { "test.v" "" { Text "D:/Verilog/test_code/test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579493085046 "|test|in1[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1579493085046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579493085047 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579493085047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579493085047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579493085047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579493085059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 12:04:45 2020 " "Processing ended: Mon Jan 20 12:04:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579493085059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579493085059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579493085059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579493085059 ""}
