# Leakage Reduction in CMOS with Stacked Transistors
 Experimental proof of concept for stacked transistor method to reduce leakage current in sub-micro (45nm) technologies 
