                                                                                              EVALUATION KIT AVAILABLE
MAX96711                                               14-Bit GMSL Serializer with High-Immunity/
                                                       Bandwidth Mode and Coax/STP Cable Drive
General Description                                           Benefits and Features
The MAX96711 is a compact serializer with features espe-      ●● Ideal for Safety Camera Applications
cially suited for automotive camera applications. In high-       • Works with Low-Cost 50Ω Coax (100Ω STP) Cables
bandwidth mode, the parallel-clock maximum is 116MHz             • Error Detection of Video/Control Data
for 12-bit linear or combined HDR data types. Line-fault         • High-Immunity Mode for Robust Control-Channel
circuitry detects open/short faults on the link cable.              EMC Tolerance
The embedded control channel operates at 9.6kbps to              • Retransmission of Control Data Upon Error
1Mbps in UART, I2C, and mixed UART/I2C modes, allow-                Detection
ing programming of serializer, deserializer, and camera          • Best-in-Class Supply Current: 93mA (max)
registers independent of video timing.                           • Pre/Deemphasis Allows 15m Cable at Full Speed
For driving longer cables, the IC has programmable               • 32-Pin (5mm x 5mm) TQFN Package with 0.5mm
pre/deemphasis. Programmable spread spectrum is                     Lead Pitch
available on the serial output. The serial output meets       ●● High-Speed Data Serialization for Megapixel
ISO 10605 and IEC 61000-4-2 ESD standards. The core              Cameras
supply range is 1.7V to 1.9V, and the I/O supply range is        • Up to 1.74Gbps Serial-Bit Rate
1.7V to 3.6V.                                                    • 12.5MHz to 87MHz x 12-Bit + H/V Data
                                                                 • 36.66MHz to 116MHz x 12-Bit + H/V Data
The MAX96711 is available in a 32-pin (5mm x 5mm)
                                                                    (through Internal Encoding)
TQFN package with 0.5mm lead pitch, and operates over
                                                              ●● Multiple Modes for System Flexibility
the -40°C to +115°C temperature range.
                                                                 • 9.6kbps to 1Mbps Control Channel in UART,
Applications                                                        I2C (with Clock Stretch), or UART-to-I2C Modes
●● Automotive Camera Applications                                • Crosspoint Switch Accepts Any Input Bitmap
                                                                 • Modes for Encoded VSYNC and HSYNC
                                                              ●● Reduces EMI and Shielding Requirements
                                                                 • Programmable Output Spread Spectrum
Simplified Block Diagram                                         • Tracks Spread Spectrum Applied at the Parallel
                                                                    Input
                                                                 • 1.7V to 3.6V I/O Supply
           VIDEO                              VIDEO           ●● Peripheral Features for Camera Power-Up and
                                                                 Verification
    CAM            MAX96711         MAX96706         GPU         • Line Fault Detects Shorts to Ground/Battery and
                                                                    Open
            I 2C                              I 2C               • Built-In PRBS Generator for BER Testing
                                                                 • Dedicated GPO for Camera Frame-Sync Trigger
                                                                    and Other Uses
                                                                 • Remote/Local Wake-Up from Sleep Mode
                                                              ●● Meets AEC-Q100 Automotive Specification
                                                                 • -40°C to +115°C Operating Temperature
Ordering Information appears at end of data sheet.               • ±8kV Contact and ±15kV Air IEC 61000-4-2 and
                                                                    ISO 10605 ESD Protection
19-8471; Rev 2; 2/17


MAX96711                                                                         14-Bit GMSL Serializer with High-Immunity/
                                                                               Bandwidth Mode and Coax/STP Cable Drive
                                                               TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Simplified Block Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
   32-Pin TQFN-EP  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  8
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
      Operating Modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
      Video/Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25
      Single/Double Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      HS/VS Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Bus Widths  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Forward Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Remote-End Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Clock-Stretch Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Packet-Based I2C  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Packet Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Control-Channel Error Detection and Packet
      Retransmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Cable Type Configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Crossbar Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Video Timing Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Shutdown/Sleep Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
www.maximintegrated.com                                                                                                                                   Maxim Integrated │ 2


MAX96711                                                                        14-Bit GMSL Serializer with High-Immunity/
                                                                             Bandwidth Mode and Coax/STP Cable Drive
                                              TABLE OF CONTENTS (CONTINUED)
      Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
      Serialization Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
      Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
      Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
  Link Startup Procedure  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
  GMSL Register Map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
      seraddr (0x00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      desaddr (0x01)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      ss (0x02) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
      sdiv (0x03) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
      main_control (0x04)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      prbs_len (0x05) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      cmllvl_preemp (0x06) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
      config (0x07) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
      rsvd_8 (0x08)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
      i2c_source (0x09, 0x0B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      i2c_dest (0x0A, 0x0C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
      i2c_config (0x0D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
      gpio_en (0x0E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      gpio_out (0x0F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      gpio_in (0x10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
      errg (0x11) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
      rsvd_12 (0x12) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
      pd (0x13) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      pktcc_lock (0x14)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      input_status (0x15) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
      max_rt_err (0x16) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
      rsvd_17 (0x17) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      crc (0x18 to 0x1B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      cc_crc_errcnt (0x1C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      rsvd_1d (0x1D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
      id (0x1E)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
      revision (0x1F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
      crossbar (0x20 to 0x3E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
      crossbar_hs (0x3F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
      crossbar_vs (0x40) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
      crossbar_de (0x41) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
www.maximintegrated.com                                                                                                                                 Maxim Integrated │ 3


MAX96711                                                                        14-Bit GMSL Serializer with High-Immunity/
                                                                             Bandwidth Mode and Coax/STP Cable Drive
                                              TABLE OF CONTENTS (CONTINUED)
      link_config (0x42) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
      sync_gen_config (0x43) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
      vs_dly (0x44 to 0x46) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      vs_h (0x47 to 0x49) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      vs_l (0x4A to 0x4C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      cxtp (0x4D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
      hs_dly (0x4E to 0x50) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      rsvd (0x51 to 0x53, 0x5D to 0x5F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      hs_h (0x54, 0x55) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      hs_l (0x56, 0x57)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      hs_cnt (0x58, 0x59)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
      de_dly (0x5A to 0x5C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
      de_h (0x60, 0x61) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
      de_l (0x62, 0x63)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      de_cnt (0x64, 0x65)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      prbs_type (0x66) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      dbl_align_to (0x67) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      cc_crc_length (0x68)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      hi_lo (0x69) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
      rsvd_96 (0x96)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
      rsvd_97 (0x97)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      rsvd_98 (0x98)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      rsvd_99 (0x99)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      pktcc_en (0x9A)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      lf (0xC8) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
      rsvd_c9 (0xC9) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
      rsvd_fc (0xFC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
      rsvd_fd (0xFD)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
      rsvd_fe (0xFE) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      rsvd_ff (0xFF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
  Parallel Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      Bus Data Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      Bus Data Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      Crossbar-Switch Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
      Recommended Crossbar-Switch Program Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
  Timing-Generator Programming  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
  Double-Mode Alignment  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 4


MAX96711                                                                          14-Bit GMSL Serializer with High-Immunity/
                                                                                Bandwidth Mode and Coax/STP Cable Drive
                                                TABLE OF CONTENTS (CONTINUED)
      External High/Low Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      Align from HS or DE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
   Control-Channel Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      I2C Bit Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      Software Programming of Device Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
      I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
      Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
      Cascaded/Parallel Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
      UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
      Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
      UART Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75
      UART-to-I2C Conversion  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  77
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
      Device Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
   Manual Programming of the
   Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
      Equation: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
      Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
      High-Frequency Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  79
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
   Device Configuration and Component Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
      Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
      Three-Level Configuration Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  80
      I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
      AC-Coupling Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
      Cables and Connectors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
   PRBS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
   GPI/GPO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  81
      Fast Detection of Loss-of-Lock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
      Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
   Entering/Exiting Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
Typical Application Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
www.maximintegrated.com                                                                                                                                    Maxim Integrated │ 5


MAX96711                                                                  14-Bit GMSL Serializer with High-Immunity/
                                                                       Bandwidth Mode and Coax/STP Cable Drive
                                                            LIST OF FIGURES
Figure 1. Serial-Output Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 2. Output Waveforms at OUT+, OUT-  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. Single-Ended Output Template . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 4. Line-Fault Detector Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 5. Worst-Case Pattern Input  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 6. Parallel Clock Input Requirements  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 7. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 8. Differential Output Template  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 9. Input Setup and Hold Times  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 10. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 11. Serializer Delay  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 12. Link Startup Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 13. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 14. 24-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 15. 27-Bit High-Bandwidth Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 16. 32-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 17. Coax Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 18. Crossbar Switch Dataflow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 19. Sync-Signal Format For Video-Timing Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 20. State Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 21. Crossbar-Switch Default Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Figure 22. GMSL-UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Figure 23. GMSL-UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Figure 24. SYNC Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Figure 25. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Figure 26. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 77
Figure 27. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)  . . . . . . . . 77
Figure 28. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Figure 29. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Figure 30. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 6


MAX96711                                                                      14-Bit GMSL Serializer with High-Immunity/
                                                                            Bandwidth Mode and Coax/STP Cable Drive
                                                                  LIST OF TABLES
Table 1. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 2. Link-Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 3. Input Data-Width Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 4. Data-Rate Selection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Table 5. Crossbar Output to Serial Link Map (D23:0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 6. Crossbar Output to Serial Link Map (D31:24 and Special Packets) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Table 7. Legend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
Table 8. Timing-Generator Parameter Restrictions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Table 9. Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Table 10. Spread Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Table 11. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 12. Feature Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 13. Three-Level Configuration Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
Table 14. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 7


MAX96711                                                                                   14-Bit GMSL Serializer with High-Immunity/
                                                                                       Bandwidth Mode and Coax/STP Cable Drive
Absolute Maximum Ratings
AVDD to EP*.........................................................-0.5V to +1.9V                    Continuous Power Dissipation, TA = +70°C
DVDD to EP*.........................................................-0.5V to +1.9V                        TQFN (derate 34.5 mW/°C above +70°C)..............2758.6mW
IOVDD to EP*........................................................-0.5V to +3.9V                    Operating Temperature Range...........................-40°C to +115°C
OUT+, OUT- to EP*...............................................-0.5V to +1.9V                        Junction Temperature.......................................................+150°C
All Other Pins to EP*.............................-0.5V to (IOVDD + 0.5V)                             Storage Temperature Range............................. -40°C to +150°C
OUT+, OUT- Short Circuit to Ground or Supply........Continuous                                        Soldering Temperature (reflow)........................................+260°C
LMIN_ to EP* (15mA current limit).......................... -0.5 to +3.9V
                                                                                                      *EP connected to IC ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
32-Pin TQFN-EP
 Package Code                                                                    T3255+8
 Outline Number                                                                  21-0140
 Land Pattern Number                                                             90-0013
 Single-Layer Board:
        Junction-to-Ambient Thermal Resistance (θJA)                             47
        Junction-to-Case Thermal Resistance (θJC)                                1.7
 Four-Layer Board:
        Junction-to-Ambient Thermal Resistance (θJA)                             29
        Junction-to-Case Thermal Resistance (θJC)                                1.7
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
www.maximintegrated.com                                                                                                                                            Maxim Integrated │ 8


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
DC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER                SYMBOL                   CONDITIONS                      MIN       TYP      MAX      UNITS
 SINGLE-ENDED INPUTS (DIN_, PCLKIN, HS, VS, DE, DBL, HIM, MS, HVEN, PWDNB)
                                                                                        0.65 x
 High-Level Input Voltage           VIH                                                                                  V
                                                                                       VIOVDD
                                                                                                            0.35 x
 Low-Level Input Voltage            VIL                                                                                  V
                                                                                                           VIOVDD
 Input Current                       IIN    VIN = 0 to VIOVDD                             -20                +20        μA
 THREE-LEVEL INPUTS (CONF0, CONF1)
                                                                                         0.7 x
 High-Level Input Voltage           VIH                                                                                  V
                                                                                       VIOVDD
                                                                                                             0.3 x
 Low-Level Input Voltage            VIL                                                                                  V
                                                                                                           VIOVDD
                                            Open or connected to a driver with output
 Mid-Level Input Current           IINM                                                   -10                +10        μA
                                            in high impedance (Note 2)
 Input Current                       IIN    High or low, PWDNB high or low               -220                +220       µA
 SINGLE-ENDED OUTPUT (GPO)
 High-Level Output                                                                     VIOVDD
                                   VOH      IOH = -2mA                                                                   V
 Voltage                                                                                 - 0.2
 Low-Level Output
                                   VOL      IOL = 2mA                                                         0.2        V
 Voltage
                                            VO = 0V, VIOVDD = 3.0V to 3.6V                -16       -35       -64
 Output Short-Circuit Current       IOS                                                                                 mA
                                            VO = 0V, VIOVDD = 1.7V to 1.9V                 -3       -12       -21
 UART/I2C and GENERAL-PURPOSE I/Os (RX/SDA, TX/SCL, GPIO_) with OPEN-DRAIN OUTPUTS
                                                                                         0.7 x
 High-Level Input Voltage           VIH                                                                                  V
                                                                                       VIOVDD
                                                                                                             0.3 x
 Low-Level Input Voltage            VIL                                                                                  V
                                                                                                           VIOVDD
                                            VIN = 0 to VIOVDD (Note 3),
                                                                                         -110                 +5
 Input Current                       IIN    RX/SDA, TX/SCL                                                              µA
                                            VIN = 0 to VIOVDD (Note 3), GPIO_             -80                 +5
 Low-Level Open-Drain                       IOL = 3mA, VIOVDD = 1.7V to 1.9V                                  0.4
                                   VOL                                                                                   V
 Output Voltage                             IOL = 3mA, VIOVDD = 3.0V to 3.6V                                  0.3
 Input Capacitance                  CIN     Each pin (Note 4)                                                  10       pF
www.maximintegrated.com                                                                                    Maxim Integrated │ 9


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER                SYMBOL                  CONDITIONS                      MIN       TYP       MAX       UNITS
 DIFFERENTIAL OUTPUTS (OUT+, OUT-)
                                            Preemphasis off, high drive (Figure 1)        300        400       500
 Differential Output Voltage        VOD     3.3dB preemphasis, high drive (Figure 2)      350                  610        mV
                                            3.3dB deemphasis, high drive (Figure 2)       240                  425
 Change in VOD Between
 Complementary Output              ΔVOD                                                                         25        mV
 States
 Output Offset Voltage
                                    VOS     Preemphasis off                                1.1       1.4      1.56         V
 (VOUT+ + VOUT-)/2 = VOS
 Change in VOS Between
 Complementary Output              ΔVOS                                                                         25        mV
 States
                                            VOUT+ or VOUT- = 0V                           -60
 Output Short-Circuit Current        IOS                                                                                  mA
                                            VOUT+ or VOUT- = 1.9V                                               25
 Magnitude of Differential
                                    IOSD    VOD = 0V                                                            25        mA
 Output Short-Circuit Current
 Output-Termination
                                     RO     From OUT+ or OUT- to AVDD                      45         54        63         Ω
 Resistance (Internal)
 REVERSE CONTROL-CHANNEL RECEIVER OUTPUTS (OUT+, OUT-)
                                            Legacy                                                              27
 High-Switching Threshold          VCHR                                                                                   mV
                                            High immunity                                                       40
                                            Legacy                                        -27
 Low-Switching Threshold           VCLR                                                                                   mV
                                            High immunity                                 -40
 SINGLE-ENDED SERIAL OUTPUTS (OUT+ or OUT-)
                                            Preemphasis off, high drive (Figure 3)        375        500       625
 Single-Ended Output
                                     VO     3.3dB preemphasis, high drive (Figure 2)      435                  765        mV
 Voltage
                                            3.3dB deemphasis, high drive (Figure 2)       300                  535
                                            VOUT+ or VOUT- = 0V                           -69
 Output Short-Circuit Current        IOS                                                                                  mA
                                            VOUT+ or VOUT- = 1.9V                                               32
 Output-Termination
                                     RO     From OUT+ or OUT- to AVDD                      45         54        63         Ω
 Resistance (Internal)
 LINE-FAULT DETECTION INPUT (LMN0, LMN1)
 Short-to-GND Threshold              VTG    (Figure 4)                                                         0.3         V
 Normal Threshold                    VTN    (Figure 4)                                    0.57                1.07         V
                                                                                                              VIO +
 Open Threshold                      VTO    (Figure 4)                                    1.45                             V
                                                                                                              0.06
 Open Input Voltage                  VIO    (Figure 4)                                    1.47                1.75         V
 Short-to-Battery Threshold          VTE    (Figure 4)                                    2.47                             V
www.maximintegrated.com                                                                                     Maxim Integrated │ 10


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP Connected to PCB
ground, typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER                 SYMBOL                    CONDITIONS                    MIN       TYP       MAX       UNITS
 POWER SUPPLY
                                            fPCLKIN = 116MHz, HIBW = 0, BWS = 0,
                                            default register values, AVDD + DVDD                     64         90
                                            (1.9V)
                                            fPCLKIN = 116MHz, HIBW = 0, BWS = 0,
                                                                                                     1.8       2.7
                                            default register values, IOVDD (3.6V)
                                            fPCLKIN = 116MHz, HIBW = 0, BWS =
                                            0, default register values, IOVDD (1.9V)                0.45      0.69
                                            (Note 4)
                                            fPCLKIN = 116MHz, HIBW = 1, BWS = 0,
                                            default register values, AVDD + DVDD                     62         83
                                            (1.9V)
 Supply Current, Worst-Case
                                   IWCS     fPCLKIN = 116MHz, HIBW = 1, BWS = 0,                                          mA
 Pattern (Figure 5)                                                                                  1.8       2.7
                                            default register values, IOVDD (3.6V)
                                            fPCLKIN = 116MHz, HIBW = 1, BWS =
                                            0, default register values, IOVDD (1.9V)                0.45      0.69
                                            (Note 4)
                                            fPCLKIN = 87MHz, BWS = 1,
                                            default register values, AVDD + DVDD                     61         85
                                            (1.9V)
                                            fPCLKIN = 87MHz, BWS = 1, default
                                                                                                     1.4       2.0
                                            register values, IOVDD (3.6V)
                                            fPCLKIN = 87MHz, BWS = 1, default
                                                                                                    0.37      0.61
                                            register values, IOVDD (1.9V) (Note 4)
 Sleep-Mode Supply Current          ICCS    Wake-up receiver enabled                                 40        100         µA
 Power-Down Supply Current          ICCZ    PWDNB = low                                              15         70         µA
 ESD PROTECTION
                                            Human Body Model, RD = 1.5kΩ,
                                                                                                     ±8
                                            CS = 100pF
                                            IEC 61000-4-2, RD = 330Ω, CS = 150pF,
                                                                                                     ±8
                                            Contact Discharge
                                            IEC 61000-4-2, RD = 330Ω, CS = 150pF,
 OUT+, OUT- (Note 5)               VESD                                                             ±15                    kV
                                            Air Discharge
                                            ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                     ±8
                                            Contact Discharge
                                            ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                    ±15
                                            Air Discharge
                                            Human Body Model, RD = 1.5kΩ,
 All Other Pins (Note 6)           VESD                                                              ±4                    kV
                                            CS = 100pF
www.maximintegrated.com                                                                                     Maxim Integrated │ 11


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
AC Electrical Characteristics
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
        PARAMETER                 SYMBOL                   CONDITIONS                     MIN       TYP       MAX       UNITS
 PARALLEL CLOCK INPUT (PCLKIN)
                                            BWS = 0, HIBW = 0, single input              16.66                  58
                                            BWS = 0, HIBW = 1, single input              36.66                  58
                                            BWS = 1, single input                         12.5                43.5
 Clock Frequency                   fPCLKIN                                                                                MHz
                                            BWS = 0, HIBW = 0, double input              33.32                 116
                                            BWS = 0, HIBW = 1, double input              73.33                 116
                                            BWS = 1, double input                          25                   87
 Clock Duty Cycle                      DC   tHIGH/tT or tLOW/tT (Note 4, Figure 6)         35        50         65         %
 Clock Transition Time               tR, tF (Note 4, Figure 6)                                                   4         ns
                                            1.74Gbps bit rate, 300kHz sinusoidal jitter
 Clock Jitter                           tJ                                                                     800         ps
                                            (Note 4)
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                         9.6                1000        kbps
                                            30% to 70%, CL = 10pF to 100pF, 1kΩ
 Output Rise Time                      tR                                                  20                  150         ns
                                            pullup to IOVDD
                                            70% to 30%, CL = 10pF to 100pF, 1kΩ
 Output Fall Time                       tF                                                 20                  150         ns
                                            pullup to IOVDD
 I2C TIMING (Figure 7)
                                            Low fSCL range: (I2CMSTBT = 010,
                                                                                           9.6                 100
                                            I2CSLVSH = 10)
                                            Mid fSCL range: (I2CMSTBT 101,
 SCL Clock Frequency                  fSCL                                              > 100                  400        kHz
                                            I2CSLVSH = 01)
                                            High fSCL range: (I2CMSTBT = 111,
                                                                                        > 400                 1000
                                            I2CSLVSH = 00)
                                            fSCL range, low                                 4
 START Condition Hold Time         tHD:STA  fSCL range, mid                                0.6                             µs
                                            fSCL range, high                              0.26
                                            fSCL range, low                                4.7
 Low Period of SCL Clock             tLOW   fSCL range, mid                                1.3                             µs
                                            fSCL range, high                               0.5
                                            fSCL range, low                                 4
 High Period of SCL Clock           tHIGH   fSCL range, mid                                0.6                             µs
                                            fSCL range, high                              0.26
                                            fSCL range, low                                4.7
 Repeated START Condition
                                   tSU:STA  fSCL range, mid                                0.6                             µs
 Setup Time
                                            fSCL range, high                              0.26
www.maximintegrated.com                                                                                     Maxim Integrated │ 12


MAX96711                                                      14-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER               SYMBOL                     CONDITIONS                    MIN      TYP       MAX       UNITS
                                            fSCL range, low                                  0
 Data Hold Time                    tHD:DAT  fSCL range, mid                                  0                             ns
                                            fSCL range, high                                 0
                                            fSCL range, low                                250
 Data Setup Time                   tSU:DAT  fSCL range, mid                                100                             ns
                                            fSCL range, high                                50
                                            fSCL range, low                                  4
 Setup Time for STOP
                                   tSU:STO  fSCL range, mid                                 0.6                            µs
 Condition
                                            fSCL range, high                               0.26
                                            fSCL range, low                                 4.7
 Bus-Free Time                       tBUF   fSCL range, mid                                 1.3                            µs
                                            fSCL range, high                                0.5
                                            fSCL range, low                                                   3.45
 Data Valid Time                   tVD:DAT  fSCL range, mid                                                    0.9         µs
                                            fSCL range, high                                                  0.45
                                            fSCL range, low                                                   3.45
 Data Valid-Acknowledge
                                   tVD:ACK  fSCL range, mid                                                    0.9         µs
 Time
                                            fSCL range, high                                                  0.45
                                            fSCL range, low                                                     50
 Pulse Width of Spikes
                                      tSP   fSCL range, mid                                                     50         ns
 Suppressed
                                            fSCL range, high                                                    50
 Capacitive Load of Each
                                      CB    Note 4                                                             100         pF
 Bus Line
 SWITCHING CHARACTERISTICS (Note 4)
                                            20% to 80%, VOD, 400mV differential RL
 Differential/Single-Ended
                                     tR, tF = 100Ω, 500mV single-ended RL = 50Ω,                               250         ps
 Output Rise/Fall Time
                                            serial bit rate = 1.74Gbps
 Total Serial-Output Jitter                 1.74Gbps PRBS, measured at VOD = 0V
                                    tTSOJ1                                                          0.25                   UI
 (Differential Output)                      differential, preemphasis disabled (Figure 8)
 Deterministic Serial-Output                1.74Gbps PRBS, measured at VOD = 0V
                                    tDSOJ2                                                          0.15                   UI
 Jitter (Differential Output)               differential, preemphasis disabled (Figure 8))
 Total Serial-Output Jitter                 1.74Gbps PRBS, measured at VO/2,
                                    tTSOJ1                                                          0.25                   UI
 (Single-Ended Output)                      preemphasis disabled (Figure 3)
 Deterministic Serial-Output                1.74Gbps PRBS, measured at VO/2,
                                    tDSOJ2                                                          0.15                   UI
 Jitter (Single-Ended Output)               preemphasis disabled (Figure 3)
 Parallel Data-Input Setup
                                     tSET   (Figure 9)                                       2                             ns
 Time
www.maximintegrated.com                                                                                     Maxim Integrated │ 13


MAX96711                                                         14-Bit GMSL Serializer with High-Immunity/
                                                               Bandwidth Mode and Coax/STP Cable Drive
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +115°C, EP connected to PCB
ground, typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER                SYMBOL                        CONDITIONS                        MIN      TYP        MAX      UNITS
 Parallel Data Input Hold
                                    tHOLD        (Figure 9) (Note 4)                               1                              ns
 Time
                                                 Deserializer GPI to serializer GPO
 GPI-to-GPO Delay                   tGPIO                                                                              350        µs
                                                 (Figure 10)
                                                 Spread spectrum enabled (Figure 11)
                                                                                                                      2065
                                                 (Notes 4, 7)
 Serializer Delay                     tSD                                                                                        Bits
                                                 Spread spectrum disabled (Figure 11)
                                                                                                                      1095
                                                 (Notes 4, 7)
 Link Start Time                    tLOCK        (Figure 12)                                                            2         ms
 Power-Up Time                        tPU        (Figure 13)                                                            7         ms
Note 1: Limits are 100% production tested at TA = +115°C. Limits over the operating temperature range are guaranteed by design
          and characterization, unless otherwise noted.
Note 2: To provide a mid-level voltage, leave the input open; or, if driven, put the driver in high-impedance state. High-impedance
          leakage current must be less than ±10μA.
Note 3: IIN min is due to voltage drop across the internal pullup resistor.
Note 4: Not production tested. Guaranteed by design.
Note 5: Specified pin to ground.
Note 6: Specified pin to all supply/ground.
Note 7: Measured in serial link bit times. Bit time = 1/(30 x fPCLKIN) for BWS = 0; bit time = 1/(40 x fPCLKIN) for BWS = 1.
www.maximintegrated.com                                                                                            Maxim Integrated │ 14


MAX96711                                                                                                    14-Bit GMSL Serializer with High-Immunity/
                                                                                                           Bandwidth Mode and Coax/STP Cable Drive
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                         SUPPLY CURRENT vs.                                                                                  SUPPLY CURRENT vs.
                                                       PIXEL CLOCK FREQUENCY                                                                              PIXEL CLOCK FREQUENCY
                                                          (BWS = 0, HIBW = 0)                                                                                 (BWS = 0, HIBW = 1)
                                                                                                toc01                                                                                             toc02
                                        75                                                                                                 75
                                                  PRBS ON,       PE = 0xB to 0xF                                                                     PRBS ON,       PE = 0xB to 0xF
                                                    COAX                                                                                               COAX
                                        70                                    PE = 0x1 to 0x4                                              70                                     PE = 0x1 to 0x4
                                                   MODE,                                                                                              MODE,
                                                   SS OFF                                                                                             SS OFF
                                        65                                                                                                 65
                  SUPPLY CURRENT (mA)                                                                               SUPPLY CURRENT (mA)
                                        60        DBL = 0                                                                                  60        DBL = 0
                                        55                                                                                                 55
                                        50                                                                                                 50
                                                                                            DBL = 1                                                                                           DBL = 1
                                        45                                                                                                 45
                                                                             PE OFF                                                                                            PE OFF
                                        40                                                                                                 40
                                             15         35        55         75            95      115                                          15         35        55         75           95        115
                                                       PIXEL CLOCK FREQUENCY (MHz)                                                                        PIXEL CLOCK FREQUENCY (MHz)
                                                        SUPPLY CURRENT vs.                                                                                 SUPPLY CURRENT vs.
                                                      PIXEL CLOCK FREQUENCY                                                                              PIXEL CLOCK FREQUENCY
                                                         (BWS = 1, HIBW = 0)                                                                                (BWS = 0, HIBW = 0)
                                                                                                toc03                                                                                              toc04
                                        70                                                                                                 65
                                                  PRBS ON, PE = 0xB to 0xF        DBL = 1                                                            PRBS ON,
                                                                                                                                                                          ALL SPREAD VALUES
                                                    COAX                                                                                               COAX
                                        65         MODE,                                                                                              MODE,
                                                                                                                                           60         PE OFF
                                                   SS OFF
                                        60    DBL = 0
                 SUPPLY CURRENT (mA)                                                                                 SUPPLY CURRENT (mA)
                                                                                                                                           55        DBL = 0
                                        55
                                                                                                                                           50
                                        50                                        PE = 0x1 to 0x4
                                                                                                                                           45                                                 DBL = 1
                                        45
                                                                             PE OFF
                                        40                                                                                                 40
                                             10             30          50            70              90                                        15         35        55         75           95        115
                                                      PIXEL CLOCK FREQUENCY (MHz)                                                                        PIXEL CLOCK FREQUENCY (MHz)
                                                        SUPPLY CURRENT vs.                                                                                   SUPPLY CURRENT vs.
                                                      PIXEL CLOCK FREQUENCY                                                                               PIXEL CLOCK FREQUENCY
                                                         (BWS = 0, HIBW = 1)                                                                                  (BWS = 1, HIBW = 0)
                                                                                                toc05                                                                                             toc06
                                        65                                                                                                 65
                                                  PRBS ON,             ALL SPREAD VALUES                                                             PRBS ON,                    ALL SPREAD
                                                    COAX                                                                                               COAX                        VALUES
                                                   MODE,                                                                                              MODE,
                                        60                                                                                                 60
                                                   PE OFF                                                                                             PE OFF
                                                                                                                                                     DBL = 0
                 SUPPLY CURRENT (mA)                                                                                SUPPLY CURRENT (mA)
                                        55        DBL = 0                                                                                  55
                                        50                                                                                                 50
                                        45                                                  DBL = 1                                        45
                                                                                                                                                                                             DBL = 1
                                        40                                                                                                 40
                                             15         35        55         75            95     115                                           10             30         50            70              90
                                                       PIXEL CLOCK FREQUENCY (MHz)                                                                        PIXEL CLOCK FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                                                 Maxim Integrated │ 15


MAX96711                                                                                                                        14-Bit GMSL Serializer with High-Immunity/
                                                                                                                               Bandwidth Mode and Coax/STP Cable Drive
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                      OUTPUT POWER SPECTRUM vs.                                                                                                    OUTPUT POWER SPECTRUM vs.
                                                           PCLK FREQUENCY                                                                                                              PCLK FREQUENCY
                                                          (VARIOUS SPREAD)                                                                                                             (VARIOUS SPREAD)
                                                                                                           toc07                                                                                                                  toc08
                                              10                                                                                                                       10
                                                                                         fPCLKIN = 20MHz                                                                                                         fPCLKIN = 50MHz
                                               0           1% SPREAD                                                                                                    0         1% SPREAD
                                                                                              0.5% SPREAD                                                                                                          0.5% SPREAD
                                              -10                                                                                                                      -10
                                              -20                                                                                                                      -20
              SUPPLY CURRENT (mA)                                                                                                      SUPPLY CURRENT (mA)
                                              -30                                                                                                                      -30
                                              -40                                                                                                                      -40
                                              -50                                                                                                                      -50
                                              -60                                                                                                                      -60
                                                                        NO SPREAD                                                                                      -70                     NO SPREAD
                                              -70
                                                               2% SPREAD         4% SPREAD                                                                                            2% SPREAD         4% SPREAD
                                              -80                                                                                                                      -80
                                                    18.5      19.0    19.5        20.0    20.5    21.0       21.5                                                            47       48        49      50        51        52         53
                                                                PIXEL CLOCK FREQUENCY (MHz)                                                                                            PIXEL CLOCK FREQUENCY (MHz)
                                                    MAXIMUM PIXEL CLOCK FREQUENCY vs.                                                                                        MAXIMUM PIXEL CLOCK FREQUENCY vs.
                                                           STP CABLE LENGTH                                                                                                    COAX CABLE LENGTH (BER < 10-10)
                                                               (BER < 10-10)
                                                                                                           toc09                                                                                                                  toc10
                                              70                                                                                                                       70
                                                           NO PE, DBL = 0                              AEQ                                                                        NO PE, DBL = 0                                 AEQ
                                              60                                                                                                                       60
                PIXEL CLOCK FREQUENCY (MHz)
                                                                                                                                         PIXEL CLOCK FREQUENCY (MHz)
                                              50                                                                                                                       50
                                              40                                                                                                                       40
                                                                                                  9.7dB EQ                                                                                       NO EQ
                                                              NO EQ
                                              30                                                                                                                       30
                                                                4.3dB EQ                                                                                                                                 4.3dB EQ
                                              20                                                                                                                       20
                                              10           BER CAN BE AS LOW AS 10-12 FOR                                                                              10          BER CAN BE AS LOW AS 10-12 FOR
                                                            CABLE LENGTHS LESS THAN 15m                                                                                             CABLE LENGTHS LESS THAN 15m
                                               0                                                                                                                         0
                                                     0           5           10          15       20          25                                                             0             10           20             30              40
                                                                STP CABLE LENGTH (m)                                                                                                       COAX CABLE LENGTH (m)
                                                           SERIAL LINK SWITCHING PATTERN                                                                                          SERIAL LINK SWITCHING PATTERN
                                                              WITH 4.4dB PREEMPHASIS                                                                                                 WITH 3.3dB PREEMPHASIS
                                                              (1.5Gbps, 10m STP CABLE) toc11                                                                                        (1.5Gbps, 20m COAX CABLE) toc12
                                                                                                                   100mV/div                                                                                                                50mV/div
                                                                              200ps/div                                                                                                              200ps/div
www.maximintegrated.com                                                                                                                                                                                                                     Maxim Integrated │ 16


MAX96711                                                          14-Bit GMSL Serializer with High-Immunity/
                                                                 Bandwidth Mode and Coax/STP Cable Drive
Pin Configuration
                                            TX/SCL   RX/SDA                         CONF1         CONF0
                          TOP VIEW
                                                              AVDD    OUT+   OUT-                               RSVD
                                            24       23       22       21     20       19          18           17
                             PCLKIN    25                                                                              16   PWDNB
                               DIN0    26                                                                              15   MS
                               DIN1    27                                                                              14   LFLTB/GPIO1
                               DIN2    28                                                                              13   GPO/HIM
                                                                     MAX96711
                              DVDD     29                                                                              12 IOVDD
                               DIN3    30                                                                              11 DIN13/VS
                               DIN4    31                                                                              10 DIN12/HS
                                                     +
                               DIN5    32                                                                              9    LMN1
                                              1        2        3       4      5         6            7           8
                                            DIN6     DIN7     DIN8    DIN9   AVDD
                                                                                    DIN10/GPIO2   DIN11/GPIO3
                                                                                                                LMN0
                                                                 TQFN
                                                              (5mm x 5mm)
Pin Description
     PIN          NAME                                               FUNCTION                                                         REF SUPPLY      TYPE
 POWER
                             1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μF, and
     5, 22         AVDD      0.001μF capacitors as close as possible to the device with the                                                           Power
                             smaller value capacitor closest to AVDD.
                             I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass
                             IOVDD to EP with 0.1μF and 0.001μF capacitors as close as
      12          IOVDD                                                                                                                               Power
                             possible to the device with the smaller value capacitor closest to
                             IOVDD.
                             1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μF, and
      29          DVDD       0.001μF capacitors as close as possible to the device with the                                                           Power
                             smaller value capacitor closest to DVDD.
                             Exposed Pad. EP is internally connected to device ground. Must
      EP            —        connect EP to the PCB ground plane through a via array for proper                                                        Power
                             thermal and electrical performance.
www.maximintegrated.com                                                                                                                     Maxim Integrated │ 17


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
Pin Description (continued)
      PIN           NAME                                   FUNCTION                               REF SUPPLY       TYPE
 HIGH-SPEED DIGITAL
 Single Function
        1           DIN6     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
        2           DIN7     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
        3           DIN8     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
        4           DIN9     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
                             Parallel Clock Input with Internal Pulldown to EP. Latches parallel
       25          PCLKIN                                                                           IOVDD          Digital
                             data inputs and provides the PLL reference clock.
       26           DIN0     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
       27           DIN1     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
       28           DIN2     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
       30           DIN3     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
       31           DIN4     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
       32           DIN5     Parallel Data Input. Internal pulldown to EP.                          IOVDD          Digital
 Multifunction
                             Parallel Data Input/GPIO. Defaults to parallel data input on power-
        6       DIN10/GPIO2 up. Parallel data input has internal pulldown to EP. GPIO2 has an       IOVDD          Digital
                             open-drain input/output with internal 60kΩ pullup to IOVDD.
                             Parallel Data Input/GPIO. Defaults to parallel data input on power-
        7       DIN11/GPIO3 up. Parallel data input has internal pulldown to EP. GPIO3 has an       IOVDD          Digital
                             open-drain input/output with internal 60kΩ pullup to IOVDD.
                             Parallel Data Input/Horizontal Sync with Internal Pulldown to EP.
                             Defaults to parallel data input on power-up. Defaults to horizontal-
       10         DIN12/HS                                                                          IOVDD          Digital
                             sync input when HS/VS encoding is enabled, or when in high-
                             bandwidth mode.
                             Parallel Data Input/Vertical Sync with Internal Pulldown to EP.
                             Defaults to parallel data input on power-up. Defaults to vertical-
       11         DIN13/VS                                                                          IOVDD          Digital
                             sync input when HS/VS encoding is enabled, or when in high-
                             bandwidth mode.
 Configuration and Interface
                             General-Purpose Output/High-Immunity Mode Input with Internal
                             Pulldown to EP. HIM is latched at power-up or when resuming from
                             power-down mode (PWDNB = low), and switches to GPO output
                             automatically after power-up. Connect HIM to IOVDD with a 30kΩ
       13         GPO/HIM    resistor to set high, or leave open to set low. HIGHIMM can be         IOVDD          Digital
                             programmed to a different value after power-up. HIGHIMM in the
                             deserializer must be set to the same value. GPO output follows the
                             state of the GPI (or INT) input on the GMSL deserializer. GPO is
                             low upon power-up or when PWDNB is low.
                             Open-Drain, Line-Fault Output/General-Purpose Input/Output with
                             Internal 60kΩ Pullup to IOVDD. LFLTB low indicates a line fault at
                   LFLTB/    LMN0 and/or LMN1. LFLTB high means no fault is detected. Set
       14                                                                                           IOVDD          Digital
                   GPIO1     GPIO1_SEL = 1 to use LFLTB/GPIO1 as a GPIO. Set GPIO1_SEL
                             = 0 to use LFLTB/GPIO1 as LFLTB. LFLTB is output high when
                             PWDNB is low.
www.maximintegrated.com                                                                                  Maxim Integrated │ 18


MAX96711                                                 14-Bit GMSL Serializer with High-Immunity/
                                                      Bandwidth Mode and Coax/STP Cable Drive
Pin Description (continued)
     PIN           NAME                                FUNCTION                              REF SUPPLY        TYPE
                          Mode-Select Input with Internal Pulldown to EP. Set MS low to
     15              MS                                                                        IOVDD          Digital
                          select base mode. Set MS high to select bypass mode.
                          Active-Low, Power-Down Input with Internal Pulldown to EP.
     16           PWDNB   To reduce power consumption, set PWDNB low to enter power-           IOVDD          Digital
                          down mode.
                          Configuration 0. Three-level configuration input (Table 13). CONF0
     18            CONF0  pin value is latched at power-up, or when resuming from power-       IOVDD          3-Level
                          down mode.​
                          Configuration 1. Three-level configuration input (Table 13). CONF1
     19            CONF1  pin value is latched at power up or when resuming from power-        IOVDD          3-Level
                          down mode.​
                          Receive/Serial Data. Input/output with internal 30kΩ pullup to
                          IOVDD. In UART mode, RX/SDA is the Rx input of the serializer's
     23           RX/SDA  UART. In I2C mode, RX/SDA is the SDA input/output of the             IOVDD          Digital
                          serializer's I2C master/slave. RX/SDA has an open-drain driver and
                          requires a pullup resistor.
                          Transmit/Serial Clock. Input/output with internal 30kΩ pullup to
                          IOVDD. In UART mode, TX/SCL is the Tx output of the serializer's
     24            TX/SCL UART. In I2C mode, TX/SCL is the SCL input/output of the serial-     IOVDD          Digital
                          izer's I2C master/slave. TX/SCL has an open-drain driver and
                          requires a pullup resistor.
 OTHER PINS
      8             LMN0  Noninverting Line-Fault Monitor Input                                  —              —
      9             LMN1  Inverting Line-Fault Monitor Input                                     —              —
     17             RSVD  Connect to IOVDD                                                     IOVDD          Digital
     20             OUT-  Inverting Coax/Twisted-Pair Serial Output.                             —            Digital
     21             OUT+  Noninverting Coax/Twisted-Pair Serial Output                           —            Digital
www.maximintegrated.com                                                                             Maxim Integrated │ 19


MAX96711                                                               14-Bit GMSL Serializer with High-Immunity/
                                                                     Bandwidth Mode and Coax/STP Cable Drive
Functional Block Diagram
       PCLKIN                                                                       SSPLL
                                                                                                                               MAX96711
                                                                                    CLKDIV                                                        LMN0
                                                                                                                                     LINE
                                                                                                                                    FAULT         LMN1
       DIN[9:0]                         16 x 1
                      TIMING           LATCH
                                      HS                                                                                            LFLTB
     DIN12/HS                         (SINGLE)
                    GENERATOR         VS              CROSSPOINT
     DIN13/VS                                            SWITCH           VIDEO                                                                  OUT+
                                          OR
                                                                                               SCRAMBLE/             PARALLEL
                                                         ANY 32                                                                   CML TX         OUT-
                                                                                               HVEN/CRC/             TO SERIAL
                             2          16 x 2         INPUTS TO
                                       LATCH                               FIFO                  PARITY/
                                                      ANY 22/24/30
                                        (DBL)                             SYNC                   ENCODE
                                                        OUTPUTS
   DIN10/GPIO2
   DIN11/GPIO3             2                                                         FCC
                                                                                                                                       RX
                                                                   HIM
                                 GPIO               CONTROL
                                                                                                               REVERSE CONTROL
  LFLTB/GPIO1                                                                         UART/I2C
                                                                                                                   CHANNEL
                                              PWDNB CONF[1:0]        MS
                                                                           GPO/HIM      TX/SCL      RX/SDA
                                                                                              RL/2
                                                                            OUT+
                                                                                VOD
                                                                                                                          VOS
                                                                            OUT-
                                                                                              RL/2
                                                                                                                   GND
                                                                                               ((OUT+) + (OUT-))/2
        OUT-
                               VOS(-)                                              VOS(+)                                            VOS(-)
        OUT+
                                                                           DVOS = |VOS(+) - VOS(-)|
                                                                                 VOD(+)
                                                                                                                                            VOD = 0V
                                   VOD(-)                                  DVOD = |VOD(+) - VOD(-)|                                  VOD(-)
    (OUT+) - (OUT-)
Figure 1. Serial-Output Parameters
www.maximintegrated.com                                                                                                         Maxim Integrated │ 20


MAX96711                                                       14-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
                                          OUT+
                                      VOS                                               VOD(P)    VOD(D)
                                          OUT-
                                                               SERIAL-BIT
                                                                  TIME
Figure 2. Output Waveforms at OUT+, OUT-
                                        OUT+              VO/2   VO            VO/2         VO
                                          OR
                                        OUT-
Figure 3. Single-Ended Output Template
                                                                                               1.8V
                                                                                    45.3kΩ*            45.3kΩ*
                                                                                 LMN0
                                                 GMSL                            LMN1
                                               SERIALIZER
                                                           LMN0        GMSL         4.99kΩ*            4.99kΩ*
                                                                     SERIALIZER
                                                                                                            TWISTED PAIR
                                                                                 OUT+
                OUTPUT
                 LOGIC                                                           OUT-
                (OUT+)
                                                                                                                       49.9kΩ*         49.9kΩ*
                                                                                                  CONNECTORS
                                                                                               1.8V
        LFLTB                                  REFERENCE
                                                VOLTAGE
                                               GENERATOR
                                                                                    45.3kΩ*
                                                                                 LMN0
                                                           LMN1
                                                                                                       49.9Ω*
                                                                       GMSL         4.99kΩ*
                OUTPUT                                               SERIALIZER
                 LOGIC                                                                                      COAX
                 (OUT-)                                                          OUT+
                                                                                 OUT-
                                                                                                                             49.9kΩ*
                                                                                                         CONNECTORS
                                                                            LEAVE UNUSED LINE FAULT
                                                                              INPUT UNCONNECTED
                                                            *±1% TOLERANCE
Figure 4. Line-Fault Detector Circuit
www.maximintegrated.com                                                                                                         Maxim Integrated │ 21


MAX96711                                                                  14-Bit GMSL Serializer with High-Immunity/
                                                                        Bandwidth Mode and Coax/STP Cable Drive
                                                  PCLKIN
                                                     DIN_
                                          NOTE: PCLKIN PROGRAMMED FOR RISING LATCH EDGE.
Figure 5. Worst-Case Pattern Input
                                                                                                          tT
                                                                                                                                                   VIH MIN
PCLKIN                                                                                                                tHIGH
                                                                                                                                                   VIL MAX
                          tF                            tR                               tLOW
Figure 6. Parallel Clock Input Requirements
                         START             BIT 7                                                                          STOP
                       CONDITION           MSB                    BIT 6                     BIT 0      ACKNOWLEDGE     CONDITION
 PROTOCOL
                          (S)              (A7)                   (A6)                      (R/W)            (A)            (P)
                tSU;STA              tLOW      tHIGH
                                                               1/fSCL
                                                                                                                                        VIOVDD x 0.7
       SCL
                                                                                                                                        VIOVDD x 0.3
                  tBUF                                                             tSP
                                            tr       tf
                                                                                                                                             VIOVDD x 0.7
       SDA
                                                                                                                                             VIOVDD x 0.3
                             tHD;STA                       tSU;DAT       tHD;DAT                  tVD;DAT         tVD;ACK       tSU;STO
Figure 7. I2C Timing Parameters
www.maximintegrated.com                                                                                                           Maxim Integrated │ 22


MAX96711                                                            14-Bit GMSL Serializer with High-Immunity/
                                                                  Bandwidth Mode and Coax/STP Cable Drive
                                   800mVP-P
                                                 t TSOJ1                                            t TSOJ1
                                                     2                                                  2
Figure 8. Differential Output Template
                                                                                           VIH MIN
               PCLKIN
                                                                   VIL MAX
                                                            tSET                                   tHOLD
                                                 VIH MIN                                                    VIH MIN
                 DIN_
                                                 VIL MAX                                                    VIL MAX
                                                         NOTE: PCLKIN PROGRAMMED FOR RISING LATCHING EDGE.
Figure 9. Input Setup and Hold Times
                                                                                     VIH_MIN
                                  DESERIALIZER
                                       GPI
                                               VIL_MAX
                                                           tGPIO                   tGPIO
                                                                    VOH_MIN
                                   SERIALIZER
                                       GPO
                                                                                             VOL_MAX
Figure 10. GPI-to-GPO Delay
www.maximintegrated.com                                                                                             Maxim Integrated │ 23


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
                                                                               EXPANDED TIME SCALE
            DIN_
                       N      N+1           N+2                            N+3                                   N+4
         PCLKIN
                                                                N-1                                  N
         OUT+/-
                                                 tSD
                                                                                 FIRST BIT              LAST BIT
Figure 11. Serializer Delay
                              PCLKIN
                                                             tLOCK
                                                                    500Fs
                                       SERIAL LINK INACTIVE                       SERIAL LINK ACTIVE
                             REVERSE CONTROL CHANNEL              CHANNEL       REVERSE CONTROL CHANNEL
                                     ENABLED                      DISABLED               AVAILABLE
                                                            PWDNB MUST BE HIGH
Figure 12. Link Startup Time
www.maximintegrated.com                                                                                 Maxim Integrated │ 24


MAX96711                                                           14-Bit GMSL Serializer with High-Immunity/
                                                                Bandwidth Mode and Coax/STP Cable Drive
                         PCLKIN
                                          VIH1
                      PWDNB
                                                     tPU
                                                  POWERED UP,
                          POWERED DOWN         SERIAL LINK INACTIVE               POWERED UP, SERIAL LINK ACTIVE
                                                                               500µs
                                                                                                     REVERSE CONTROL
                                       REVERSE CONTROL CHANNEL DISABLED
                                                                                                     CHANNEL ENABLED
Figure 13. Power-Up Delay
Detailed Description                                                    Operating Modes
The MAX96711 is a compact device with features                          The GMSL devices are configurable to operate in many
especially suited for automotive camera applications. The               modes depending on the application. These modes allow
device operates at a variety of input widths and word                   for a more efficient use of serial bandwidth. Most of these
rates up to a total serial-data rate up to 1.74Gbps. High-              settings are set during system design, and are configured
bandwidth mode offers a 116MHz parallel clock rate with                 using the external configuration pins or through register
12 bits of video data and 2 bits of sync (HS/VS) data. An               bits.
embedded 9.6kbps to 1Mbps control channel programs                      Video/Configuration Link
the serializer, deserializer, and any attached UART or I2C
                                                                        In normal operation, the serializer runs in video link mode
peripherals.
                                                                        (serializer SEREN = 1) with video data and control data
To promote safety applications, the device features                     sent across the serial link. Set SEREN = 0 in the serializer
CRC protection of video and control data. In addition,                  to turn off serialization. The serializer powers up in video
control-channel retransmission and high-immunity modes                  link mode and requires a valid PCLK for operation.
reduce the effects of bit errors corrupting communica-
                                                                        A configuration link is available to set up the serializer,
tion. Preemphasis and a PRBS tester allow for in-system
                                                                        deserializer, and peripherals when PCLK is not available.
evaluation and optimization of the link quality.
                                                                        Set SEREN = 0 and CLINK = 1 in the serializer to enable
This MAX96711 operates over the -40°C to +115°C                         the configuration link (SEREN = 1 forces the serializer into
automotive temperature range.                                           video link mode). Once PCLK has been established, turn
Serial Link Signaling and Data Format                                   on the video link (SEREN = 1).
The serializer scrambles the input parallel data and                    By default, video link mode requires a valid PCLK for
combines this with the forward control data. The data is                operation. Set AUTO_CLINK bit = 1 and SEREN = 1 in the
then encoded for transmission and output as a single-                   serializer to have the device automatically switch between
serialized bitstream at several times the input word rate               the video link and configuration link whenever PCLK is
(depending on bus width). The deserializer receives the                 not present.
serial data and recovers the clock signal. The data is then
deserialized, decoded, and descrambled into parallel out-
put data and forward control data.
www.maximintegrated.com                                                                                              Maxim Integrated │ 25


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Single/Double Mode                                            Bus Widths
Single-/double-mode operation configures the available        The serial link has multiple bus-width settings that
1.74Gbps bandwidth into a variety of widths and word          determine the parallel bus width and the resulting parallel
rates. Single-mode operation is compatible with all GMSL      word rate. The serial link operates to a maximum serial
devices and serializers, yielding one parallel word for       bit rate of 1.74Gbps. The BWS bit determines if each
each serial word. Double mode serializes two half-width       serial packet is 30 or 40 bits long, which translates to a
parallel words for each serial word, resulting in a 2x        maximum serial packet rate (and resulting maximum
increase in the parallel word rate range (compared to         parallel word rate) of 58MHz or 43.5MHz when BWS = 0
single mode). Set DBL = 0 for single-mode operation and       or 1 respectively. Encoding translates the 24, 27, or 32
DBL = 1 for double-mode operation.                            parallel bits into 30- or 40-bit serial packets. One bit is
                                                              used for parity, while a second is reserved for the control
HS/VS Encoding
                                                              channel. An additional 6 bits are used during optional
By default, GMSL assigns a video bit slot to HSYNC,           6-bit CRC. In addition, double mode splits the remaining
VSYNC, and DE (if used). With HS/VS encoding, the             word size in half, if used. The remaining bits can be used
device instead encodes special packets to sync signals to     for video bits (minus any sync bits if H/V encoding is not
free up additional video bit slots. HS/VS encoding is on by   used)
default when the device is in high-bandwidth mode (HIBW
= 1). DE is encoded only when HIBW = 1 and DE_EN =            The following modes list the internal bus widths. The
1. Set HVEN = 1 to turn on HS/VS encoding when HIBW           number of available input and output pins may limit the
= 0 (DE, if enabled, uses up a video bit). HS/VS encoding     actual bus width available.
requires that HSYNC, VSYNC, and DE (if used) remain           ●● 24-Bit Mode (Figure 14)
high during the active video and low during the blanking      When BWS = 0 and HIBW = 0, the 30-bit serial packet
period. Use HS/VS inversion when using reverse-polarity       corresponds with three 8b/10b symbols representing 24
sync signals.                                                 bits (24-bit mode). After the parity and control channel,
Error Detection                                               this leaves 16/22 bits of video data if CRC is/or is not used
                                                              (single mode), or 8/11 bits of video data if CRC is/or is not
The serial link's 8b/10b encoding/decoding and 1-bit
                                                              used (double mode).
parity detect bit errors that occur on the serial link. An
optional 6-bit CRC check is available at the expense of 6     ●● 27-Bit High-Bandwidth Mode (Figure 15)
video bits (when HIBW = 0). To activate 6-bit CRC mode,       When BWS = 0 and HIBW = 1 (high-bandwidth mode),
set PXL_CRC = 1 in the remote-side device first, then in      the 30-bit serial packet represents three 9b/10b symbols
the local-side device. When using 6-bit CRC mode, the         representing 27 bits. After the parity and control channel,
available internal bus width is reduced by 6 bits in single-  this leaves 19/25 bits of video data if CRC is/or is not used
input mode (DBL = 0) and 3 bits in double-input mode          (single mode), or 9/12 bits of video data if CRC is/or is not
(DBL = 1). Note that the input bus width may already have     used (double mode).
been reduced due to pin availability of the serializer or
                                                              ●● 32-Bit Mode (Figure 16)
deserializer; thus, the reduction of bandwidth from CRC
may not be visible (see Table 3).                             When BWS = 1, the 40-bit serial packet corresponds with
                                                              four 8b/10b symbols representing 32 bits (32-bit mode).
An additional 32-bit video line CRC is available by
                                                              After parity and control channel, this leaves 24/30 bits of
setting LINE_CRC_EN = 1. When enabled, the serializer
                                                              video data if CRC is/or is not used (single mode), or 12/15
calculates the 32-bit CRC of the video line and sends this
                                                              bits of video data if CRC is/or is not used (double mode).
information during the blanking period. The deserializer
compares the received CRC with the video line data. The
deserializer's LINE_CRC_ERR bit latches when a CRC
error is detected. LINE_CRC_ERR clears when read.
www.maximintegrated.com                                                                                Maxim Integrated │ 26


MAX96711                                                                        14-Bit GMSL Serializer with High-Immunity/
                                                                              Bandwidth Mode and Coax/STP Cable Drive
                                                                    24-BIT
                                                                    MODE
                                                           22 BITS                                              2 BITS
        SERIAL
                      D0     D1                          D15     D16     D17    D18     D19   D20     D21     FCC    PCB
         DATA
                         NO PXL_CRC                                          PXL_CRC ON
                                                                                                                                        PACKET
                                                                                                                                   PARITY- CHECK BIT
                                                                                                           6
              22 VIDEO                                             16 VIDEO                            PXL_CRC                         FORWARD
                BITS                                                 BITS                                BITS                      CONTROL-CHANNEL
                                                                                                                                          BIT
                                                                                                                                   RX/SDA      TX/SCL
       D0     D1          D21                              D0      D1           D15     D16   D17     D18     D19     D20   D21
                                                                                                                                        UART/I2C
          DBL = 0                   DBL = 1
                                                                        DBL = 0               DBL = 1
                                               11 x 2
                                               VIDEO                                                                 8x2
              22 VIDEO                         BITS*                                                                VIDEO           PXL_CRC
                BITS*                                                             16 VIDEO                           BITS*
                                                                                    BITS*
                                      D11    D12          D21
       D0     D1          D21                                                                              D8      D9          D15
                                      D0      D1          D10              D0     D1          D15
        NO PXL_CRC, DBL = 0
                                                                                                           D0      D1           D7
            58MHz (max)                 NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                            116MHz (max)                         58MHz (max)                 PXL_CRC ON, DBL = 1
                                                                                                                 116MHz (max)
             *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 14. 24-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                            Maxim Integrated │ 27


MAX96711                                                                        14-Bit GMSL Serializer with High-Immunity/
                                                                             Bandwidth Mode and Coax/STP Cable Drive
                                                                   32-BIT
                                                                   MODE
                                                          30 BITS                                                2 BITS
        SERIAL
                      D0    D1                          D23     D24     D25     D26     D27   D28     D29     FCC     PCB
         DATA
                          NO PXL_CRC                                    PXL_CRC ON
                                                                                                                                         PACKET
                                                                                                                                      PARITY-CHECK
                                                                                                                                           BIT
                                                                                                            6
              30 VIDEO                                            24 VIDEO                              PXL_CRC                      FORWARD
                BITS                                                BITS                                  BITS                   CONTROL-CHANNEL
                                                                                                                                        BIT
                                                                                                                                 RX/SDA     TX/SCL
      D0      D2          D29                             D0      D2            D23       D24   D25    D26    D27     D28   D29
                                                                                                                                     UART/I2C
           DBL = 0                DBL = 1
                                                                       DBL = 0                DBL = 1
                                              15 x 2
                                              VIDEO                                                                 12 x 2
              30 VIDEO                        BITS*                                                                VIDEO            PXL_CRC
                BITS*                                                             24 VIDEO                          BITS*
                                                                                    BITS*
                                     D15    D16          D29
      D0      D1          D29                                                                             D12    D13         D23
                                     D0      D1          D14              D0      D1          D23
        NO PXL_CRC, DBL = 0
                                                                                                           D0     D1         D11
            43.5MHz (max)              NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                           87MHz (max)                         43.5MHz (max)                PXL_CRC ON, DBL = 1
                                                                                                                87MHz (max)
        *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 15. 27-Bit High-Bandwidth Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 28


MAX96711                                                                         14-Bit GMSL Serializer with High-Immunity/
                                                                              Bandwidth Mode and Coax/STP Cable Drive
                                                                               27-BIT
                                                                               MODE
                                                                      25 BITS                                                         2 BITS
        SERIAL
                      D0     D1                          D15    D16     D17     D18    D19      D20    D21    D22    D23     D24   FCC     PCB
         DATA
                              NO PXL_CRC                                PXL_CRC ON
                                                                                                                                                     PACKET
                                                                                                                                                  PARITY- CHECK
                                                                                                                                                       BIT
                                                                                                            6
              25 VIDEO                                            19 VIDEO                              PXL_CRC                                      FORWARD
                BITS                                                BITS                                  BITS                                   CONTROL-CHANNEL
                                                                                                                                                        BIT
                                                                                                                                                  RX/SDA    TX/SCL
      D0      D1          D24                              D0     D1            D15    D16      D17    D18    D22    D23     D24
                                                                                                                                                      UART/I2C
          DBL = 0                   DBL = 1
                                                                       DBL = 0                 DBL = 1
                                                12 x 2
                                               VIDEO                                                                       9x2
              25 VIDEO                          BITS*                                                                     VIDEO                  PXL_CRC
                BITS*                                                                   19 VIDEO                          BITS*
                                                                                          BITS*
                                      D12     D13         D23      D24
      D0      D1          D24                                                                                     D9    D10         D17      D18
                                      D0      D1          D11                    D0     D1            D18
        NO PXL_CRC, DBL = 0
                                                                                                                  D0     D1          D8
            58MHz (max)                 NO PXL_CRC, DBL = 1                       PXL_CRC ON, DBL = 0
                                            116MHz (max)                              58MHz (max)                  PXL_CRC ON, DBL = 1
                                                                                                                      116MHz (max)
             *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 16. 32-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                                          Maxim Integrated │ 29


MAX96711                                                      14-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
Control Channel and Register Programming                            I2C Interface
The control channel sends information across the serial             The serial link connects the serializer and deserializer I2C
link for control of the serializer, deserializer, and any           interfaces together through the control channel. When
attached peripherals. The control channel is multiplexed            an I2C master sends a command to one side of the link
onto the serial link and is available with or without the           (local side) the control channel forwards this information
video channel.                                                      to and from the other side of the link (remote side), allow-
                                                                    ing a single microcontroller to configure the serializer,
Forward Control Channel                                             deserializer, and peripherals. The microcontroller can be
Control data sent from the serializer to the deserializer is        located on the serializer side (display applications) and
sent on the forward control channel. The data is encoded            the deserializer side (camera applications). Dual micro-
as one of the serial bits in the forward high-speed link. After     controller operations are supported as long as a software-
deserialization, the forward control-channel data is extract-       arbitration method is used. The serial link assumes that
ed from the serial link. The forward control-channel band-          only one microcontroller is talking at any given time.
width exceeds the maximum external control data rate, and
all data sent on the forward control channel appears on             Remote-End Operation
the remote side after transmission delay of a few bit times.        When an I2C master initiates communication on the local
                                                                    slave device (the serializer/deserializer directly connected
Reverse Control Channel                                             to the master), the remote-side device acts as a master
Control data sent from the deserializer to the serial-              device that sends data forwarded from the local-side
izer is sent on the reverse control channel. The data is            device, and forwards any data received from peripher-
encoded as a series of 1μs pulses, with a maximum raw               als attached to the remote-side device. This remote-
data rate of 1Mbps. High-immunity mode is available to              side master device operates according to the timing
increase the robustness of the reverse control channel              settings in the I2C master setting register. Set the master
at a reduced raw bit rate of 500kbps. In Table 1, setting           settings to match the timing settings used by the
the REV_FAST bit = 1 increases this rate back to 1Mbps.             external microcontroller.
In I2C mode, when the input data rate (after encoding)
exceeds the reverse data rate, the input clock is held              Clock-Stretch Timing
through clock stretching to slow the external clock to              The I2C interface uses clock stretching to allow time for
match the internal bit rate.                                        data to be forwarded across the serial link. The master
                                                                    microcontroller, along with any attached peripherals, must
UART Interface                                                      accept clock stretching of the GMSL devices.
The UART interface, compatible with all GMSL devices,
sends commands from device to device through several                Packet-Based I2C
UART packets. Two modes are available: base mode                    A packet-based control channel is available for enhanced
and bypass mode. Base mode is used to communicate                   error handling of the control channel. This control-
with the serializer, deserializer, and to I2C peripherals           channel method handles simultaneous GPI/GPO and
using UART-to-I2C translation. Bypass mode allows for               I2C transmission, along with error detection and retrans-
full-duplex UART communication to peripherals using any             mission.
UART protocol.
Table 1. Reverse Control-Channel Modes
                                                                     REVERSE                              MAXIMUM
      HIM PIN SETTING               REVFAST BIT
                                                           CONTROL-CHANNEL MODE                  UART/I2C BIT RATE (kBPS)
                                                       Legacy reverse control-channel mode
            Low                          X                                                                   1000
                                                       (compatible with all GMSL devices)
                                         0             High-immunity mode                                     500
            High                                       Fast high-immunity mode
                                         1             (requires HIBW = 0, serial-data                       1000
                                                       rate > 1.25Gbps)
X = Don’t care.
www.maximintegrated.com                                                                                      Maxim Integrated │ 30


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Packet Protocol Summary                                        Crossbar Switch
The packet-based control channel uses a synchronous,           The crossbar switch routes data between the parallel
symbol-based system to send data across the control            input/output and the SerDes. The anything-to-anything
channel. Data to be sent across the control channel is         routing assures the mapping between the video source
split into symbols and stored in a transmit queue and then     and destination. For each crossbar output (XBO_) an
sent across the link. If both GPI and I2C data needs to be     input multiplexer selects from the available crossbar
sent (e.g., when GPI transitions during an I2C transmis-       inputs (XBI_) using the CROSSBAR_ register bits (Figure
sion), the symbols from both commands are combined             18). Multiple crossbar outputs can use the same crossbar
in the queue. If the transmit queue is empty, idle pack-       input. By default, the sync signals share the same inputs
ets are sent across the link to maintain control-channel       as the MSBs of the video data.
lock. Received I2C packets are output as determined by
the microcontroller SCL rate (local device) or the pro-        Video Timing Generator
grammed master bit rate (remote device). The device            The serializer includes a programmable video timing
holds SCL low (clock stretch) until data has been received     generator to generate/retime the input sync signals. The
from the remote-side device.                                   timing generator can be used to modify a camera's input
                                                               timing, filter out glitches in the sync signals, or to reduce
Control-Channel Error Detection and Packet
Retransmission                                                 the number of required input sync signals. Each sync
                                                               signal can be individually retimed or left unmodified.
When the packet-based control channel is used, all pack-       Several registers determine the length of the timing
ets are checked for errors through CRC. Using 1, 5, or 8       parameters (in PCLK cycles) shown in Figure 19. Timing
bits, CRC detects 1, 3, or 4 random bit errors in a packet.    parameters include high/low period length, line count, and
The transmitter retransmits packets whenever an error is       delay from the input VS signal.
detected. The transmitter sets a flag if a number of retries
exceed 8. The receiver filters out packets with errors.        The timing generator uses three different trigger modes,
                                                               tracking, single trigger, and autorun. Tracking mode looks
GPO/GPI Control                                                at the input VSYNC and locks once it receives three
GPO on the serializer follows GPI transitions on the dese-     consecutive identical VSYNC signals. The tracker then
rializer. This GPO/GPI function can be used to transmit        continues to output the same identical signal, erasing any
signals such as a frame sync in a surround-view cam-           glitches that may appear on VSYNC. The tracker attempts
era system (see the Providing a Frame Sync (Camera             to relock to a new signal if three consecutive input wave-
Applications) section). Optionally, GPO can be set directly    forms do not match the locked signal. Single trigger gen-
by register bits.                                              erates one generated frame for each input VSYNC edge.
                                                               Autorun generates a new frame at the rate determined
Spread Spectrum                                                by the VSYNC high/low period. If a new VSYNC signal
The serializer contains a programmable spread-spectrum         appears before a frame is complete in either single trig-
output to lower emission levels by spreading the clock-        ger or autorun modes, a new frame immediately starts,
frequency peaks across a frequency spectrum. In addition,      cutting the previous frame short.
the serializer and deserializer can track a spread input
clock, eliminating the need for multiple spread clocks.
Cable Type Configuration                                                  GMSL                                   GMSL
The driver output is programmable for two kinds of                    SERIALIZER                              DESERIALIZER
cable,100Ω twisted pair and 50Ω coax (contact the
factory for devices compatible with 75Ω cables). In coax                       OUT+                         IN+
mode, connect OUT+ to IN+ of the deserializer. Leave
the unused IN_ pin unconnected, or connect it to ground                        OUT-                         IN-
                                                                                          AVDD
through 50Ω, and a capacitor for increased power-supply
rejection. Connect OUT- to VDD through a 50Ω resistor                                                 OPTIONAL COMPONENTS
(Figure 17).                                                                                  50Ω     FOR INCREASED
                                                                                                      POWER-SUPPLY REJECTION
                                                               Figure 17. Coax Connection
www.maximintegrated.com                                                                                  Maxim Integrated │ 31


MAX96711                                                                        14-Bit GMSL Serializer with High-Immunity/
                                                                               Bandwidth Mode and Coax/STP Cable Drive
                                                                                                         DATA
    LOW INPUT                                           XBI0
          DIN0               XBI0                                                         XBO0             D0
                                                        XBI1
                                                          :
                                                        XB30
          DIN1               XBI1                                                         XBO1             D1
                                                        XB31
            :        :         :                                                            :               :
                                                                      CROSSBAR_
            DIN9             XBI9                                                         XBO29            D29
                                                             :
           DIN10             XBI10                                     5                  XBO30            D30
           DIN11             XBI11
        DIN12/HS             XBI12                  0
        DIN13/VS             XBI13                                                       XBOHS             HS
                            XBI14**                               FORCE_MUX_             XBOVS             VS
                            XBI15**                                                      XBODE             DE
                                                    1        0
     HIGH INPUT                                                                                          SYNC
    (DBL = 1 only)
             DIN0            XBI16                                                                          PCLK
             DIN1            XBI17
               :     :         :
                                                             INVERT_MUX_
             DIN9            XBI25                                                                         HS/DE*           HS/DE                          HS/DE
           DIN10             XBI26
                                                                                                           HI_LO*
           DIN11             XBI27           1           0
        DIN12/HS             XBI28                                                                       DIN13/VS   XBI29           XBI13          XBI29           XBI13
        DIN13/VS             XBI29                                                                       DIN12/HS   XBI28           XBI12          XBI28           XBI12
                            XBI30**                                                                   DIN11/GPIO2   XBI27           XBI11          XBI27           XBI11
                            XBI31**                                                                          ...                            ...
                                                                                                          DIN1      XBI17           XBI1           XBI17           XBI1
                                                 XBO_
                                                                                                          DIN0      XBI16           XBI0           XBI16           XBI0
                                                        34 SWITCHES
                     *REGISTER SETTINGS DECIDE IF HS, DE, OR HI_LO DETERMINES THE HIGH/LOW INPUT TIMING.
                     **XBI14, XBI15, XBI30, XBI31 INPUT INTERNALLY CONNECTED LOW.
Figure 18. Crossbar Switch Dataflow
      VS_IN
                VS_DLY                                                                 VS_L
    VS_OUT
                         VS_H
                         HS_DLY                  HS_L
     HS OUT
                                         HS_H
                                                                                  HS_CNT (PULSE COUNT)
                     DE_DLY                  DE_L
     DE OUT
                                      DE_H
                                                                               DE_CNT (PULSE COUNT)
Figure 19. Sync-Signal Format For Video-Timing Generation
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 32


MAX96711                                                                 14-Bit GMSL Serializer with High-Immunity/
                                                                      Bandwidth Mode and Coax/STP Cable Drive
                                                                                                           CLINKEN = 0
                                                                                                          OR SEREN = 1
                                                                                              CLINKEN = 0
                                                                                                                                             CONFIG LINK
                           SLEEP = 1                                                        OR SEREN = 1                      CONFIG LINK
                                                                           POWER ON                             CONFIG                       OPERATING
                           FOR > 8ms                     SLEEP = 0,                                                            UNLOCKED
             SLEEP                         WAKEUP                                                                LINK
                                                         SEREN = 0                         CLINKEN = 1                     CONFIG LINK
                                                                             IDLE                              STARTED                        PROGRAM
                     LINK WAKEUP SIGNAL                                                                                      LOCKED
                                                                                                                                             REGISTERS
                                                            SEREN = 1,
                                                         PCLKIN RUNNING                                                 SEREN = 0 OR
                                 PWDNB = HIGH,
    SLEEP = 1                                    SLEEP = 0,                                                               NO PCLKIN
                                   POWER ON                                    SEREN = 0 OR
                                                 SEREN = 1                      NO PCLKIN
                                           POWER                                                                         PRBSEN = 0
                                                                     VIDEO
                   PWDNB = LOW OR           DOWN                                   VIDEO LINK          VIDEO LINK                       VIDEO LINK
      ALL STATES                                                      LINK
                      POWER OFF              OR                                     LOCKED             OPERATING       PRBSEN = 1       PRBS TEST
                                                                    LOCKING
                                         POWER OFF
                                                                                   VIDEO LINK
                                                                                   UNLOCKED
Figure 20. State Diagram
Shutdown/Sleep Modes                                                             serialization. In this mode, all forward communication is
Several sleep and shutdown modes are available when                              shut down. The user can reenable serialization either
full operation is not needed.                                                    locally, or through the reverse channel.
Configuration Link                                                               Sleep Mode
When the high-speed video link is not needed, or unavail-                        To reduce power consumption further, the devices can
able, a configuration link can be used in its place. In                          be put into sleep mode. In this mode, all registers keep
configuration link mode, the parallel digital input/output is                    their programmed values, and all functions in the device
disabled, the LOCK pin remains low, and the serial link                          are powered down except for the wake-up detectors on
internally generates its own clock to allow full operation of                    the local control interface, and the serial link. Any activity
the control channel (UART/I2C and GPIO).                                         seen by the wake-up detectors temporarily turns on the
                                                                                 control-channel interface. During this time, a microcon-
Serialization Disable                                                            troller can command the device to exit sleep mode. See
When the serial link is not needed, such as when down-                           the Shutdown/Sleep Modes section.
stream devices are powered off, the user can disable
www.maximintegrated.com                                                                                                             Maxim Integrated │ 33


MAX96711                                                            14-Bit GMSL Serializer with High-Immunity/
                                                                 Bandwidth Mode and Coax/STP Cable Drive
Power-Down Mode                                                            Link Startup Procedure
The lowest power consumption mode is power-down                            Table 2 lists the startup procedure for image-sensing
mode. In this mode, all functions are powered down, and                    applications. The control channel is available after the
all register values are lost.                                              video link or the configuration link is established. If the
                                                                           deserializer powers up after the serializer, the control
                                                                           channel becomes unavailable until 2ms after power-up.
Table 2. Link-Startup Procedure
  NO.                                μC                                          SERIALIZER                      DESERIALIZER
    —                 μC Connected to Deserializer                        Set Configuration Inputs         Set Configuration Inputs
                                                                     Powers up and loads default        Powers up and loads default
    1    Powers up (wait tPU).                                       settings. Establishes video link   settings. Locks to video link
                                                                     when valid PCLK is available.      signal if available.
         If no PCLK, programs CLINKEN, SEREN, and/or                                                    Locks to configuration link if
   1a                                                                Establishes configuration link.
         AUTOCLINK bits. Wait 5ms after each command.                                                   available.
         If not locked, sets any additional configuration bits
                                                                     Configuration changed.
         that are mismatched between the serializer and                                                 Configuration changed. Locks
   1b                                                                Reestablishes configuration/video
         deserializer (e.g., BWS, CX/TP). Wait 5ms for lock                                             to configuration/video link.
                                                                     link if needed.
         after each command.
                                                                     Configuration changed.
         Sets register 0x07 configuration bits in the serializer
    2                                                                Reestablishes configuration/video  Loss-of-lock may occur.
         (DBL, BWS, HIBW, PXL_CRC, etc.). Wait 2ms.
                                                                     link if needed.
         Sets register 0x07 configuration bits in the deserial-
                                                                                                        Configuration changed. Locks
    3    izer (DBL, BWS, HIBW, PXL_CRC, etc.). Wait 5ms for          —
                                                                                                        to configuration/video link.
         lock to reestablish.
    4    Writes rest of serializer/deserializer configuration bits.  Configuration changed.             Configuration changed.
                                                                     Forwards commands from μC to       Forwards commands to
    5    Writes camera/peripheral configuration bits.
                                                                     serializer.                        camera/peripherals.
         If in configuration link, when PCLK is available, set
   5a                                                                Enables video link.                Locks to video link.
         SEREN = 1. Wait 5ms for lock.
www.maximintegrated.com                                                                                             Maxim Integrated │ 34


MAX96711                                    14-Bit GMSL Serializer with High-Immunity/
                                          Bandwidth Mode and Coax/STP Cable Drive
Register Map
GMSL Register Map
 OFFSET              NAME    MSB                                                                    LSB
                                                                                                   CFG-
  0x00     seraddr                                    SERADDR[6:0]
                                                                                                  BLOCK
  0x01     desaddr                                    DESADDR[6:0]                                 RSVD
  0x02     ss                       SS[2:0]              RSVD           PRNG[1:0]          SRNG[1:0]
  0x03     sdiv               AUTOFM[1:0]                               SDIV[5:0]
  0x04     main_control     SEREN  CLINKEN PRBSEN        SLEEP        INTTYPE[1:0]    REVCCEN FWDCCEN
                             I2C-
  0x05     prbs_len                  RSVD       PRBS_LEN[1:0]       RSVD      RSVD      RSVD       RSVD
                           METHOD
  0x06     cmllvl_preemp                CMLLVL[3:0]                              PREEMP[3:0]
  0x07     config            DBL      HIBW      BWS       ES        RSVD      HVEN      RSVD     PXL_CRC
  0x08     rsvd_8           RSVD     RSVD      RSVD      RSVD       RSVD      RSVD      RSVD       RSVD
  0x09     i2c_source A                             I2C_SRC_A[6:0]                                 RSVD
  0x0A     i2c_dest A                                I2C_DST_A[6:0]                                RSVD
  0x0B     i2c_source B                             I2C_SRC_B[6:0]                                 RSVD
  0x0C     i2c_dest B                                I2C_DST_B[6:0]                                RSVD
                          I2C_LOC_
  0x0D     i2c_config                I2C_SLV_SH[1:0]          I2C_MST_BT[2:0]           I2C_SLV_TO[1:0]
                             ACK
                                                                    GPIO_     GPIO_    GPIO_       GPIO_
  0x0E     gpio_en          RSVD     RSVD      RSVD      RSVD
                                                                    EN_3       EN_2     EN_1       SEL_1
                           EN_SET_                                  GPIO_     GPIO_    GPIO_
  0x0F     gpio_out                  RSVD      RSVD      RSVD                                    SET_GPO
                             GPO                                    OUT_3     OUT_2    OUT_1
                                                                    GPIO_     GPIO_    GPIO_
  0x10     gpio_in          RSVD     RSVD      RSVD      RSVD                                     GPO_L
                                                                     IN_3      IN_2      IN_1
                                                                                       ERRG_
  0x11     errg             ERRG_RATE[1:0]     ERRG_TYPE[1:0]        ERRG_CNT[1:0]               ERRG_EN
                                                                                         PER
  0x12     rsvd_12          RSVD     RSVD      RSVD                         RSVD[4:0]
  0x13     pd             SOFT_PD    RSVD      RSVD      RSVD       RSVD      RSVD          RSVD[1:0]
                                                                                         CC_       REM_
  0x14     pktcc_lock          RSVD[1:0]       RSVD      RSVD       RSVD      RSVD
                                                                                      WBLOCK CCLOCK
                                                                                        OUT-
  0x15     input_status     RSVD     RSVD      RSVD      RSVD       RSVD      RSVD               PCLKDET
                                                                                       PUTEN
                                   MAX_RT_
  0x16     max_rt_err       RSVD                                        RSVD[5:0]
                                      ERR
  0x17     rsvd_17                                          RSVD[7:0]
  0x18     crc 0                                        CRC_VALUE_0[7:0]
  0x19     crc 1                                        CRC_VALUE_1[7:0]
  0x1A     crc 2                                        CRC_VALUE_2[7:0]
  0x1B     crc 3                                        CRC_VALUE_3[7:0]
  0x1C     cc_crc_errcnt                               CC_CRC_ERRCNT[7:0]
  0x1D     rsvd_1d                                          RSVD[7:0]
www.maximintegrated.com                                                                Maxim Integrated │ 35


MAX96711                                14-Bit GMSL Serializer with High-Immunity/
                                      Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET              NAME   MSB                                                         LSB
  0x1E     id                                         ID[7:0]
  0x1F     revision         RSVD  RSVD     RSVD  HDCPCAP           REVISION[3:0]
                                 FORCE_  INVERT_
  0x20     crossbar 0       RSVD                              CROSSBAR_0[4:0]
                                  MUX_0   MUX_0
                                 FORCE_  INVERT_
  0x21     crossbar 1       RSVD                              CROSSBAR_1[4:0]
                                  MUX_1   MUX_1
                                 FORCE_  INVERT_
  0x22     crossbar 2       RSVD                              CROSSBAR_2[4:0]
                                  MUX_2   MUX_2
                                 FORCE_  INVERT_
  0x23     crossbar 3       RSVD                              CROSSBAR_3[4:0]
                                  MUX_3   MUX_3
                                 FORCE_  INVERT_
  0x24     crossbar 4       RSVD                              CROSSBAR_4[4:0]
                                  MUX_4   MUX_4
                                 FORCE_  INVERT_
  0x25     crossbar 5       RSVD                              CROSSBAR_5[4:0]
                                  MUX_5   MUX_5
                                 FORCE_  INVERT_
  0x26     crossbar 6       RSVD                              CROSSBAR_6[4:0]
                                  MUX_6   MUX_6
                                 FORCE_  INVERT_
  0x27     crossbar 7       RSVD                              CROSSBAR_7[4:0]
                                  MUX_7   MUX_7
                                 FORCE_  INVERT_
  0x28     crossbar 8       RSVD                              CROSSBAR_8[4:0]
                                  MUX_8   MUX_8
                                 FORCE_  INVERT_
  0x29     crossbar 9       RSVD                              CROSSBAR_9[4:0]
                                  MUX_9   MUX_9
                                 FORCE_  INVERT_
  0x2A     crossbar 10      RSVD                              CROSSBAR_10[4:0]
                                 MUX_10   MUX_10
                                 FORCE_  INVERT_
  0x2B     crossbar 11      RSVD                              CROSSBAR_11[4:0]
                                 MUX_11   MUX_11
                                 FORCE_  INVERT_
  0x2C     crossbar 12      RSVD                              CROSSBAR_12[4:0]
                                 MUX_12   MUX_12
                                 FORCE_  INVERT_
  0x2D     crossbar 13      RSVD                              CROSSBAR_13[4:0]
                                 MUX_13   MUX_13
                                 FORCE_  INVERT_
  0x2E     crossbar 14      RSVD                              CROSSBAR_14[4:0]
                                 MUX_14   MUX_14
                                 FORCE_  INVERT_
  0x2F     crossbar 15      RSVD                              CROSSBAR_15[4:0]
                                 MUX_15   MUX_15
                                 FORCE_  INVERT_
  0x30     crossbar 16      RSVD                              CROSSBAR_16[4:0]
                                 MUX_16   MUX_16
                                 FORCE_  INVERT_
  0x31     crossbar 17      RSVD                              CROSSBAR_17[4:0]
                                 MUX_17   MUX_17
                                 FORCE_  INVERT_
  0x32     crossbar 18      RSVD                              CROSSBAR_18[4:0]
                                 MUX_18   MUX_18
                                 FORCE_  INVERT_
  0x33     crossbar 19      RSVD                              CROSSBAR_19[4:0]
                                 MUX_19   MUX_19
                                 FORCE_  INVERT_
  0x34     crossbar 20      RSVD                              CROSSBAR_20[4:0]
                                 MUX_20   MUX_20
www.maximintegrated.com                                                    Maxim Integrated │ 36


MAX96711                                    14-Bit GMSL Serializer with High-Immunity/
                                          Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET              NAME    MSB                                                              LSB
                                    FORCE_   INVERT_
  0x35     crossbar 21       RSVD                                   CROSSBAR_21[4:0]
                                    MUX_21    MUX_21
                                    FORCE_   INVERT_
  0x36     crossbar 22       RSVD                                   CROSSBAR_22[4:0]
                                    MUX_22    MUX_22
                                    FORCE_   INVERT_
  0x37     crossbar 23       RSVD                                   CROSSBAR_23[4:0]
                                    MUX_23    MUX_23
                                    FORCE_   INVERT_
  0x38     crossbar 24       RSVD                                   CROSSBAR_24[4:0]
                                    MUX_24    MUX_24
                                    FORCE_   INVERT_
  0x39     crossbar 25       RSVD                                   CROSSBAR_25[4:0]
                                    MUX_25    MUX_25
                                    FORCE_   INVERT_
  0x3A     crossbar 26       RSVD                                   CROSSBAR_26[4:0]
                                    MUX_26    MUX_26
                                    FORCE_   INVERT_
  0x3B     crossbar 27       RSVD                                   CROSSBAR_27[4:0]
                                    MUX_27    MUX_27
                                    FORCE_   INVERT_
  0x3C     crossbar 28       RSVD                                   CROSSBAR_28[4:0]
                                    MUX_28    MUX_28
                                    FORCE_   INVERT_
  0x3D     crossbar 29       RSVD                                   CROSSBAR_29[4:0]
                                    MUX_29    MUX_29
                                    FORCE_   INVERT_
  0x3E     crossbar 30       RSVD                                   CROSSBAR_30[4:0]
                                    MUX_30    MUX_30
                                    FORCE_ INVERT_
  0x3F     crossbar_hs       RSVD                                   CROSSBARHS[4:0]
                                    MUX_HS MUX_HS
                                    FORCE_ INVERT_
  0x40     crossbar_vs       RSVD                                   CROSSBARVS[4:0]
                                    MUX_VS MUX_VS
                                    FORCE_ INVERT_
  0x41     crossbar_de       RSVD                                   CROSSBARDE[4:0]
                                    MUX_DE MUX_DE
                                                                         GPI_
                                               LINE_  MAX_                      GPI_RT_
  0x42     link_config     LINE_CRC_LOC[1:0]                    RSVD    COMP_              GPO_EN
                                             CRC_EN   RT_EN                        EN
                                                                          EN
                                                                         VS_
  0x43     sync_gen_config   RSVD    RSVD    GEN_VS  GEN_HS   GEN_DE              VTG_MODE[1:0]
                                                                         TRIG
  0x44     vs_dly 2                                     VS_DLY[7:0]
  0x45     vs_dly 1                                     VS_DLY[7:0]
  0x46     vs_dly 0                                     VS_DLY[7:0]
  0x47     vs_h 2                                        VS_H[7:0]
  0x48     vs_h 1                                        VS_H[7:0]
  0x49     vs_h 0                                        VS_H[7:0]
  0x4A     vs_l 2                                        VS_L[7:0]
  0x4B     vs_l 1                                        VS_L[7:0]
  0x4C     vs_l 0                                        VS_L[7:0]
                                                              VSYNC_   HSYNC_
  0x4D     cxtp            HIGHIMM   CXTP      RSVD   RSVD                       DE_INV      RSVD
                                                                 INV      INV
  0x4E     hs_dly 2                                     HS_DLY[7:0]
www.maximintegrated.com                                                          Maxim Integrated │ 37


MAX96711                                  14-Bit GMSL Serializer with High-Immunity/
                                         Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET              NAME   MSB                                                                  LSB
  0x4F     hs_dly 1                                     HS_DLY[7:0]
  0x50     hs_dly_51 0                                  HS_DLY[7:0]
  0x51     rsvd_52                                        RSVD[7:0]
  0x52     rsvd_52                                        RSVD[7:0]
  0x53     rsvd_53                                        RSVD[7:0]
  0x54     hs_h 1                                         HS_H[7:0]
  0x55     hs_h 0                                         HS_H[7:0]
  0x56     hs_l 1                                         HS_L[7:0]
  0x57     hs_l 0                                         HS_L[7:0]
  0x58     hs_cnt 1                                     HS_CNT[7:0]
  0x59     hs_cnt 0                                     HS_CNT[7:0]
  0x5A     de_dly 2                                     DE_DLY[7:0]
  0x5B     de_dly 1                                     DE_DLY[7:0]
  0x5C     de_dly 0                                     DE_DLY[7:0]
  0x5D     rsvd _5D                                       RSVD[7:0]
  0x5E     rsvd _5E                                       RSVD[7:0]
  0x5F     rsvd _5F                                       RSVD[7:0]
  0x60     de_h 1                                         DE_H[7:0]
  0x61     de_h 0                                         DE_H[7:0]
  0x62     de_l 1                                         DE_L[7:0]
  0x63     de_l 0                                         DE_L[7:0]
  0x64     de_cnt 1                                    DE_CNT_1[7:0]
  0x65     de_cnt 0                                    DE_CNT_0[7:0]
                                            PRBS_      REV_                 DIS_
  0x66     prbs_type          RSVD[1:0]                         DE_EN                RSVD      CXSEL
                                             TYPE      FAST               RWAKE
                                            AUTO_
  0x67     dbl_align_to       RSVD[1:0]               RSVD       RSVD          DBL_ALIGN_TO[2:0]
                                            CLINK
                                                                                         CC_CRC_
  0x68     cc_crc_length    RSVD           RSVD[2:0]                 RSVD[1:0]
                                                                                       LENGTH[1:0]
                                   EN_HI_  INVERT_
  0x69     hi_lo            RSVD                                    CROSSBAR_HI_LO[4:0]
                                      LO     HI_LO
  0x96     rsvd_96          RSVD    RSVD     RSVD     RSVD       RSVD      RSVD          RSVD[1:0]
  0x97     rsvd_97          RSVD    RSVD     RSVD     RSVD       RSVD              RSVD[2:0]
  0x98     rsvd_98            RSVD[1:0]              RSVD[2:0]                     RSVD[2:0]
  0x99     rsvd_99          RSVD    RSVD     RSVD     RSVD       RSVD      RSVD          RSVD[1:0]
                                                               PKTCC_
  0x9A     pktcc_en           RSVD[1:0]         RSVD[1:0]                      RSVD[1:0]        RSVD
                                                                  EN
www.maximintegrated.com                                                             Maxim Integrated │ 38


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
GMSL Register Map (continued)
 OFFSET              NAME                 MSB                                                                           LSB
   0xC8    lf                            RSVD      RSVD       RSVD      RSVD         LF_NEG[3:2]              LF_POS[1:0]
   0xC9    rsvd_c9                                                        RSVD[7:0]
   0xFC    rsvd_fc                       RSVD      RSVD       RSVD      RSVD      RSVD         RSVD         RSVD       RSVD
   0xFD    rsvd_fd                                                        RSVD[7:0]
   0xFE    rsvd_fe                                    RSVD[3:0]                                    RSVD[3:0]
   0xFF    rsvd_ff                       RSVD      RSVD       RSVD      RSVD                       RSVD[3:0]
seraddr (0x00)
      BIT            7             6             5             4          3              2               1               0
 Field                                                  SERADDR[6:0]                                               CFGBLOCK
 Reset                                                     1000000                                                      0b
 Access Type                                             Write, Read                                               Write, Read
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
                                                                          0000000: Write/read device address is 0x00/0x01
 SERADDR         7:1    Serializer Address: Serializer device address     0000001: Write/read device address is 0x02/0x03
                                                                          1111111: Write/read device address is 0xFE/0xFF
                        Configuration Block: Set to 1 to make all
 CFG-                                                                     0: Make all registers read/write
                  0     registers read-only. Set PWDNB low, or a power-on
 BLOCK                                                                    1: Make all registers read-only
                        reset to clear this bit.
desaddr (0x01)
      BIT            7             6             5             4          3              2               1               0
 Field                                                  DESADDR[6:0]                                                  RSVD
 Reset                                                    1001000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
                                                                          0000000: Write/read device address is 0x00/0x01
 DESADDR         7:1    Deserializer Address: Deserializer device address 0000001: Write/read device address is 0x02/0x03
                                                                          1111111: Write/read device address is 0xFE/0xFF
 RSVD             0     Reserved: Do not change from default value        0: Reserved
www.maximintegrated.com                                                                                    Maxim Integrated │ 39


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
 ss (0x02)
      BIT            7              6              5             4        3              2              1             0
 Field                          SS[2:0]                       RSVD          PRNG[1:0]                      SRNG[1:0]
 Reset                            000b                          1b              11b                            11b
 Access Type                   Write, Read                 Write, Read      Write, Read                   Write, Read
 BITFIELD       BITS                         DESCRIPTION                                      DECODE
                                                                         000: Spread is off
                                                                         001: 0.5% Spread setting
                                                                         010: 1.5% Spread setting
                                                                         011: 2% Spread setting
 SS              7:5     Spread Spectrum: Spread-spectrum setting
                                                                         100: Spread is off
                                                                         101: 1% Spread setting
                                                                         110: 3% Spread setting
                                                                         111: 4% Spread setting
 RSVD             4      Reserved: Do not change from default value      1: Reserved
                                                                         00: Select 12.5MHz to 25MHz (DBL = 0) or 25MHz
                                                                         to 50MHz (DBL = 1) pixel clock range
                         Pixel Clock Range: Pixel clock-range selection  01: Select 25MHz to 58MHz (DBL = 0) or 50MHz to
 PRNG            3:2
                         Stated ranges depend on DBL = setting           116MHz (DBL = 1) pixel clock range
                                                                         10: Automatically detect pixel clock range
                                                                         11: Automatically detect pixel clock range.
                                                                         00: 0.5Gbps to 1Gbps serial-data range
                                                                         01: 1Gbps to 1.74Gbps serial-data range
 SRNG            1:0     Serial-Data Rate Range
                                                                         10: Automatically detect serial-data range
                                                                         11: Automatically detect serial-data range
sdiv (0x03)
      BIT            7              6              5             4        3              2              1             0
 Field                AUTOFM[1:0]                                            SDIV[5:0]
 Reset                     00b                                               000000b
 Access Type           Write, Read                                          Write, Read
 BITFIELD       BITS                         DESCRIPTION                                      DECODE
                                                                         00: Calibration occurs once
                         Automatic Frequency Modulation: Modulation-     01: Calibration occurs every 2ms
 AUTOFM          7:6
                         rate calibration interval                       10: Calibration occurs every 16ms
                                                                         11: Calibration occurs every 256ms
                                                                         000000: Sawtooth divider automatically calibrates
                         Sawtooth Divider: Sawtooth divider value
                                                                         the divider value
 SDIV            5:0     0x00 sets the sawtooth divider to autocalibrate
                                                                         000001: Sawtooth divider set to 1
                         mode
                                                                         111111: Sawtooth divider set to 63
www.maximintegrated.com                                                                                  Maxim Integrated │ 40


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
main_control (0x04)
      BIT             7              6              5             4        3              2              1              0
 Field            SEREN         CLINKEN         PRBSEN         SLEEP        INTTYPE[1:0]            REVCCEN       FWDCCEN
 Reset               1b             0b             0b            0b              01b                    1b             1b
 Access Type    Write, Read    Write, Read    Write, Read   Write, Read      Write, Read           Write, Read    Write, Read
   BITFIELD      BITS                        DESCRIPTION                                         DECODE
                          Serialization Enable: Requires a valid PCLK for 0: Disable serialization
 SEREN             7
                          serialization                                   1: Enable serialization
                          Configuration Link Enable: Configuration link
                                                                          0: Disable configuration link
 CLINKEN           6      enabled only when the video link is not enabled
                                                                          1: Enable configuration link
                          (SEREN = 1)
                          PRBS Test Enable: See the PRBS test section for 0: Disable PRBS test
 PRBSEN            5
                          more details                                    1: Enable PRBS test
                          Sleep Mode Enable: Activates sleep mode
                                                                          0: Disable sleep mode
 SLEEP             4      (see the Shutdown/Sleep Modes section for more
                                                                          1: Enable sleep mode
                          information)
                                                                          00: Device performs UART-to-I2C conversion when
                                                                          functioning as the remote device
                                                                          01: Device outputs UART packets when functioning
                          UART/I2C Interface Type: Local control-channel
                                                                          as the remote device
 INTTYPE          3:2     interface when in UART/UART or UART/I2C mode
                                                                          10: Tx/Rx input/outputs disabled when functioning
                          (I2CSEL = 0)
                                                                          as the remote device
                                                                          11: Tx/Rx input/outputs disabled when functioning
                                                                          as the remote device
                          Reverse Control-Channel Enable: Enable
                                                                          0: Disable reverse control-channel receiver
 REVCCEN           1      reverse control-channel receiver (data from
                                                                          1: Enable reverse control-channel receiver
                          deserializer)
                          Forward Control-Channel Enable: Enable
                                                                          0: Disable forward control channel transmitter
 FWDCCEN           0      forward control channel receiver
                                                                          1: Enable forward control channel transmitter
                          (data to deserializer)
www.maximintegrated.com                                                                                   Maxim Integrated │ 41


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
prbs_len (0x05)
      BIT             7              6             5             4             3              2              1                0
                    I2C-
 Field                            RSVD             PRBS_LEN[1:0]           RSVD            RSVD           RSVD             RSVD
                 METHOD
 Reset               0b             0b                   00b                  0b             0b             0b               0b
 Access Type    Write, Read    Write, Read           Write, Read         Write, Read    Write, Read    Write, Read      Write, Read
   BITFIELD      BITS                        DESCRIPTION                                           DECODE
                          UART-to-I2C Method: When set, skip the sending
                                                                              0: Do not skip the sending of the register address
 I2CMETHOD         7      of the register address when converting UART to
                                                                              1: Skip the sending of the register address
                          I2C (I2CSEL = 0).
 RSVD              6      Reserved: Do not change from default value.         0: Reserved
                                                                              00: Continuous bit pattern (infinite length)
                                                                              01: 9.8Mbit length
 PRBS_LEN         5:4     PRBS Length: PRBS test pattern length
                                                                              10: 167.1Mbit length
                                                                              11: 1341.5Mbit length
 RSVD              3      Reserved: Do not change from default value          0: Reserved
 RSVD              2      Reserved: Do not change from default value.         0: Reserved
 RSVD              1      Reserved: Do not change from default value.         0: Reserved
 RSVD              0      Reserved: Do not change from default value.         0: Reserved
www.maximintegrated.com                                                                                        Maxim Integrated │ 42


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
cmllvl_preemp (0x06)
      BIT            7            6             5             4        3             2              1             0
 Field                              CMLLVL[3:0]                                       PREEMP[3:0]
 Reset                                 10X0b                                              0000b
 Access Type                        Write, Read                                         Write, Read
 BITFIELD       BITS                       DESCRIPTION                                      DECODE
                                                                       0000: Do not use
                                                                       0001: Do not use
                                                                       0010: 100mV output
                                                                       0011: 150mV output
                                                                       0100: 200mV output
                                                                       0101: 250mV output
                        CML Level: Output CML signal level = (register 0110: 300mV output
 CMLLVL          7:4    value) x 50mV                                  0111: 350mV output
                        Default level depends on cable type (CXTP)     1000: 400mV output (STP default)
                                                                       1001: 450mV output
                                                                       1010: 500mV output (coax default)
                                                                       1011: Do not use
                                                                       1100: Do not use
                                                                       1101: Do not use
                                                                       111X: Do not use
                                                                       0000: Preemphasis off
                                                                       0001: 1.2dB deemphasis
                                                                       0010: 2.5dB deemphasis
                                                                       0011: 4.1dB deemphasis
                                                                       0100: 6.0dB deemphasis
                                                                       0101: Do not use
                                                                       011X: Do not use
                        Preemphasis Level: Preemphasis setting
 PREEMP          3:0                                                   1000: 1.1dB preemphasis
                        Negative preemphasis levels denote deemphasis
                                                                       1001: 2.2dB preemphasis
                                                                       1010: 3.3dB preemphasis
                                                                       1011: 4.4dB preemphasis
                                                                       1100: 6.0dB preemphasis
                                                                       1101: 8.0dB preemphasis
                                                                       1110: 10.5dB preemphasis
                                                                       1111: 14.0dB preemphasis
www.maximintegrated.com                                                                              Maxim Integrated │ 43


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
config (0x07)
      BIT             7             6              5             4           3               2              1               0
 Field              DBL          HIBW            BWS            ES       RSVD            HVEN            RSVD         PXL_CRC
 Reset               0b            0b             0B            Xb          0b              0b             0b              0b
 Access Type    Write, Read   Write, Read    Write, Read   Write, Read Write, Read     Write, Read    Write, Read     Write, Read
 BITFIELD       BITS                        DESCRIPTION                                           DECODE
                          Double-Input Mode Enable: Set high to enable      0: Single-input mode
 DBL              7
                          double-input mode                                 1: Double-input mode
                          High-Bandwidth Mode Enable: High-bandwidth        0: Use 24-bit mode when BWS = 0
 HIBW             6
                          mode select (effective only when BWS = 0)         1: Use high-bandwidth mode when BWS = 0
                                                                            0: 24-bit and high-bandwidth mode
 BWS              5       Bus-Width Select
                                                                            1: 32-bit mode
                          Edge Select: Default value is determined by       0: Parallel data clocked in on rising edge
 ES               4
                          CONF[1:0] pins at power-up                        1: Parallel data clocked in on falling edge
 RSVD             3       Reserved: Do not change from default value.       0: Reserved
                                                                            0: Disable HS/VS encoding
 HVEN             2       HSYNC/VSYNC Encoding Enable
                                                                            1: Enable HS/VS encoding
 RSVD             1       Reserved: Do not change from default value.       0: Reserved
                                                                            0: Serial data uses 1-bit parity
 PXL_CRC          0       Pixel CRC Type: pixel error-detection type
                                                                            1: Serial data uses 6-bit CRC
rsvd_8 (0x08)
      BIT             7             6              5             4           3               2              1               0
 Field             RSVD          RSVD           RSVD          RSVD       RSVD            RSVD            RSVD           RSVD
 Reset               0b            0b             0b            0b          0b              0b             0b              0b
 Access Type    Write, Read   Write, Read    Write, Read   Write, Read Write, Read     Write, Read    Write, Read    Write, Read
 BITFIELD       BITS                        DESCRIPTION                                           DECODE
 RSVD             7       Reserved: Do not change from default value.       0: Reserved
 RSVD             6       Reserved: Do not change from default value.       0: Reserved
 RSVD             5       Reserved: Do not change from default value.       0: Reserved
 RSVD             4       Reserved: Do not change from default value.       0: Reserved
 RSVD             3       Reserved: Do not change from default value.       0: Reserved
 RSVD             2       Reserved: Do not change from default value.       0: Reserved
 RSVD             1       Reserved: Do not change from default value.       0: Reserved
 RSVD             0       Reserved: Do not change from default value.       0: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 44


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
i2c_source (0x09, 0x0B)
      BIT            7           6             5               4            3              2             1               0
 Field                                                  I2C_SRC[6:0]                                                 RSVD
 Reset                                                    0000000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
  BITFIELD      BITS                      DESCRIPTION                                            DECODE
                                                                            0000000: Write/read device address is 0x00/0x01
 I2C_SRC         7:1    I2C Source: I2C address translator source           0000001: Write/read device address is 0x02/0x03
                                                                            1111111: Write/read device address is 0xFE/0xFF
 RSVD             0     Reserved: Do not change from default value.         0: Reserved
i2c_dest (0x0A, 0x0C)
      BIT            7           6             5              4             3              2             1               0
 Field                                                  I2C_DST[6:0]                                                 RSVD
 Reset                                                    0000000b                                                      0b
 Access Type                                             Write, Read                                               Write, Read
  BITFIELD      BITS                      DESCRIPTION                                            DECODE
                                                                            0000000: Write/read device address is 0x00/0x01
 I2C_DST     7:1        I2C Destination: I2C address translator destination 0000001: Write/read device address is 0x02/0x03
                                                                            1111111: Write/read device address is 0xFE/0xFF
 RSVD        0          Reserved: Do not change from default value.         0: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 45


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
i2c_config (0x0D)
      BIT             7            6              5              4               3               2             1              0
                I2C_LOC_
 Field                            I2C_SLV_SH[1:0]                        I2C_MST_BT[2:0]                      I2C_SLV_TO[1:0]
                    ACK
 Reset               1b                   01b                                  101b                                  10b
 Access Type   Write, Read           Write, Read                            Write, Read                          Write, Read
  BITFIELD      BITS                        DESCRIPTION                                                DECODE
                                                                                 0: Do not send local autoacknowledge when
                         I2C Local Acknowledge: I2C-to-I2C slave
 I2C_LOC_                                                                        control channel is absent
                  7      generates local acknowledge when forward
 ACK                                                                             1: Send local autoacknowledge when control
                         channel is not available
                                                                                 channel is absent
                                                                                 00: (352ns, 117ns) setup/hold time
 I2C_SLV_                I2C Slave Setup/Hold Time: I2C-to-I2C slave             01: (469ns, 234ns) setup/hold time
                 6:5
 SH                      setup and hold-time setting (setup, hold) (typ)         10: (938ns, 352ns) setup/hold time
                                                                                 11: (1406ns, 469ns) setup/hold time
                                                                                 000: (6.61, 8.47, 9.92) kbps
                                                                                 001: (22.1, 28.3, 33.2) kbps
                                                                                 010: (66.1, 84.7, 99.2) kbps
 I2C_MST_                I2C Master Bit Rate: I2C-to-I2C master bit-rate         011: (82, 105, 123) kbps
                 4:2
 BT                      setting (min, typ, max)                                 100: (136, 173, 203) kbps
                                                                                 101: (265, 339, 397) kbps
                                                                                 110: (417, 533, 625) kbps
                                                                                 111: (654, 837, 980) kbps
                                                                                 00: 64μs slave timeout
 I2C_SLV_                I2C Slave Timeout: I2C-to-I2C slave remote-side         01: 256μs slave timeout
                 1:0
 TO                      timeout setting (typ).                                  10: 1024μs slave timeout
                                                                                 11: Slave timeout disabled
www.maximintegrated.com                                                                                          Maxim Integrated │ 46


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
gpio_en (0x0E)
       BIT            7             6            5              4              3              2                1              0
                                                                           GPIO_           GPIO_           GPIO_           GPIO_
 Field             RSVD         RSVD          RSVD           RSVD
                                                                            EN_3            EN_2            EN_1           SEL_1
 Reset               0b            0b           0b             0b             0b             0b               1b             0b
 Access Type    Write, Read   Write, Read  Write, Read    Write, Read    Write, Read    Write, Read     Write, Read     Write, Read
   BITFIELD      BITS                     DESCRIPTION                                               DECODE
 RSVD              7      Reserved: Do not change from default value          0: Reserved
 RSVD              6      Reserved: Do not change from default value          0: Reserved
 RSVD              5      Reserved: Do not change from default value          0: Reserved
 RSVD              4      Reserved: Do not change from default value          0: Reserved
                                                                              0: Pin functions as a parallel input
 GPIO_EN_3         3      GPIO Enable: Disabled by default
                                                                              1: Pin functions as a GPIO
                                                                              0: Pin functions as a parallel input
 GPIO_EN_2         2      GPIO Enable: Disabled by default
                                                                              1: Pin functions as a GPIO
                                                                              0: Pin functions as parallel input
 GPIO_EN_1         1      GPIO Enable: Disabled by default
                                                                              1: Pin functions as GPIO
                                                                              0: Pin functions as LFLTB
 GPIO_SEL_1        0      GPIO1 Select: Set GPIO/FLTB function
                                                                              1: Pin functions as GPIO
gpio_out (0x0F)
      BIT             7             6            5             4               3              2               1               0
                 EN_SET_                                                   GPIO_           GPIO_           GPIO_
 Field                          RSVD          RSVD           RSVD                                                       SET_GPO
                   GPO                                                     OUT_3           OUT_2          OUT_1
 Reset               0b            0b           1b            1b              1b             1b              1b              0b
 Access Type    Write, Read   Write, Read  Write, Read   Write, Read     Write, Read    Write, Read    Write, Read      Write, Read
   BITFIELD       BITS                      DESCRIPTION                                               DECODE
                          Enable Set GPO: Set to 1 to enable setting of GPO        0: Disable setting of GPO through SET_GPO
 EN_SET_GPO        7
                          from SET_GPO                                             1: Enable setting of GPO through SET_GPO
 RSVD              6      Reserved: Do not change from default value               0: Reserved
 RSVD              5      Reserved: Do not change from default value               1: Reserved
 RSVD              4      Reserved: Do not change from default value               1: Reserved
                                                                                   0: Set GPIO output leve
 GPIO_OUT_3        3      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                                                                                   0: Set GPIO output level low
 GPIO_OUT_2        2      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                                                                                   0: Set GPIO output level low
 GPIO_OUT_1        1      GPIO Output Level: Pull down GPIO when 0
                                                                                   1: Set GPIO output level high
                          Set GPO Level: Set GPO output high or low (when          0: Set GPO output low
 SET_GPO           0
                          EN_SET_GPO = 1)                                          1: Set GPO output high
www.maximintegrated.com                                                                                         Maxim Integrated │ 47


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
gpio_in (0x10)
      BIT             7           6             5               4        3              2              1              0
 Field             RSVD        RSVD          RSVD             RSVD   GPIO_IN_3    GPIO_IN_2       GPIO_IN_1       GPO_L
 Reset               0b          0b            Xb              Xb       Xb             Xb             Xb             Xb
 Access Type     Read Only   Read Only     Read Only       Read Only Read Only     Read Only       Read Only     Read Only
   BITFIELD       BITS                   DESCRIPTION                                           DECODE
 RSVD               7    Reserved                                        0: Reserved
 RSVD               6    Reserved                                        0: Reserved
 RSVD               5    Reserved                                        X: Reserved
 RSVD               4    Reserved                                        X: Reserved
                                                                         0: GPIO input is low
 GPIO_IN_3          3    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPIO input is low
 GPIO_IN_2          2    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPIO input is low
 GPIO_IN_1          1    GPIO Input Level: Input pin level of GPIO
                                                                         1: GPIO input is high
                                                                         0: GPO output level is low
 GPO_L              0    GPO Output Level
                                                                         1: GPO output level is high
www.maximintegrated.com                                                                                 Maxim Integrated │ 48


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
errg (0x11)
      BIT             7               6            5             4         3               2              1              0
 Field               ERRG_RATE[1:0]              ERRG_TYPE[1:0]            ERRG_CNT[1:0]            ERRG_PER       ERRG_EN
 Reset                       0b                           0b                       0b                    0b             0b
 Access Type            Write, Read                  Write, Read              Write, Read           Write, Read    Write, Read
   BITFIELD       BITS                       DESCRIPTION                                           DECODE
                                                                              00: Generate errors every 2560 bits
                          Error-Generation Rate: Error-generation rate, on    01: Generate errors every 40,960 bits
 ERRG_RATE         7:6
                          average                                             10: Generate errors every 655,360 bits
                                                                              11: Generate errors every 10,485,760 bits
                                                                              00: Single-bit errors
                                                                              01: 2 8b/10b symbols
 ERRG_TYPE         5:4    Error-Generation Type: Type of generated errors
                                                                              10: 3 8b/10b symbols
                                                                              11: 4 8b/10b symbols
                                                                              00: Generate errors continuously
                          Error-Generation Count: Number of generated         01: Generate16 errors
 ERRG_CNT          3:2
                          errors                                              10: Generate 128 errors
                                                                              11: Generate 1024 errors
                                                                              0: Generator creates errors randomly (based on
                                                                              error rate)
 ERRG_PER           1     Periodic Error Generation Enable
                                                                              1: Generator creates errors periodically (based
                                                                              on error rate)
                                                                              0: Disable error generator
 ERRG_EN            0     Error Generator Enable
                                                                              1: Enable error generator
rsvd_12 (0x12)
      BIT             7               6            5             4         3               2              1              0
 Field             RSVD           RSVD         RSVD                                   RSVD[4:0]
 Reset               0b              1b           0b                                    00000b
 Access Type    Write, Read     Write, Read  Write, Read                              Write, Read
 BITFIELD       BITS                        DESCRIPTION                                          DECODE
 RSVD             7       Reserved: Do not change from default value       0: Reserved
 RSVD             6       Reserved: Do not change from default value       1: Reserved
 RSVD             5       Reserved: Do not change from default value       0: Reserved
 RSVD            4:0      Reserved: Do not change from default value       00000: Reserved
www.maximintegrated.com                                                                                    Maxim Integrated │ 49


MAX96711                                                         14-Bit GMSL Serializer with High-Immunity/
                                                               Bandwidth Mode and Coax/STP Cable Drive
pd (0x13)
      BIT             7               6                5               4             3              2              1                0
 Field           SOFT_PD          RSVD              RSVD           RSVD          RSVD            RSVD                  RSVD[1:0]
 Reset               0b              0b               0b              0b            0b             0b                       10b
                 Write 1 to
 Access Type                   Write, Read       Write, Read     Write, Read   Write, Read    Write, Read             Write, Read
                 Set, Read
 BITFIELD       BITS                            DESCRIPTION                                              DECODE
                           Soft Power Down: Set this bit to 1 to reset the          0: Normal operation
 SOFT_PD          7
                           device; this bit is cleared after the device resets      1: Reset the device (bit clears itself)
 RSVD             6        Reserved: Do not change from default value               0: Reserved
 RSVD             5        Reserved: Do not change from default value               0: Reserved
 RSVD             4        Reserved: Do not change from default value               0: Reserved
 RSVD             3        Reserved: Do not change from default value               0: Reserved
 RSVD             2        Reserved: Do not change from default value               0: Reserved
 RSVD            1:0       Reserved: Do not change from default value               10: Reserved
pktcc_lock (0x14)
      BIT             7               6                5               4             3              2              1                0
                                                                                                                 CC_             REM_
 Field                  RSVD[1:0]                   RSVD           RSVD          RSVD            RSVD
                                                                                                               WBLOCK           CCLOCK
 Reset                      XXb                      Xb              Xb            Xb             Xb              Xb               Xb
                                                                               Read Clears
 Access Type            Read Only                 Read Only      Read Only                     Read Only      Read Only         Read Only
                                                                                    All
 BITFIELD       BITS                            DESCRIPTION                                              DECODE
 RSVD            7:6       Reserved                                                 XX: Reserved
 RSVD             5        Reserved                                                 X: Reserved
 RSVD             4        Reserved                                                 X: Reserved
 RSVD             3        Reserved                                                 X: Reserved
 RSVD             2        Reserved                                                 X: Reserved
 CC_                                                                                0: Control-channel word boundary is not locked
                  1        Control-Channel Word Boundary Locked
 WBLOCK                                                                             1: Control-channel word boundary is locked
 REM_                                                                               0: Remote side control channel is not locked
                  0        Remote-Side Control Channel Locked
 CCLOCK                                                                             1: Remote side control channel is locked
www.maximintegrated.com                                                                                              Maxim Integrated │ 50


MAX96711                                                       14-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
input_status (0x15)
      BIT             7           6                5               4             3              2            1              0
 Field            CX_TP         RSVD            RSVD            RSVD           RSVD           RSVD      OUTPUTEN       PCLKDET
 Reset               Xb           Xb              Xb              0b            0b             0b           Xb             Xb
 Access Type     Read Only     Read Only     Read Only         Read Only    Read Only       Read Only    Read Only     Read Only
  BITFIELD      BITS                       DESCRIPTION                                                DECODE
                                                                                0: CX/TP input is low
 CX_TP            7      Coax/Twisted Pair level: CX_TP pin level
                                                                                1: CX/TP input is high
 RSVD             6      Reserved                                               X: Reserved
 RSVD             5      Reserved                                               X: Reserved
 RSVD             4      Reserved                                               0: Reserved
 RSVD             3      Reserved                                               0: Reserved
 RSVD             2      Reserved                                               0: Reserved
 OUT-                                                                           0: Output disabled
                  1      Output Enabled
 PUTEN                                                                          1: Output enabled
                                                                                0: No valid PCLK detected
 PCLKDET          0      PCLK Detected: Valid PCLK detected
                                                                                1: Valid PCLK detected
max_rt_err (0x16)
      BIT             7           6                5               4             3              2            1              0
                               MAX_RT_
 Field             RSVD                                                             RSVD[5:0]
                                 ERR
 Reset               0b           Xb                                                XXXXXXb
                              Read Clears
 Access Type     Read Only                                                          Read Only
                                  All
   BITFIELD       BITS                      DESCRIPTION                                               DECODE
 RSVD               7     Reserved                                                0: Reserved
                          Maximum Retransmission Error: maximum                   0: Device has not reached maximum retransmis-
                          retransmission error bit                                sion limit.
 MAX_RT_ERR         6
                          Goes high if packet control channel hits maximum        1: Device has reached maximum retransmission
                          retransmission limit (8 retries). Cleared when read.    limit.
 RSVD              5:0    Reserved                                                XXXXXX: Reserved
www.maximintegrated.com                                                                                       Maxim Integrated │ 51


MAX96711                                                 14-Bit GMSL Serializer with High-Immunity/
                                                      Bandwidth Mode and Coax/STP Cable Drive
rsvd_17 (0x17)
      BIT            7           6             5               4            3             2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
 RSVD            7:0    Reserved                                            XXXXXXXX: Reserved
 crc (0x18 to 0x1B)
      BIT            7           6             5               4            3             2           1              0
 Field                                                        CRC_VALUE[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
   BITFIELD      BITS                    DESCRIPTION                                             DECODE
                        CRC Value: CRC output for latest line               00000000: Value is 0
 CRC_VALUE        7:0   CRC_VALUE_3 to CRC_VALUE_0 represents               00000001: Value is 1
                        CRC[31:0]                                           11111111: Value is 255
cc_crc_errcnt (0x1C)
      BIT            7           6             5               4            3             2           1              0
 Field                                                    CC_CRC_ERRCNT[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
                                                                            00000000: Value is 0
 CC_CRC_                Control-Channel CRC Error Count: Packet-
                 7:0                                                        00000001: Value is 1
 ERRCNT                 based control-channel CRC error counter
                                                                            11111111: Value is 255
rsvd_1d (0x1D)
      BIT            7           6             5               4            3             2           1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                     DESCRIPTION                                             DECODE
 RSVD            7:0    Reserved                                            XXXXXXXX: Reserved
www.maximintegrated.com                                                                                 Maxim Integrated │ 52


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
id (0x1E)
      BIT             7            6              5            4            3               2           1              0
 Field                                                             ID[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
  BITFIELD      BITS                       DESCRIPTION                                          DECODE
                         Device ID: 8-bit value depends on the GMSL
 ID              7:0                                                        01000011 Device is a MAX96711
                         device attached
revision (0x1F)
      BIT             7            6              5            4            3               2           1              0
 Field             RSVD         RSVD           RSVD       HDCPCAP                           REVISION[3:0]
 Reset               0b           0b             0b           Xb                               XXXXb
 Access Type     Read Only    Read Only      Read Only    Read Only                           Read Only
  BITFIELD      BITS                       DESCRIPTION                                          DECODE
 RSVD             7      Reserved                                           0: Reserved
 RSVD             6      Reserved                                           0: Reserved
 RSVD             5      Reserved                                           0: Reserved
                                                                            0: Device does not have HDCP
 HDCPCAP          4      HDCP Capability: 1 = HDCP capable
                                                                            1: Device is HDCP capable
                                                                            0000: Value is 0
 REVISION        3:0     Device Revision                                    0001: Value is 1
                                                                            1111: Value is 15
www.maximintegrated.com                                                                                   Maxim Integrated │ 53


MAX96711                                                      14-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
crossbar (0x20 to 0x3E)
      BIT             7              6              5              4           3               2            1             0
                                FORCE_         INVERT_
 Field             RSVD                                                               CROSSBAR[4:0]
                                  MUX             MUX
 Reset               0b             0b             0b                                      XXXXXb
 Access Type    Write, Read    Write, Read    Write, Read                                 Write, Read
  BITFIELD      BITS                        DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value           0: Reserved
 FORCE_                                                                        0: Input mapped to mux output
                  6       Force Mux Output
 MUX                                                                           1: Force mux output low
 INVERT_                                                                       0: Do not invert mux output
                  5       Invert Mux Output
 MUX                                                                           1: Invert mux output
                          Crossbar Setting
                                                                               00000: Mux outputs data from input 0
 CROSS-                   Select 1 of 32 input signals. Default values connect
                 4:0                                                           00001: Mux outputs data from input 1
 BAR                      Mux N with input N for flow-through routing (i.e.,
                                                                               11111: Mux outputs data from input 31
                          DIN_ mapped to DOUT_).
crossbar_hs (0x3F)
      BIT             7              6              5              4           3               2            1             0
                                FORCE_         INVERT_
 Field             RSVD                                                              CROSSBARHS[4:0]
                                MUX_HS         MUX_HS
 Reset               0b             0b             0b                                      01100b
 Access Type    Write, Read    Write, Read    Write, Read                                 Write, Read
  BITFIELD      BITS                         DESCRIPTION                                              DECODE
 RSVD             7       Reserved: Do not change from default value            0: Reserved
 FORCE_                                                                         0: Input mapped to mux output
                  6       Force Mux Output
 MUX_HS                                                                         1: Force mux output low
 INVERT_                                                                        0: Do not invert mux output
                  5       Invert Mux Output
 MUX_HS                                                                         1: Invert mux output
                          Crossbar Setting HS: Select 1 of 16 input pins
                                                                                00000: Mux sync signal from DIN0
                          for HS. Default values connect HS with the
 CROSS-                                                                         00001: Mux sync signal from DIN1
                 4:0      corresponding named input pin. Use unconnected
 BARHS                                                                          01111: Mux sync signal from DIN15
                          inputs (DIN14, DIN15) when generating sync signals
                                                                                1XXXX: Do Not Use
                          with the timing generator.
www.maximintegrated.com                                                                                      Maxim Integrated │ 54


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
crossbar_vs (0x40)
      BIT             7              6              5             4          3               2             1             0
                                FORCE_         INVERT_
 Field             RSVD                                                             CROSSBARVS[4:0]
                                MUX_VS         MUX_VS
 Reset               0b             0b             0b                                     01101b
 Access Type    Write, Read    Write, Read    Write, Read                               Write, Read
  BITFIELD      BITS                          DESCRIPTION                                           DECODE
 RSVD             7       Reserved: Do not change from default value           0: Reserved
 FORCE_                                                                        0: Input mapped to mux output
                  6       Force Mux Output
 MUX_VS                                                                        1: Force mux output low
 INVERT_                                                                       0: Do not invert mux output
                  5       Invert Mux Output
 MUX_VS                                                                        1: Invert mux output
                          Crossbar Setting VS: Select 1 of 16 input pins
                                                                               00000: Mux sync signal from DIN0
                          for VS. Default values connect VS with the corre-
 CROSS-                                                                        00001: Mux sync signal from DIN1
                 4:0      sponding named input pin. Use unconnected inputs
 BARVS                                                                         01111: Mux sync signal from DIN15
                          (DIN14, DIN15) when generating sync signals with
                                                                               1XXXX: Do Not Use
                          the timing generator.
 crossbar_de (0x41)
      BIT             7              6              5             4          3               2             1             0
                                FORCE_         INVERT_
 Field             RSVD                                                             CROSSBARDE[4:0]
                                MUX_DE         MUX_DE
 Reset               0b             0b             0b                                     01011b
 Access Type    Write, Read    Write, Read    Write, Read                               Write, Read
   BITFIELD       BITS                       DESCRIPTION                                           DECODE
 RSVD               7     Reserved: Do not change from default value         0: Reserved
 FORCE_                                                                      0: Input mapped to mux output.
                    6     Force Mux Output
 MUX_DE                                                                      1: Force mux output low.
 INVERT_                                                                     0: Do not invert mux output.
                    5     Invert Mux Output
 MUX_DE                                                                      1: Invert mux output.
                          Crossbar Setting DE: Select 1 of 16 input pins     00000: Mux sync signal from DIN0
 CROSS-                   for DE. Default values connect DE with DIN11.      00001: Mux sync signal from DIN1
                   4:0
 BARDE                    Use unconnected inputs (DIN14, DIN15) when         01111: Mux sync signal from DIN15
                          generating sync signals with the timing generator. 1XXXX: Do Not Use
www.maximintegrated.com                                                                                     Maxim Integrated │ 55


MAX96711                                                 14-Bit GMSL Serializer with High-Immunity/
                                                       Bandwidth Mode and Coax/STP Cable Drive
link_config (0x42)
      BIT            7             6            5             4            3              2               1              0
                                          LINE_CRC_      MAX_RT_                       GPI_
 Field            LINE_CRC_LOC[1:0]                                    RSVD                        GPI_RT_EN        GPO_EN
                                              EN            EN                      COMP_EN
 Reset                     01b                 0b            1b           1b             0b              1b             1b
 Access Type           Write, Read        Write, Read   Write, Read  Write, Read    Write, Read     Write, Read    Write, Read
   BITFIELD      BITS                    DESCRIPTION                                           DECODE
                                                                          00: CRC insertion at [1...4]
 LINE_CRC_               Line CRC Location: Video line CRC insertion      01: CRC insertion at [5...8]
                  7:6
 LOC                     location                                         10: CRC insertion at [9...12]
                                                                          11: CRC insertion at [13...16]
 LINE_CRC_                                                                0: Disable CRC
                   5     Line CRC Enable: Video line CRC enable
 EN                                                                       1: Enable CRC
                                                                          0: Disable maximum retransmission limit
 MAX_RT_EN         4     Maximum Retransmission Limit Enable
                                                                          1: Enable maximum retransmission limit
 RSVD              3     Reserved: Do not change from default value       1: Reserved
 GPI_COMP_                                                                0: Disable GPI compensation
                   2     GPI Compensation Enable
 EN                                                                       1: Enable GPI compensation
                                                                          0: Disable GPI retransmission
 GPI_RT_EN         1     GPI Retransmission Enable
                                                                          1: Enable GPI retransmission
                                                                          0: Disable GPO pin
 GPO_EN            0     GPO Enable: Enable GPO pin
                                                                          1: Enable GPO pin
www.maximintegrated.com                                                                                    Maxim Integrated │ 56


MAX96711                                                      14-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
sync_gen_config (0x43)
      BIT             7             6               5               4          3              2              1               0
 Field             RSVD          RSVD          GEN_VS          GEN_HS     GEN_DE         VS_TRIG            VTG_MODE[1:0]
 Reset               0b            0b              0b              0b         0b             1b                     01b
 Access Type    Write, Read   Write, Read     Write, Read    Write, Read Write, Read    Write, Read             Write, Read
 BITFIELD       BITS                         DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
                                                                              0: Disable VS output generation (VS used from
                          VSYNC Generation: Enable to generate VS output input)
 GEN_VS           5
                          according to the timing definition                  1: Enable VS output generation (VS internally
                                                                              generated)
                                                                              0: Disable HS output generation (HS used from
                          HSYNC Generation: Enable to generate HS             input)
 GEN_HS           4
                          utput according to the timing definition            1: Enable HS output generation (HS internally
                                                                              generated)
                                                                              0: Disable DE output generation (DE used from
                          DE Generation: Enable to generate DE output         input)
 GEN_DE           3
                          according to the timing definition                  1: Enable DE output generation (DE internally
                                                                              generated)
                                                                              0: VS trigger uses falling edge
 VS_TRIG          2       VSYNC Trigger Edge Select
                                                                              1: VS trigger uses rising edge
                                                                              00: VS input is tracked and then locked after three
                                                                              consecutive matches (three consecutive mismatch-
                                                                              es unlock tracking)
                                                                              01: VS edge triggers one VS frame (current frame
 VTG_                                                                         is extended/cut short to adjust timing to next
                 1:0      Video Timing Generator Mode
 MODE                                                                         trigger)
                                                                              10: VS edge triggers VS generation (current frame
                                                                              is extended/cut short to adjust timing to next
                                                                              trigger)
                                                                              11: Same as above
www.maximintegrated.com                                                                                       Maxim Integrated │ 57


MAX96711                                                14-Bit GMSL Serializer with High-Immunity/
                                                      Bandwidth Mode and Coax/STP Cable Drive
vs_dly (0x44 to 0x46)
      BIT            7            6             5           4              3             2           1              0
 Field                                                        VS_DLY[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                      DESCRIPTION                                           DECODE
                        VSYNC Delay: VS delay in terms of PCLK cycles;     00000000: Value is 0
 VS_DLY          7:0    the output VS delay by VS_DELAY cycles from the    00000001: Value is 1
                        input VS.                                          11111111: Value is 255
vs_h (0x47 to 0x49)
      BIT            7            6             5           4              3             2           1              0
 Field                                                         VS_H[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                      DESCRIPTION                                           DECODE
                                                                           00000000: Value is 0
                        VSYNC High: VS high period in terms of PCLK
 VS_H            7:0                                                       00000001: Value is 1
                        cycles.
                                                                           11111111: Value is 255
vs_l (0x4A to 0x4C)
      BIT            7            6             5           4              3             2           1              0
 Field                                                          VS_L[7:0]
 Reset                                                         00000000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                      DESCRIPTION                                           DECODE
                                                                           00000000: Value is 0
                        VSYNC Low: VS low period in terms of PCLK
 VS_L            7:0                                                       00000001: Value is 1
                        cycles
                                                                           11111111: Value is 255
www.maximintegrated.com                                                                                Maxim Integrated │ 58


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
cxtp (0x4D)
      BIT            7               6              5             4           3               2              1              0
                                                                          VSYNC_         HSYNC_
 Field           HIGHIMM          CXTP           RSVD         RSVD                                       DE_INV          RSVD
                                                                            INV             INV
 Reset               Xb             0b             0b            0b          0b              0b             0b             0b
 Access Type    Write, Read    Write, Read    Write, Read  Write, Read  Write, Read     Write, Read    Write, Read    Write, Read
  BITFIELD      BITS                         DESCRIPTION                                           DECODE
                          High-Immunity Mode: Default value depends on       0: Use legacy reverse-channel mode
  HIGHIMM         7
                          the state of the HIM input                         1: Use high-immunity mode
                          Coax/Twisted Pair Select
                                                                             0: Use differential output (STP mode)
 CXTP             6       Default value depends on the state of the CONF0,
                                                                             1: Use dual single-ended outputs (coax)
                          CONF1 inputs
 RSVD             5       Reserved: Do not change from default value         0: Reserved
 RSVD             4       Reserved: Do not change from default value         0: Reserved
 VSYNC_                   VSYNC Inversion: Invert output VSYNC in            0: Do not invert VS in timing generator
                  3
 INV                      TIMING GEN                                         1: Invert VS in timing generator
 HSYNC_                   HSYNC Inversion: Invert output HSYNC in            0: Do not invert HS in timing generator
                  2
 INV                      TIMING GEN                                         1: Invert HS in timing generator
                                                                             0: Do not invert DE in timing generator
 DE_INV           1       DE Inversion: Invert output DE in TIMING GEN
                                                                             1: Invert DE in timing generator
 RSVD             0       Reserved: Do not change from default value         0: Reserved
www.maximintegrated.com                                                                                       Maxim Integrated │ 59


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
hs_dly (0x4E to 0x50)
      BIT            7              6              5            4             3              2           1             0
 Field                                                            HS_DLY[7:0]
 Reset                                                             00000000b
 Access Type                                                      Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
                         VSYNC to HSYNC Delay: VS edge to the rising          00000000: Value is 0
 HS_DLY          7:0     edge of the first HS in terms of PCLK cycles         00000001: Value is 1
                         (bits [15:8])                                        11111111: Value is 255
rsvd (0x51 to 0x53, 0x5D to 0x5F)
      BIT            7              6              5            4             3              2           1             0
 Field         RSVD[7:0]
 Reset         00000000b
 Access Type   Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD            7:0     Reserved: Do not change from default value           00000000: Reserved
hs_h (0x54, 0x55)
      BIT            7              6              5            4             3             2           1              0
 Field                                                             HS_H[7:0]
 Reset                                                             00000000b
 Access Type                                                      Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
                                                                              00000000: Value is 0
                         HSYNC High Period: HS high period in terms of
 HS_H            7:0                                                          00000001: Value is 1
                         PCLK cycles
                                                                              11111111: Value is 255
hs_l (0x56, 0x57)
      BIT            7              6              5            4             3             2           1              0
 Field                                                              HS_L[7:0]
 Reset                                                             00000000b
 Access Type                                                      Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
                         HSYNC Low Period: HS low period in terms of          00000000: Value is 0
 HS_L            7:0
                         PCLK cycles.                                         00000001: Value is 1
                                                                              11111111: Value is 255
www.maximintegrated.com                                                                                   Maxim Integrated │ 60


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
hs_cnt (0x58, 0x59)
      BIT            7            6               5              4              3             2           1              0
 Field                                                             HS_CNT[7:0]
 Reset                                                              00000000b
 Access Type                                                        Write, Read
 BITFIELD       BITS                      DESCRIPTION                                                DECODE
                                                                                00000000: Value is 0
 HS_CNT          7:0    HSYNC Count: Lines per panel (bits [7:0]).
                                                                                00000001: Value is 1
                                                                                11111111: Value is 255
de_dly (0x5A to 0x5C)
      BIT            7            6               5              4              3             2           1              0
 Field                                                             DE_DLY[7:0]
 Reset                                                              00000000b
 Access Type                                                        Write, Read
 BITFIELD       BITS                      DESCRIPTION                                                DECODE
                        VSYNC to DE                                             00000000: Value is 0.
 DE_DLY          7:0    VS falling edge to the rising edge of the first DE in   00000001: Value is 1.
                        terms of PCLK cycles.                                   11111111: Value is 255.
de_h (0x60, 0x61)
      BIT            7            6               5              4              3             2           1              0
 Field                                                               DE_H[7:0]
 Reset                                                              00000000b
 Access Type                                                        Write, Read
 BITFIELD       BITS                      DESCRIPTION                                                DECODE
                                                                                00000000: Value is 0
                        DE High Period: DE high period in terms of PCLK
 DE_H            7:0                                                            00000001: Value is 1
                        cycles.
                                                                                11111111: Value is 255
www.maximintegrated.com                                                                                     Maxim Integrated │ 61


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
de_l (0x62, 0x63)
      BIT            7             6              5              4              3               2            1              0
 Field                                                               DE_L[7:0]
 Reset                                                              00000000b
 Access Type                                                       Write, Read
 BITFIELD       BITS                      DESCRIPTION                                               DECODE
                                                                               00000000: Value is 0
                          DE Low Period: DE low period in terms of PCLK
 DE_L            7:0                                                           00000001: Value is 1
                          cycles
                                                                               11111111: Value is 255
de_cnt (0x64, 0x65)
      BIT            7             6              5              4              3               2            1              0
 Field                                                             DE_CNT[7:0]
 Reset                                                              00000000b
 Access Type                                                       Write, Read
 BITFIELD       BITS                      DESCRIPTION                                               DECODE
                                                                               00000000: Value is 0
 DE_CNT          7:0      DE Count: Active lines per panel                     00000001: Value is 1
                                                                               11111111: Value is 255
prbs_type (0x66)
      BIT            7             6              5              4              3               2            1              0
                                               PRBS_                                         DIS_
 Field                  RSVD[1:0]                          REV_FAST         DE_EN                         RSVD          CXSEL
                                                TYPE                                       RWAKE
 Reset                     01b                   1b             0b             0b              0b           0b             1b
 Access Type           Write, Read          Write, Read    Write, Read    Write, Read     Write, Read  Write, Read    Write, Read
 BITFIELD       BITS                      DESCRIPTION                                               DECODE
 RSVD            7:6     Reserved: Do not change from default value            01: Reserved
 PRBS_                                                                         0: Select legacy PRBS mode
                  5      PRBS Type: PRBS type select
 TYPE                                                                          1: Select MAX9271–MAX9273 PRBS mode
 REV_                                                                          0: Disable reverse channel fast mode
                  4      Reverse Channel Fast-Mode Enable
 FAST                                                                          1: Enable reverse channel fast mode
                                                                               0: Disable separate processing of HS and DE
                         DE Enable: Enable processing separate HS and          signals
 DE_EN            3
                         DE signals                                            1: Enable separate processing of HS and DE
                                                                               signals
 DIS_                    Disable Remote Wake-Up: Disable wake-up               0: Do not disable remote wake-up receiver
                  2
 RWAKE                   receiver                                              1: Disable remote wake-up receiver
 RSVD             1      Reserved: Do not change from default value            0: Reserved
                                                                               0: Coax cable connected to inverting output
 CXSEL            0      Coax Select
                                                                               1: Coax cable connected to noninverting output
www.maximintegrated.com                                                                                       Maxim Integrated │ 62


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
dbl_align_to (0x67)
      BIT             7             6                5            4           3              2              1              0
                                                 AUTO_
 Field                  RSVD[1:0]                              RSVD       RSVD                    DBL_ALIGN_TO[2:0]
                                                  CLINK
 Reset                      11b                     0b           0b          0b                           111b
 Access Type            Write, Read           Write, Read   Write, Read Write, Read                    Write, Read
 BITFIELD       BITS                         DESCRIPTION                                           DECODE
 RSVD            7:6      Reserved: Do not change from default value         11: Reserved
                                                                             0: Enable configuration link only when
 AUTO_                    Auto Configuration Link: Automatic control of      CLINKEN = 1 and SEREN = 0
                  5
 CLINK                    configuration link                                 1: Automatically enable configuration link when
                                                                             SEREN = 1 and PCLKDET = 0
 RSVD             4       Reserved: Do not change from default value         0: Reserved
 RSVD             3       Reserved: Do not change from default value         0: Reserved
                                                                             000: Align at each rising edge of HS. Turn off
                                                                             alignment after HS is low (MAX9286). Use this
                                                                             setting when an external high/low signal is used.
                          Double Alignment Mode: Sets the alignment
                                                                             001: Do not use
                          mode when DBL = 1 in the serializer and DBL =
 DBL_                                                                        010: Force align
                 2:0      0 in the deserializer. Set DBL_ALIGN_TO = 000
 ALIGN_TO                                                                    011: Do not use
                          when an external high-low signal is used
                                                                             100: Align at each rising edge of HS
                          (EN_HI_LO =1).
                                                                             101: Align at each rising edge of DE
                                                                             110: Force align
                                                                             111: No alignment done while in DBL mode
cc_crc_length (0x68)
      BIT             7             6                5            4           3              2              1              0
 Field             RSVD                        RSVD[2:0]                         RSVD[1:0]              CC_CRC_LENGTH[1:0]
 Reset               0b                           001b                              10b                            01b
 Access Type    Write, Read                   Write, Read                       Write, Read                    Write, Read
 BITFIELD       BITS                         DESCRIPTION                                           DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD            6:4      Reserved: Do not change from default value         001: Reserved
 RSVD            3:2      Reserved: Do not change from default value         10: Reserved
                                                                             00: 1-bit CC CRC length
 CC_CRC_                                                                     01: 5-bit CC CRC length
                 1:0      Control-Channel CRC Length
 LENGTH                                                                      10: 8-bit CC CRC length
                                                                             11: Do not use
www.maximintegrated.com                                                                                       Maxim Integrated │ 63


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
hi_lo (0x69)
      BIT             7             6               5             4            3              2               1             0
                                               INVERT_
 Field             RSVD        EN_HI_LO                                           CROSSBAR_HI_LO[4:0]
                                                 HI_LO
 Reset               0b            0b              0b                                      01111b
 Access Type    Write, Read   Write, Read     Write, Read                                Write, Read
  BITFIELD      BITS                         DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
                                                                              0: Do not align using a Hi-Lo signal
 EN_HI_LO         6       Enable High/Low Signal Alignment
                                                                              1: Use a Hi-Lo signal to align input data
 INVERT_                                                                      0: Do not invert Hi-Lo signal
                  5       Invert High/Low Signal Alignment
 HI_LO                                                                        1: Invert Hi-Lo signal
                                                                              00000: Mux Hi-Lo signal from DIN0
 CROSS-                   Crossbar High Low: Select 1 of 16 input pins for
                                                                              00001: Mux Hi-Lo signal from DIN1
 BAR_HI_         4:0      the Hi-Lo signal. (effective when
                                                                              01111: Mux Hi-Lo signal from DIN15
 LO                       DBL_ALIGN_TO = 000).
                                                                              1XXXX: Do Not Use
rsvd_96 (0x96)
      BIT             7             6               5             4            3              2               1             0
 Field             RSVD          RSVD            RSVD         RSVD         RSVD             RSVD                RSVD[1:0]
 Reset               0b            0b              0b            0b           0b             Xb                     10b
 Access Type    Write, Read   Write, Read     Write, Read   Write, Read  Write, Read     Write, Read            Write, Read
  BITFIELD      BITS                         DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD             5       Reserved: Do not change from default value          0: Reserved
 RSVD             4       Reserved: Do not change from default value          0: Reserved
 RSVD             3       Reserved: Do not change from default value          0: Reserved
 RSVD             2       Reserved: Do not change from default value          X: Reserved
 RSVD            1:0      Reserved: Do not change from default value          10: Reserved
www.maximintegrated.com                                                                                        Maxim Integrated │ 64


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
rsvd_97 (0x97)
      BIT             7               6            5           4           3            2        1              0
 Field             RSVD           RSVD         RSVD        RSVD        RSVD                  RSVD[2:0]
 Reset               0b              0b           0b          1b          1b                   111b
 Access Type    Write, Read     Write, Read  Write, Read Write, Read Write, Read            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                   DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD             5       Reserved: Do not change from default value      0: Reserved
 RSVD             4       Reserved: Do not change from default value      1: Reserved
 RSVD             3       Reserved: Do not change from default value      1: Reserved
 RSVD            2:0      Reserved: Do not change from default value      111: Reserved
rsvd_98 (0x98)
      BIT             7               6            5           4           3            2        1              0
 Field                  RSVD[1:0]                         RSVD[2:0]                          RSVD[2:0]
 Reset                      01b                             001b                               010b
 Access Type            Write, Read                      Write, Read                        Write, Read
 BITFIELD       BITS                        DESCRIPTION                                   DECODE
 RSVD            7:6      Reserved: Do not change from default value      01: Reserved
 RSVD            5:3      Reserved: Do not change from default value      001: Reserved
 RSVD            2:0      Reserved: Do not change from default value      010: Reserved
www.maximintegrated.com                                                                            Maxim Integrated │ 65


MAX96711                                                     14-Bit GMSL Serializer with High-Immunity/
                                                            Bandwidth Mode and Coax/STP Cable Drive
rsvd_99 (0x99)
      BIT             7               6            5               4           3              2             1               0
 Field             RSVD           RSVD         RSVD            RSVD        RSVD           RSVD                RSVD[1:0]
 Reset               0b              0b           0b              0b          1b             1b                   01b
 Access Type    Write, Read     Write, Read  Write, Read     Write, Read Write, Read    Write, Read           Write, Read
 BITFIELD       BITS                        DESCRIPTION                                             DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD             5       Reserved: Do not change from default value          0: Reserved
 RSVD             4       Reserved: Do not change from default value          0: Reserved
 RSVD             3       Reserved: Do not change from default value          1: Reserved
 RSVD             2       Reserved: Do not change from default value          1: Reserved
 RSVD            1:0      Reserved: Do not change from default value          01: Reserved
pktcc_en (0x9A)
      BIT             7               6            5               4           3              2             1               0
 Field                  RSVD[1:0]                    RSVD[1:0]           PKTCC_EN               RSVD[1:0]               RSVD
 Reset                      00b                          01b                  0b                    00b                    0b
 Access Type            Write, Read                  Write, Read         Write, Read            Write, Read           Write, Read
 BITFIELD       BITS                        DESCRIPTION                                             DECODE
 RSVD            7:6      Reserved: Do not change from default value          00: Reserved
 RSVD            5:4      Reserved: Do not change from default value          01: Reserved
 PKTCC_                                                                       0: Disable packet-based control-channel mode
                  3       Packet-Based Control-Channel-Mode Enable
 EN                                                                           1: Enable packet-based control-channel mode
 RSVD            2:1      Reserved: Do not change from default value          00: Reserved
 RSVD             0       Reserved: Do not change from default value          0: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 66


MAX96711                                                       14-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
lf (0xC8)
      BIT             7            6                5              4               3              2              1              0
 Field             RSVD         RSVD             RSVD           RSVD                 LF_NEG[3:2]                   LF_POS[1:0]
 Reset               0b           Xb               Xb              Xb             0b             0b             0b             0b
 Access Type    Write, Read    Read Only      Read Only       Read Only               Read Only                     Read Only
  BITFIELD      BITS                        DESCRIPTION                                                 DECODE
 RSVD             7       Reserved: Do not change from default value              0: Reserved
 RSVD             6       Reserved                                                X: Reserved
 RSVD             5       Reserved                                                X: Reserved
 RSVD             4       Reserved                                                X: Reserved
                                                                                  00: Short to battery detected
                                                                                  01: Short to ground detected
 LF_NEG          3:2      Line Fault: Line-fault status of the serial link
                                                                                  10: Normal operation
                                                                                  11: Open cable detected
                                                                                  00: Short to battery detected
                                                                                  01: Short to ground detected
 LF_POS          1:0      Line Fault: Line-fault status of the serial link
                                                                                  10: Normal operation
                                                                                  11: Open cable detected
rsvd_c9 (0xC9)
      BIT             7            6                5              4               3              2              1              0
 Field                                                                  RSVD[7:0]
 Reset                                                               XXXXXXXXb
 Access Type                                                            Read Only
  BITFIELD      BITS                        DESCRIPTION                                                 DECODE
 RSVD            7:0      Reserved                                                XXXXXXXX: Reserved
www.maximintegrated.com                                                                                           Maxim Integrated │ 67


MAX96711                                                 14-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
rsvd_fc (0xFC)
      BIT             7            6             5             4               3             2           1              0
 Field             RSVD         RSVD          RSVD         RSVD            RSVD           RSVD       RSVD            RSVD
 Reset               0b           0b            0b            0b              0b            0b          0b             0b
 Access Type    Write, Read  Write, Read   Write, Read  Write, Read      Write, Read   Write, Read Write, Read    Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD        7            Reserved: Do not change from default value          0: Reserved
 RSVD        6            Reserved: Do not change from default value          0: Reserved
 RSVD        5            Reserved: Do not change from default value          0: Reserved
 RSVD        4            Reserved: Do not change from default value          0: Reserved
 RSVD        3            Reserved: Do not change from default value          0: Reserved
 RSVD        2            Reserved: Do not change from default value          0: Reserved
 RSVD        1            Reserved: Do not change from default value          0: Reserved
 RSVD        0            Reserved: Do not change from default value          0: Reserved
rsvd_fd (0xFD)
      BIT             7            6             5             4               3             2           1              0
 Field                                                           RSVD[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:0      Reserved: Do not change from default value          00000000: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 68


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
rsvd_fe (0xFE)
      BIT             7            6               5           4     3            2             1             0
 Field                               RSVD[3:0]                                      RSVD[3:0]
 Reset                                 0000b                                          0000b
 Access Type                         Write, Read                                    Write, Read
 BITFIELD       BITS                        DESCRIPTION                                 DECODE
 RSVD            7:4      Reserved: Do not change from default value 0000: Reserved
 RSVD            3:0      Reserved: Do not change from default value 0000: Reserved
rsvd_ff (0xFF)
      BIT             7            6               5           4     3            2             1             0
 Field             RSVD         RSVD           RSVD        RSVD                     RSVD[3:0]
 Reset               0b           0b              0b          0b                     XXXXb
 Access Type    Write, Read  Write, Read     Write, Read Write, Read                Read Only
 BITFIELD       BITS                        DESCRIPTION                                 DECODE
 RSVD        7            Reserved: Do not change from default value 0: Reserved
 RSVD        6            Reserved: Do not change from default value 0: Reserved
 RSVD        5            Reserved: Do not change from default value 0: Reserved
 RSVD        4            Reserved: Do not change from default value 0: Reserved
 RSVD        3:0          Reserved                                   XXXX: Reserved
www.maximintegrated.com                                                                          Maxim Integrated │ 69


MAX96711                                                         14-Bit GMSL Serializer with High-Immunity/
                                                               Bandwidth Mode and Coax/STP Cable Drive
Applications Information                                              when in double mode (DBL = 1). Table 3 shows the avail-
                                                                      able bit widths and default mapping for various modes.
Parallel Interface
The CMOS parallel interface-data width is programmable                Bus Data Rates
and depends on the application. Using a larger width                  The bus data rate depends on the settings for BWS and
(BWS = 1) results in a lower-pixel clock rate, while a                DBL. Table 4 lists the available PCLK rates available for
smaller width (BWS = 0) allows a higher-pixel clock rate.             different bus-width settings. For lower PCLK rates, set
                                                                      DBL = 0 (if DBL = 1 in both the serializer and deserializer).
Bus Data Width
The bus data width depends on the selected modes. The
available bus width is less when using error detection or
Table 3. Input Data-Width Selection
                                   REGISTER BIT SETTINGS
                                                                                                       INPUT MAPPING
       DBL                  BWS              HIBW              PXL_CRC           HVEN
         1                    1                —                    1              1                    DIN11:0, HS, VS
         1                    1                —                    1              0                        DIN11:0
         1                    1                —                    0              1                    DIN11:0*, HS, VS
         1                    1                —                    0              0                        DIN13:0*
         1                    0                1                    1              —                     DIN8:0, HS, VS
         1                    0                1                    0              —                    DIN11:0, HS, VS
         1                    0                0                    1              1                     DIN7:0, HS, VS
         1                    0                0                    1              0                         DIN7:0
         1                    0                0                    0              1                    DIN10:0, HS, VS
         1                    0                0                    0              0                        DIN10:0
         0                    1                —                    1              1                   DIN11:0*, HS, VS
         0                    1                —                    1              0                        DIN13:0*
         0                    1                —                    0              1                   DIN11:0*, HS, VS
         0                    1                —                    0              0                        DIN13:0*
         0                    0                1                    -              —                   DIN11:0*, HS, VS
         0                    0                0                    1              1                   DIN11:0*, HS, VS
         0                    0                0                    1              0                        DIN13:0*
         0                    0                0                    0              1                   DIN11:0*, HS, VS
         0                    0                0                    0              0                        DIN13:0*
* The input bit width is limited by the number of available inputs.
Table 4. Data-Rate Selection
           DBL                       BWS                      HIBW                          PCLK RANGE (MHz)
            1                          1                        0                                 25 to 87
            1                          0                        0                                33.3 to 116
            1                          0                        1                                73.3 to 116
            0                          1                        0                               12.5 to 43.5
            0                          0                        0                                16.7 to 58
            0                          0                        1                                36.6 to 58
www.maximintegrated.com                                                                                        Maxim Integrated │ 70


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
Crossbar Switch                                                 2. Set the low- and high-input crossbar bits (CROSSBAR0,
By default, the crossbar switch connects the serializer         CROSSBAR 16) to the desired selected mapped input
input pins DIN_ and HS/VS (when HV encoding is used)            (e.g., CROSSBAR0 = 00100, CROSSBAR16 = 10100).
to the corresponding deserializer output pins DOUT_ and         3. Repeat for the other crossbar outputs, making sure
HS/VS. Reprogram the crossbar switch when changing              the set of high and low crossbar outputs are assigned
the input or output pin assignments, or when connecting         to the same crossbar input set. In general, XBO[i] and
to devices that do not have a DBL = 1 mode.                     XBO[i+16] should be assigned to XBI[j] and XBI[j+16].
Crossbar-Switch Programming                                     4. For XBOHS, XBOVS, and XBODE, set crossbar to use
                                                                the low-input pins (CROSSBAR_ = 00000 to 01111). Note
Each crossbar-switch output can select any of the 14
                                                                that HS, VS, and DE use both the low and high input.
DIN_ inputs for either high or low words (when DBL =
1) for a total of 32 possible inputs. Multiple outputs can      ●● Both Devices' DBL Do Not Match
share the same input. HS, VS, and DE remain the same            1. Table 5, Table 6, and Table 7 list which crossbar output
for both word halves, and should be programmed to use           (XBO_) maps to each serial bit.
the low-word input of the corresponding pin. To invert
                                                                2. For each crossbar output, select which pin and high/
an input data bit, set the respective INVERT_MUX_ =
                                                                low clock cycle (if needed) to map (e.g., DIN4 low input).
1. To force an output low, (and ignore the input) set the
FORCE_MUX_ bit = 1. To force an output high set both            3. Set the crossbar bits (CROSSBAR_) to select the
INVERT_MUX_ and FORCE_MUX_ = 1.                                 desired selected mapped input (e.g., CROSSBAR0 =
                                                                00100 maps DIN4 low input to XBO0).
Recommended Crossbar-Switch Program Procedure
                                                                4. Repeat for the other crossbar outputs; any unused
The procedure to program the crossbar switch depends on         serial bits should have a force low mapped to the
the DBL settings on the serializer and deserializer. Devices    respective crossbar output.
without double mode can be assumed to have DBL = 0.
                                                                5. For XBOHS, XBOVS, and XBODE, set crossbar to use
●● Both Devices' DBL Set to the Same Value                      the low-input pins (CROSSBAR_ = 00000 to 01111). Note
1. For the crossbar-output equivalent of DIN0 (XBO0,            that HS, VS, and DE use both the low and high input.
XBO16) select which pin to map (e.g., DIN4 ➔ XBI4,
XBI20).
Table 5. Crossbar Output to Serial Link Map (D23:0)
      BIT SETTING                                                  SERIAL BITS
 DB HV BW HB CR DE        0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15 16 17 18 19 20 21 22 23
  0  0   0   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    F    P
  0  0   0   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         F    E   E   E    E  E    E    P
  0  0   0   1    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    F    P
  0  0   0   1    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   F    E  E    E    P
  0  0   1   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  0  0   1   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  0  1   0   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    F    P
  0  1   0   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         F    E   E   E    E  E    E    P
  0  1   1   0    0  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  0  1   1   0    1  X    0   1    2   3  4    5    6   7   8 9   10 11 12 13 14 15         Z    Z   Z   Z    Z  Z    Z    Z
  1  0   0   0    0  X   16 17 18 19 20 21 22 23 24 25 26              0    1   2   3   4   5    6   7   8    9  10   F    P
  1  0   0   0    1  X   16 17 18 19 20 21 22 23            0 1    2   3    4   5   6   7   F    E   E   E    E  E    E    P
  1  0   0   1    0  X   16 17 18 19 20 21 22 23 24 25 26 27                0   1   2   3   4    5   6   7    8  Z    F    P
www.maximintegrated.com                                                                                 Maxim Integrated │ 71


MAX96711                                             14-Bit GMSL Serializer with High-Immunity/
                                                   Bandwidth Mode and Coax/STP Cable Drive
Table 5. Crossbar Output to Serial Link Map (D23:0) (continued)
     BIT SETTING                                            SERIAL BITS
DB HV BW HB CR DE         0    1 2  3    4  5 6  7    8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
 1  0   0   1    1   X   16 17 18 19 20 21 22 23 24      0  1  2  3   4   5  6  7   8 Z   F   E   E    E     P
 1  0   1   0    0   X   16 17 18 19 20 21 22 23 24 25 26 27 28 29 30        0  1   2 3   4   5    6   7     8
 1  0   1   0    1   1   16 17 18 19 20 21 22 23 24 25 26 DH 0        1   2  3  4   5 6   7   8    9  10 DL
 1  0   1   0    1   0   16 17 18 19 20 21 22 23 24 25 26 27      0   1   2  3  4   5 6   7   8    9  10 11
 1  1   0   0    0   1   16 17 18 19 20 21 22 23 24 25 DH 0       1   2   3  4  5   6 7   8   9   DL   F     P
 1  1   0   0    0   0   16 17 18 19 20 21 22 23 24 25 26      0  1   2   3  4  5   6 7   8   9   10   F     P
 1  1   0   0    1   1   16 17 18 19 20 21 22 DH 0       1  2  3  4   5   6 DL  F   E E   E   E   E    E     P
 1  1   0   0    1   0   16 17 18 19 20 21 22 23      0  1  2  3  4   5   6  7  F   E E   E   E   E    E     P
 1  1   1   0    0   X   16 17 18 19 20 21 22 23 24 25 26 27 28 29 30        0  1   2 3   4   5    6   7     8
 1  1   1   0    1   1   16 17 18 19 20 21 22 23 24 25 26 DH 0        1   2  3  4   5 6   7   8    9  10 DL
 1  1   1   0    1   0   16 17 18 19 20 21 22 23 24 25 26 27      0   1   2  3  4   5 6   7   8    9  10 11
Table 6. Crossbar Output to Serial Link Map (D31:24 and Special Packets)
         BIT SETTING                                                           SPECIAL PACKETS
 DB HV BW       HB    CR    DE   24   25   26 27   28   29  30   31    C0   C1   C2   C3    HS    VS     DE
  0   0    0     0     0     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  0   0    0     0     1     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  0   0    0     1     0     X   Z    Z    Z  —    —    —    —   —      Z   Z     Z   Z     H      V      D
  0   0    0     1     1     X   E    E    E  —    —    —    —   —      Z   Z     Z   Z     H      V      D
  0   0    1     0     0     X   Z    Z    Z  Z    Z    Z    F   P      —   —     —   —     —      —      —
  0   0    1     0     1     X   F    E    E  E    E    E    E   P      —   —     —   —     —      —      —
  0   1    0     0     0     X   —    —    —  —    —    —    —   —      —   —     —   —     H      V      —
  0   1    0     0     1     X   —    —    —  —    —    —    —   —      —   —     —   —     H      V      —
  0   1    1     0     0     X   Z    Z    Z  Z    Z    Z    F   P      —   —     —   —     H      V      —
  0   1    1     0     1     X   F    E    E  E    E    E    E   P      —   —     —   —     H      V      —
  1   0    0     0     0     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  1   0    0     0     1     X   —    —    —  —    —    —    —   —      —   —     —   —     —      —      —
  1   0    0     1     0     X    9   10   11 —    —    —    —   —      A   Z     A   A     H      V      D
  1   0    0     1     1     X   E    E    E  —    —    —    —   —      A   Z     A   A     H      V      D
  1   0    1     0     0     X    9   10   11 12   13   14   F   P      —   —     —   —     —      —      —
  1   0    1     0     1     1   F    E    E  E    E    E    E   P      —   —     —   —     —      —      —
  1   0    1     0     1     0   F    E    E  E    E    E    E   P      —   —     —   —     —      —      —
  1   1    0     0     0     1   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    0     0     0     0   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    0     0     1     1   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    0     0     1     0   —    —    —  —    —    —    —   —      —   —     —   —    HH/L VH/L      —
  1   1    1     0     0     X    9   10   11 12   13   14   F   P      —   —     —   —    HH/L VH/L      —
  1   1    1     0     1     1   F    E    E  E    E    E    E   P      —   —     —   —    HH/L VH/L      —
  1   1    1     0     1     0   F    E    E  E    E    E    E   P      -    -    -    -   HH/L VH/L       -
www.maximintegrated.com                                                                  Maxim Integrated │ 72


MAX96711                                                      14-Bit GMSL Serializer with High-Immunity/
                                                           Bandwidth Mode and Coax/STP Cable Drive
Table 7. Legend
 BIT SETTINGS                                                        MAP INPUTS
   DB      Double-mode bit DBL                                          H       HSYNC ( when DBL = 0 or HIBW = 1)
   HV      H/V Encoding bit HVEN                                        V       VSYNC ( when DBL = 0 or HIBW = 1)
   BW      BWS bit                                                      D       DE ( when DBL = 0 or HIBW = 1)
   HB      HIBW bit                                                    HH       HSYNC (high word, DBL = 1)
   CR      PXL_CRC bit                                                 VH       VSYNC (high word, DBL = 1)
   DE      DE = 1 when DEEN = 1 and not processed in RGB888 mode       DH       DE (high word, DBL = 1)
    X      1 or 0                                                      HL       HSYNC (low word, DBL = 1)
 SPECIAL PACKETS                                                        VL      VSYNC (low word, DBL = 1)
   C0      CNT_0                                                       DL       DE (low word, DBL = 1)
   C1      CNT_1                                                        #       XBO output from crossbar switch
   C2      CNT_2                                                        F       Internal forward control-channel bit
   C3      CNT_3                                                        E       Internal pixel CRC bit
 BIT COLOR                                                              P       Internal pixel parity bit
           Output bits from crossbar                                    —       Serial bit not sent
           Internal bits                                                Z       Zero
           Other output bits                                            A       Internal alignment bit (used when HIBW=1)
           Output bits from sync
                 INPUT PIN
                      PIXEL           N                  N+1
                      PCLK
                              XBI31**    XBI15** XBI31**     XBI15**
                              XBI30**    XBI14** XBI30**     XBI14**
                   DIN13/VS    XBI29      XBI13   XBI29       XBI13
                  DIN12/HS     XBI28      XBI12   XBI28       XBI12
                    DIN11      XBI27      XBI11   XBI27       XBI11
                    DIN10      XBI26      XBI10   XBI26       XBI10
                     DIN9      XBI25      XBI9    XBI25       XBI9
                     DIN8      XBI24      XBI8    XBI24       XBI8
                     DIN7      XBI23      XBI7    XBI23       XBI7
                     DIN6      XBI22      XBI6    XBI22       XBI6
                     DIN5      XBI21      XBI5    XBI21       XBI5
                     DIN4      XBI20      XBI4    XBI20       XBI4
                     DIN3      XBI19      XBI3    XBI19       XBI3
                     DIN2      XBI18      XBI2    XBI18       XBI2    *REGISTER SETTINGS DECIDE IF HS, DE, OR HI_LO
                     DIN1      XBI17      XBI1    XBI17       XBI1    DETERMINES THE HIGH/LOW INPUT TIMING.
                     DIN0      XBI16      XBI0    XBI16       XBI0    **XBI14, XBI15, XBI30, XBI31 INPUT INTERNALLY
                                                                      CONNECTED LOW.
               ALIGNMENT
                       HS*            HS                 HS
                       DE*            DE                 DE
                      HI_LO*
Figure 21. Crossbar-Switch Default Mapping
www.maximintegrated.com                                                                                         Maxim Integrated │ 73


MAX96711                                                 14-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
Timing-Generator Programming                                  the high or low word (e.g., for pixels [1H, 1L, 2H, 2L...] the
Timing-generator parameters are stored in the registers       high/low signal would be [1, 0, 1, 0...]).
as unsigned integers as PCLK periods. To prevent out-         Align from HS or DE
put glitches, program all timing-generator parameters
                                                              To align from a sync signal, set the DBL_ALIGN_TO to
while the device is in configuration-link mode, or when
                                                              select the input signal. When using this mode, ensure
PCLK is not applied. By default, the timing generator
                                                              that the signal used for alignment uses the same value
is set to single trigger, and is disabled. Figure 19 show
                                                              for both the high and low word (e.g., for pixels [1H, 1L,
the timing waveforms under the default conditions with
                                                              2H, 2L...], aligning on DE requires values of [DE1, DE1,
rising-edge trigger, and noninverted signals. Do not pro-
                                                              DE2, DE2...]).
gram the HSYNC or DE signals such that the total length
exceeds the length of a VSYNC period (Table 8). All delay     Control-Channel Interfaces
parameters are positive. To implement a negative delay,
                                                              I2C
set the delay value subtracted from the VSYNC period
(e.g., a delay value of VS_HIGH + VS_LOW - N creates          Set I2CSEL = 1 to configure the control channel for I2C
a delay of -N PCLK cycles). Do not set any delay lengths      to I2C. In this mode, the control channel forwards I2C
larger than the VSYNC period.                                 commands from the microcontroller side to the other
                                                              side of the GMSL link. The remote device acts as an I2C
Double-Mode Alignment                                         master to the other peripherals connected to the remote-
When DBL = 1 in both the serializer and deserializer, GMSL    side device. I2C-to-I2C mode uses clock stretching to hold
automatically keeps the pixels in order. Use double-mode      the microcontroller until the data and an acknowledge or
alignment when DBL = 1 in the serializer and DBL = 0          not acknowledge have been sent across the link.
(or is not supported) in the deserializer. Two different      I2C Bit Rate
methods are available for double-mode alignment.
                                                              The I2C interface accepts bit rates from 9.6kbps to
External High/Low Signal                                      1Mbps. The local I2C rate is set by the microcontroller.
To use an external alignment signal, set EN_HI_LO =           The remote I2C rate is set by the remote device. By
1, DBL_ALIGN_TO = 000, and select which input DIN_            default, the control channel is set up for a 400kbps I2C bit
pin to use by setting the CROSSBAR_HI_LO bits. The            rate. Program the I2C_MSTBT and SLV_SH bits (register
external signal designates whether the clocked word is        0x0D) to match the desired microcontroller I2C rate.
Table 8. Timing-Generator Parameter Restrictions
                             MIN VALUE                          MAXIMUM VALUE RESTRICTION
    SIGNAL      SIZE (BITS)
                                (HEX)                                         (HEX)
   VS_HIGH           24            1       VS_HIGH + VS_LOW < 0xFFFFFF
   VS_LOW            24            1       VS_HIGH + VS_LOW < 0xFFFFFF
    VS_DLY           24            0       VS_DLY < VS_HIGH + VS_LOW
   HS_HIGH           16            1       (HS_HIGH + HS_LOW) x HS_CNT < VS_HIGH + VS_LOW
   HS_LOW            16            1       (HS_HIGH + HS_LOW) x HS_CNT < VS_HIGH + VS_LOW
    HS_CNT           16            1       (HS_HIGH + HS_LOW) x HS_CNT < VS_HIGH + VS_LOW
    HS_DLY           24            0       HS_DLY < VS_HIGH + VS_LOW
   DE_HIGH           16            1       (DE_HIGH + DE_LOW) x DE_CNT < VS_HIGH + VS_LOW
   DE_LOW            16            1       (DE_HIGH + DE_LOW) x DE_CNT < VS_HIGH + VS_LOW
    DE_CNT           16            1       (DE_HIGH + DE_LOW) x DE_CNT < VS_HIGH + VS_LOW
    DE_DLY           24            0       DE_DLY < VS_HIGH + VS_LOW
www.maximintegrated.com                                                                                Maxim Integrated │ 74


MAX96711                                                  14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Software Programming of Device Addresses                      Dual μC Control
The serializer and deserializer have programmable device      Most systems use a single microcontroller; however μCs
addresses. This allows multiple GMSL devices, along with      can reside on each side simultaneously and trade off
I2C peripherals, to coexist on the same control channel.      in running the control channel. Contention occurs if both
The serializer device address is in register 0x00 of each     μCs attempt to use the control channel at the same time.
device, while the deserializer device address is in register  It is up to the user to prevent this contention by imple-
0x01 of each device. To change a device address, first        menting a higher level protocol. In addition, the control
write to the device whose address changes (register 0x00      channel does not provide arbitration between I2C masters
of the serializer for serializer device address change, or    on both sides of the link. An acknowledge frame is not
register 0x01 of the deserializer for deserializer device     generated when communication fails due to contention. If
address change). Then, write the same address into the        communication across the serial link is not required, the
corresponding register on the other device (register 0x00     μCs can disable the forward and reverse control channel
of the deserializer for serializer device address change,     using the FWDCCEN and REVCCEN bits (0x04, D[1:0])
or register 0x01 of the serializer for deserializer device    in the serializer/deserializer. Communication across the
address change).                                              serial link is stopped and contention between μCs cannot
I2C Address Translation                                       occur.
The device supports I2C address translation for up to         UART
two device addresses. Use address translation to assign       Set I2CSEL = 0 to configure the control channel for UART
unique device addresses to peripherals with limited           or UART-to-I2C mode. In this mode, the control channel
I2C addresses. Source addresses (address to translate         forwards UART commands from the microcontroller side
from) are stored in registers 0x09 and 0x0B. Destination      to the other side of the GMSL link. When INTTYPE =
addresses (address to translate to) are stored in registers   00, the remote device acts as an I2C master to the other
0x0A and 0x0C.                                                peripherals connected to the remote-side device. UART-
Configuration Blocking                                        to-I2C mode does not support devices that use clock
                                                              stretching.
The device can block changes to its registers. Set
CFGBLOCK to make all registers read-only. Once set, the       Base Mode
registers remain blocked until the supplies are removed or    In base mode, UART packets control the serializer,
until PWDNB is low.                                           deserializer, and attached peripherals.
Cascaded/Parallel Devices                                     UART Timing
GMSL supports both cascaded and parallel devices              In base mode, the UART idles high (through a pullup
connected through I2C. When cascading or using parallel       resistor). Each GMSL UART byte consists of a START bit,
links, all I2C commands are forwarded to all links. Each      8 data bits, an even-parity bit, and a STOP bit (Figure 22).
link attempts to hold the control channel until it receives   Keep the idle time between bytes of the same UART packet
an acknowledge/not acknowledge from the remote-side           to less than 4 bit times. The GMSL-UART protocol is listed in
device. It is important to keep the control channel active    Figure 23. A write packet consists of a SYNC byte (Figure 24),
between links to prevent timeout. If a link is unused, keep   device address byte, starting register address byte,
the control channel clear by turning on the configuration     number of bytes to write, and the data bytes. The slave
link, disconnecting the I2C lines, or powering down the       device responds with an ACK byte (Figure 25) if the write
unused device.                                                was successful. A read packet consists of a SYNC byte,
                                                              device address byte, starting register address byte, and
                                                              number of bytes to read. The slave device responds with
                                                              an ACK byte, and the read data bytes.
www.maximintegrated.com                                                                                 Maxim Integrated │ 75


MAX96711                                                       14-Bit GMSL Serializer with High-Immunity/
                                                             Bandwidth Mode and Coax/STP Cable Drive
                                                           1 UART FRAME
           START        D0       D1          D2       D3         D4        D5         D6          D7      PARITY*      STOP
                       FRAME 1                                       FRAME 2                                        FRAME 3
                                         STOP       START                                STOP      START
   *BASE MODE USES EVEN PARITY
Figure 22. GMSL-UART Data Format for Base Mode
                                                          WRITE DATA FORMAT
        SYNC        DEV ADDR + R/W     REG ADDR     NUMBER OF BYTES         BYTE 1                     BYTE N
                                                    MASTER WRITES TO SLAVE                                               ACK
                                                                                                      MASTER READS FROM SLAVE
                                                        READ DATA FORMAT
        SYNC        DEV ADDR + R/W     REG ADDR NUMBER OF BYTES
                                 MASTER WRITES TO SLAVE                       ACK            BYTE 1                     BYTE N
                                                                      MASTER READS FROM SLAVE
Figure 23. GMSL-UART Protocol for Base Mode
            D0   D1   D2   D3  D4   D5    D6    D7                             D0  D1     D2   D3    D4   D5   D6   D7
     START   1    0    0    1   1    1     1     0 PARITY STOP          START   1   1      0    0     0    0    1    1  PARITY STOP
Figure 24. SYNC Byte (0x79)                                          Figure 25. ACK Byte (0xC3)
www.maximintegrated.com                                                                                          Maxim Integrated │ 76


MAX96711                                                                       14-Bit GMSL Serializer with High-Immunity/
                                                                            Bandwidth Mode and Coax/STP Cable Drive
UART-to-I2C Conversion                                                                There are two possible methods the devices use to
When using the UART control channel, the remote-side                                  convert UART to I2C. In the first method (I2CMETHOD =
device can communicate to I2C peripherals through                                     0), the register address is sent with the I2C communica-
UART-to-I2C conversion. Set the INTTYPE bits in                                       tion (Figure 26). For devices that do not use a register
the remote-side device to 00 to activate UART-to-I2C                                  address (such as the MAX7324), set I2CMETHOD = 1
conversion. The converted I2C bit rate is the same as                                 and send a dummy byte in place of the register address
the incoming UART bit rate. I2C peripherals must not use                              (Figure 27). In this method, the remote device omits send-
clock stretching in order to be compatible with UART-to-                              ing the register address.
I2C conversion.
        UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                  11                 11                    11                 11                  11                          11                      11
            SYNC FRAME         DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES             DATA 0                       DATA N                ACK FRAME
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                  1     7      1 1        8      1                                     8     1                  8       1 1
                                                  S  DEV ID   W A     REG ADDR   A                                 DATA 0    A                DATA N    A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                  11                 11                    11                 11                              11                    11                       11
            SYNC FRAME         DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                       ACK FRAME                DATA 0                   DATA N
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                  1     7      1 1        8      1 1      7      1 1        8       1            8      1 1
                                                  S  DEV ID   W A     REG ADDR   A S   DEV ID   R A      DATA 0     A        DATA N     A P
                                             : MASTER TO SLAVE      : SLAVE TO MASTER   S: START     P: STOP      A: ACKNOWLEDGE
Figure 26. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
            UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
       µC               SERIALIZER/DESERIALIZER
               11                   11                    11                  11                   11                           11                      11
         SYNC FRAME           DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES               DATA 0                       DATA N                 ACK FRAME
 SERIALIZER/DESERIALIZER                PERIPHERAL
                                                 1     7      1 1                                                       8     1                   8       1 1
                                                 S DEV ID     W A                                                    DATA 0   A                DATA N     A P
            UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
       µC               SERIALIZER/DESERIALIZER
               11                   11                   11                   11                               11                    11                        11
          SYNC FRAME         DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                          ACK FRAME                DATA 0                   DATA N
 SERIALIZER/DESERIALIZER                PERIPHERAL
                                                                                   1      7      1 1           8         1                8      1 1
                                                                                   S   DEV ID    R A       DATA 0        A             DATA N    A P
                                           MASTER TO SLAVE         SLAVE TO MASTER     S: START       P: STOP      A: ACKNOWLEDGE
 Figure 27. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                                         Maxim Integrated │ 77


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
UART Bypass Mode                                               tudes can only be used at lower PCLKIN frequencies
In UART bypass mode, the control channel acts as a             (Table 10). When the spread spectrum is turned on or off,
full-duplex 9.6kbps to 1Mbps link that forwards UART           the serial link stops for several microseconds and then
commands across the serial link without responding to          restarts in order for the deserializer to lose and relock
the packets themselves. Set MS high to enter bypass            to the new serial-data stream. Changing the spread-
mode (wait 1ms after setting bypass mode if the μC is          spectrum amplitude does not cause a loss of lock.
connected on the deserializer side). Bypass uses bit rates     Manual Programming of the
from 9.6kbps to 1Mbps. Do not send a logic-low value           Spread-Spectrum Divider
longer than 100μs when using the GPI/GPO functionality.
                                                               By default, autodetection of the PCLKIN operation range
Device Address                                                 guarantees a spread-spectrum modulation frequency
The serializer/deserializer both have a 7-bit-long slave       within 20kHz to 40kHz. Additionally, manual configura-
address stored in registers 0x00 and 0x01. The bit follow-     tion of the sawtooth divider (SDIV: 0x03,D[5:0]) allows
ing a 7-bit slave address is the R/W bit, which is low for a   the user to set a modulation frequency (typically 20kHz)
write command and high for a read command. The default         according to the PCLKIN frequency.
slave address is 0x80. After startup, a microcontroller can    Equation:
reprogram the slave address as needed.
                                                               Relation of modulation rate to the PCLKIN frequency:
Spread Spectrum                                                                fM = fPCLKIN/(MOD x SDIV)
Program the SS bits in the serializer to turn on spread        where:
spectrum in the serializer (Table 9). If the deserializer
driven by the serializer has programmable spread               fM = Modulation frequency
spectrum, do not enable spread for both at the same            fPCLKIN = PCLKIN frequency
time or their interaction cancels benefits. The deserializer   MOD = Modulation coefficient given in Table 11
tracks the serializer’s spread and passes the spread to
the deserializer output. Some spread-spectrum ampli-           SDIV = 6-bit SDIV setting, manually programmed by the μC
Table 9. Output Spread
                              SS                                                      SPREAD (%)
                              000                             Power-up default (no spread spectrum)
                              001                             ±0.5% spread spectrum
                              010                             ±1.5% spread spectrum
                              011                             ±2% spread spectrum
                              100                             No spread spectrum
                              101                             ±1% spread spectrum
                              110                             ±3% spread spectrum
                              111                             ±4% spread spectrum
Table 10. Spread Limitations
     BWS = 0 MODE, PCLKIN          BWS = 1 MODE, PCLKIN          SERIAL LINK BIT RATE
                                                                                             AVAILABLE SPREAD RATES
       FREQUENCY (MHz)               FREQUENCY (MHz)                     (MBPS)
        < 33.3 (DBL = 0)                < 25 (DBL = 0)
                                                                          < 1000                    All rates available
        < 66.6 (DBL = 1)                < 50 (DBL = 1)
       33.3 to 58 (DBL = 0)          25 to 43.5 (DBL = 0)
                                                                          ≥ 1000                     1.5%, 1%, 0.5%
      66.6 to 116 (DBL = 1)           50 to 87 (DBL = 1)
www.maximintegrated.com                                                                                  Maxim Integrated │ 78


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Table 11. Modulation Coefficients and
                                                                                                  RD
Maximum SDIV Settings                                                                  1MΩ      1.5kΩ
             SPREAD-          MODULATION
                                               SDIV UPPER                     CHARGE-CURRENT- DISCHARGE
  BWS       SPECTRUM          COEFFICIENT                                      LIMIT RESISTOR RESISTANCE
                                               LIMIT (DEC)
            SETTING (%)           (DEC)                                 HIGH-
                                                                                          CS   STORAGE           DEVICE
                                                                      VOLTAGE
                  1                104              40                                 100pF   CAPACITOR         UNDER
                                                                         DC
                                                                                                                  TEST
                 0.5               104              63                 SOURCE
                  3                152              27
     1
                 1.5               152              54
                  4                204              15         Figure 28. Human Body Model ESD Test Circuit
                  2                204              30
                  1                 80              52
                 0.5                80              63                                            RD
                                                                                                330Ω
                  3                112              37
     0
                 1.5               112              63                        CHARGE-CURRENT- DISCHARGE
                  4                152              21                         LIMIT RESISTOR RESISTANCE
                                                                        HIGH-
                                                                                          CS                     DEVICE
                  2                152              42                VOLTAGE                  STORAGE
                                                                                       150pF   CAPACITOR         UNDER
                                                                         DC
                                                                                                                  TEST
To program the SDIV setting, first look up the modulation              SOURCE
coefficient according to the desired bus-width and spread-
spectrum settings. Solve the above equation for SDIV using
the desired pixel clock and modulation frequencies. If the
calculated SDIV value is larger than the maximum allowed       Figure 29. IEC 61000-4-2 Contact Discharge ESD Test Circuit
SDIV value in Table 11, set SDIV to the maximum value.
Board Layout                                                                                      RD
                                                                                                 2kΩ
Power-Supply Circuits and Bypassing
The serializer uses an AVDD and DVDD of 1.7V to 1.9V.                         CHARGE-CURRENT- DISCHARGE
                                                                               LIMIT RESISTOR RESISTANCE
All inputs and outputs, except for the serial output, derive            HIGH-
                                                                                          CS                     DEVICE
power from an IOVDD of 1.7V to 3.6V that scales with                  VOLTAGE                  STORAGE
                                                                                                                 UNDER
                                                                         DC            330pF   CAPACITOR
IOVDD. Proper voltage-supply bypassing is essential for                                                           TEST
                                                                       SOURCE
high-frequency circuit stability.
High-Frequency Signals
Separate the LVCMOS logic signals and CML/coax high-
                                                               Figure 30. ISO 10605 Contact Discharge ESD Test Circuit
speed signals to prevent crosstalk. Use a four-layer PCB
with separate layers for power, ground, CML/coax, and
LVCMOS logic signals. Layout STP-PCB traces close to           ESD Protection
each other for a 100Ω differential characteristic impedance.   ESD tolerance is rated for Human Body Model, IEC
The trace dimensions depend on the type of trace used          61000-4-2, and ISO 10605. The ISO 10605 and IEC
(microstrip or stripline).                                     61000-4-2 standards specify ESD tolerance for electronic
Note: Two 50Ω PCB traces do not have 100Ω differential         systems. The serial outputs are rated for ISO 10605 ESD
impedance when brought close together; the impedance           protection and IEC 61000-4-2 ESD protection. All pins
goes down when the traces are brought closer. Use a 50Ω        are tested for the Human Body Model. The Human Body
trace for the single-ended output when driving coax. Route     Model discharge components are CS = 100pF and RD =
the PCB traces for differential CML in parallel to maintain    1.5kΩ (Figure 28). The IEC 61000-4-2 discharge compo-
the differential characteristic impedance. Avoid via arrays.   nents are CS = 150pF and RD = 330Ω (Figure 29). The
Keep PCB traces that make up a differential pair equal in      ISO 10605 discharge components are CS = 330pF and
length to avoid skew within the differential pair.             RD = 2kΩ (Figure 30).
www.maximintegrated.com                                                                                  Maxim Integrated │ 79


MAX96711                                                    14-Bit GMSL Serializer with High-Immunity/
                                                          Bandwidth Mode and Coax/STP Cable Drive
Compatibility with Other GMSL Devices                               (Table 13). Connect CONF1 or CONF0 to IOVDD to set a
The device is designed to pair with the MAX96711–                   high level, to GND to set a low level, or open to set a mid
MAX96711 family of devices, but interoperates with any              level. For digital control, use three-state logic to drive the
GMSL device. See Table 12 for operating limitations.                three-level logic inputs. CONF pin values are latched at
                                                                    power-up or resuming from power-down mode.​
Device Configuration and Component Selection                        Multifunction GPO/HIM
Internal Input Pulldowns                                            Functions as the GPO output, and as a configuration
The control and configuration inputs (except three-level            pin. On power-up, or when reverting from a power-down
inputs) include a pulldown resistor to GND; external pull-          state, the pins act as the HIM input. After latching the
down resistors are not needed.                                      input state, the pin becomes the GPO output. Connect a
                                                                    configuration input through a 30kΩ resistor to IOVDD to
Three-Level Configuration Inputs
                                                                    set a high level. Leave the configuration input open to set
CONF1 and CONF0 are three-level inputs that control                 a low level.
the serial interface configuration and power-up defaults
Table 12. Feature Compatibility
          SERIALIZER FEATURE                                               GMSL DESERIALIZER
 HSYNC/VSYNC Encoding                   If feature not supported in the deserializer, turn off in the serializer.
 I2C to I2C                             If feature not supported in the deserializer, use UART to I2C or UART to UART.
 Packet Control Channel                 If feature not supported in the deserializer, use legacy control channel.
 CRC Error Detection                    If feature not supported in the deserializer, turn off in the serializer.
                                        If feature not supported in the deserializer, data is output as a single word at half the in-
 Double Input
                                        put frequency. Use crossbar switch and double-mode alignment to correct input mapping.
                                        If feature not supported in the deserializer, connect unused serial input through 200nF
 Coax
                                        and 50Ω in series to AVDD, and set the reverse control-channel amplitude to 100mV.
 I2S Encoding                           If supported in the deserializer, disable I2S in the deserializer.
 High-Bandwidth Mode                    If feature not supported in the deserializer, turn off in the serializer.
 High-Immunity Mode                     If feature not supported in the deserializer, turn off in the serializer.
 Low-Speed Mode                         If supported in the deserializer, set DRS to 0 in the deserializer.
Table 13. Three-Level Configuration Input Map
                                             CXTP                                ES                                 I2CSEL
    CONF1          CONF0
                                (OUT+/OUT- OUTPUT TYPE)              (PCLKIN LATCH EDGE)              (CONTROL-CHANNEL TYPE)
      Low           Low                    1 (coax)                          1 (falling)                          1 (I2C o I2C)
      Low            Mid                   1 (coax)                          1 (falling)                   0 (UART to I2C/UART)
      Low           High                   1 (coax)                           0 (rising)                         1 (I2C to I2C)
      Mid           Low                    1 (coax)                           0 (rising)                   0 (UART to I2C/UART)
      Mid            Mid                    0 (STP)                          1 (falling)                         1 (I2C to I2C)
      Mid           High                    0 (STP)                          1 (falling)                   0 (UART to I2C/UART)
      High          Low                     0 (STP)                           0 (rising)                         1 (I2C to I2C)
      High           Mid                    0 (STP)                           0 (rising)                   0 (UART to I2C/UART)
      High          High                 Do not use                          Do not use                            Do not use
www.maximintegrated.com                                                                                              Maxim Integrated │ 80


MAX96711                                                   14-Bit GMSL Serializer with High-Immunity/
                                                         Bandwidth Mode and Coax/STP Cable Drive
Table 14. Suggested Connectors and Cables for GMSL
            VENDOR                       CONNECTOR                        CABLE                          TYPE
          Rosenberger                  59S2AX-400A5-Y                    Dacar 302                       Coax
          Rosenberger                  D4S10A-40ML5-Z                  Dacar 535-2                        STP
             Nissei                        GT11L-2S                  F-2WME AWG28                         STP
              JAE                          MX38-FF                     A-BW-Lxxxxx                        STP
I2C/UART Pullup Resistors                                      Cables and Connectors
The I2C and UART open-drain lines require a pullup             Interconnect for CML typically has a differential imped-
resistor to provide a logic-high level. There are tradeoffs    ance of 100Ω. Use cables and connectors that have
between power dissipation and speed, and a compro-             matched differential impedance to minimize impedance
mise may be required when choosing pullup resistor             discontinuities. Coax cables typically have a characteristic
values. Every device connected to the bus introduces           impedance of 50Ω; contact the factory for 75Ω operation).
some capacitance even when the device is not in opera-         Table 14 lists the suggested cables and connectors used
tion. I2C specifies 300ns rise times (30% to 70%) for fast     in the GMSL link.
mode, which is defined for data rates up to 400kbps (see
the I2C/UART Port Timing section in the AC Electrical          PRBS
Characteristics table for details). To meet the fast-mode      The serializer includes a PRBS pattern generator that
rise-time requirement, choose the pullup resistors so          works with bit-error verification in the deserializer. To
that rise time tR = 0.85 x RPULLUP x CBUS < 300ns.             run the PRBS test, set PRBSEN = 1 (0x04, D5) in the
The waveforms are not recognized if the transition time        deserializer, then in the serializer. To exit the PRBS
becomes too slow. GMSL supports I2C/UART rates up              test, set PRBSEN = 0 (0x04, D5) in the serializer. The
to 1Mbps (UART-to-I2C mode) and 400kbps (I2C-to-I2C            deserializer automatically ends PRBS checking and sets
mode).                                                         the PRBS_OK bit high. During PRBS mode, the forward
                                                               control channel is not available except to exit PRBS mode
AC-Coupling Capacitors                                         if autoacknowledge is enabled in the deserializer; other-
Voltage droop and the digital-sum variation (DSV) of           wise, the remote control channel is not available at all.
transmitted symbols cause signal transitions to start
                                                               To run the PRBS with a 3Gbps SerDes, or when HIBW = 1,
from different voltage levels. Because the transition
                                                               first set the PRBS_TYPE bit = 0 in the MAX967XX. Then
time is fixed, starting the signal transition from different
                                                               set PRBSEN = 1 (0x04, D5) in the serializer and then in
voltage levels causes timing jitter. The time constant for
                                                               the deserializer. To exit the PRBS test, set PRBSEN = 0
an AC-coupled link needs to be chosen to reduce droop
                                                               (0x04, D5) in the deserializer, then in the serializer.
and jitter to an acceptable level. The RC network for
an AC-coupled link consists of the CML/coax receiver           During PRBS test, ERRB function changes to reflect
termination resistor (RTR), the CML/coax-driver                PRBS errors only. ERRB goes low when any PRBS errors
termination resistor (RTD), and the series AC-coupling         occur. ERRB goes high when the PRBS error counter is
capacitors (C). The RC time constant for four equal-value      reset when PRBS_ERR is read. Normal ERRB function
series capacitors is (C x (RTD + RTR))/4. RTD and RTR          resumes when exiting the PRBS test.
are required to match the transmission-line impedance          GPI/GPO
(usually 100Ω differential, 50Ω single-ended). This leaves
                                                               GPO on the serializer follows GPI transitions on the
the capacitor selection to change the system time con-
                                                               deserializer. By default, the GPI-to-GPO delay is 0.35ms
stant. Use 0.22μF or larger high-frequency, surface-mount
                                                               (max). Keep the time between GPI transitions to a
ceramic capacitors with sufficient voltage rating to with-
                                                               minimum 0.35ms. GPI_IN the deserializer stores the GPI
stand a short to battery, to pass the lower speed reverse
                                                               input state. GPO is low after power-up. The μC can set
control-channel signal. Use capacitors with a case size less
                                                               GPO by writing to the SET_GPO register bit. Do not send
than 3.2mm x 1.6mm to have lower-parasitic effects to the
                                                               a logic-low value on the deserializer RX/SDA input (UART
high-speed signal.
                                                               mode) longer than 100μs in either base or bypass mode
                                                               to ensure proper GPO/GPI functionality.
www.maximintegrated.com                                                                                Maxim Integrated │ 81


MAX96711                                                 14-Bit GMSL Serializer with High-Immunity/
                                                        Bandwidth Mode and Coax/STP Cable Drive
Fast Detection of Loss-of-Lock                               Legacy Control Channel:
A measure of link quality is the recovery time from loss-    To enter sleep mode, set SLEEP = 1. The device sleeps
of-synchronization. The host can be quickly notified of      after 8ms. To wake up the device, send an arbitrary
loss-of-lock by connecting the deserializer’s LOCK output    control-channel command to the serializer (the serializer
to the GPI input (when PKTCC_EN = 0). If other sources       does not send an acknowledge), wait for 5ms for the chip
use the GPI input, such as a touch-screen controller, the    to power up and then set SLEEP = 0 to make the wake-
μC can implement a routine to distinguish between inter-     up permanent.
rupts from loss-of-sync and normal interrupts. Reverse       Packet-Based Control Channel:
control-channel communication does not require an active
forward link to operate and accurately tracks the LOCK       ●● When μC is on the deserializer side, set SLEEP = 1 in
status of the GMSL link. LOCK asserts for video link only        serializer. Next set REVCCEN = 0 in the deserializer to
and not for the configuration link.                              stop reverse-control transmission to the serializer. The
                                                                 device sleeps after 8ms.
Providing a Frame Sync (Camera Applications)
                                                                 To wake up the serializer, first set REVCCEN = 1, wait
The GPI and GPO provide a simple solution for camera             8ms for the device to wake up and then set SLEEP = 0
applications that require a frame-sync signal from the           to exit sleep mode permanently.
ECU (e.g., surround-view systems). Connect the ECU           ●● When μC is on the serializer side, first set SLEEP =
frame-sync signal to the GPI input and connect the GPO           1 in the deserializer. If the deserializer must remain
output to the camera frame-sync input. GPI/GPO have a            awake, switch to legacy control-channel mode. Next,
typical delay of 275μs in legacy mode and 21μs in packet         set SLEEP = 1 in the serializer. The device sleeps after
mode (with 5-bit CRC). Skew between multiple GPI/                8ms.
GPO channels is 115μs (max) in legacy mode and 21μs
(max) in packet mode. If a lower skew signal is required         To wake up the device, send an arbitrary control-
in legacy mode, connect the camera’s frame-sync input            channel command to the serializer (the serializer does
to one of the serializer’s GPIOs and use an I2C broad-           not send an acknowledge). Wait for 5ms for the chip to
cast-write command to change the GPIO output state.              power up and then set SLEEP = 0 to make the wake-
This has a maximum skew of 1.5μs, independent from               up permanent. The deserializer wakes up and clears its
the used I2C bit rate. In packet-based control-channel           SLEEP bit when serialization is enabled and it locks to
mode, set GPI_COMP_EN = 1 in both the serializer and             the serializer.
deserializer to turn on GPI/GPO compensation. This
reduces the device-to-device skew to 0.35μs.
Entering/Exiting Sleep Mode
The procedure for entering and exiting sleep mode
depends on the location of the microcontroller, and the
type of control-channel interface used. If wake up from a
remote (deserializer) side microcontroller is not needed or
desired, set the DIS_RWAKE bit = 1 to shut down remote
wake-up for further power savings.
www.maximintegrated.com                                                                               Maxim Integrated │ 82


MAX96711                                                          14-Bit GMSL Serializer with High-Immunity/
                                                               Bandwidth Mode and Coax/STP Cable Drive
Typical Application Circuits
            PCLK              PCLKIN                                                                PCLKOUT          PCLK
         DIN[11:0]            DIN[11:0]                                                            DOUT[11:0]        DIN[11:0]
              HS              DIN12/HS                                                             DOUT12/HS         HS
               VS             DIN13/VS                                                             DOUT13/VS         VS
                                   MAX96711                                                     MAX96706                  GPU
    CAMERA
                                                                            45.3kΩ
             SDA              RX/SDA
                                                     49.9Ω                                  LMN0
             SCL              TX/SCL
                                                                            4.99kΩ                     RX/SDA
                                           OUT-                                                                       SDA     I2C
                                                                                                        TX/SCL        SCL
                                          OUT+                                              IN+
                                                49.9kΩ                                                     GPI    FSYNC
                                                                                            IN-
                              LCCEN                                            49.9Ω                     LOCK     LOCK
                              CONF0                                                                      ERRB     ERR
                              CONF1                                                                      LFLTB    LFLT
                              MS
                                                                                           I2CSEL = 1, CX/TP = 1
                                                                                                                             ECU
       NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                              CAMERA APPLICATION
Ordering Information
         PART                TEMP RANGE          PIN-PACKAGE
 MAX96711GTJ+               -40°C to +115°C      32 TQFN-EP*
 MAX96711GTJ+T              -40°C to +115°C      32 TQFN-EP*
 MAX96711GTJ/V+             -40°C to +115°C      32 TQFN-EP*
 MAX96711GTJ/V+T            -40°C to +115°C      32 TQFN-EP*
/V denotes an automotive qualified product.
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad
T = Tape and reel.
www.maximintegrated.com                                                                                          Maxim Integrated │ 83


MAX96711                                                                      14-Bit GMSL Serializer with High-Immunity/
                                                                           Bandwidth Mode and Coax/STP Cable Drive
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                2/16        Initial release                                                                                                       —
        1                3/16        Removed future product designations from Ordering Information table                                                   83
                                                                                                                                                 1, 8, 21, 31, 37,
        2                2/17        Added HIM software controls and fixed errors                                                                  48, 51, 59, 64,
                                                                                                                                                         66, 80
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                  © 2017 Maxim Integrated Products, Inc. │ 84


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX96711GTJ+ MAX96711GTJ+T MAX96711GTJ/V+
