# do control_path_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work gate_work 
# Copying /opt/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {control_path_6_1200mv_85c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:59:53 on Nov 08,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." control_path_6_1200mv_85c_slow.vo 
# -- Compiling module control_path
# 
# Top level modules:
# 	control_path
# End time: 13:59:54 on Nov 08,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/rafi/Dropbox/project_1/vhdl codes/control_path_final/simulation/modelsim/testbench_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 13:59:54 on Nov 08,2016
# vcom -reportprogress 300 -93 -work work /home/rafi/Dropbox/project_1/vhdl codes/control_path_final/simulation/modelsim/testbench_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench_control
# -- Compiling architecture Behave of testbench_control
# End time: 13:59:54 on Nov 08,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  testbench_control
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" testbench_control 
# Start time: 13:59:54 on Nov 08,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_control(behave)
# Loading work.control_path
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.4d Compiler 2015.12 Dec 30 2015
# Loading instances from control_path_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from control_path_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_control File: /home/rafi/Dropbox/project_1/vhdl codes/control_path_final/simulation/modelsim/testbench_control.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: FAILURE, some tests failed.
#    Time: 95 ns  Iteration: 0  Instance: /testbench_control
# 
# stdin: <EOF>
quit
# End time: 14:00:45 on Nov 08,2016, Elapsed time: 0:00:51
# Errors: 1, Warnings: 0
