Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ecualizador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ecualizador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ecualizador"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : ecualizador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../src"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Proyecto\src\reg_retraso.vhd" into library work
Parsing entity <reg_retraso>.
Parsing architecture <Behavioral> of entity <reg_retraso>.
Parsing VHDL file "C:\Proyecto\src\reg_bin.vhd" into library work
Parsing entity <reg_bin>.
Parsing architecture <reg_bin_Behavioral> of entity <reg_bin>.
Parsing VHDL file "C:\Proyecto\src\registro_yk.vhd" into library work
Parsing entity <registro_yk>.
Parsing architecture <Behavioral> of entity <registro_yk>.
Parsing VHDL file "C:\Proyecto\src\multiplicaysatura2.vhd" into library work
Parsing entity <multiplicaysatura2>.
Parsing architecture <Behavioral> of entity <multiplicaysatura2>.
Parsing VHDL file "C:\Proyecto\src\multiplicaconj.vhd" into library work
Parsing entity <multiplicaysatura>.
Parsing architecture <Behavioral> of entity <multiplicaysatura>.
Parsing VHDL file "C:\Proyecto\src\module.vhd" into library work
Parsing entity <module>.
Parsing architecture <Behavioral> of entity <module>.
Parsing VHDL file "C:\Proyecto\src\divisor.vhd" into library work
Parsing VHDL file "C:\Proyecto\src\conjugador.vhd" into library work
Parsing entity <conjugador>.
Parsing architecture <Behavioral> of entity <conjugador>.
Parsing VHDL file "C:\Proyecto\src\ecualizador.vhd" into library work
Parsing entity <ecualizador>.
Parsing architecture <Behavioral> of entity <ecualizador>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ecualizador> (architecture <Behavioral>) from library <work>.

Elaborating entity <module> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Proyecto\src\ecualizador.vhd" Line 74: <divisor> remains a black-box since it has no binding entity.

Elaborating entity <conjugador> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_retraso> (architecture <Behavioral>) from library <work>.

Elaborating entity <multiplicaysatura> (architecture <Behavioral>) from library <work>.

Elaborating entity <multiplicaysatura2> (architecture <Behavioral>) from library <work>.

Elaborating entity <registro_yk> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_bin> (architecture <reg_bin_Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ecualizador>.
    Related source file is "C:\Proyecto\src\ecualizador.vhd".
INFO:Xst:3210 - "C:\Proyecto\src\ecualizador.vhd" line 149: Output port <rfd> of the instance <Inst_divisor> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <resul_divisor> created at line 148.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ecualizador> synthesized.

Synthesizing Unit <module>.
    Related source file is "C:\Proyecto\src\module.vhd".
    Found 32-bit register for signal <module>.
    Found 32-bit adder for signal <p_module> created at line 52.
    Found 16x16-bit multiplier for signal <n0014> created at line 52.
    Found 16x16-bit multiplier for signal <n0015> created at line 52.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <module> synthesized.

Synthesizing Unit <conjugador>.
    Related source file is "C:\Proyecto\src\conjugador.vhd".
    Found 32-bit register for signal <conj>.
    Found 16-bit adder for signal <din_hest[15]_GND_39_o_add_2_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <conjugador> synthesized.

Synthesizing Unit <reg_retraso>.
    Related source file is "C:\Proyecto\src\reg_retraso.vhd".
    Found 32-bit register for signal <interna>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg_retraso> synthesized.

Synthesizing Unit <multiplicaysatura>.
    Related source file is "C:\Proyecto\src\multiplicaconj.vhd".
    Found 96-bit register for signal <dout_aux>.
    Found 32x16-bit multiplier for signal <din_divisor[31]_din_conj[31]_MuLt_2_OUT> created at line 56.
    Found 32x16-bit multiplier for signal <din_divisor[31]_din_conj[15]_MuLt_3_OUT> created at line 57.
    Summary:
	inferred   2 Multiplier(s).
	inferred  96 D-type flip-flop(s).
Unit <multiplicaysatura> synthesized.

Synthesizing Unit <multiplicaysatura2>.
    Related source file is "C:\Proyecto\src\multiplicaysatura2.vhd".
    Found 42-bit register for signal <dout_aux>.
    Found 11x10-bit multiplier for signal <din_canal[21]_din_rx[19]_MuLt_8_OUT> created at line 63.
    Found 11x10-bit multiplier for signal <din_canal[10]_din_rx[9]_MuLt_9_OUT> created at line 64.
    Found 21-bit comparator greater for signal <dout_aux[41]_GND_43_o_LessThan_1_o> created at line 51
    Found 21-bit comparator greater for signal <PWR_18_o_dout_aux[41]_LessThan_2_o> created at line 52
    Found 21-bit comparator greater for signal <dout_aux[20]_GND_43_o_LessThan_5_o> created at line 56
    Found 21-bit comparator greater for signal <PWR_18_o_dout_aux[20]_LessThan_6_o> created at line 57
    Summary:
	inferred   2 Multiplier(s).
	inferred  42 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <multiplicaysatura2> synthesized.

Synthesizing Unit <registro_yk>.
    Related source file is "C:\Proyecto\src\registro_yk.vhd".
    Found 20-bit register for signal <interna>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <registro_yk> synthesized.

Synthesizing Unit <reg_bin>.
    Related source file is "C:\Proyecto\src\reg_bin.vhd".
    Found 1-bit register for signal <interna>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg_bin> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 11x10-bit multiplier                                  : 2
 16x16-bit multiplier                                  : 2
 32x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 32-bit adder                                          : 2
# Registers                                            : 16
 1-bit register                                        : 8
 20-bit register                                       : 3
 32-bit register                                       : 3
 42-bit register                                       : 1
 96-bit register                                       : 1
# Comparators                                          : 4
 21-bit comparator greater                             : 4
# Multiplexers                                         : 4
 15-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../src/divisor.ngc>.
Loading core <divisor> for timing and area information for instance <Inst_divisor>.
WARNING:Xst:2677 - Node <dout_aux_10> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_11> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_12> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_13> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_14> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_15> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_16> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_17> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_18> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_19> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_20> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_21> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_22> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_23> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_24> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_25> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_26> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_27> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_28> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_29> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_30> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_31> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_32> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_33> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_34> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_35> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_36> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_37> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_38> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_39> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_40> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_41> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_42> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_43> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_44> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_45> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_46> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_58> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_59> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_60> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_61> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_62> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_63> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_64> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_65> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_66> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_67> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_68> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_69> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_70> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_71> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_72> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_73> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_74> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_75> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_76> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_77> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_78> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_79> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_80> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_81> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_82> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_83> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_84> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_85> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_86> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_87> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_88> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_89> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_90> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_91> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_92> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_93> of sequential type is unconnected in block <Inst_multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_94> of sequential type is unconnected in block <Inst_multiplicaysatura>.

Synthesizing (advanced) Unit <module>.
	Multiplier <Mmult_n0014> in block <module> and adder/subtractor <Madd_p_module> in block <module> are combined into a MAC<Maddsub_n0014>.
Unit <module> synthesized (advanced).
WARNING:Xst:2677 - Node <dout_aux_10> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_11> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_12> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_13> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_14> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_15> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_16> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_17> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_18> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_19> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_20> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_21> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_22> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_23> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_24> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_25> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_26> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_27> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_28> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_29> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_30> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_31> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_32> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_33> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_34> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_35> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_36> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_37> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_38> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_39> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_40> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_41> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_42> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_43> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_44> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_45> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_46> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_58> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_59> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_60> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_61> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_62> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_63> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_64> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_65> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_66> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_67> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_68> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_69> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_70> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_71> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_72> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_73> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_74> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_75> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_76> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_77> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_78> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_79> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_80> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_81> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_82> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_83> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_84> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_85> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_86> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_87> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_88> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_89> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_90> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_91> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_92> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_93> of sequential type is unconnected in block <multiplicaysatura>.
WARNING:Xst:2677 - Node <dout_aux_94> of sequential type is unconnected in block <multiplicaysatura>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 16x16-to-32-bit MAC                                   : 1
# Multipliers                                          : 5
 11x10-bit multiplier                                  : 2
 16x16-bit multiplier                                  : 1
 32x16-bit multiplier                                  : 2
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 228
 Flip-Flops                                            : 228
# Comparators                                          : 4
 21-bit comparator greater                             : 4
# Multiplexers                                         : 4
 15-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ecualizador> ...

Optimizing unit <module> ...

Optimizing unit <registro_yk> ...

Optimizing unit <reg_retraso> ...

Optimizing unit <multiplicaysatura> ...

Optimizing unit <conjugador> ...

Optimizing unit <multiplicaysatura2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ecualizador, actual ratio is 24.

Final Macro Processing ...

Processing Unit <ecualizador> :
	Found 4-bit shift register for signal <Inst_regbin8/interna>.
	Found 4-bit shift register for signal <Inst_regbin4/interna>.
Unit <ecualizador> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 220
 Flip-Flops                                            : 220
# Shift Registers                                      : 2
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ecualizador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3922
#      GND                         : 2
#      INV                         : 108
#      LUT1                        : 6
#      LUT2                        : 158
#      LUT3                        : 1085
#      LUT6                        : 4
#      MULT_AND                    : 33
#      MUXCY                       : 1259
#      VCC                         : 2
#      XORCY                       : 1265
# FlipFlops/Latches                : 3505
#      FDC                         : 220
#      FDCE                        : 5
#      FDE                         : 3280
# Shift Registers                  : 68
#      SRLC16E                     : 66
#      SRLC32E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 89
#      IBUF                        : 55
#      OBUF                        : 34
# DSPs                             : 8
#      DSP48A1                     : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3505  out of  11440    30%  
 Number of Slice LUTs:                 1429  out of   5720    24%  
    Number used as Logic:              1361  out of   5720    23%  
    Number used as Memory:               68  out of   1440     4%  
       Number used as SRL:               68

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3748
   Number with an unused Flip Flop:     243  out of   3748     6%  
   Number with an unused LUT:          2319  out of   3748    61%  
   Number of fully used LUT-FF pairs:  1186  out of   3748    31%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          90
 Number of bonded IOBs:                  90  out of    200    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3573  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.410ns (Maximum Frequency: 74.573MHz)
   Minimum input arrival time before clock: 10.865ns
   Maximum output required time after clock: 7.211ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.410ns (frequency: 74.573MHz)
  Total number of paths / destination ports: 140997 / 3451
-------------------------------------------------------------------------
Delay:               13.410ns (Levels of Logic = 21)
  Source:            Inst_divisor/blk00000003/blk000015ed (FF)
  Destination:       Inst_multiplicaysatura/dout_aux_95 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_divisor/blk00000003/blk000015ed to Inst_multiplicaysatura/dout_aux_95
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.790  blk000015ed (quotient(0))
     end scope: 'Inst_divisor/blk00000003:quotient(0)'
     end scope: 'Inst_divisor:quotient<0>'
     LUT2:I0->O            1   0.250   0.000  Madd_resul_divisor_lut<0> (Madd_resul_divisor_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_resul_divisor_cy<0> (Madd_resul_divisor_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<1> (Madd_resul_divisor_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<2> (Madd_resul_divisor_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<3> (Madd_resul_divisor_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<4> (Madd_resul_divisor_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<5> (Madd_resul_divisor_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<6> (Madd_resul_divisor_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<7> (Madd_resul_divisor_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<8> (Madd_resul_divisor_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<9> (Madd_resul_divisor_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<10> (Madd_resul_divisor_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<11> (Madd_resul_divisor_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<12> (Madd_resul_divisor_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<13> (Madd_resul_divisor_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<14> (Madd_resul_divisor_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Madd_resul_divisor_cy<15> (Madd_resul_divisor_cy<15>)
     XORCY:CI->O           2   0.206   0.725  Madd_resul_divisor_xor<16> (resul_divisor<16>)
     DSP48A1:A16->P47     18   5.220   1.234  Inst_multiplicaysatura/Mmult_din_divisor[31]_din_conj[31]_MuLt_2_OUT (Inst_multiplicaysatura/Mmult_din_divisor[31]_din_conj[31]_MuLt_2_OUT_P47_to_Mmult_din_divisor[31]_din_conj[31]_MuLt_2_OUT1)
     DSP48A1:C30->P30      1   3.141   0.681  Inst_multiplicaysatura/Mmult_din_divisor[31]_din_conj[31]_MuLt_2_OUT1 (Inst_multiplicaysatura/din_divisor[31]_din_conj[31]_MuLt_2_OUT<47>)
     FDC:D                     0.074          Inst_multiplicaysatura/dout_aux_95
    ----------------------------------------
    Total                     13.410ns (9.980ns logic, 3.430ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 56847 / 311
-------------------------------------------------------------------------
Offset:              10.865ns (Levels of Logic = 3)
  Source:            hk<15> (PAD)
  Destination:       Inst_module/module_31 (FF)
  Destination Clock: clk rising

  Data Path: hk<15> to Inst_module/module_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   0.909  hk_15_IBUF (hk_15_IBUF)
     DSP48A1:A15->PCOUT47    1   5.228   0.000  Inst_module/Mmult_n0015 (Inst_module/Mmult_n0015_PCOUT_to_Maddsub_n0014_PCIN_47)
     DSP48A1:PCIN47->P31    1   2.645   0.681  Inst_module/Maddsub_n0014 (Inst_module/p_module<31>)
     FDC:D                     0.074          Inst_module/module_31
    ----------------------------------------
    Total                     10.865ns (9.275ns logic, 1.590ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 394 / 34
-------------------------------------------------------------------------
Offset:              7.211ns (Levels of Logic = 3)
  Source:            Inst_multiplicaysatura2/dout_aux_41 (FF)
  Destination:       zk<30> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_multiplicaysatura2/dout_aux_41 to zk<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.221  Inst_multiplicaysatura2/dout_aux_41 (Inst_multiplicaysatura2/dout_aux_41)
     LUT6:I0->O           15   0.254   1.383  Inst_multiplicaysatura2/PWR_18_o_dout_aux[41]_LessThan_2_o1 (Inst_multiplicaysatura2/PWR_18_o_dout_aux[41]_LessThan_2_o)
     LUT3:I0->O            1   0.235   0.681  Inst_multiplicaysatura2/Mmux_resul_sat<30:16>16 (zk_16_OBUF)
     OBUF:I->O                 2.912          zk_16_OBUF (zk<16>)
    ----------------------------------------
    Total                      7.211ns (3.926ns logic, 3.285ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.410|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.09 secs
 
--> 

Total memory usage is 208452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  149 (   0 filtered)
Number of infos    :    1 (   0 filtered)

