Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 20 20:52:11 2024
| Host         : DESKTOP-FDL4QU3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TL_timing_summary_routed.rpt -pb TL_timing_summary_routed.pb -rpx TL_timing_summary_routed.rpx -warn_on_violation
| Design       : TL
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     8           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: comp3/FSM_sequential_current_state_s_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: comp3/FSM_sequential_current_state_s_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: comp3/enSIPO_s_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: comp3/shift_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.752        0.000                      0                   50        0.090        0.000                      0                   50        2.633        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_i               {0.000 5.000}        10.000          100.000         
  clk_o_Int_PLL     {0.000 50.000}       100.000         10.000          
  clkfbout_Int_PLL  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_o_Int_PLL          91.752        0.000                      0                   50        0.090        0.000                      0                   50       49.500        0.000                       0                    53  
  clkfbout_Int_PLL                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk_o_Int_PLL                       
(none)            clkfbout_Int_PLL                    
(none)                              clk_o_Int_PLL     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_Int_PLL
  To Clock:  clk_o_Int_PLL

Setup :            0  Failing Endpoints,  Worst Slack       91.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.752ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 4.543ns (56.411%)  route 3.510ns (43.589%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.464 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.464    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.798 r  comp3/comp1/cnt_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.798    comp3/comp1/cnt_s_reg[28]_i_1_n_6
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.679    98.087    comp3/comp1/clk_o
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[29]/C
                         clock pessimism             -0.373    97.714    
                         clock uncertainty           -0.226    97.488    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)        0.062    97.550    comp3/comp1/cnt_s_reg[29]
  -------------------------------------------------------------------
                         required time                         97.550    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 91.752    

Slack (MET) :             91.773ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 4.522ns (56.297%)  route 3.510ns (43.703%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.464 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.464    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.777 r  comp3/comp1/cnt_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.777    comp3/comp1/cnt_s_reg[28]_i_1_n_4
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.679    98.087    comp3/comp1/clk_o
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[31]/C
                         clock pessimism             -0.373    97.714    
                         clock uncertainty           -0.226    97.488    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)        0.062    97.550    comp3/comp1/cnt_s_reg[31]
  -------------------------------------------------------------------
                         required time                         97.550    
                         arrival time                          -5.777    
  -------------------------------------------------------------------
                         slack                                 91.773    

Slack (MET) :             91.847ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 4.448ns (55.890%)  route 3.510ns (44.110%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.464 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.464    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.703 r  comp3/comp1/cnt_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.703    comp3/comp1/cnt_s_reg[28]_i_1_n_5
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.679    98.087    comp3/comp1/clk_o
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[30]/C
                         clock pessimism             -0.373    97.714    
                         clock uncertainty           -0.226    97.488    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)        0.062    97.550    comp3/comp1/cnt_s_reg[30]
  -------------------------------------------------------------------
                         required time                         97.550    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                 91.847    

Slack (MET) :             91.863ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 4.432ns (55.802%)  route 3.510ns (44.198%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 98.087 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.464 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.464    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X109Y66        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.687 r  comp3/comp1/cnt_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.687    comp3/comp1/cnt_s_reg[28]_i_1_n_7
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.679    98.087    comp3/comp1/clk_o
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/C
                         clock pessimism             -0.373    97.714    
                         clock uncertainty           -0.226    97.488    
    SLICE_X109Y66        FDCE (Setup_fdce_C_D)        0.062    97.550    comp3/comp1/cnt_s_reg[28]
  -------------------------------------------------------------------
                         required time                         97.550    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 91.863    

Slack (MET) :             91.867ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 4.429ns (55.785%)  route 3.510ns (44.215%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 98.088 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.684 r  comp3/comp1/cnt_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.684    comp3/comp1/cnt_s_reg[24]_i_1_n_6
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.680    98.088    comp3/comp1/clk_o
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[25]/C
                         clock pessimism             -0.373    97.715    
                         clock uncertainty           -0.226    97.489    
    SLICE_X109Y65        FDCE (Setup_fdce_C_D)        0.062    97.551    comp3/comp1/cnt_s_reg[25]
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                 91.867    

Slack (MET) :             91.888ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 4.408ns (55.668%)  route 3.510ns (44.332%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 98.088 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.663 r  comp3/comp1/cnt_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.663    comp3/comp1/cnt_s_reg[24]_i_1_n_4
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.680    98.088    comp3/comp1/clk_o
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[27]/C
                         clock pessimism             -0.373    97.715    
                         clock uncertainty           -0.226    97.489    
    SLICE_X109Y65        FDCE (Setup_fdce_C_D)        0.062    97.551    comp3/comp1/cnt_s_reg[27]
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                 91.888    

Slack (MET) :             91.962ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 4.334ns (55.249%)  route 3.510ns (44.751%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 98.088 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.589 r  comp3/comp1/cnt_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.589    comp3/comp1/cnt_s_reg[24]_i_1_n_5
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.680    98.088    comp3/comp1/clk_o
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[26]/C
                         clock pessimism             -0.373    97.715    
                         clock uncertainty           -0.226    97.489    
    SLICE_X109Y65        FDCE (Setup_fdce_C_D)        0.062    97.551    comp3/comp1/cnt_s_reg[26]
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                 91.962    

Slack (MET) :             91.978ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 4.318ns (55.158%)  route 3.510ns (44.842%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 98.088 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.350 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.350    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.573 r  comp3/comp1/cnt_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.573    comp3/comp1/cnt_s_reg[24]_i_1_n_7
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.680    98.088    comp3/comp1/clk_o
    SLICE_X109Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[24]/C
                         clock pessimism             -0.373    97.715    
                         clock uncertainty           -0.226    97.489    
    SLICE_X109Y65        FDCE (Setup_fdce_C_D)        0.062    97.551    comp3/comp1/cnt_s_reg[24]
  -------------------------------------------------------------------
                         required time                         97.551    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                 91.978    

Slack (MET) :             91.982ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 4.315ns (55.141%)  route 3.510ns (44.859%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.570 r  comp3/comp1/cnt_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.570    comp3/comp1/cnt_s_reg[20]_i_1_n_6
    SLICE_X109Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.681    98.089    comp3/comp1/clk_o
    SLICE_X109Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[21]/C
                         clock pessimism             -0.373    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X109Y64        FDCE (Setup_fdce_C_D)        0.062    97.552    comp3/comp1/cnt_s_reg[21]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                 91.982    

Slack (MET) :             92.003ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 4.294ns (55.020%)  route 3.510ns (44.980%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.256ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.864    -2.256    comp3/comp1/clk_o
    SLICE_X109Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.800 r  comp3/comp1/cnt_s_reg[1]/Q
                         net (fo=2, routed)           0.650    -1.149    comp3/comp1/cnt_s_reg[1]
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.493 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.493    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.379 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.379    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.265 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.265    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.151 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.151    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.037 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.037    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.077 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.077    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.411 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.812     1.223    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.526 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.526    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          2.048     4.124    comp3/comp1/load
    SLICE_X109Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.248 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.248    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.780 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.780    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.894 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.894    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.008 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.008    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.122 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.122    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.236 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.236    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.549 r  comp3/comp1/cnt_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.549    comp3/comp1/cnt_s_reg[20]_i_1_n_4
    SLICE_X109Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.681    98.089    comp3/comp1/clk_o
    SLICE_X109Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[23]/C
                         clock pessimism             -0.373    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X109Y64        FDCE (Setup_fdce_C_D)        0.062    97.552    comp3/comp1/cnt_s_reg[23]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                 92.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 comp2/PISO[2].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    0.018ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.799    -0.327    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.043    -0.284 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.302     0.018    comp2/PISO[2].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.207     0.225 r  comp2/PISO[2].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.054     0.279    comp3/PISO_data_before_mux_s_3
    SLICE_X112Y63        LUT4 (Prop_lut4_I0_O)        0.045     0.324 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     0.324    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[3].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.310     0.031    
    SLICE_X112Y63        FDCE (Hold_fdce_C_D)         0.203     0.234    comp2/PISO[3].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.230ns (67.251%)  route 0.112ns (32.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.241ns
    Source Clock Delay      (SCD):    -0.072ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.799    -0.327    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.043    -0.284 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.212    -0.072    comp1/SIPO[4].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.230     0.158 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.112     0.270    comp1/SIPO[5].SIPO_reg/Q_o_reg_1
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.313    -0.072    
    SLICE_X112Y62        FDCE (Hold_fdce_C_D)         0.142     0.070    comp1/SIPO[5].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 comp2/PISO[3].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.275ns (64.985%)  route 0.148ns (35.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    0.018ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.799    -0.327    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.043    -0.284 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.302     0.018    comp2/PISO[3].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDCE (Prop_fdce_C_Q)         0.230     0.248 r  comp2/PISO[3].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.148     0.396    comp3/PISO_data_before_mux_s_4
    SLICE_X112Y63        LUT4 (Prop_lut4_I0_O)        0.045     0.441 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000     0.441    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[4].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.323     0.018    
    SLICE_X112Y63        FDCE (Hold_fdce_C_D)         0.203     0.221    comp2/PISO[4].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/FSM_sequential_current_state_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.880%)  route 0.154ns (42.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.635    -0.492    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.154    -0.173    comp3/comp1/cnt_finish_o
    SLICE_X108Y62        LUT4 (Prop_lut4_I1_O)        0.048    -0.125 r  comp3/comp1/FSM_sequential_current_state_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    comp3/comp1_n_1
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
                         clock pessimism             -0.217    -0.478    
    SLICE_X108Y62        FDCE (Hold_fdce_C_D)         0.131    -0.347    comp3/FSM_sequential_current_state_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/FSM_sequential_current_state_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.532%)  route 0.154ns (42.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.635    -0.492    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.154    -0.173    comp3/comp1/cnt_finish_o
    SLICE_X108Y62        LUT4 (Prop_lut4_I1_O)        0.045    -0.128 r  comp3/comp1/FSM_sequential_current_state_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    comp3/comp1_n_2
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
                         clock pessimism             -0.217    -0.478    
    SLICE_X108Y62        FDCE (Hold_fdce_C_D)         0.120    -0.358    comp3/FSM_sequential_current_state_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 comp2/PISO[1].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.448%)  route 0.158ns (38.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.341ns
    Source Clock Delay      (SCD):    0.018ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.799    -0.327    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.043    -0.284 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.302     0.018    comp2/PISO[1].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.207     0.225 r  comp2/PISO[1].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.158     0.383    comp3/PISO_data_before_mux_s_2
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.045     0.428 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000     0.428    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[2].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.323     0.018    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.174     0.192    comp2/PISO[2].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.214ns (62.385%)  route 0.129ns (37.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.241ns
    Source Clock Delay      (SCD):    -0.072ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.799    -0.327    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.043    -0.284 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.212    -0.072    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.214     0.142 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.129     0.271    comp1/SIPO[8].SIPO_reg/Q_o_reg_1
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[8].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.313    -0.072    
    SLICE_X112Y62        FDCE (Hold_fdce_C_D)         0.093     0.021    comp1/SIPO[8].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.214ns (61.161%)  route 0.136ns (38.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.241ns
    Source Clock Delay      (SCD):    -0.072ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.799    -0.327    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.043    -0.284 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.212    -0.072    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.214     0.142 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.136     0.278    comp1/SIPO[7].SIPO_reg/Q_o_reg_1
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.313    -0.072    
    SLICE_X112Y62        FDCE (Hold_fdce_C_D)         0.092     0.020    comp1/SIPO[7].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_finish_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.635    -0.492    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.175    -0.152    comp3/comp1/cnt_finish_o
    SLICE_X108Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  comp3/comp1/cnt_finish_s_i_1/O
                         net (fo=1, routed)           0.000    -0.107    comp3/comp1/cnt_finish_s_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.905    -0.259    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
                         clock pessimism             -0.233    -0.492    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.120    -0.372    comp3/comp1/cnt_finish_s_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.214ns (61.346%)  route 0.135ns (38.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.241ns
    Source Clock Delay      (SCD):    -0.072ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.799    -0.327    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.043    -0.284 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.212    -0.072    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.214     0.142 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.135     0.277    comp1/SIPO[6].SIPO_reg/Q_o_reg_1
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.313    -0.072    
    SLICE_X112Y62        FDCE (Hold_fdce_C_D)         0.082     0.010    comp1/SIPO[6].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_Int_PLL
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { comp4/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   comp4/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[6].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[7].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[8].SIPO_reg/Q_o_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[5].SIPO_reg/Q_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Int_PLL
  To Clock:  clkfbout_Int_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Int_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { comp4/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   comp4/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[8].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.020ns (50.854%)  route 3.885ns (49.146%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[8].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[8].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           3.885     4.403    led_o_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.905 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.905    led_o[7]
    U14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 4.055ns (64.165%)  route 2.265ns (35.835%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[5].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[5].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.265     2.783    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.319 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.319    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 3.986ns (63.252%)  route 2.316ns (36.748%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.316     2.772    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     6.301 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.301    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 3.987ns (63.633%)  route 2.279ns (36.367%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[3].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[3].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.279     2.735    led_o_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     6.266 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.266    led_o[2]
    U22                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.049ns (65.404%)  route 2.142ns (34.596%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[6].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[6].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.142     2.660    led_o_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.191 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.191    led_o[5]
    W22                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.978ns (65.190%)  route 2.124ns (34.810%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.124     2.580    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     6.103 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.103    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.030ns (66.050%)  route 2.072ns (33.950%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.072     2.590    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     6.102 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.102    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.970ns (65.605%)  route 2.081ns (34.395%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.081     2.537    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     6.051 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.051    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 0.124ns (2.512%)  route 4.812ns (97.488%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.611     4.936    comp1/SIPO[5].memory_reg/Q_o_reg_2
    SLICE_X112Y61        FDCE                                         f  comp1/SIPO[5].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 0.124ns (2.512%)  route 4.812ns (97.488%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.611     4.936    comp1/SIPO[6].memory_reg/Q_o_reg_2
    SLICE_X112Y61        FDCE                                         f  comp1/SIPO[6].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.356ns (72.502%)  route 0.514ns (27.498%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.514     0.655    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.870 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.870    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.377ns (73.111%)  route 0.507ns (26.889%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.507     0.671    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.884 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.884    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.364ns (72.084%)  route 0.528ns (27.916%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.528     0.669    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.893 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.396ns (72.116%)  route 0.540ns (27.884%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[6].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[6].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.540     0.704    led_o_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.936 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.936    led_o[5]
    W22                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.372ns (69.864%)  route 0.592ns (30.136%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.592     0.733    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     1.963 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.963    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.373ns (69.847%)  route 0.593ns (30.153%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[3].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[3].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.593     0.734    led_o_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     1.966 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.966    led_o[2]
    U22                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.402ns (70.639%)  route 0.583ns (29.361%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[5].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[5].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.583     0.747    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.984 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.984    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 0.045ns (2.138%)  route 2.060ns (97.862%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.601     2.105    comp1/SIPO[1].memory_reg/Q_o_reg_2
    SLICE_X113Y62        FDCE                                         f  comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 0.045ns (2.138%)  route 2.060ns (97.862%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.601     2.105    comp1/SIPO[2].memory_reg/Q_o_reg_2
    SLICE_X113Y62        FDCE                                         f  comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 0.045ns (2.138%)  route 2.060ns (97.862%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.601     2.105    comp1/SIPO[3].memory_reg/Q_o_reg_2
    SLICE_X113Y62        FDCE                                         f  comp1/SIPO[3].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_o_Int_PLL
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.286ns (43.533%)  route 0.371ns (56.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[2].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.527 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.371     0.898    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.286ns (49.940%)  route 0.287ns (50.060%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[4].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.527 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.287     0.813    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.286ns (51.449%)  route 0.270ns (48.551%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[3].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.527 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.270     0.797    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.286ns (51.623%)  route 0.268ns (48.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[1].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.527 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.268     0.795    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.266ns (54.587%)  route 0.221ns (45.413%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.266     0.507 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.221     0.728    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.266ns (54.872%)  route 0.219ns (45.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.266     0.507 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.219     0.726    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.266ns (55.150%)  route 0.216ns (44.850%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.266     0.507 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.216     0.723    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.266ns (66.059%)  route 0.137ns (33.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.245     0.241    comp1/SIPO[8].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.266     0.507 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.137     0.643    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/enSIPO_s_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.306ns (36.799%)  route 0.526ns (63.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.184    -0.077 f  comp3/FSM_sequential_current_state_s_reg[1]/Q
                         net (fo=6, routed)           0.389     0.312    comp3/shift_s_0
    SLICE_X108Y62        LUT2 (Prop_lut2_I1_O)        0.122     0.434 r  comp3/enSIPO_s_reg_i_1/O
                         net (fo=1, routed)           0.137     0.571    comp3/enSIPO_s_reg_i_1_n_0
    SLICE_X110Y62        LDCE                                         r  comp3/enSIPO_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/shift_s_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.184ns (47.215%)  route 0.206ns (52.785%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.184    -0.077 r  comp3/FSM_sequential_current_state_s_reg[1]/Q
                         net (fo=6, routed)           0.206     0.129    comp3/shift_s_0
    SLICE_X107Y62        LDCE                                         r  comp3/shift_s_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/shift_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.832ns  (logic 0.385ns (46.290%)  route 0.447ns (53.710%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.385    -1.525 r  comp3/FSM_sequential_current_state_s_reg[1]/Q
                         net (fo=6, routed)           0.447    -1.078    comp3/shift_s_0
    SLICE_X107Y62        LDCE                                         r  comp3/shift_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/enSIPO_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.481ns  (logic 0.518ns (34.978%)  route 0.963ns (65.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.418    -1.492 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=5, routed)           0.673    -0.819    comp3/current_state_s[0]
    SLICE_X108Y62        LUT2 (Prop_lut2_I0_O)        0.100    -0.719 r  comp3/enSIPO_s_reg_i_1/O
                         net (fo=1, routed)           0.290    -0.429    comp3/enSIPO_s_reg_i_1_n_0
    SLICE_X110Y62        LDCE                                         r  comp3/enSIPO_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.838ns  (logic 0.549ns (65.539%)  route 0.289ns (34.461%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[8].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.549    -0.355 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.289    -0.067    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.970ns  (logic 0.549ns (56.579%)  route 0.421ns (43.421%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.549    -0.355 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.421     0.066    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.003ns  (logic 0.549ns (54.749%)  route 0.454ns (45.251%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.549    -0.355 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.454     0.098    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.004ns  (logic 0.549ns (54.665%)  route 0.455ns (45.335%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.549    -0.355 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.455     0.100    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.100ns  (logic 0.582ns (52.908%)  route 0.518ns (47.092%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[1].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.322 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.518     0.196    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.116ns  (logic 0.582ns (52.156%)  route 0.534ns (47.844%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[3].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.322 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.534     0.212    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.171ns  (logic 0.582ns (49.702%)  route 0.589ns (50.298%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[2].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.322 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.589     0.267    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.172ns  (logic 0.582ns (49.672%)  route 0.590ns (50.328%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[4].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.322 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.590     0.267    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Int_PLL
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.029ns (1.989%)  route 1.429ns (98.011%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk_i (IN)
                         net (fo=0)                   0.000    25.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    25.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.927    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.700    23.227 f  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.580    23.807    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.836 f  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           0.849    24.685    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 0.091ns (2.703%)  route 3.275ns (97.297%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           1.589    -2.002    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_o_Int_PLL

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.607ns (31.365%)  route 3.517ns (68.635%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           3.135     4.589    comp3/sw_i_IBUF[6]
    SLICE_X113Y63        LUT4 (Prop_lut4_I3_O)        0.153     4.742 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.382     5.124    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.691    -0.682    comp2/PISO[6].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[1].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[1].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[1].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[1].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[2].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[2].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[2].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[2].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[3].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[3].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[3].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[3].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[4].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[4].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[4].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[4].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[5].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[5].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[5].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[6].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[6].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[6].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[7].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[7].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[7].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[8].SIPO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.802ns  (logic 0.124ns (2.582%)  route 4.678ns (97.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.477     4.802    comp1/SIPO[8].SIPO_reg/Q_o_reg_2
    SLICE_X112Y62        FDCE                                         f  comp1/SIPO[8].SIPO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.098    -1.493    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.120    -1.373 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.469    -0.904    comp1/SIPO[8].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[28]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.793ns  (logic 0.124ns (2.587%)  route 4.669ns (97.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.468     4.793    comp3/comp1/bbstub_locked
    SLICE_X109Y66        FDCE                                         f  comp3/comp1/cnt_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.679    -1.913    comp3/comp1/clk_o
    SLICE_X109Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.276ns (61.356%)  route 0.174ns (38.644%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X110Y62        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.174     0.405    comp3/enPISO_s
    SLICE_X112Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.450 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000     0.450    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[5].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/shift_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[0].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.203ns (40.156%)  route 0.303ns (59.844%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        LDCE                         0.000     0.000 r  comp3/shift_s_reg/G
    SLICE_X107Y62        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.303     0.461    comp3/shift_s
    SLICE_X113Y63        LUT3 (Prop_lut3_I2_O)        0.045     0.506 r  comp3/Q_o_i_1__7/O
                         net (fo=1, routed)           0.000     0.506    comp2/PISO[0].PISO_reg/Q_o_reg_0
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[0].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/shift_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.207ns (40.626%)  route 0.303ns (59.374%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        LDCE                         0.000     0.000 r  comp3/shift_s_reg/G
    SLICE_X107Y62        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.303     0.461    comp3/shift_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I1_O)        0.049     0.510 r  comp3/Q_o_i_1/O
                         net (fo=1, routed)           0.000     0.510    comp2/PISO[7].PISO_reg/PISO_data_after_mux_s_7
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[7].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[1].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.276ns (53.196%)  route 0.243ns (46.804%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X110Y62        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.243     0.474    comp3/enPISO_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.519 r  comp3/Q_o_i_1__5/O
                         net (fo=1, routed)           0.000     0.519    comp2/PISO[1].PISO_reg/PISO_data_after_mux_s_1
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[1].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.276ns (52.488%)  route 0.250ns (47.512%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X110Y62        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.250     0.481    comp3/enPISO_s
    SLICE_X112Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.526 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000     0.526    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[4].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/shift_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.203ns (38.014%)  route 0.331ns (61.986%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        LDCE                         0.000     0.000 r  comp3/shift_s_reg/G
    SLICE_X107Y62        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.331     0.489    comp3/shift_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I1_O)        0.045     0.534 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000     0.534    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[2].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.276ns (46.952%)  route 0.312ns (53.048%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X110Y62        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.312     0.543    comp3/enPISO_s
    SLICE_X112Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.588 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     0.588    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[3].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.282ns (45.311%)  route 0.340ns (54.689%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X110Y62        LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.221     0.452    comp3/enPISO_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I2_O)        0.051     0.503 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.119     0.622    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.107    -0.057    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.053    -0.004 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.345     0.341    comp2/PISO[6].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp3/FSM_sequential_current_state_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.282ns (32.547%)  route 0.585ns (67.453%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  en_i_IBUF_inst/O
                         net (fo=2, routed)           0.585     0.823    comp3/comp1/en_i_IBUF
    SLICE_X108Y62        LUT4 (Prop_lut4_I0_O)        0.045     0.868 r  comp3/comp1/FSM_sequential_current_state_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.868    comp3/comp1_n_2
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp3/FSM_sequential_current_state_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.283ns (32.624%)  route 0.585ns (67.376%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  en_i_IBUF_inst/O
                         net (fo=2, routed)           0.585     0.823    comp3/comp1/en_i_IBUF
    SLICE_X108Y62        LUT4 (Prop_lut4_I0_O)        0.046     0.869 r  comp3/comp1/FSM_sequential_current_state_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.869    comp3/comp1_n_1
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C





