

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri Jun 10 19:55:12 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        yuv_filter_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40007|  2457607|  40007|  2457607|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40004|  2457604|         6|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      1|       0|    268|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|     278|     24|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     278|    379|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |                      Instance                     |                     Module                    |      Expression     |
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1_U38  |yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_muladd_10ns_8s_18s_18_1_U39         |yuv_filter_mac_muladd_10ns_8s_18s_18_1         |     i0 + i1 * i2    |
    |yuv_filter_mac_muladd_8s_8s_17ns_17_1_U37          |yuv_filter_mac_muladd_8s_8s_17ns_17_1          |     i0 * i1 + i2    |
    |yuv_filter_mul_mul_16ns_16ns_32_1_U36              |yuv_filter_mul_mul_16ns_16ns_32_1              |       i0 * i1       |
    +---------------------------------------------------+-----------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_11_fu_342_p2               |     *    |      1|  0|   0|           9|           8|
    |indvar_flatten_next_fu_246_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_13_fu_413_p2               |     +    |      0|  0|  18|          18|          18|
    |tmp_17_fu_496_p2               |     +    |      0|  0|  18|          18|          18|
    |tmp_18_fu_511_p2               |     +    |      0|  0|  19|          19|          19|
    |tmp_19_fu_506_p2               |     +    |      0|  0|  18|          18|          18|
    |tmp_7_fu_303_p2                |     +    |      0|  0|  11|          23|          23|
    |tmp_s_fu_313_p2                |     +    |      0|  0|  11|          23|          23|
    |x_1_fu_252_p2                  |     +    |      0|  0|  16|           1|          16|
    |y_1_fu_319_p2                  |     +    |      0|  0|  16|           1|          16|
    |exitcond_flatten_fu_241_p2     |   icmp   |      0|  0|  11|          32|          32|
    |exitcond_fu_258_p2             |   icmp   |      0|  0|   6|          16|          16|
    |icmp1_fu_428_p2                |   icmp   |      0|  0|   1|           2|           1|
    |icmp2_fu_527_p2                |   icmp   |      0|  0|   2|           3|           1|
    |icmp_fu_363_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |ap_sig_121                     |    or    |      0|  0|   1|           1|           1|
    |ap_sig_144                     |    or    |      0|  0|   1|           1|           1|
    |tmp_12_fu_393_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_16_fu_460_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_22_fu_559_p2               |    or    |      0|  0|   1|           1|           1|
    |B_fu_565_p3                    |  select  |      0|  0|   8|           1|           8|
    |G_fu_466_p3                    |  select  |      0|  0|   8|           1|           8|
    |R_fu_399_p3                    |  select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_452_p3            |  select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_551_p3            |  select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_385_p3             |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_v_fu_271_p3           |  select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_263_p3               |  select  |      0|  0|  16|           1|           1|
    |D_fu_328_p2                    |    xor   |      0|  0|  10|           8|           9|
    |E_fu_333_p2                    |    xor   |      0|  0|  10|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      1|  0| 268|         246|         281|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it5   |   1|          2|    1|          2|
    |in_channels_ch1_blk_n   |   1|          2|    1|          2|
    |in_channels_ch2_blk_n   |   1|          2|    1|          2|
    |in_channels_ch3_blk_n   |   1|          2|    1|          2|
    |in_height_blk_n         |   1|          2|    1|          2|
    |in_width_blk_n          |   1|          2|    1|          2|
    |indvar_flatten_reg_202  |  32|          2|   32|         64|
    |x_phi_fu_217_p4         |  16|          2|   16|         32|
    |x_reg_213               |  16|          2|   16|         32|
    |y_reg_224               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  87|         25|   87|        177|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |B_reg_705                 |   8|   0|    8|          0|
    |D_reg_670                 |   8|   0|    8|          0|
    |E_reg_677                 |   8|   0|    8|          0|
    |G_reg_700                 |   8|   0|    8|          0|
    |R_reg_695                 |   8|   0|    8|          0|
    |U_reg_660                 |   8|   0|    8|          0|
    |V_reg_665                 |   8|   0|    8|          0|
    |Y_reg_655                 |   8|   0|    8|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5     |   1|   0|    1|          0|
    |bound_reg_626             |  32|   0|   32|          0|
    |exitcond_flatten_reg_631  |   1|   0|    1|          0|
    |height_reg_619            |  16|   0|   16|          0|
    |indvar_flatten_reg_202    |  32|   0|   32|          0|
    |tmp_11_reg_690            |  17|   0|   17|          0|
    |tmp_5_reg_682             |  18|   0|   18|          0|
    |tmp_mid2_v_reg_640        |  16|   0|   16|          0|
    |tmp_s_reg_645             |  23|   0|   23|          0|
    |width_reg_613             |  16|   0|   16|          0|
    |x_reg_213                 |  16|   0|   16|          0|
    |y_reg_224                 |  16|   0|   16|          0|
    |exitcond_flatten_reg_631  |   0|   1|    1|          0|
    |tmp_s_reg_645             |   0|  23|   23|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 278|  24|  302|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|in_channels_ch1_dout       |  in |    8|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch1_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch1_read       | out |    1|   ap_fifo  |   in_channels_ch1  |    pointer   |
|in_channels_ch2_dout       |  in |    8|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch2_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch2_read       | out |    1|   ap_fifo  |   in_channels_ch2  |    pointer   |
|in_channels_ch3_dout       |  in |    8|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_channels_ch3_empty_n    |  in |    1|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_channels_ch3_read       | out |    1|   ap_fifo  |   in_channels_ch3  |    pointer   |
|in_width_dout              |  in |   16|   ap_fifo  |      in_width      |    pointer   |
|in_width_empty_n           |  in |    1|   ap_fifo  |      in_width      |    pointer   |
|in_width_read              | out |    1|   ap_fifo  |      in_width      |    pointer   |
|in_height_dout             |  in |   16|   ap_fifo  |      in_height     |    pointer   |
|in_height_empty_n          |  in |    1|   ap_fifo  |      in_height     |    pointer   |
|in_height_read             | out |    1|   ap_fifo  |      in_height     |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
|out_width                  | out |   16|   ap_vld   |      out_width     |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |      out_width     |    pointer   |
|out_height                 | out |   16|   ap_vld   |     out_height     |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |     out_height     |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

