[0m[[0m[0minfo[0m] [0m[0mPackaging /home/linh/KLTN/VexRiscv/target/scala-2.11/vexriscv_2.11-2.0.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReady$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReady$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuFetch$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC_TARGET.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DYNAMIC_TARGET.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductive$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductive$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DAxiCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DAxiCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomCsr$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomCsr$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPluginConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPluginConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anonfun$vexriscv$plugin$AES128_Plugin_VexriscV$$BANK0$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anonfun$vexriscv$plugin$AES128_Plugin_VexriscV$$BANK0$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$IS_MUL$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$IS_MUL$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$add$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$add$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$72.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$72.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodingBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodingBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$3$$anonfun$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$3$$anonfun$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$2$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$2$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxMasterArbiter$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JLedArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test/JLedArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ReportService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ReportService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxGen$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$4$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$4$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionCause.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ExceptionCause.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$6$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$6$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/KeepAttribute$keep$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/KeepAttribute$keep$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$33$$anonfun$apply$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$33$$anonfun$apply$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$IS_CON_CATE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$IS_CON_CATE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_MUL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_MUL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$4$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortRsWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ASYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ASYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$IS_RVC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$IS_RVC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$DO_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$DO_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ExceptionService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodePredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_LH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NoPipeliningPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/NoPipeliningPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FetchPredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPortParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/TightlyCoupledPortParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$15$$anonfun$apply$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$15$$anonfun$apply$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus$$anonfun$toWishbone$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemBus$$anonfun$toWishbone$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$16$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$16$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_ADD_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$18$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$18$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$13$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$13$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$29$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$29$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/KeepAttribute$syn_keep_vhdl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/KeepAttribute$syn_keep_vhdl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$13$$anonfun$apply$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$13$$anonfun$apply$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortRsWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FetchPredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper$StreamFlushPimper$$anonfun$s2mPipe$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamVexPimper$StreamFlushPimper$$anonfun$s2mPipe$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface$$anonfun$isReading$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrInterface$$anonfun$isReading$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/KeepAttribute$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/KeepAttribute$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$28$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$28$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscv$$anonfun$stagesFromExecute$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscv$$anonfun$stagesFromExecute$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/wishbone[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/wishbone[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anon$4$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anon$4$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$service$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$service$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/AllSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/AllSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$6$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$6$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_HL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper$StreamFlushPimper$$anonfun$s2mPipe$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamVexPimper$StreamFlushPimper$$anonfun$s2mPipe$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC1_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodingBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodingBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSyntesisBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$$anonfun$8$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$4$$anonfun$8$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcZI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcZI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormStdTargets$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3TimerGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxApb3TimerGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_CTRL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$ALU_CTRL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$IS_AES_VexriscV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$IS_AES_VexriscV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Module$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Module$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$inputInit$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$inputInit$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$JumpInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$JumpInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrOnRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$AES_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$AES_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuWriteBack$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuWriteBack$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuFetch$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$55.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$55.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$MEMORY_16x32_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$MEMORY_16x32_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExceptionPortInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ExceptionPortInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$input$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$input$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$10$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$10$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$2$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$2$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/BusReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/BusReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$BRANCH_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Apb3Rom.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$dontSampleStageable$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$dontSampleStageable$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$6$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$6$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$$anonfun$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$$anonfun$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/wishbone/WishboneConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/wishbone/WishboneConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExternalInterruptArrayPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ExternalInterruptArrayPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$17$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$17$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anon$4$$anonfun$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anon$4$$anonfun$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$63.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$63.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductive.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductive.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormStdTargets$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Masked$$anonfun$toString$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Masked$$anonfun$toString$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$stageXToIBusRsp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$stageXToIBusRsp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$collisionProcess$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$collisionProcess$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_LL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionIo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionIo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmu$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallest$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallest$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$1$$anonfun$apply$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$1$$anonfun$apply$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallestNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallestNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmu$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$6$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$6$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuPrefetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuPrefetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionService$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ExceptionService$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9$$anonfun$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9$$anonfun$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormFlow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCache$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCache$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$54$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$54$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FetchPredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SingleInstructionLimiterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SingleInstructionLimiterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Masked.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Masked.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57$$anon$14$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57$$anon$14$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$11$$anonfun$apply$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$11$$anonfun$apply$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$InterruptSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$InterruptSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PredictionResult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PredictionResult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscv$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscv$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExternalInterruptArrayPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ExternalInterruptArrayPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleBus$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleBus$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$13$$anonfun$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$13$$anonfun$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$17$$anonfun$apply$24$$anonfun$apply$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$17$$anonfun$apply$24$$anonfun$apply$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$6$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$6$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodePredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$8$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$8$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$LineTag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$LineTag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION_READY$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$INSTRUCTION_READY$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_REM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_REM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/RVC_GEN.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/RVC_GEN.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuFetch$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuWriteBack$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuWriteBack$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$30$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$30$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$37$$anon$10$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$37$$anon$10$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecute$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecute$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$3$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$3$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$PC$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccess$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccess$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/DecoderService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/DecoderService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/STATIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/STATIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxWithRamInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxWithRamInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$apply$6$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$apply$6$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortMem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortMem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleBus$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleBus$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14$$anonfun$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14$$anonfun$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anonfun$2$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anonfun$2$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION_READY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$INSTRUCTION_READY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ExceptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPA$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPA$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$IS_MEMORY_16x32$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$IS_MEMORY_16x32$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FetchPredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxMasterArbiter$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3$$anonfun$apply$mcV$sp$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3$$anonfun$apply$mcV$sp$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrOnWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$10$$anonfun$apply$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$10$$anonfun$apply$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/wishbone/Wishbone.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/wishbone/Wishbone.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$12$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$12$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$2$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$2$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$main$1$$anon$1$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$main$1$$anon$1$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StaticMemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxConfig$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxConfig$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$4$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$4$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$1$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$1$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$9$$anonfun$8$$anonfun$apply$mcV$sp$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$9$$anonfun$8$$anonfun$apply$mcV$sp$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomSimdAdd$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomSimdAdd$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anon$7$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anon$7$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$insert$1$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$insert$1$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$Src1CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$Src1CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$54.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$54.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe0Nano$$anonfun$main$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe0Nano$$anonfun$main$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1$$anonfun$apply$mcVI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1$$anonfun$apply$mcVI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallestNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallestNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CsrAccessPimper$2$$anonfun$apply$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$CsrAccessPimper$2$$anonfun$apply$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe2115$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe2115$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$13$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$13$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31$$anon$1$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31$$anon$1$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/SimdAddPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$4$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$4$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3TimerGen$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxApb3TimerGen$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10$$anonfun$50$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10$$anonfun$50$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenMicroNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenMicroNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anon$4$$anonfun$4$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anon$4$$anonfun$4$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$12$$anonfun$apply$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$12$$anonfun$apply$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/TightlyCoupledPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IContextSwitching.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IContextSwitching.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$26$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$26$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$stageXToIBusRsp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$stageXToIBusRsp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Plugin$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Plugin$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionBus$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionBus$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_DO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$BRANCH_DO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/STATIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/STATIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$DynamicContext$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$DynamicContext$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe2115.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe2115.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Apb3Rom$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuBus$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuBus$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrMapping$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrMapping$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/KeepAttribute$syn_keep_verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/KeepAttribute$syn_keep_verilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$toWishbone$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$toWishbone$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anonfun$11$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anonfun$11$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MEMORY_16x32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MEMORY_16x32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_DIV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_DIV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuWriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuWriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$1$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$1$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSyntesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JLedArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test/JLedArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomSimdAdd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomSimdAdd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PrivilegeService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/PrivilegeService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3$$anonfun$VecUInt$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3$$anonfun$VecUInt$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortRsRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anonfun$33$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anonfun$33$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheFlushBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheFlushBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$73.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$73.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrInterface$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$IS_MEMORY_16x32$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$IS_MEMORY_16x32$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe2115$IS42x320B$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe2115$IS42x320B$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NoPipeliningPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/NoPipeliningPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC2$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxMasterArbiter$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrAccess$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrOnRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$CON_CATE_WITH_CLOCK_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$CON_CATE_WITH_CLOCK_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15$$anonfun$apply$mcV$sp$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15$$anonfun$apply$mcV$sp$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$5$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$5$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$IS_CSR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$IS_CSR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/AllSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/AllSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$56.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$56.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$11$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPrediction.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPrediction.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$optimise$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$optimise$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$58.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$58.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$15$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$15$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/amba4/axi/Axi4SharedToIO$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/amba4/axi/Axi4SharedToIO$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxConfig$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxConfig$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$7$$anonfun$33$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$7$$anonfun$33$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14$$anonfun$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14$$anonfun$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$18$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$18$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFull$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$4$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$4$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$getCache$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$getCache$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCacheSimpleMul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemBus$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$24$$anon$2$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$24$$anon$2$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Module$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Module$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NoPipeliningPlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/NoPipeliningPlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuDecode$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$$anonfun$main$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$$anonfun$main$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$8$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$8$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$5$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$5$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuDecode$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$IS_MUL$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$IS_MUL$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodingBench$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodingBench$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3$$anonfun$apply$mcVI$sp$11$$anonfun$apply$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3$$anonfun$apply$mcVI$sp$11$$anonfun$apply$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$optimise$2$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$optimise$2$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$17$$anonfun$apply$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$17$$anonfun$apply$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DivPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DivPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$4$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$4$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Config$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Config$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$6$$anonfun$6$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$6$$anonfun$6$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$5$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$5$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anon$4$$anonfun$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anon$4$$anonfun$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$13$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$13$$anonfun$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$output$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$output$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuFetch$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/TestsWorkspace$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/TestsWorkspace$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSyntesisBench$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$5$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$5$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BRANCH_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BRANCH_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/MemoryTranslatorRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ExceptionSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$ExceptionSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodePredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57$$anon$14$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57$$anon$14$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12$$anon$4$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12$$anon$4$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$80.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$80.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$EnvCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$EnvCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anon$4$$anonfun$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anon$4$$anonfun$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$7$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$7$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PredictionResult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PredictionResult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$IS_EBREAK$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$IS_EBREAK$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenDeterministicVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$8$$anonfun$8$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$8$$anonfun$8$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Delegator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$Delegator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$9$$anonfun$9$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$9$$anonfun$9$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$8$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$8$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$38$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$38$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenDeterministicVex$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$75.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$75.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3TimerGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxApb3TimerGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$IS_AES$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$IS_AES$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$33$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$33$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ENV_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$ENV_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$$anonfun$main$4$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$$anonfun$main$4$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$IS_CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$IS_CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxConfig$$anonfun$fast$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxConfig$$anonfun$fast$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$NEXT_PC$2$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$NEXT_PC$2$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$6$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$6$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$5$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$5$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$$anonfun$getInjectionPort$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$$anonfun$getInjectionPort$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/TestsWorkspace.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/TestsWorkspace.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe2115$$anonfun$main$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe2115$$anonfun$main$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anonfun$38$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anonfun$38$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyWithMemoryInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyWithMemoryInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$12$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$12$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/SimdAddPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/MemoryTranslatorBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Delegator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$Delegator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$7$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$7$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_HL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$61.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$61.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS2_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$LineInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$LineInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$62.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$62.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SingleInstructionLimiterPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SingleInstructionLimiterPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortPc.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortPc.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionCause$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ExceptionCause$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormStdTargets.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin$IS_SUB$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin$IS_SUB$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$16$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$16$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Config$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Config$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamVexPimper$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PrivilegeServiceDefault.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/PrivilegeServiceDefault.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$4$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$4$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$24$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$24$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DYNAMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuMaxPerf$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallestNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallestNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen$$anonfun$configFull$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxGen$$anonfun$configFull$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$16$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$16$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$5$$anonfun$apply$mcV$sp$13$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$5$$anonfun$apply$mcV$sp$13$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$20$$anonfun$14$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$20$$anonfun$14$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$9$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$9$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$18$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$logicOf$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$logicOf$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCommons.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCommons.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Masked$$anonfun$toString$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Masked$$anonfun$toString$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxApb3Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$9$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$9$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$NEXT_PC$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$NEXT_PC$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DAxiCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DAxiCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HH$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_HH$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LOW$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_LOW$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$WRITE_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrAccess$WRITE_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuPrefetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuPrefetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$4$$anonfun$apply$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$4$$anonfun$apply$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$toPipelinedMemoryBus$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$toPipelinedMemoryBus$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Module$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Module$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$37$$anon$10$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$37$$anon$10$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/MemoryTranslator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/DebugReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/DebugReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$IMM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Riscv$IMM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$AluBitwiseCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$AluBitwiseCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$checkTrue$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$checkTrue$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface$$anonfun$w$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrInterface$$anonfun$w$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FetchPredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$DEBUG_BYPASS_CACHE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$DEBUG_BYPASS_CACHE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1$$anonfun$apply$mcVI$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1$$anonfun$apply$mcVI$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS1_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ExceptionSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$ExceptionSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/amba4/axi[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/amba4/axi[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFull.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/SimdAddPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen$$anonfun$configFull$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxGen$$anonfun$configFull$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/RVC_GEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/RVC_GEN$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PredictionInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/PredictionInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JSwitchArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test/JSwitchArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$68$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$68$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe0Nano$IS42x160G$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe0Nano$IS42x160G$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$vexriscv$demo$LinuxSim$$anonfun$$f$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$vexriscv$demo$LinuxSim$$anonfun$$f$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$apply$4$$anonfun$apply$mcV$sp$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$apply$4$$anonfun$apply$mcV$sp$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$17$$anonfun$apply$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$17$$anonfun$apply$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenDeterministicVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/CacheReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/CacheReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe0Nano.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe0Nano.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch$$anonfun$26$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch$$anonfun$26$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper$StreamFlushPimper$$anonfun$m2sPipeWithFlush$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamVexPimper$StreamFlushPimper$$anonfun$m2sPipeWithFlush$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3$$anonfun$apply$mcVI$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3$$anonfun$apply$mcVI$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxSynthesisBench$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$READ_WRITE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrAccess$READ_WRITE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$68.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$68.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PcManagerSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/PcManagerSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Apb3Rom$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Apb3Rom$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodePredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormFlow$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySynthesisBench$$anon$11$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySynthesisBench$$anon$11$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$25$$anonfun$apply$6$$anonfun$apply$mcZI$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$25$$anonfun$apply$6$$anonfun$apply$mcZI$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Masked$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Masked$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HaltOnExceptionPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NoHazardPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/NoHazardPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$2$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$2$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrReadToWriteOverride.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrReadToWriteOverride.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anon$8$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anon$8$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin$MY_SUB_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin$MY_SUB_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NONE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/NONE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Apb3Rom$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReadyMulDivStatic.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$IS_AES$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$IS_AES$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$output$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$output$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuMaxPerf$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14$$anonfun$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$14$$anonfun$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NoPipeliningPlugin$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/NoPipeliningPlugin$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/FormalSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/FormalSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$IS_AES_VexriscV$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$IS_AES_VexriscV$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$1$$anonfun$apply$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$1$$anonfun$apply$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFull$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$24$$anon$2$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$24$$anon$2$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anon$9$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$18$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$18$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallestNoCsr$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallestNoCsr$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$DO_EBREAK$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$DO_EBREAK$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_RSP$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MMU_RSP$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$54.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$54.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface$$anonfun$isWriting$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrInterface$$anonfun$isWriting$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CsrAccessPimper$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$CsrAccessPimper$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodePredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$17$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$17$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$2$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$2$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$35$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$35$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$56.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$56.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$logicOf$1$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$logicOf$1$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$7$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PcManagerSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/PcManagerSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3$$anonfun$apply$mcVI$sp$11$$anonfun$apply$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3$$anonfun$apply$mcVI$sp$11$$anonfun$apply$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$$anonfun$13$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$$anonfun$13$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$genImplicitDontCare$2$$anonfun$apply$mcVI$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$genImplicitDontCare$2$$anonfun$apply$mcVI$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$MPP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$MPP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin$IS_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin$IS_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anon$4$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anon$4$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$37$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$37$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxMasterArbiter$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortRsRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MEMORY_16x32$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MEMORY_16x32$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$7$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$7$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$4$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$IS_FENCEI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$IS_FENCEI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardPessimisticPlugin$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardPessimisticPlugin$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$34$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$34$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$JumpInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$JumpInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$3$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$14$$anonfun$apply$12$$anonfun$apply$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$14$$anonfun$apply$12$$anonfun$apply$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JSwitchArray$$anonfun$paintComponent$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test/JSwitchArray$$anonfun$paintComponent$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenMicroNoCsr$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenMicroNoCsr$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anonfun$13$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/TightlyCoupledBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIConfig$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIConfig$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/amba4[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/amba4[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3Timer$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxApb3Timer$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_HALT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_HALT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$7$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$7$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPB$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPB$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardPessimisticPlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardPessimisticPlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/KeepAttribute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/KeepAttribute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LH$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_LH$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DummyFencePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DummyFencePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$$anon$12$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxSynthesisBench$$anon$12$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrReadToWriteOverride$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrReadToWriteOverride$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_DIV$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_DIV$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$7$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$7$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/IBusFetcher.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/IBusFetcher.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$IS_CON_CATE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$IS_CON_CATE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7$$anonfun$apply$mcV$sp$8$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$12$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$12$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe0Nano$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyDe0Nano$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$20$$anonfun$apply$mcV$sp$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$20$$anonfun$apply$mcV$sp$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/amba4/axi/Axi4SharedToIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/amba4/axi/Axi4SharedToIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$10$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$12$$anonfun$apply$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$12$$anonfun$apply$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormFlow$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvCachedWishboneForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$toPipelinedMemoryBus$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$toPipelinedMemoryBus$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortPc$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortPc$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/TestsWorkspace$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/TestsWorkspace$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JSwitchArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test/JSwitchArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$21$$anonfun$apply$mcV$sp$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$apply$mcV$sp$21$$anonfun$apply$mcV$sp$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/FormalSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/FormalSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcVI$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcVI$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$CON_CATE_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$CON_CATE_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$MUL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/MemoryTranslatorCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$2$$anonfun$apply$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$2$$anonfun$apply$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/YamlPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/YamlPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$8$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$8$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_ADDRESS_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ADDRESS_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyWithMemoryInit$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyWithMemoryInit$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$READ_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrAccess$READ_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$CacheLine$3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$CacheLine$3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/TightlyCoupledBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$setup$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$setup$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15$$anonfun$apply$mcV$sp$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15$$anonfun$apply$mcV$sp$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$11$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$11$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$14$$anonfun$apply$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$14$$anonfun$apply$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$apply$5$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$apply$5$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSyntesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$checkTrue$1$$anonfun$apply$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$checkTrue$1$$anonfun$apply$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_ADDRESS_LOW$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ADDRESS_LOW$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$8$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$8$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$4$$anonfun$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$4$$anonfun$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$10$$anonfun$10$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$10$$anonfun$10$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1$$anon$3$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anon$3$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$$anonfun$main$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$69.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$69.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$BranchPredictorLine$$anonfun$55.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$BranchPredictorLine$$anonfun$55.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$CacheLine$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$CacheLine$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxGen$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$12$$anonfun$apply$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$12$$anonfun$apply$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3$$anonfun$apply$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anonfun$34$$anon$8$$anonfun$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$17$$anonfun$77.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$17$$anonfun$77.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$IS_FENCEI$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$IS_FENCEI$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductiveICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/RegFileService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/RegFileService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductiveICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/TestsWorkspace$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/TestsWorkspace$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$4$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$10$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$42$$anon$6$$anonfun$10$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10$$anonfun$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10$$anonfun$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormFlow$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$CALC_VexriscV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$CALC_VexriscV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$25$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$25$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$main$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$main$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$DynamicContext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$DynamicContext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$LineTag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$LineTag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/TightlyCoupledPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$10$$anonfun$apply$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$10$$anonfun$apply$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuFetch$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper$StreamFlushPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamVexPimper$StreamFlushPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus$$anonfun$toWishbone$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemBus$$anonfun$toWishbone$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuDecode$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFileReadKind.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFileReadKind.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DYNAMIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuMemory$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuMemory$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$CALC_VexriscV$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$CALC_VexriscV$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$BRANCH_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$IS_CON_CATE_WITH_CLOCK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$IS_CON_CATE_WITH_CLOCK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSyntesisBench$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuDecode$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReady$$anonfun$main$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReady$$anonfun$main$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$16$$anonfun$apply$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$16$$anonfun$apply$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveICache$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductiveICache$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$2$$anonfun$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$2$$anonfun$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anon$8$$anonfun$14$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anon$8$$anonfun$14$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$12$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$12$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin$MY_SUB_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin$MY_SUB_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$5$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodePredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3$$anonfun$apply$mcV$sp$18$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3$$anonfun$apply$mcV$sp$18$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$65.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$65.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormFlow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ASYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ASYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoGpioPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoGpioPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrAccess$NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxWithRamInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxWithRamInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$4$$anonfun$2$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Module$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Module$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$13$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$genImplicitDontCare$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$genImplicitDontCare$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscv$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscv$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/eda/icestorm/IcestormStdTargets$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BRANCH_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BRANCH_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$14$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$14$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$verifyTrueFalse$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFull$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$8$$anonfun$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$8$$anonfun$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$34$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$34$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anonfun$$lessinit$greater$default$2$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anonfun$$lessinit$greater$default$2$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$19$$anon$8$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$5$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$5$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$76.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$76.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxMasterArbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugExtensionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$74.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$74.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPortParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/TightlyCoupledPortParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SrcPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Xtvec$3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$Xtvec$3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/mySubPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/mySubPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$PcFetch$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$add$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$add$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenMicroNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenMicroNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$7$$anonfun$7$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$7$$anonfun$7$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenDeterministicVex$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrMapping$$anonfun$addMappingAt$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrMapping$$anonfun$addMappingAt$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$$anon$13$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxSynthesisBench$$anon$13$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheCpuDecode$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecuteArgs$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MEMORY_16x32$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MEMORY_16x32$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$InterruptSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$InterruptSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$20$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$20$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$9$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$9$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FetchPredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPluginConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPluginConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$AES_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$AES_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscv$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscv$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9$$anonfun$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9$$anonfun$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BRANCH_CTRL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BRANCH_CTRL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardPessimisticPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardPessimisticPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31$$anon$1$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$5$$anonfun$31$$anon$1$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemBus$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FullBarrelShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$6$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxWithRamInit$$anonfun$main$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxWithRamInit$$anonfun$main$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReady.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReady.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StaticMemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$setup$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$setup$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_RSP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MMU_RSP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_LL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$CON_CATE_WITH_CLOCK_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$CON_CATE_WITH_CLOCK_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface$$anonfun$r$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrInterface$$anonfun$r$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSyntesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcVI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcVI$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExternalInterruptArrayPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ExternalInterruptArrayPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcVI$sp$5$$anonfun$apply$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcVI$sp$5$$anonfun$apply$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CsrAccessPimper$2$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$CsrAccessPimper$2$$anonfun$apply$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamForkVex$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$24$$anon$2$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$24$$anon$2$$anonfun$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$4$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$7$$anonfun$32$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$7$$anonfun$32$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$$anonfun$7$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$4$$anonfun$7$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3Timer$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxApb3Timer$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$51$$anonfun$apply$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$51$$anonfun$apply$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccess$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccess$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemBus$$anonfun$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$remap$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$remap$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheFlushBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheFlushBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$78.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$78.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductiveICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$IS_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$IS_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC1$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2$$anonfun$apply$mcVI$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$79.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$79.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$vexriscv$demo$LinuxSim$$anonfun$$f2$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$$anonfun$6$$anonfun$vexriscv$demo$LinuxSim$$anonfun$$f2$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$bench$1$$anonfun$apply$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Module.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Module.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anonfun$39$$anon$10$$anon$12$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecuteArgs$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$6$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$6$$anonfun$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$pcUpdatedGen$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$17$$anonfun$apply$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$17$$anonfun$apply$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15$$anonfun$apply$mcV$sp$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$17$$anonfun$apply$mcV$sp$15$$anonfun$apply$mcV$sp$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Apb3Rom$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomSimdAdd$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomSimdAdd$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$stage1ToInjectorPipe$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$stage1ToInjectorPipe$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$57.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$5$$anonfun$apply$mcV$sp$23$$anonfun$apply$1$$anonfun$57.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PrivilegeServiceDefault$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/PrivilegeServiceDefault$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anonfun$toWishbone$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemBus$$anonfun$toWishbone$1$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$8$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$8$$anonfun$apply$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface$$anonfun$rw$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrInterface$$anonfun$rw$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_test$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_test$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/amba4/axi/Axi4SharedToIO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/amba4/axi/Axi4SharedToIO$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12$$anon$4$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuNoCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPortMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$Src2CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$Src2CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/FormalSimple$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/FormalSimple$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$6$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrMapping.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrMapping.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFull$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$81.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$19$$anonfun$apply$mcV$sp$28$$anonfun$apply$8$$anonfun$81.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anon$7$$anonfun$7$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anon$7$$anonfun$7$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$IS_ALU$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$IS_ALU$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductive$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductive$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$insert$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$insert$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$28$$anon$4$$anonfun$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$66.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$66.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/MemoryTranslatorCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcVI$sp$5$$anonfun$apply$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$1$$anonfun$apply$mcVI$sp$1$$anonfun$apply$mcVI$sp$5$$anonfun$apply$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$7$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$7$$anonfun$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$2$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$2$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$add$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$add$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$1$$anonfun$apply$mcVI$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$8$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$8$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenDeterministicVex$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$29$$anon$5$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$18$$anonfun$apply$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$18$$anonfun$apply$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/InterruptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/InterruptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$52$$anon$11$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$MEMORY_16x32_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$MEMORY_16x32_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyWithMemoryInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyWithMemoryInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Memory16x32Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Memory16x32Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Symplify$$anonfun$apply$10$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anonfun$setup$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecoderSimplePlugin$$anonfun$build$3$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$1$$anonfun$apply$mcV$sp$1$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxSynthesisBench$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$6$$anonfun$apply$4$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$6$$anonfun$apply$4$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HaltOnExceptionPlugin$$anonfun$build$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5$$anonfun$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_DO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$BRANCH_DO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyExternalDDR$$anon$3$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JSwitchArray$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test/JSwitchArray$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$4$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomSimdAdd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenCustomSimdAdd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$cmdBuf$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$cmdBuf$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6$$anonfun$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Riscv$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$11$$anonfun$apply$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndFalse$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$5$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IntAluPlugin$ALU_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_Plugin$CON_CATE_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_Plugin$CON_CATE_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10$$anonfun$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyConfig$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieyConfig$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$34$$anonfun$apply$9$$anonfun$apply$mcV$sp$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$21$$anonfun$apply$mcV$sp$22$$anonfun$apply$mcV$sp$34$$anonfun$apply$9$$anonfun$apply$mcV$sp$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$57.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$67.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$67.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_SOTB_Aug2019$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StreamVexPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvCachedWishboneForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$60.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$60.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3TimerGen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxApb3TimerGen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$build$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$13$$anonfun$apply$1$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodingBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DecodingBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$10$$anon$2$$anonfun$1$$anonfun$apply$mcV$sp$1$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$8$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JLedArray$$anonfun$paintComponent$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/test/JLedArray$$anonfun$paintComponent$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvfiPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RvcDecompressor$$anonfun$apply$1$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13$$anonfun$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anonfun$37$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/MemoryTranslatorBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxGen$$anonfun$main$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/FormalSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/FormalSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$IS_ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$IS_ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/amba4/axi/Axi4SharedToIO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/amba4/axi/Axi4SharedToIO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$$anonfun$cpu$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$5$$anonfun$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC_TARGET$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DYNAMIC_TARGET$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anon$4$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/InstructionCache$$anon$3$$anon$4$$anonfun$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$$anonfun$main$4$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$$anonfun$main$4$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$4$$anonfun$apply$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$getPrimeImplicantsByTrueAndDontCare$4$$anonfun$apply$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvCachedWishboneForSim$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$3$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$3$$anonfun$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$71.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$71.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$70.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/wishbone/Wishbone$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/wishbone/Wishbone$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFull$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$3$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anonfun$14$$anon$3$$anonfun$3$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySynthesisBench$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySynthesisBench$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductive$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenSmallAndProductive$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$11$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$11$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$4$$anonfun$apply$mcV$sp$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/AES128_Plugin_VexriscV$$anon$2$$anon$4$$anonfun$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/TestsWorkspace$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/TestsWorkspace$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ENV_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$ENV_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Xtvec$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$Xtvec$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6$$anonfun$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonForSim$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$12$$anonfun$apply$mcV$sp$5$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/LightShifterPlugin$$anon$3$$anonfun$2$$anonfun$apply$mcV$sp$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Module.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Module.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$18$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$18$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$3$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleBus$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleBus$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$$anonfun$genImplicitDontCare$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/SymplifyBit$$anonfun$genImplicitDontCare$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/RegFilePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$IS_CON_CATE_WITH_CLOCK$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/Con_Cate_Bits_With_Clock_Plugin$IS_CON_CATE_WITH_CLOCK$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrOnWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3$$anonfun$apply$mcV$sp$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anonfun$7$$anonfun$apply$mcV$sp$16$$anonfun$apply$3$$anonfun$apply$mcV$sp$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7$$anonfun$apply$mcV$sp$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$$anonfun$build$15$$anonfun$apply$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Pipeline$$anonfun$build$15$$anonfun$apply$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/JumpService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/JumpService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anonfun$7$$anonfun$apply$mcV$sp$26$$anonfun$apply$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax$$anon$3$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPIExternalDDR$$anon$6$$anonfun$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenFullNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anonfun$setup$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$$anonfun$1$$anonfun$apply$1$$anonfun$apply$mcV$sp$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$9$$anonfun$8$$anonfun$apply$mcV$sp$19$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MmuPlugin$$anon$9$$anonfun$8$$anonfun$apply$mcV$sp$19$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anonfun$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/MemoryTranslatorRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/FormalPlugin$$anon$1$$anonfun$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheCpuExecuteArgs.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$64.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$16$$anonfun$59$$anonfun$64.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$16$$anonfun$apply$mcV$sp$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$16$$anonfun$apply$mcV$sp$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5$$anonfun$7$$anonfun$apply$mcV$sp$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$trackHazardWithStage$1$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleBus$$anonfun$toWishbone$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimpleBus$$anonfun$toWishbone$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$2$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$5$$anonfun$5$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$5$$anonfun$5$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MY_ALU_PLUGIN$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenMicroNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/GenMicroNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/HazardSimplePlugin$$anonfun$build$1$$anonfun$apply$mcV$sp$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC_ADD_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Murax.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulPlugin$MUL_HH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySPI$$anon$4$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/BrieySPI$$anon$4$$anonfun$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/JumpService$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/JumpService$class.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/CsrPlugin$$anon$15$$anon$21$$anonfun$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anonfun$12$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExternalInterruptArrayPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ExternalInterruptArrayPlugin$$anon$1$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anonfun$8$$anon$3$$anonfun$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey_ROHM_Jan2020$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/Briey_ROHM_Jan2020$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExceptionPortInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/ExceptionPortInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/DebugPlugin$$anonfun$10$$anon$2$$anonfun$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/demo/LinuxSyntesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anonfun$input$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/Stage$$anonfun$input$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anonfun$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4$$anonfun$5$$anonfun$apply$mcV$sp$2$$anonfun$apply$mcV$sp$4$$anonfun$apply$mcV$sp$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/bus/wishbone/WishboneConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/spinal/lib/bus/wishbone/WishboneConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/VexRiscvConfig$SRC2_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8$$anonfun$10$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/ip/DataCache$$anon$8$$anonfun$10$$anonfun$apply$mcV$sp$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_REM$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/linh/KLTN/VexRiscv/target/scala-2.11/classes/vexriscv/plugin/MulDivIterativePlugin$IS_REM$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0minfo[0m] [0m[0mDone packaging.[0m
