================================================================================ 
Commit: 63ceb4c52d671be3fc9792c06ecedf8d4a3a5151 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:54:46 2021 +0530 
-------------------------------------------------------------------------------- 
Updated SiPkg.dec
Removed redundant files

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 00d70830e03e2cccc092b1884116c1a1049e4f31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:20:04 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_B0 production patch 0x0000001c
- This patch update is for ADL P alone

Hsd-es-id: N/A
Original commit date: Mon Jun 14 15:22:39 2021 +0530
Change-Id: I07489e78db9c2117001161e7a97e5e31c5fbd800
Original commit hash: e195a7a95110b2dee50a350ca66e59de22d4846e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5d39d1c3b564c9eeadd76deeefb8649dfc4ea3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:20:01 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/uCode: Revert to m_82_90671_00000019

Cat error observed sporadically when SUT is in Idle state with Corporate
Operating System.

Revert to m_82_90671_00000019 for ADL-S

Hsd-es-id: 16013562523
Original commit date: Tue Jun 8 16:28:01 2021 +0800
Change-Id: If81eb2ee57b354f412ca1c8d1c82c3ab85671f12
Original commit hash: e4a7c9d6064381544643fc48dd836bbab11f2696

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8b10af3553b0921a8e643bc8c331cc843054cf19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add 0x0000001B ucode patch for ADL-P

Hsd-es-id: NA
Original commit date: Mon Jun 7 19:57:34 2021 +0530
Change-Id: I230f159caa6ff87c80d12e63b6ff0e0c5a70f75e
Original commit hash: e1afdcbb4e30b0a816101e38bd47e4b2fd503a72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 39340b132169507a6fc50b8cdbc69f8e5f9d27c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:55 2021 +0530 
-------------------------------------------------------------------------------- 
SUT will not stay in remote assistance interface and directly enter the OS

Used AmthiGetLanInterfaceSettings instead of AmthiGetIpv4Params to determine the IP addresses.
AmthiGetIpv4Params is unsupported on Lanless platforms.

Original commit date: Tue Jun 1 09:51:19 2021 +0200
Change-Id: I7a75d78acc0d66a09c8af81ec940dcb8b0d66baa
Original commit hash: 28422f32502414ecf1f2ddcd26c7d73fcfa169f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxRemoteAssistance.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: b3383ad77a439402b642ba8be5dda6c4b89f1e16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] [ADL/RPL] skip PCIe D3Cold when TBT is in disconnected state.

BIOS should executes TBT RTD3 flow and based on TBT_DMA_CFG_VS_CAP_9[30] value, exec/or not the iTBT PCIe RTD3 flow.

Hsd-es-id: 1509197078
Original commit date: Wed Jun 2 14:37:39 2021 +0530
Change-Id: I5c85ceca3e0d5038c082c90b4372a43c5bd22272
Original commit hash: c54a282feb171b5916256035e60cddcfbdbab9c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: aab33463396875f6d387903eeb87d0ae7cdcaa30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] ADL-M capsule update requires only to update one TCSS PD

Hsd-es-id: 16013058379, 16013175357
Original commit date: Thu Apr 29 01:17:23 2021 +0800
Change-Id: I6741a13be4f8c69f19c793ac38930f54eb3e0f19
Original commit hash: 00a8b6ff87dc3936618613fde121563330dcdef8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: a99432173c78769eee92992c996216532a419eed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Peg Pep constraint issue seen on ADLN and ADLM

Hsd-es-id: 16013415919, 16013528152
Original commit date: Mon May 24 14:30:10 2021 +0530
Change-Id: I708e8384f35d0c882b8b56de0d10d92f10046c0a
Original commit hash: 24a7c081ee472fa9a0c7491755924a9bcb71b33f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: 62e31529547344acc18c77133bdfbdf64c7d04b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jun 7 01:30:06 2021 -0700
Change-Id: I864a00c5d56fd2eb0e73cecfbb7bd1b3d0eca799
Original commit hash: a8c1124fce6bcb7d94ecb780136b82112d85811f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a07656465c2fd75391d50032548562424c57ef58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:41 2021 +0530 
-------------------------------------------------------------------------------- 
ADL KW issue in PeiVrLib found in AlderLake_Label2227_00_147

Hsd-es-id: 14014257158
Original commit date: Fri Jun 4 17:29:03 2021 +0530
Change-Id: I0620e9a9c646cbe9de25d7bc5ed51640a8fde552
Original commit hash: 849aad49f71bd2de62daa62c6adbd3e7c2281645

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 85ebd4edf892cf9f11943d773cbda12304236532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:38 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent: Add D3 Hot support for PEG RPs as part of _DSD method.
PCIe Root Port Hotplug in D3 support for modern Standby (Cobalt requirement)

Hsd-es-id: 16013547091
Original commit date: Fri Jun 4 14:36:43 2021 +0530
Change-Id: I8f37b73b340b232270302dc54ea59196a6edc263
Original commit hash: f52f1107f44b94ee4eeff5e0d8ab7ef2244ef2ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: dcadcc578422983a71bfbab42531ae32e9b90cd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:34 2021 +0530 
-------------------------------------------------------------------------------- 
TBT MR RTD3 entry and exit sequence - BIOS managing the PCIe clock

dTBT special requriment on RTD3 exit:
1. Guarantee that PCIe clock is running - MR clock request is asserted and BIOS can unmask the request and plus custom delay.
2. Toggle RTD3 pin - This will indicate to MR that it can reset the PHY. Reset of the PHY requires a running clock.
3. After 10ms de-assert the PERST (same as done today)

Hsd-es-id: 1308713258
Original commit date: Wed May 5 16:21:04 2021 -0700
Change-Id: I11c8f62a2453033c03a6adbb800ef25eb671a7e1
Original commit hash: 4aca689534dc9ecf8142df31572657e47a0e407a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl

================================================================================ 
Commit: 093bae06e0a184805d0064e74bf1bdbac2223f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2237_00

Hsd-es-id: N/A
Original commit date: Sun Jun 6 08:48:23 2021 -0700
Change-Id: I2bc8d166b5276195fbcac259e5f7c139b9c55026
Original commit hash: a78814f47b858c99c28e8b719b789e4b1066ef17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9e654f51259061ba54ddfd275f8f3309f7f00bb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jun 6 01:23:15 2021 -0700
Change-Id: I0181af8a9985bcccd27382cc25a649bb48323efb
Original commit hash: f1439f54a1ec550745256346b890a4e891f534dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 777a3700ba1a0659f83448a9098b4fb3edb270cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2236_00

Hsd-es-id: N/A
Original commit date: Sat Jun 5 08:49:34 2021 -0700
Change-Id: I32152d8426dae1b4d23091bd684a649edc2e4a09
Original commit hash: c8541bfd65357b6ea5691e9bd7438b22c86d02f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 26ddb5fae1d8a6d93dc43c0fe33715f1949d8066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jun 5 01:27:27 2021 -0700
Change-Id: Idd662f7223b6acdc41d054c738db929cdad118f0
Original commit hash: 1282ae63bf8f0dd9cc25cb06019dac2671e82a0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b5e4ab091d7849ca112711d33447166e9fa3b0a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]Remove Display participant file from Client segments

Unused DplyParticipant.asl must be removed from BIOS

Hsd-es-id: 1509273735
Original commit date: Thu Jun 3 12:48:41 2021 +0800
Change-Id: I32c51795e9b5bfa92ebfa2e48e497c9b221bdc81
Original commit hash: e566bfe3423f3250548178234094b0d39ac90a21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/DplyParticipant.asl

================================================================================ 
Commit: 9af5262427f3f3e314c46d006c204c337b6ba75d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TXT][TDS] Apply mask to extend only immutable policies into PCR[0]

For TDS feature , some OEM  use PCR[0] as golden value even before TXT enable
from BIOS. As ACM_POLICY_STS contain mutable policies related with TXT, after
enabling TXT, PCR[0] value mismatches with sealed values.
The solution is to apply a mask to include only immutbale policies into ACM_POLICY_STS.
OEM will slect this mask into BPM as part of IBB flag.

Hsd-es-id: 14014148095
Original commit date: Mon May 17 16:52:23 2021 -0700
Change-Id: I1235a211ba7063d1fd2e56f66d011fd63a12ee93
Original commit hash: eb12515f58fb974a70b94e1c3403aa27eb99f683

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 0555a2962b5682ed693e67e0908f729fb6e22ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2235_00

Hsd-es-id: N/A
Original commit date: Fri Jun 4 08:48:45 2021 -0700
Change-Id: I76b1e435434556b1ddf69f1df225e1376754d51b
Original commit hash: 465ae67ccfb8e3afbfbb021f0b6dcb79104f2aa2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5f879ec8a4139903e1134841f96bbafa3a6970e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S/P/M/N] BCLK Spread disable in BIOS, yet hardware still shows spread is enabled

- Removed CPU BCLK setup control knobs for RFI and SSC configuration due to B2P Mailbox Cmd 0x3F is no longer supported on ADL.

Hsd-es-id: 1509238008
Original commit date: Tue Jun 1 03:02:46 2021 -0700
Change-Id: I0266af1da49e59a142c8c8f340fee437ecc4b624
Original commit hash: de2b01b75eff53d86881007a39bb07870a14768a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/IccSetup.uni

================================================================================ 
Commit: 59c2ca190445d695d249cca376621c379139fe82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Fix HWP not initialized when HT disabled or atoms disabled from BIOS

Hsd-es-id: 22013170957
Original commit date: Thu May 27 14:28:19 2021 +0800
Change-Id: Ica093744e05dc117d76e678e392572388d5d42c9
Original commit hash: 57535e20be61f13aae16483e2a1807fc6fd3629d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 82a9e7254fe13eeb94d77c08a36dca3bb46ecff4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Request for M80 PLDR and FLDR _RST methods to support OEM customized Subsystem VID

Detecting the desired OEM SVID at the end of FLDR/PLDR.

Hsd-es-id: 16013370264
Original commit date: Thu May 27 13:32:57 2021 +0800
Change-Id: I5a6ae973f7c7d8e26fd6813cd8ba4556cefd502b
Original commit hash: 1e06200440e85c8a8803aec197f62c08f7c9b4ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: f76311fde887caba9da05c547a173479da5d6f34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.52

(cherry picked from commit 432efab30de64796f6689f581d67a5de15125814)

Fri Jun 4 08:50:32 2021 +0000
Original commit date: Fri Jun 4 08:50:32 2021 +0000
Original commit hash: a12901e0f8f49107511b97204a87a75ff72ed686

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 454a79c8df3505c3109efacb07e7e69dc430d3d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:19:01 2021 +0530 
-------------------------------------------------------------------------------- 
Use different HID for HIDEventFilter per platform generation

Should Use different HID for HID Event Filter device per platform generation.

Hsd-es-id: 1509217350
Original commit date: Thu May 27 14:26:34 2021 +0800
Change-Id: Iaf7a6bd7d91759476b92da68bd69c184010ae0be
Original commit hash: 0ede0b7b268a8aced236e139ce42bb939fab3083

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl

================================================================================ 
Commit: 4d882b9ba1d9859df9c26ad3741a0f13654bbe6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Request for Memory Init PEIM to not change UEFI System Boot Mode

[Description]
Enable the SiSkipOverrideBootModeWhenFwUpdate policy. To prevent
MRC override the boot mode when the memory is not preserved across
reset and boot on flash update.

[Improve]
1. Remove the IOTG tag to enable the policy on client BIOS.
2. Set the policy to "0" to maintain current behavior.
3. Move the policy to bottom in Fspm config to maintain UPD
   offset consistent.

[Update]
1. Update the copyright year to 2021.

[Impacted Platform]
ADL

Hsd-es-id: 22013074203
Original commit date: Fri Jun 4 11:08:06 2021 +0800
Change-Id: Id0d55db499ee43d90e8debf33677011455e21aba
Original commit hash: 292edba76e0ee15bdeaeb278f2dd340e6ef74026

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSiPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c

================================================================================ 
Commit: 91f0981151ad6140cd7069b43302684075aee644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jun 4 01:29:35 2021 -0700
Change-Id: I7f435866b31c5541cf783400d79bbbbdbc06858b
Original commit hash: 75b345a564547ce59d03fd236e0715a60aa88521

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5f4b4b71fdb6b09ccb9c68d5f02215541114e072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][ADLS+ADP][DDR5][20H2][PM][SNS][CONS][B1][Concurrency] : Soft hang during S4 entry while executing SMI on S4.

To use the "PcdITbtEnable" to distinguish ITBT function support.

Hsd-es-id: 1509203172
Original commit date: Thu Jun 3 15:25:21 2021 +0800
Change-Id: Ic5bf9a6debd3716851b9e69c54ae866e76581abd
Original commit hash: fa252980883096477e81dafb8a31297074c5b153

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: 9e65ae77f25457900209fded18ddcbf09fde90b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:50 2021 +0530 
-------------------------------------------------------------------------------- 
Mebx: SUT is not booting to EDK shell for first iteration with Corp build

Restore bios screen mode failed after change to mebx screen mode.

Add below items to MEBX_DISPLAY_PRIVATE_PROTOCOL to record screen info of bios mode.
1.LastScreenMode
2.BiosHorizontalResolution
3.BiosVerticalResolution
4.BiosColumns
5.BiosRows

Remove LastGraphicsMode, LastTextMode in MEBX_DISPLAY_PRIVATE_PROTOCOL.

Hsd-es-id: 16013507764
Original commit date: Wed Jun 2 12:05:32 2021 +0800
Change-Id: I62ea9a8247d06db3afaea9a4adf71643b5da5052
Original commit hash: 7e8b56d189146256eec1ecd6fbb103cd3e9e099f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c

================================================================================ 
Commit: 641019625f362d457bc3119d4f153e1014bc6b4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Report PCIe tunneling info through _OSC when SW CM support is enabled.

Fixed coding error.

Hsd-es-id: 22012132888
Original commit date: Fri Jun 4 11:36:36 2021 +0800
Change-Id: Iff2236cca68a005d8913ce63371811f5708b3013
Original commit hash: 6214bfabffedd9621f6d2142f99276aab88fc86d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: ec4ece743d733f7107ae76c30341d57b9b4ee790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:45 2021 +0530 
-------------------------------------------------------------------------------- 
Need support PCIe Gen5 IP loading for external graphics add-in card in FDO and HAP/eHAP mode

Solution: Add PCIe Gen5 phy loading support in Debug/FDO modes.
          Driver should invoke Terminate Heci command after GetFwPayload if CSME is in Debug mode.

Original commit date: Wed May 5 20:00:40 2021 +0800
Change-Id: I154e68c4e5aedbdd93b85ff974a3769b78b2d706
Original commit hash: 5edd71266b65c6b965aceb314d9ea971d6ad88c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Include/Library/PeiCpuPcieHsPhyInitLib.h
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: d303dcf33225882f32676cf311e4be148fdcd3aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.51

(cherry picked from commit ade09d69ae7c6b6fca5121199988cd2220279d8d)

Fri Jun 4 05:54:29 2021 +0000
Original commit date: Fri Jun 4 05:54:29 2021 +0000
Original commit hash: e339c5cb93d6c05666af42505abbbc370208be7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7982af9cd2fbb2319659f3fd9d0b34b9c652d318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012646691][ADL-S | DDR4 DDR5 | OC] Update documentation of XmpProfileEnable

Update documentation of XmpProfileEnable to match recently added functionality to represent capability for each of XMP1-3, User 4-5.

Additional change:
 - DDR5: save full ModuleMemoryBusWidth byte into DimmInfo->SpdModuleMemoryBusWidth for SMBIOS type 17 consumption.
   This will include ECC width as well, same as existing DDR4 code.

Hsd-es-id: 22012646691
Original commit date: Thu Jun 3 14:24:22 2021 -0700
Change-Id: I8a3b505e8b9659a93f9bb3898cfeef7886eda678
Original commit hash: 5577a4a2843376062806a7aa440c345de0dc7ea5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 8725213991da196aa55f7ca315418355fef620b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:37 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Code Improvement - Remove WHEA related setup code"

This reverts commit a1447671dd39a159532ac5f47c4f22d345cbc71e.

Hsd-es-id: 1509214251
Original commit date: Thu May 20 20:50:28 2021 -0700
Change-Id: I387599d7bc1a6c127da69f1ecd7f48a45fce009c
Original commit hash: 1fef6543194a531234d8007e5c38521b4d5bd02b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/WheaSetup.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c

================================================================================ 
Commit: 28cfd144ec706a867b8f01f556fb3671c512ad3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:34 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_B0 Production patchID 0x0000001b

Hsd-es-id: N/A
Original commit date: Thu Jun 3 18:12:53 2021 +0530
Change-Id: I941d37c6b97eec27a9574f0e46ac3bf21c1a7f07
Original commit hash: 69cdd706db3eb7d6fb562e38d5f966dfd43536a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 91d6f52a0edefbfc8a80343997701238e4d59074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.50

(cherry picked from commit d64a94f1946abd0e43f4e784e61ac737d0e26cf2)

Fri Jun 4 00:40:09 2021 +0000
Original commit date: Fri Jun 4 00:40:09 2021 +0000
Original commit hash: c18c7e3ad2115e382af07b67b4497746e7fc030c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8352e4460beeb2a7173b3f71d4eac30ef151ed67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013539249][ADL-M ADL-P | LP4 LP5 DDR5] DCC related changes for 6400 Gear4

- Move LpFreqCalibrationSave after PhyInitSeq2 to restore Serializer DCC calibration values for Gear4.
- Enable Serializer DCC for all DDR types in Gear4.
- Enable Pre-SDL DCC before Read Leveling for LP5 5200 and above.
- Updated Default Frequency for DDR5 to 4800 G2 for mobile platforms.
- DimmOdtRunTest: do not clear MarginResult

Hsd-es-id: 16013539249
Original commit date: Thu Jun 3 17:21:20 2021 +0530
Change-Id: I47e0b975aafc4bdfd098847c32e47696c11ec79e
Original commit hash: 7de480592dc8535430a42c994b9b58f4841d459e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9a24e47f0a2a992843958c8ab4d2975a2783dafb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2234_00

Hsd-es-id: N/A
Original commit date: Thu Jun 3 08:48:35 2021 -0700
Change-Id: I4a41f017c7d93a52ab08d875f7aa368879a3feb4
Original commit hash: 1c249459d77afb28754dcf7c2e294817111e51e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93c843136ea09ad5c93c648af5d67a8a46f93799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate GOP V1035 ADLP

Hsd-es-id: 16013538258
Original commit date: Thu Jun 3 13:11:39 2021 +0530
Change-Id: I69d3692233e043639f19f16c8855aacb321874ac
Original commit hash: 63ec799eb1269fe9bb869db35ab7c15cfbf70d60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: e9499085bb3ae9bca5d8be2307902e751a6940ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jun 3 01:27:50 2021 -0700
Change-Id: Ie3c072d5d5e563c36b9ebb293259c2858ae33e0a
Original commit hash: f7670b67554ea2edbd1b96004b2d603c83296dc9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 30750c0451b7c4f9f8e8fc4cf3aa9cf104abfe14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:15 2021 +0530 
-------------------------------------------------------------------------------- 
Add option in bios menu setup to enable PEG10 NDA and PEG11 DA

When PCIe Multifunction device has endpoint connected on both the functions but users want to only test endpoint connected at non zero function with keeping disable function 0,
BIOS has to program all the controller registers follow by NDA flow for function 0 as per the recommendation from IP team.

Hsd-es-id: 22013179292
Original commit date: Thu May 6 20:35:42 2021 +0530
Change-Id: I3377221872a99a1d05b0551035450685ef27fb17
Original commit hash: 175f4fc023d33c7db5c40f17d22d2cc1417c7095

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 2706d76938238ae92a86d746d5d1c42f2f68951c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:11 2021 +0530 
-------------------------------------------------------------------------------- 
OverClocking: Add BIOS knob to control PLL MAX BANDING Ratio

Reads the last PLL Max Banding Ratio override provided by the user.
Allows setting a new PLL Max Banding Ratio for IA domains.
After writing the value, a warm reset is required for it to take effect on the system.
Clipping is performed on provided value if it is lower than the Shipped P0 value or higher than 120.

Hsd-es-id: 22013179297
Original commit date: Fri Apr 30 16:08:02 2021 +0800
Change-Id: I2cc7af7718831e511fe3ab4a165098e22b203e08
Original commit hash: 115d34a22239d4adf63845cc708bc89e95753865

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 0e8c86b16d018fb13499e0b76d5aa89bad049bd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] [ADL] UCSI needs to be enabled by default.

Enable UCSI for ADL-P, M, N Platform by default.

Hsd-es-id: 16013416106
Original commit date: Wed Jun 2 14:56:26 2021 +0530
Change-Id: Ibe3290d6caf876ff94db26848e887c7aaa11af92
Original commit hash: e60341354f618776ca823f117669f37991ab0bfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 01160c5b1d85fc224acf25e26b6dbb140590d371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Add SA PLL frequency configuration item

In BIOS setup Add option for SA PLL frequency configuration item

Hsd-es-id: 1509196680
Original commit date: Thu May 13 20:11:28 2021 +0800
Change-Id: I5ee2d92bbbc11c26507dc4f75fc532f710b82a6d
Original commit hash: 29f28836a734c4294c9cb8f746fe34ff386b3850

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 35eb769957abd2debe3bd89022f6e3bce20fc67c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:18:01 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.49

(cherry picked from commit 136311285fcf7a684cd145c8b4dbc041850422c1)

Thu Jun 3 02:33:34 2021 +0000
Original commit date: Thu Jun 3 02:33:34 2021 +0000
Original commit hash: efc397c374c02c5d64b3c6f3b4b0fff4b4497cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df53d40045714326cec50e0cb156edfbc29292e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:59 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012132390][ADL-S][DDR5] DimmOdt

Implement DDR5 DIMM ODT Training, for 2DPC full population case only.

- Set ODT On/Off in MR37/38/39 to plus/minus 2
- DDR5 JEDEC init: Program average WrV in non-PDA mode, before PDA enumeration
- Added MrcSetDefaultRxVrefDdr5
- Added DDR5 support to MrcGetEffDimmWriteOdt()
- Added MrcSetMR33_DDR5()
- Added UpdateHost argument to Ddr5SetDimmParamValue, MrcSetMR34_DDR5, MrcSetMR35_DDR5

Additional changes:
 - Added StepSize argument to DQTimeCentering1D
 - Increased initial RttPark and RttParkDqs for 1DPC 2R from 60 to 40 Ohm

Hsd-es-id: 22012132390
Original commit date: Wed Mar 10 20:10:47 2021 +0200
Change-Id: Ic345195669244049e25f2ce980205b4d984e832f
Original commit hash: fc813e6add17fbfa44caebe7162e7ee2f4536d06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: e5498cfc40050215e1a87d4396ef82479726b129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.48

(cherry picked from commit 053f466daa2265fc825727f7f9b916c2cfd52887)

Wed Jun 2 22:52:41 2021 +0000
Original commit date: Wed Jun 2 22:52:41 2021 +0000
Original commit hash: 34061ba1096f8afd73cdf485589c2eedfc48dff7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd92d09f0f095d2b8d7316434b3966bb89cd6c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S|DDR4|OC][1508971673]MRC OverClock: Tune default TxVref and VrefCa

[Title]
Tune default TxVref and VrefCa

[Issue/Feature Description]
The default TxVref and VrefCa don't work at high freq.

[Resolution]
1) Decrease 130mv from TxVref for >=4000, 100 for >=3733;
2) Use 86 as default value for VrefCa;
3) Change MinHeight to 50 from 120.
4) In addition, at OverCLock high speed >=f3733, increase tRDRDsg with 2
    ticks.

[Impacted Platform]
XMP Overclocking ADL-S DDR4 only

Hsd-es-id: 1508971673
Original commit date: Thu May 27 17:56:28 2021 +0800
Change-Id: Ib2ea97078fc4ccde01baa1e06c5592470e783572
Original commit hash: 30af81071bd78cd7ae82f7cd621fe5600ee2d65c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 7d8268e4939737874004a27b4905742e84c84987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:47 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.47

(cherry picked from commit 9b828a99b98c62f5098b8915e2b259ee1ef6020a)

Wed Jun 2 21:40:27 2021 +0000
Original commit date: Wed Jun 2 21:40:27 2021 +0000
Original commit hash: 4dc11b4b8e7209f5f765ce753865add9aba72d66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5348a89907899c49b8b42180b7d0112a7fb37eed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22013004890][ADL-S | DDR5] Reduce Different DIMM and Different Rank TurnArounds

[Issue/Feature Description]
Reduce Different Rank and Different DIMM TurnAround Timings, based on Functional testing feedback

[Resolution]
Read-to-Read Different Rank/DIMM additional cycles reduced from +10 to +2
Read-to-Write Different Rank/DIMM additional cycles reduced from +6 to +2
Write-to-Read Different Rank/DIMM additional cycles reduced from +4 to +2
Write-to-Write Different Rank/DIMM additional cycles reduced from +4 to +2

Hsd-es-id: 22013004890
Original commit date: Tue Apr 27 11:25:32 2021 -0700
Change-Id: Ic764944cf023fc8b67e8d173a52ae3a038e235f7
Original commit hash: 62898ebf8a7839a132193915f7e3daceca54a632

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: cdc56cdee2504220b1b6915a95ed0d3ade1fa63b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.46

(cherry picked from commit 1b4ce5be3a26ff20fa7a6527b86a5b817d8567b0)

Wed Jun 2 17:01:46 2021 +0000
Original commit date: Wed Jun 2 17:01:46 2021 +0000
Original commit hash: 899462341f6a8dd82516e1eb9b099ddf31d43e55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 812a7a4526420ff3f0a2321a148a865ae13fbc1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P ADL-M | DDR5] Setting default DDR5 SAGV points for all mobile steppings

-> Request from Memory FV to set the below frequencies as default for DDR5 in all mobile steppings
{2000 G2, 3600 G2, 4400 G2, 4800 G2}

Hsd-es-id: 16013526069
Original commit date: Wed Jun 2 12:31:26 2021 +0530
Change-Id: Ia7a8683e9a86f28e630c6778abec92f04994db16
Original commit hash: 272d5e7f3aba02337217c7e2e3cf33f2cc949303

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e203a9ab8dd4bfc10df7a0472f804c58883f168d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:34 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2233_01

Hsd-es-id: N/A
Original commit date: Wed Jun 2 08:47:45 2021 -0700
Change-Id: Ibde225543fb5015e54cfefcdbe54f668b94610ac
Original commit hash: 19b254181126991f569a15427f51ec2be73edbec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1dd62a4315e79ab950aface55aad50230934609b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jun 2 01:29:27 2021 -0700
Change-Id: I2e88d97e0adeb7e0738a62fda9bb33cdf64c9acb
Original commit hash: a8cda585a6d0474799ef26b181cb3ebf4936af44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a34c311ad7744cf0fe04ef3ac3237ccd328bfaa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Policy default mismatch for SA IPs

Hsd-es-id: 16013373382
Original commit date: Wed May 26 21:18:27 2021 +0530
Change-Id: I765262fad9cea6560ac49ef821136f269cfe240f
Original commit hash: bc9bcb3ed9cb0c65d7edff72132f3f4eec5f8146

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.inf

================================================================================ 
Commit: 7e565aee779c7a16a992654a847cc6f9cafb811e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:25 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add SATA ZPODD support in non-VMD case

Add the necessary configurations to support SATA ZPODD
in case SATA controller is not mapped under VMD

Hsd-es-id: 1509208546
Original commit date: Wed May 26 10:58:43 2021 +0800
Change-Id: I1e750a68de46c4053ffd18947fd486865f182978
Original commit hash: 6343ae31dc6341f0d05f6b69876e9e2dff60d319

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ZpoddDsmNative.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 2571c1b15efad1a54c2f825e8e9c7bf1bd3e3758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:22 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.45

(cherry picked from commit 042ad3d2b418099800c2118943f80ba3afa5dae3)

Wed Jun 2 08:02:50 2021 +0000
Original commit date: Wed Jun 2 08:02:50 2021 +0000
Original commit hash: 3b59813881b43d5623d16b1cd8ad7b6fef3348b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dde30517c3fd61105dfdc841618207fccfa73c0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2233_00

Hsd-es-id: N/A
Original commit date: Wed Jun 2 00:45:41 2021 -0700
Change-Id: I44e6afa34e7687a169e15b453612c9b3cfdcc818
Original commit hash: daa9ed4fb3168ff5985be5622debaa49fd71723e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 902b8a36f16013639439e73c17e14b8d271213c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-SBGA] Support DDR4 SODIMM CRB Board (Id:0x3E)

Add board configurations of GPIO, Clock mapping, USB, Display, RVP RTD3, TBT, WWAN.

Hsd-es-id: 1509164948
Original commit date: Wed Apr 7 11:04:09 2021 +0800
Change-Id: I0348fca676f2e7754cc6e90bcc1ace970311cff9
Original commit hash: e933c55d6c8f90553b045eb7b54a468ef5928faf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS08Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlSSbgaRvp3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: a6d5a2e069d5224282c7ee6e27447d95c436eba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.44

(cherry picked from commit 0ecc6e139b5dd6b2e6d7ebde150e732ad2efa402)

Wed Jun 2 01:09:41 2021 +0000
Original commit date: Wed Jun 2 01:09:41 2021 +0000
Original commit hash: 4531ef3e9b977076a9fe36400a7fe976220caabb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67348c8977d55a6ec26c79ad0e3f90138007839d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014209277][ADL-S | DDR5] Add initial TxEq settings

1. Limit TxEq and WRDSEQT for speeds above 2933 for DDR4/DDR5.
2. Set TxEqCoeff0/1/2 to 3 for DDR5 before the training.
3. Re-enable WRDSEQT step on DDR5
4. Change WR_TXEQ_STEP from 2 to 1
5. Sweep TxEq coefficient [1..4] on DDR5 and [0..3] on other DDR types.

Additional changes:
 - Recenter WrT at the end of DIMM DFE training

Hsd-es-id: 14014209277
Original commit date: Mon May 24 09:22:23 2021 +0300
Change-Id: I6d460a5bf36719b966fbe24ca0c9a215bcbedd0f
Original commit hash: c8cefa37c0b71c1c89fb80889a98097c3b823483

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 603c5c278f78d359f220e8609901496c0a2abea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:03 2021 +0530 
-------------------------------------------------------------------------------- 
HSTI: Fix HstiIhvDxe.c typo in Intel Reference Code

Fix misspelled "serial" in function description

Hsd-es-id: 22012848984
Original commit date: Fri Apr 23 15:12:50 2021 +0200
Change-Id: Ie1cf2ba00f9f36f2d7768e540d83bc9de06bc8e8
Original commit hash: 3df7583bb87a5c35dd630bd421ca47c306508956

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: 7e395ebb3fbdeb50050eef0ee83cf81e44bc504c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:17:01 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.43

(cherry picked from commit 2a0bf98bc15fa058a79338bb2c4a87627244901a)

Tue Jun 1 20:05:32 2021 +0000
Original commit date: Tue Jun 1 20:05:32 2021 +0000
Original commit hash: 40c16d76ba2becbe57223ba9079da453b3b34e88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3309820debf8d6d1f1df32cfd514bdff585e1a9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013519818][ADL-P ADL-M | LP4] [Q0] Setting Default LP4 SAGV points for Q0

- Set the below POR frequencies as default for LP4 in Q0.
- {2667 G4, 3200 G4, 3733 G4, 4267 G4}

Hsd-es-id: 16013519818
Original commit date: Mon May 31 22:46:39 2021 +0530
Change-Id: I2f82542330d8f97a2a25187c3b72e41448355a41
Original commit hash: 4b87cb6083ea6fdf699e01c4ce97dceadf846094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9a003745ec4260358a3f373df640d4fb876fc9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:55 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2232_00

Hsd-es-id: N/A
Original commit date: Tue Jun 1 08:53:26 2021 -0700
Change-Id: Ib65465c7f0dc5431fb4b62e10d24f94c951ce666
Original commit hash: dcdfc40cf2eacf8844389da3f038d85de75d83c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee4fb1300ea88f2cfcb83c11eb9d3b3b1dd60b03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:53 2021 +0530 
-------------------------------------------------------------------------------- 
Intel firmware Guard: Implement NVMe based recovery bios side changes

1. support multiple storage/NVMe device with different NameSpaceID for passthrough protocal.
2. Removed illegal private passthrough usage with device passthrough and correct namespaceID.
3. If remap is not enabled, current handle will read BP CAP and info to continue write data to BP.
4. If remap enabled, will skip CAP read and send read cmd to BP, if BP not supported, will exit
   without write BP,if supported, will write data to BP..
5. This patch will handle both cases for remap enabled/disabled, storage team is trying
   to disable remap for RPL and following MTL, in CCB process.
6. Disable functionality for now to avoid write hardcode key to supproted NVMe.
   will enable back once CSME support ready.

Hsd-es-id: 16012049413
Original commit date: Mon Apr 26 16:19:56 2021 +0800
Change-Id: I66e2188764ac000e355d85b48427c718e136f962
Original commit hash: 95959368cc7b1cada8d6d23b3057f46fe45fb607

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeSecure.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d3734fea6da0dbcd8050757ab598521eb0cddcff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jun 1 01:54:59 2021 -0700
Change-Id: I47db15784e8368775df36cac77c42c49892db7ba
Original commit hash: e23093a8a82e5b90ebbc9fe649c98c2eb96d1055

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1b8bd58275b8df82bb398d304be97cb9b0ed600d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:46 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update for DDR5 ERB PO Exit

Sync GPIO setting with updated document.

Hsd-es-id: N/A
Original commit date: Wed May 26 12:42:11 2021 +0800
Change-Id: I1167c6fbb1fc6baaa3e2a043004ca42d7b49909e
Original commit hash: 94d7fc6909d693505edb72cf2ae3c764845fe083

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: e7f98e80ea5013563b59be5cd693e2ba6ef7c02c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP][AEP] Power Meter Support for Marble Beach and MM AEP

1) Added power meter 5 specific to ADLP MB AEP
2) Modified rails for MB AEP also assigned as per specification sheet and discussion
3) ADLP MM AEP similar to RVP

Hsd-es-id: 16013346451
Original commit date: Mon May 31 11:37:58 2021 +0530
Change-Id: I6646b4fe7f70d9aca3de6d2a4cac88383c533020
Original commit hash: 0487d1b5c0a20239c0ac001b24de57a6ed8d1b9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 973bc156be805e42ea197b6f267aa8bdc9d75689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:39 2021 +0530 
-------------------------------------------------------------------------------- 
Processor location information check needs to updated when Core0 is disabled

if ((CpuInfo->ProcessorInfo.Location.Thread != 0) || (CpuInfo->ProcessorInfo.Location.Core != 0)) {

This should modified to use

if ((CpuInfo->First.Thread == 0) || (CpuInfo->First.Core == 0)) {

Hsd-es-id: 16013436314
Original commit date: Mon May 31 14:58:29 2021 +0800
Change-Id: I9bbf53d7fdc980a1c94c05709fa0c61b37990333
Original commit hash: 417f3bcdbeb548c533c9c1e24e6852d7d2ffcf99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c

================================================================================ 
Commit: d485cbffab0ffeb596b9ab71b3093554feb5fe50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:35 2021 +0530 
-------------------------------------------------------------------------------- 
ADL KW issue in PeiHybridGraphicsInit found in AlderLake_Label2217

Hsd-es-id: 1509263000
Original commit date: Mon May 31 16:13:39 2021 +0530
Change-Id: Iea4c9bd4e30a106935a8dca8609ecb9c672215d5
Original commit hash: 53c9e3b8b6b2474e7038323181699d3afb75f15f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c

================================================================================ 
Commit: b27429e95d919ef04b1ef74349b0861e5d18f150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][PEG] code cleanup of unused RpFunctionSwap policy

Hsd-es-id: 16013509288
Original commit date: Tue May 25 12:30:43 2021 +0530
Change-Id: I678a6154de8e2efb46803a70f5950749a7a7c166
Original commit hash: 73300a14d3794ff508cb882e54e669db6561b150

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 51626b6d01fc7c38f39233913cee2d96b80b5eed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2231_00

Hsd-es-id: N/A
Original commit date: Mon May 31 08:49:10 2021 -0700
Change-Id: Ic36511b898ff8782da759e9364fcb137e45b9840
Original commit hash: 1c0b4618a5a608893db5fa12f26d29b2e02027d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2f87dbdce216f8e5e0eded876c55e084cbe6e635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][TCSS][LP5][DDR5] BIOS Regression : Retimer capsule update failed with 2127 BIOS

Chang delay time from 2ms to 2seconds.

Hsd-es-id: 16013402430
Original commit date: Mon May 31 15:25:38 2021 +0800
Change-Id: I73a20cd7480d77e37cb601ff46e29a6a768c42ee
Original commit hash: ac67b3e6a8a84dbbbae6b380c109df7af0b15748

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLib.c

================================================================================ 
Commit: 43e6e719034f3035ceb4db331150f9d5fff902e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] DxeITbtPolicy Print does not print OsNativeResourceBalance setting.

Print OsNativeResourceBalance and ITbtVproDockSupport value in DxeITbtPolicy.

Hsd-es-id: 16013330992
Original commit date: Wed May 26 13:07:05 2021 +0530
Change-Id: Ib7abde23ba1b40e7c5ac789568377f2eca024edc
Original commit hash: f0c7a00ac3f68444cf6828970d8a855583ea2a34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeTbtPolicyUpdate.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c

================================================================================ 
Commit: 0141fe91ff2e64ddcf39e773f6cad98e6c7771b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon May 31 01:36:51 2021 -0700
Change-Id: I260bfaf7a98176ee18b077001aff1ac0c095e2e1
Original commit hash: 4a8e0800e2b0adbe4ac5bf07895a723987c06dde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ffdb359a78a6c99773e9886f67e56c2b431c8294 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:18 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_Q0 Production patch ID 0x0000011b

Hsd-es-id: N/A
Original commit date: Mon May 31 12:08:02 2021 +0530
Change-Id: Ifc738f0118299db7ab1dace51ad4f16bf3ce9b11
Original commit hash: c40a94b1d1476cd64dd4e8906584c1b4f19fa070

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5a30dbf7e34401732dcca6837b0c47a10ef21c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:16 2021 +0530 
-------------------------------------------------------------------------------- 
Updated the Policy default policy for PS thresholds

Hsd-es-id: 16013414011
Original commit date: Mon May 31 10:53:39 2021 +0530
Change-Id: I751e251803fd9c956a12b21ef8c1279a2ef3d3b4
Original commit hash: bdaba4196a757f8b06cbc64daae40941449dc2a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 4572ef0bd218bd779b38ceea0bb9a039b4303523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:13 2021 +0530 
-------------------------------------------------------------------------------- 
[SW CM][Cobalt]Always enable S4 wake via _PRW for USB4 SW CM

1. Support deepest sleep state as S4 by _PRW for all TCSS IPs
2. if "DeepestUSBSleepWakeCapability " is S3, USBA and USBC should support wake from S0 and S3 only
3. VCCST is disabled then USBC should support wake from S0 and S3 only, and USBA deepest wake state is still mapped to DeepestUSBSleepWakeCapability

Hsd-es-id: 22013176177
Original commit date: Sat May 29 19:52:17 2021 +0800
Change-Id: I61af5b62017ab405b7c993aea03fb5994220d5b0
Original commit hash: 728de73f5277b0fba22e426a587f56adbde24ee5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXdci.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: efa100ba884f5e6c293533965a75fd2984b31e7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2227_00

Hsd-es-id: N/A
Original commit date: Sun May 30 08:49:14 2021 -0700
Change-Id: I2ed6117b2d2363b078038ac68b76454657a730ba
Original commit hash: 3c1a24e61001cf17d8d433dec35d940859ffa6f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a0dfb658bd13b774d83b0b5245201c2456c7fba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:06 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun May 30 01:24:07 2021 -0700
Change-Id: I7396035f12dbd7b3ce0eb44261d81e7dbde6bdbc
Original commit hash: e2ff39040fdfd2a2f703fafa22a8b98c5b1ec321

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 770a0a104b08316527443377084aa4dfba335c02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2226_00

Hsd-es-id: N/A
Original commit date: Sat May 29 08:49:10 2021 -0700
Change-Id: Ia8fa8c203f9f35a752d5c6ae5903a2653cdd842d
Original commit hash: 04e64e2fa6fb251b5677e5b51fbbde23a38268b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 84e72c2824b2614df1b31aec5b06336a2495cf73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:16:02 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Board package refactor

Hsd-es-id: 16013246886
Original commit date: Mon May 10 12:08:36 2021 +0530
Change-Id: I7c3fcf9578e907b716faeccd0a416274427ed7cc
Original commit hash: a452cdb8c265a8b565e08f9db1436fdb5d959faa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h

================================================================================ 
Commit: 3bcfc036d80465d22ecc8c4c1f87e09a5f3a8b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat May 29 01:24:26 2021 -0700
Change-Id: I5339a40db60c55d86e85c7cb503e4b40de3e942d
Original commit hash: 9562cec09ddcd30e2adf6df38aad6758ade0390b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d8481ef9c43f71037ea5506f4f8a192afe738d90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2225_00

Hsd-es-id: N/A
Original commit date: Fri May 28 08:48:55 2021 -0700
Change-Id: I0bd0132bbadd9143101841daaea41f8175bbef1f
Original commit hash: e01f6247a8098202261014a41d537b4a98929f92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ec1a75880b3f388ca0d6bac2f85500a38a485b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:54 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add fuse disable ADSP input as another trigger for BIOS flow to disable Audio DSP

Add function for reading Audio DSP fuse state.
Hide option for enabling/disbaling Audio DSP when DSP is not present.
Merge ADL-S and ADL-P HDA init library.

Hsd-es-id: 22013074451
Original commit date: Mon May 24 14:08:07 2021 +0200
Change-Id: I3aeb15f186ed4caf4f5e158e93b5bf08d942538e
Original commit hash: f1792109c95428672a825a1810da45b306029d0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiCavsInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLibVer2.c
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h

================================================================================ 
Commit: 7e9483823b7f81318b8cbf3676ab7edec1738443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri May 28 01:23:06 2021 -0700
Change-Id: Ideec7bbd8b30873f7260b3ba61cd560a679a9b33
Original commit hash: a26549d6262552306a16b324315ece8001152d53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: af72f3e5f22a90afebaaefdff80bd9830ed442c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:48 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.42

(cherry picked from commit b81ca0249dc48104c800ba53b2ca53bbec225c06)

Fri May 28 06:53:17 2021 +0000
Original commit date: Fri May 28 06:53:17 2021 +0000
Original commit hash: d6442951fa962cfa8f99fd4d67cc1e29ab5caa02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64692909705118b1c609d67e40a2fe58eb273d7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014231324][open] [ADL-S | DDR4 DDR5][Add support for H0 stepping]

Add support for ADL H0 CPUID = 0x90675

Hsd-es-id: 14014231324
Original commit date: Thu May 27 21:25:12 2021 -0700
Change-Id: Ibbe8528e1f228d6f00eeb2190e7a7247771065fa
Original commit hash: f077de7b45bd81f251c14c99771252f1f24366d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f639da0beb80641e83278be594e3cc1991553916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:43 2021 +0530 
-------------------------------------------------------------------------------- 
SW CM code improvements

- Add missing debug messages.
- Fix incorrect debug messages.
- Rename constant definition.
- Change unused bit field to reserved.
- ACPI method WTBS returns value to indicate whether command done or timeout so that CMNB method doesn't need to read command status again after WTBS method returns.

Hsd-es-id: N/A
Original commit date: Thu May 27 13:20:38 2021 +0800
Change-Id: Iae87285ea5f986a68890c574ac83483c8b67dac1
Original commit hash: 11f70c1d15d6aa06ac18acb653d8e28003f3e08d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4CmMode.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HrSrvLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Adapter.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/TbtSetup.c
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/ITbtMailBox.asl
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl

================================================================================ 
Commit: a4434cc2ed71b504d1388d0d311199efac4420b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:39 2021 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW22_2021
 - New ADL S, M segment SKU's with multiple TDP's

Hsd-es-id: 16013420428
Original commit date: Tue May 11 12:56:26 2021 +0530
Change-Id: I0b386efd50f036ec1f343b0aaf67ce86c3a97034
Original commit hash: 9faa82b94adebc2f7e7c21e0316d5532407b1404

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 3f27c801b9a64b39752f412f7cb091a2c74da083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] WwanTOnRes2PerDelayMs and WwanTOnPer2PdsDelayMs ACPI NVS are not configured properly

Set WwanTOnPer2PdsDelayMs to PcdBoardWwanTOnPer2PdsDelayMs.

Hsd-es-id: 1509251853
Original commit date: Thu May 27 14:15:06 2021 +0800
Change-Id: I1f9160695e2d0c8e99094b028148643170e707aa
Original commit hash: ddc9fb1ffb69fa3feadf17da86f92a064130632f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 86de4afa73fd809b0efbf1c36d5533cd4c719150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.41

(cherry picked from commit 72e15dcbdf16aca5d3418348f0c96f81509b4d75)

Thu May 27 17:20:39 2021 +0000
Original commit date: Thu May 27 17:20:39 2021 +0000
Original commit hash: 7d9f434604001fda52a1470ac381847291eb326a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12357fe72328728e2ae4a916f18d4fab5ab0aec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-M ADL-P | LP4] Disable DQ DQS Retraining for LP4

Hsd-es-id: 16013435979
Original commit date: Fri May 21 15:40:14 2021 +0530
Change-Id: I8c77db00d468138cdd93457c3fdd470980de7b67
Original commit hash: f8f47ac208be7e2e4049644b3a482e853bd53879

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3260710ed2c5c21fe42c9f3c0aba0b6ee23ee97c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2224_00

Hsd-es-id: N/A
Original commit date: Thu May 27 08:48:57 2021 -0700
Change-Id: I1e2a696c8410170464c229ead4d62f3d6eada107
Original commit hash: 029eeeb60a16c6cdbeb6d43efc63bc69a9cf0fa3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa1c9e644896473adf79336ad80bf3ac920a2cda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:26 2021 +0530 
-------------------------------------------------------------------------------- 
PmicNvm: Addition of CastroCove driver.

Integrating the CastroCove driver for PMIC NVMe update.

Hsd-es-id: NA
Original commit date: Wed May 26 16:35:28 2021 +0530
Change-Id: I1695f414d1c65b1f7282554d9dff14166166d71d
Original commit hash: b4a6f1c0e298ac3de8f83044caa8fbd744d7d2ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPreMem.dsc

================================================================================ 
Commit: 5d5a6ebc42b13b89c2fa1261ec33f8890ddb76e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:23 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/Vtd: Update InterruptRemappingSupport field in PostMem

Change:
Moved updating InterruptRemappingSupport field (from VTD_DATA_HOB) to
UpdateVtdHobPostMem function which has place in PostMem.

Hsd-es-id: 16013416000
Original commit date: Wed May 26 10:27:18 2021 +0200
Change-Id: Ifa9e0fab116b3955da4a9fa495be20220ee0fd1c
Original commit hash: ab800f2b8add4c923ca866d06ad416c32c24240a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 0c0216773bc85bd36b157a0844a27ef7260d9106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu May 27 01:28:46 2021 -0700
Change-Id: I389e603e28f21a8f3bf94bad47adcb39c4c8c634
Original commit hash: 2890bd3c1c8a4ff6e13ebc428e9060c6c357dfda

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b7d00c63ffa30c1854affbc849b0f01e90d76fea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update X2ApicSupport default to disable

Hsd-es-id: 14014202922
Original commit date: Wed May 26 14:01:54 2021 +0800
Change-Id: I66e41607c8fb9ace893beff0a8b2c691de8993ac
Original commit hash: caa4d0a51c7c0d2837ea368b6725d3a9043b2fe8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 18ffc76e28c201a78bd779621241b179da57cfc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:14 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.40

(cherry picked from commit 3782716d4926e2f922355a8c4e672328c6d2fb68)

Thu May 27 00:05:42 2021 +0000
Original commit date: Thu May 27 00:05:42 2021 +0000
Original commit hash: 5b58e29546cffac451d8b74e00e37b8c72787891

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e52545b2dbd7a8e18fc5459726b25bfd8843c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S|DDR4|OC][1508971292] Tune default RcompTarget for DDR4 OverClock

[Title]
Tune default RcompTarget for DDR4 OverClock

[Issue/Feature Description]
LCT fails.

[Resolution]
Change RcompTarget for OverClock:
  Freqency >= f4000: { 30, 15, 20, 20, 20 }
  Freqency >= f3200: { 30, 20, 20, 20, 20 }

[Impacted Platform]
XMP Overclocking ADL-S DDR4 only

Hsd-es-id: 1508971292
Original commit date: Wed May 26 18:30:39 2021 +0800
Change-Id: I7c1020a5eee888c10b825f8a3ce89e8ad8b3b62d
Original commit hash: f53976c9c75ac3def16e480ecd162aa2c83d6bdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 96c9f5cce9d7cb5899a2d8e6412921e91b77666e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:09 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/OneClickRecovery: OCR check if url is 'https'

Add check to OCR to reject a request if url isn't 'https'

Original commit date: Thu May 13 14:25:52 2021 -0700
Change-Id: Ib6f087b51c6d722d22e4f7711af8f85dc9beed8c
Original commit hash: d8ce50e4ff675b0d114dee74ead80b2c77d7e871

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: 619d1f7005d72526a3862e81f8411b00dbd209ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:05 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2223_00

Hsd-es-id: N/A
Original commit date: Wed May 26 08:52:17 2021 -0700
Change-Id: Ib8fb8c915cc3f277b1228e45ff0eb212c314c22a
Original commit hash: 0b75ec50871ec0b6fb9b805a24794ebf966e8e41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bbd192caa87827e46eea280fdf282a0c06e32abf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:03 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] KW issue in PeiSerialIoInitLib

- Aligned max chip select count with the current HW limitation

Hsd-es-id: 1509230788
Original commit date: Tue May 25 11:45:34 2021 -0700
Change-Id: I37f3abe4203d5fd7e96bbafa739e60bfab6137ea
Original commit hash: ffafeb975abdedff2cafc59673613c91e21b591a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c

================================================================================ 
Commit: c6c5e46c108783f7d1114293e2c1fba43d919af1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:15:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][B1] VR PS Thresholds (cutoffs) were removed from BIOS
  - Removing the patch table override for PS thresholds. Now PS1/2/3 will be programmed to 80, 20, 4 respectively
  - When PS Cutoff is 0, BIOS should skip the mailbox update for PS Cutoff.

Hsd-es-id: 16013414011
Original commit date: Sun May 9 23:37:34 2021 -0700
Change-Id: I502202f5b26022797e67e54cab8d9d6f1700cc20
Original commit hash: a1089f60b6424557967c86f5dd9ac986fea4aa95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 1999f3da06c7765f8bdc3e17fe3806db57d02518 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:58 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] System not booting to OS [Hung] when Reset with D18Q GFx card present due to overwriting of GPIO set by PcieCardSelect menu option"

This reverts commit 15da0c14de9cb928247fd01a968719afc37c8446.

Hsd-es-id: 16013393710
Original commit date: Wed May 26 14:02:15 2021 +0530
Change-Id: I0d89c842d8ea8d3ced029d7818545323af5372cf
Original commit hash: 382f1a73a9d7dd64884169b3d814a21dfc3f6d51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 885e98124cc2ef1b5ff263340a94cce7064477a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Adding board id and board name for Adl-N Rvp

Hsd-es-id: 16013374260
Original commit date: Tue May 25 13:10:10 2021 +0530
Change-Id: I1d99b98f37073890729deee291d3c6869e8a2313
Original commit hash: b00cc450fa851bb4e74ae4afb53440d04a2201cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf

================================================================================ 
Commit: 2fbc06c92a2f08b0f59a28d7de7aa19f7d97c1ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Toggling PERST during PLDR flow and applying reset WA to 5G modem

1.Toggling PERST during PLDR flow
2.Applying reset WA to 5G modem

Hsd-es-id: 16013370259, 16013370258
Original commit date: Mon May 24 14:19:33 2021 +0800
Change-Id: I1238526030690dc59f158e5fda5f1a5d3991b73d
Original commit hash: c6b2e86f54886eb4748bf05005781b793ee0d6b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 20bdbf1d9782c87f638d87fd95a5300275332460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:46 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed May 26 01:45:47 2021 -0700
Change-Id: Ibb97f0c0eb961d5b31970357d6f41a450d0f3431
Original commit hash: b67d64efeb4b41cebc61ba91a72e1b1744eddc62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f556a1394193d1ecd992d102531c7381be9fb95e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:44 2021 +0530 
-------------------------------------------------------------------------------- 
Support Discrete DP Mux Configuration - Code refactoring

1. Created a new file DiscreteDPMuxSwitch.asl for DP Mux implementation
2. Moved the setup option under DiscreteTbtSupport because this feature has
   a dependency with dTBT
3. The setup option will be hidden if PcdDpMuxGpio is NUL
3. Moved the Discrete DP Mux Switch GPIO Init out from PeiDTbtConfig check
   in order to see the setup option without reboot

Hsd-es-id: 1508962776
Original commit date: Tue May 18 15:19:58 2021 -0700
Change-Id: Ibe0529ca1972add40679cb873744698e23daab7b
Original commit hash: e299aae913625fc517c71b23bc4398af3c46a30a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteDPMuxSwitch.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxCommon.asl

================================================================================ 
Commit: 08bbee0006d8241ed09e8b8e9ef2f896a17b9466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:41 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH] Add fuse disable ADSP input as another trigger for BIOS flow to disable Audio DSP"

SUT hang after applying this change, so need to revert it.

Hsd-es-id: N/A
Original commit date: Wed May 26 13:31:52 2021 +0800
Change-Id: I37def57fa43bfa596412f2e43da645081f32b93b
Original commit hash: be36554cc5edb6473daa65b12bc8988bbe5c62c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiCavsInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLibVer2.c
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h

================================================================================ 
Commit: a9d8c96ec3bcd8f6bac6e8ec833c5bf40b9d5d4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:38 2021 +0530 
-------------------------------------------------------------------------------- 
HsPhy Fw download flow to register a notification if EDKII_IOMMU_PPI and allocate DMA buffer when pre-boot DMA protection is enabled

Hsd-es-id: 16013248635
Original commit date: Thu Apr 22 12:41:32 2021 +0530
Change-Id: I1330fa9f404a61d57e3e3d632b873f2dd347f491
Original commit hash: 1a90d96f7952f51ac1016cb59d39c48f520ffe4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Include/Library/PeiCpuPcieHsPhyInitLib.h
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.inf
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/PciePhyFwLoadingInit/Pei/PeiPciePhyFwLoadingInit.c
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/PciePhyFwLoadingInit/Pei/PeiPciePhyFwLoadingInit.inf

================================================================================ 
Commit: 8160ee770f8a3e86253aa01396572fe2dd7385de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.39

(cherry picked from commit 61ee0eece2d6e2c73d343ec67521f5bf64c88d19)

Wed May 26 03:58:24 2021 +0000
Original commit date: Wed May 26 03:58:24 2021 +0000
Original commit hash: be125e6444be3ce147045890ae2577e264789fe2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3cb8284fc4c5da984d7fae8c7d01a675e548a650 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22013177932][ADL-S | DDR5] Update DIMM DFE algorithm to use WrV margin only

Update DIMM DFE algorithm to optimize based on WrV margin only, instead of a combination of WrT and WrV.

Hsd-es-id: 22013177932
Original commit date: Sun May 23 14:34:11 2021 +0300
Change-Id: I6527159ecd2a60042ad7f9595b8359d37223d833
Original commit hash: 713e05fcaeb4b1589e87aff5bf760c8a3f28edd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 241294a6860336a6f6e33d7eff30e995e30c568e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.38

(cherry picked from commit 9496ee628035197cce67e18000db452030bd5bea)

Wed May 26 01:38:10 2021 +0000
Original commit date: Wed May 26 01:38:10 2021 +0000
Original commit hash: 95601ff4662c9dd243b97f33baea3ea4b5d2ddcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea629db5537ce38ecc85085e6939addf2f6308ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509122455][ADL] DQS Rx DCC design update.

Changes:
1. PRE SDL DCC is changed to use the DCD to measure the duty cycle instead of using the receive enable signal sampling method.
2. POST SDL DCC is changed to use back to back read command to generate the RX DQS signal (DDR5 also enables continuous burst mode).
3. Both routines are only enabled on DDR5/LP5 and above 3200.

Hsd-es-id: 1509122455
Original commit date: Sun Apr 25 00:47:36 2021 +0800
Change-Id: I353e9e685c2c8d29e5a053e8eb2c4727f620792e
Original commit hash: 1fadf81a8ba5436495fa46e8522b1d7f0c82c260

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: e16771fb0070724d8c93059bfdb9dd913aba8b0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.37

(cherry picked from commit e279d3be17dec8f47be262a8b07c5286f52d82fe)

Wed May 26 01:01:09 2021 +0000
Original commit date: Wed May 26 01:01:09 2021 +0000
Original commit hash: 9975e42bac1247af3d1530cbb56aecc5b01155e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a53b0ca70e26b01150c36c472660e0bfe70e47ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][B0] RMT result fail when 4 dimm installed. Frequency 3200Mh

Issue:
 RMT result shows Low CMD margin [ -9, +10] total 19 ticks.
Solution:
 Increase initial CmdRon from 35 to 25 Ohm

Hsd-es-id: 1508980317
Original commit date: Tue May 25 15:18:24 2021 +0300
Change-Id: I0ca3ed799c73709c8290b685fbff5d3e91667fa2
Original commit hash: 19ce3e0868124165f1c6b5bb20c185b08c416c11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5ca27b0852b7aa134072ffd564f49a33a58a1345 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:20 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Move GPE/PME handling from _PWR to dedicated L6D handler

Problem:
GPEs are one of the components which handle ACPI System Control Interrupt (SCI). They provide additional level of events or actions in the system. Each device that requires wake through GPE currently exposes _PRW - Power Resource for Wake. _PRW specifies the GPE bit to enable for wake. This informs Operating System that this device needs waking up whenever GPE is set.
Current solution forces OS to walk through every Device that reports _PRW. This results in OS evaluating: HDA/GBE/TBT/CNVI and more devices - which are brought up from D3/D3Cold. OS itereates through every device and hadnles USB after aprox. 200ms
This breaks User Experience on USB Touch Panel and causes data lost due to no response from the device. Similar issues were reported on BT USB mouse.

Solution:
BIOS through ACPI code can associate specific method to a particular GPE. In this case _L6D for L for Level-triggered Event. BIOS-ACPI can verify PMEENABLE and PMESTATUS of each device that requires GPE related wake.
PME# GPE event handler - Method(_L6D)
With this change OS will no longer "scan" for the source of the wake and it is required by BIOS to handle it, thus working faster and not waking up all devices.

Hsd-es-id: 22013073549
Original commit date: Mon May 3 14:56:47 2021 -0700
Change-Id: I1cfdec4dc94a720c42586ba95a2159325121b09c
Original commit hash: df77849c96839da167f5d159c733ece3520bb368

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocGpeSsdt.asl
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviCommon.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/XdciOp.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: e584da9b02a015abed57d0170d536db2ecf3c505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2222_00

Hsd-es-id: N/A
Original commit date: Tue May 25 08:48:10 2021 -0700
Change-Id: Ie4e952d9ade624223e79336a0a4b18b0ab150501
Original commit hash: 60e57807d4d22400d3a7f3d156859e26a55973e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d519115383548613db2a13cda8176d310cc4be09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:11 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add fuse disable ADSP input as another trigger for BIOS flow to disable Audio DSP

Add function for reading Audio DSP fuse state.
Hide option for enabling/disbaling Audio DSP when DSP is not present.
Merge ADL-S and ADL-P HDA init library.

Hsd-es-id: 22013074451
Original commit date: Mon May 24 14:08:07 2021 +0200
Change-Id: Ic212afc3276c3160cd5b7df4a79d6502107f2d55
Original commit hash: 72885f58f6f30a2d87be1c26a418771154fe1961

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/PchSetup.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/HdaSocLib/HdaSocLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiCavsInitLib.h
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiCavsInitLib/PeiCavsInitLibVer2.c
ClientOneSiliconPkg/Pch/Include/PchInfoHob.h

================================================================================ 
Commit: 472643ea905aef61c765391a7f7ffdf346fa644a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue May 25 01:29:16 2021 -0700
Change-Id: I59ca44824c6dcc282daf595f49b0bfeb38cf801c
Original commit hash: dfe7fa3cdb8d1aca36f844cc159df84b58a2c525

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bc185952a925d1f2b2638e59f9982401a94b6dc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] ADL KW issue in PmicNvm found in AlderLake Code

Hsd-es-id: 14014169598
Original commit date: Mon May 24 09:55:13 2021 +0530
Change-Id: I5c19d11d4c63404a64961b13f75107eb587c80e1
Original commit hash: 057340baa28d3bcc397689990b720223e30f16bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 752316654167d87a14605fcceca091263d2e8d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:04 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.36

(cherry picked from commit 8760ae7cdcc90f6ed2775e9fd387c635c63ee34d)

Tue May 25 04:26:36 2021 +0000
Original commit date: Tue May 25 04:26:36 2021 +0000
Original commit hash: b268e69c6cb4747362b79a4bdd58f3b74fcfbc45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4d20772bf441a3344087c3fb67894612b1d56cfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:14:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]FW capsule update fails to initialize new BIOS SaSetup variables

[Issue/Feature Description]
 It has been found that new SaSetup entry variables like RefreshPanicWm/RefreshHpWm
 are not being initialized when customers use the FW capsule update mechanism.

[Resolution]
- Bounds checking added for RefreshPanicWm/RefreshHpWm.
- Deprecated RefreshPanicWm and RefreshHpWm from input policy / Setup / UPD
- Added RefreshWm: 0 - Low, 1 - High (default)
 - RefreshPanicWm and RefreshHpWm are configured to Low / High values according to this new policy.

[Impacted Platform]
ADL

Hsd-es-id: 22012680277
Original commit date: Mon Mar 22 14:47:06 2021 -0700
Change-Id: Icddcf1d6df4d41927a25970c6c8e143e5e658927
Original commit hash: f4561f5d3f9ac4fb0c342f2d6645376068c1346f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fa5572e86f6de455182ffa90867923eae13486d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:55 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.35

(cherry picked from commit 300dc5071bc6d6af77121e610e69eaf6c992a0ec)

Tue May 25 01:52:57 2021 +0000
Original commit date: Tue May 25 01:52:57 2021 +0000
Original commit hash: c0389b52a73749968784009610fc6804b79602ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 80463b4d33cc70a338aeff6572ae601c42b228af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509197120][ADL-S] Set DDR5 speed for 1DPC population on 2DPC boards to 4400G2 as POR defined.

Change:
  1. Add a new board type btDesktop2DpcDdr5.
  2. Pass the info of whether the board is DDR5 2DPC from platform to MRC.
  3. Limit the 1DPC on 2DPC board to 4400
  4. Keep the existing limit of 2DPC on 2DPC board at 3600.

Hsd-es-id: 1509197120
Original commit date: Tue May 11 15:54:50 2021 +0800
Change-Id: Ia5af903ffaeafeb9a4cdb5d8da41eb1c5df2fb01
Original commit hash: bf0d8e4d895e7d7de7e5171416983b7c331f40c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c

================================================================================ 
Commit: 9967875d3d7d1a3aecc7a7d29769be1287d80ca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:50 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update PCH setup in patch table

SBGA RVP is based on SODIMM RVP, reuse PCH setup of SODIMM RVP in patch table.

Hsd-es-id: N/A
Original commit date: Tue May 18 09:00:28 2021 +0800
Change-Id: I8b70f517a7d0cbf62c9714e414e0b719562c6947
Original commit hash: 882d3d85d4a601ee432a4800aaf670dbb31e9be6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 4c20c54a25d0b444bc2d00dc85d97830278caa8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TGL/RKL/ADL/MTL] Correction for PAM WAC/CP PG registers offsets

Hsd-es-id: 16013351569
Original commit date: Sat May 22 22:27:05 2021 +0530
Change-Id: I2dda09f6f97a02fdecfba9d3ba799afd34e636f0
Original commit hash: 9fb361d81a08ca8048f0cec65f16e5a8cc4e7012

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 6b188f3c8df353cca8380f12e573d086d4eb29db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2221_00

Hsd-es-id: N/A
Original commit date: Mon May 24 08:51:49 2021 -0700
Change-Id: Ia0684583690900c415fd29d25776ad5822511916
Original commit hash: ed0a1cb1f15198d356d687b691d7409dd9fc6cc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42d67942f050ac7d0198a071906fe18055078a65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:41 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] SW Drips and HW drips are not showing in sleep study because of WWAN active

Hsd-es-id: 16013371791
Original commit date: Mon May 24 12:40:48 2021 +0300
Change-Id: I4fd748ded3ec8fe5937d92b2e09d29e580dcd5db
Original commit hash: d7dac72745f4b5d5ef93cc0f6431bbe8457b32b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h

================================================================================ 
Commit: 21effef83436634b6492a0057e974820c52a2397 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADP-S][PCIe]AECR1G3.DCDCCTDT should be set to 0 for PCIe

Programming DCDCCTDT to 0 as per request

Hsd-es-id: 16013371875
Original commit date: Mon May 24 12:30:50 2021 +0530
Change-Id: Id23225359d9f484ed3c423e73fe07642fee108f0
Original commit hash: f3d004720fa4e02c12608f742931b05e97b5b0d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: f586148972a7b1fe7e9cbf7ca930936e88efcb99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:36 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] CS not Hitting with WWAN connected along OEMx Gfx Card connected on HSIO Lp4x RVP

Hsd-es-id: 16013358539
Original commit date: Mon May 24 12:20:04 2021 +0300
Change-Id: I1fc0c71da5e25cc22f72b0fd7dcf0115875cc905
Original commit hash: c263c7196fa895a187f19be18db1400f9f7bf891

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl

================================================================================ 
Commit: 3b2749069e10d19bbf4f46e5fc5d6f1c44c9cecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:34 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Check FIT error repoted in MSR and trigger BIOS recovery flow accordingly.

This is for the issue: SUT hang at PC 0C13-0C14-0C7F and CAT error is observed  at PC 0A63 after updating Corrupted BIOS MCU capsule in 0T profile
BIOS did not stop the system when no MCU patch is applied, which might cause unexpected behavior and hard to control
Add a detection to check MSR_FIT_BIOS_ERROR - When there is a FIT error, stop the system  and trigger EC WDT expiration for BIOS recovery accordingly.

Hsd-es-id: 16012750123
Original commit date: Thu May 20 12:00:09 2021 +0800
Change-Id: I6925d70b78a5a7ebbdceae954ec1a9fe5b8adfd1
Original commit hash: d8e4615b6e1feb575fe14cebb1a6077a54a7377f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 51b9cde672021a2862f06ff8e00785e62ed7bf48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.34

(cherry picked from commit 42eb276cda3f1ecc15f7899284bab2b46b53bd77)

Mon May 24 09:12:43 2021 +0000
Original commit date: Mon May 24 09:12:43 2021 +0000
Original commit hash: 4a52fe045ad8c0730bdf051c3b07eb1fee7ad0c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a706264e82ad6300d01c5b6c6bb70a5a77c1e13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J1][Cobalt]Failed to verify all policy defaults in BIOS build matches
 --Fixed Policy default mismatch for IpuLaneUsed, CsiSpeed , PcieRootPortClockReqMsgEnable, SaGv

Hsd-es-id: 16013290676
Original commit date: Fri Apr 23 23:20:11 2021 +0530
Change-Id: Ic23c2d261edc57f1ae92916a02660c05d5848c00
Original commit hash: 85739a738bac3f0780e8908420a9a04bd223d3ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiSaInitFruLib/PeiSaInitFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IncludePrivate/Library/PeiSaInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf

================================================================================ 
Commit: 4108468dbccf95b955ce2f8d65fa0a965bc033f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][C0] - Can't enter Loopback.Active State via "Recovery" state at any speed

Hsd-es-id: 16013372554
Original commit date: Fri May 21 12:22:40 2021 +0530
Change-Id: I7c7f9ece70b515fe90a6c1172b4da8261ef4fb98
Original commit hash: 90bc18186bff7c9abb7a295002976a59ec6828cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: ee3f269236fdebee34f54de8931d2bb039075884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]AECR1G3.DCDCCTDT should be set to 0 for PCIe

Programming DCDCCTDT to 0 as per request.

Hsd-es-id: 1509224462
Original commit date: Fri May 21 21:28:39 2021 -0700
Change-Id: I5d4f60bed4d4b1c638ea964fdf1c366020e92fd8
Original commit hash: 06bc1c33b61706d94f4b3dfbe8b596242609f7b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b0dfef440b33c9ecf279143a76608fd5bbe30e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon May 24 01:40:14 2021 -0700
Change-Id: I13b1df289cebd76d490c8ec328a49811158f50fe
Original commit hash: 00e8c923cbc80d104c492b695936f4c776b5993b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 509689614355439ecaec3b5fa1609761caeadfce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.33

(cherry picked from commit f1c67b0ff0cc543d16b2c57db1cb3ad3116c10bb)

Mon May 24 07:37:30 2021 +0000
Original commit date: Mon May 24 07:37:30 2021 +0000
Original commit hash: 4e5b917f18676d452f23afb6278ba7c68af00b1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fbf8f6f9a51bac04442b3ed8d221b9531b5fe61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:16 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLibFsp: Locate EnableDmaBuffer PPI

Locate EnableDmaBuffer PPI for VTD_CONFIG in UpdatePeiSaPolicyPreMem().

Hsd-es-id: 22012646576
Original commit date: Fri Apr 16 17:25:30 2021 +0800
Change-Id: I9340c271a137b48aa32e7388795dd8890b90ed9a
Original commit hash: a1b9150965c0d942a731b18595ea8adaba16191f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 5725afec880f9ae525f06c0a14805ded3a0df25a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:14 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Vtd: Add VTd Enable DMA Buffer PPI

The PPI is used to enable DMA buffer.
If DMA buffer is enabled by this PPI, it will not be enabled
 in SiInitDonePpiNotifyCallback() or EndOfPeiPpiNotifyCallback() again.

Hsd-es-id: 22012646576
Original commit date: Wed Mar 24 17:09:47 2021 +0800
Change-Id: Ibcbee20f9c99a2ac8ba8b264dd77ded10b1fc3bb
Original commit hash: 4d065b2b6023dfade175444717c97cbaeb75ef64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf
AlderLakePlatSamplePkg/Include/Ppi/VtdEnableDmaBufferPpi.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e9e10c13bae6016fc71d7de03e39419cb0013824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:11 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLib: Align VT-d Si RC code to enable DMA buffer per FSP readiness seamlessly

Platforms affected: ADL, RPL

Changes:
1. Merged VtdInit and VtdLateInit into one function.
2. VtdPmrInfoHob is installed in MemoryInit function when memory map is created.
3. Added new field to VTD_CONFIG: EnableDmaBuffer, which keeps pointer to
   platform function enabling DMA buffers for VT-d engines.
4. VtdEnableDmaBuffer calls added for all VT-d engines.
5. Minor cleanup.

Hsd-es-id: 1508955432
Original commit date: Mon Mar 29 14:14:35 2021 +0200
Change-Id: Ifba2168aa47224fe8354aa08d9f56338c8cd91ea
Original commit hash: 149b3e764545ee735cd76c3631f5b6b5d3389b01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/VtdInfo.h
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/PeiVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 66452e73be8d4086c8b3ad8d5d3f7639d523d491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:08 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL S/P] Add first RPL Platform VR POR file WW17_2021

BIOS must update VR Programming as per VR spec version(WW17_2021).

Hsd-es-id: 16013252737
Original commit date: Thu May 13 13:04:47 2021 +0800
Change-Id: I6291251fd67381025661f50b98e59a20e5991492
Original commit hash: 652ea5dd853a33b0d1a90631999c1b5e50d018f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: fc84743e8eb3a7c163c59004e8b62fa12ef3fcd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:04 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS board porting cleanup

Hsd-es-id: 1509091624
Original commit date: Sun May 23 23:02:49 2021 +0800
Change-Id: I684928b54ed142e3fc62c0b9c9465c9dea3cb276
Original commit hash: 747ea6d82c53651eec8120b7dfb46f54b7ec8848

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 21db6a19bf071f4075cfa0902e9713c2d7e2617d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 17 20:13:01 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon May 31 04:19:34 2021 -0700
Original commit date: Mon May 31 04:19:34 2021 -0700
Original commit hash: 55edf91aa44d8e0e335dc7d1f3992eecd86a356b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
