// Seed: 1023893531
module module_0 (
    input wire id_0,
    output uwire id_1,
    input tri id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply0 id_9,
    output wand id_10,
    output supply0 id_11,
    input tri0 id_12,
    input wor id_13
);
  assign id_8 = -1 + -1;
  id_15 :
  assert property (@(posedge id_6) 1)
  else;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1,
    input  wire id_2
);
  parameter id_4 = 1;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_11 = 0;
endmodule
