SYNC_INST SIMD, START, EXEC, 0, 22, 108
DTYPE_CFG 32FXP, 16, 16, 16
LD_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
LD_CONFIG_BASE_ADDR MSB, VMEM1, 0, 0
LD_CONFIG_BASE_ADDR LSB, VMEM2, 0, 0
LD_CONFIG_BASE_ADDR MSB, VMEM2, 0, 0
ST_CONFIG_BASE_ADDR LSB, VMEM1, 0, 0
ST_CONFIG_BASE_ADDR MSB, VMEM1, 0, 0
LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 0, 8
LD_CONFIG_BASE_LOOP_ITER 0, VMEM2, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 0, 0
LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 0, 8
ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 0, 0
ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 0, 0
ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 0, 8
	LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 1, 0
	LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 1, 64
	LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 1, 0
	LD_CONFIG_BASE_LOOP_ITER 0, VMEM2, 1, 0
	LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 1, 64
	LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 1, 0
	ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 1, 0
	ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 1, 64
	ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 1, 0
		LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 2, 8
		LD_CONFIG_BASE_LOOP_ITER 0, VMEM2, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 2, 0
		LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 2, 8
		ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 2, 0
		ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 2, 0
		ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 2, 8
			LD_CONFIG_BASE_LOOP_ITER 0, VMEM1, 3, 31
			LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 3, 128
			LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 3, 0
			LD_CONFIG_BASE_LOOP_ITER 0, VMEM2, 3, 31
			LD_CONFIG_BASE_LOOP_STRIDE LSB, VMEM2, 3, 128
			LD_CONFIG_BASE_LOOP_STRIDE MSB, VMEM2, 3, 0
			ST_CONFIG_BASE_LOOP_ITER 0, VMEM1, 3, 31
			ST_CONFIG_BASE_LOOP_STRIDE LSB, VMEM1, 3, 128
			ST_CONFIG_BASE_LOOP_STRIDE MSB, VMEM1, 3, 0
				LD_CONFIG_TILE_ADDR LSB, VMEM2, 0, 0
				LD_CONFIG_TILE_ADDR MSB, VMEM2, 0, 0
				LD_CONFIG_TILE_LOOP_ITER 0, VMEM2, 9, 127
				LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 9, 4096
				LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 9, 0
					LD_CONFIG_TILE_LOOP_ITER 0, VMEM2, 10, 0
					LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM2, 10, 128
					LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM2, 10, 0
								LD_START 0, VMEM2, 31, 8
				NOP 0, 0, 0, 0, 0, 0
				LD_CONFIG_TILE_ADDR LSB, VMEM1, 0, 0
				LD_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
				LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 8, 127
				LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 8, 4096
				LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 8, 0
					LD_CONFIG_TILE_LOOP_ITER 0, VMEM1, 9, 0
					LD_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 9, 128
					LD_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 9, 0
								LD_START 0, VMEM1, 31, 8
				NOP 0, 0, 0, 0, 0, 0
				BASE_SIGN_EXT VMEM1, 0, 0
				STRIDE_SIGN_EXT VMEM1, 0, 256
				BASE_SIGN_EXT VMEM1, 1, 0
				STRIDE_SIGN_EXT VMEM1, 1, 1
				BASE_SIGN_EXT VMEM1, 2, 0
				STRIDE_SIGN_EXT VMEM1, 2, 2
				BASE_SIGN_EXT VMEM1, 3, 0
				STRIDE_SIGN_EXT VMEM1, 3, 1
				BASE_SIGN_EXT VMEM2, 0, 0
				STRIDE_SIGN_EXT VMEM2, 0, 256
				BASE_SIGN_EXT VMEM2, 1, 0
				STRIDE_SIGN_EXT VMEM2, 1, 1
				BASE_SIGN_EXT VMEM2, 2, 0
				STRIDE_SIGN_EXT VMEM2, 2, 2
				BASE_SIGN_EXT VMEM2, 3, 0
				STRIDE_SIGN_EXT VMEM2, 3, 1
				BASE_SIGN_EXT VMEM1, 4, 256
				STRIDE_SIGN_EXT VMEM1, 4, 256
				BASE_SIGN_EXT VMEM1, 5, 256
				STRIDE_SIGN_EXT VMEM1, 5, 1
				BASE_SIGN_EXT VMEM1, 6, 256
				STRIDE_SIGN_EXT VMEM1, 6, 2
				BASE_SIGN_EXT VMEM1, 7, 256
				STRIDE_SIGN_EXT VMEM1, 7, 1
				SET_ITER 0, 0, 1
				SET_INDEX VMEM1, 4, VMEM1, 0, VMEM2, 0
					SET_ITER 1, 0, 1
					SET_INDEX VMEM1, 5, VMEM1, 1, VMEM2, 1
						SET_ITER 2, 0, 128
						SET_INDEX VMEM1, 6, VMEM1, 2, VMEM2, 2
							SET_ITER 3, 0, 2
							SET_INDEX VMEM1, 7, VMEM1, 3, VMEM2, 3
								SET_INST 1, 0, 1
								ADD VMEM1, 1, VMEM1, 0, VMEM2, 0
				ST_CONFIG_TILE_ADDR LSB, VMEM1, 0, 256
				ST_CONFIG_TILE_ADDR MSB, VMEM1, 0, 0
				ST_CONFIG_TILE_LOOP_ITER 0, VMEM1, 8, 127
				ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 8, 4096
				ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 8, 0
					ST_CONFIG_TILE_LOOP_ITER 0, VMEM1, 9, 0
					ST_CONFIG_TILE_LOOP_STRIDE LSB, VMEM1, 9, 128
					ST_CONFIG_TILE_LOOP_STRIDE MSB, VMEM1, 9, 0
								ST_START 0, VMEM1, 31, 8
				NOP 0, 0, 0, 0, 0, 0
SYNC_INST SIMD, END, EXEC, 0, 22, 0
SET_BASE_ADDR LOW, IMEM, IBUF, 0, 0
SET_BASE_ADDR HIGH, IMEM, IBUF, 0, 0
LD_ST LD, IMEM, IBUF, 0, 65
BLOCK_END 0