ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM9_Init,"ax",%progbits
  21              		.align	1
  22              		.p2align 2,,3
  23              		.global	MX_TIM9_Init
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	MX_TIM9_Init:
  29              	.LFB133:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim9;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM9 init function */
ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 2


  30:Core/Src/tim.c **** void MX_TIM9_Init(void)
  31:Core/Src/tim.c **** {
  30              		.loc 1 31 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  34              		.loc 1 37 3 view .LVU1
  31:Core/Src/tim.c **** 
  35              		.loc 1 31 1 is_stmt 0 view .LVU2
  36 0000 00B5     		push	{lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 14, -4
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 1 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 1 */
  42:Core/Src/tim.c ****   htim9.Instance = TIM9;
  40              		.loc 1 42 18 view .LVU3
  41 0002 1348     		ldr	r0, .L14
  42 0004 1349     		ldr	r1, .L14+4
  43 0006 0160     		str	r1, [r0]
  43:Core/Src/tim.c ****   htim9.Init.Prescaler = 84-1;
  44              		.loc 1 43 24 view .LVU4
  45 0008 5322     		movs	r2, #83
  37:Core/Src/tim.c **** 
  46              		.loc 1 37 26 view .LVU5
  47 000a 0023     		movs	r3, #0
  31:Core/Src/tim.c **** 
  48              		.loc 1 31 1 view .LVU6
  49 000c 85B0     		sub	sp, sp, #20
  50              	.LCFI1:
  51              		.cfi_def_cfa_offset 24
  52              		.loc 1 43 24 view .LVU7
  53 000e 4260     		str	r2, [r0, #4]	@ unaligned
  54 0010 4FF6FF72 		movw	r2, #65535
  37:Core/Src/tim.c **** 
  55              		.loc 1 37 26 view .LVU8
  56 0014 CDE90033 		strd	r3, r3, [sp]
  57 0018 CDE90233 		strd	r3, r3, [sp, #8]
  42:Core/Src/tim.c ****   htim9.Init.Prescaler = 84-1;
  58              		.loc 1 42 3 is_stmt 1 view .LVU9
  59              		.loc 1 43 3 view .LVU10
  44:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 44 3 view .LVU11
  45:Core/Src/tim.c ****   htim9.Init.Period = 65535;
  61              		.loc 1 45 3 view .LVU12
  46:Core/Src/tim.c ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  62              		.loc 1 46 3 view .LVU13
  43:Core/Src/tim.c ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
  63              		.loc 1 43 24 is_stmt 0 view .LVU14
ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 3


  64 001c 8360     		str	r3, [r0, #8]	@ unaligned
  65 001e C260     		str	r2, [r0, #12]	@ unaligned
  66 0020 0361     		str	r3, [r0, #16]	@ unaligned
  47:Core/Src/tim.c ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  67              		.loc 1 47 3 is_stmt 1 view .LVU15
  68              		.loc 1 47 32 is_stmt 0 view .LVU16
  69 0022 8361     		str	r3, [r0, #24]
  48:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
  70              		.loc 1 48 3 is_stmt 1 view .LVU17
  71              		.loc 1 48 7 is_stmt 0 view .LVU18
  72 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
  73              	.LVL0:
  74              		.loc 1 48 6 view .LVU19
  75 0028 50B9     		cbnz	r0, .L12
  76              	.L2:
  49:Core/Src/tim.c ****   {
  50:Core/Src/tim.c ****     Error_Handler();
  51:Core/Src/tim.c ****   }
  52:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  77              		.loc 1 52 3 is_stmt 1 view .LVU20
  78              		.loc 1 52 34 is_stmt 0 view .LVU21
  79 002a 4FF48053 		mov	r3, #4096
  53:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
  80              		.loc 1 53 7 view .LVU22
  81 002e 0848     		ldr	r0, .L14
  52:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 52 34 view .LVU23
  83 0030 0093     		str	r3, [sp]
  84              		.loc 1 53 3 is_stmt 1 view .LVU24
  85              		.loc 1 53 7 is_stmt 0 view .LVU25
  86 0032 6946     		mov	r1, sp
  87 0034 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  88              	.LVL1:
  89              		.loc 1 53 6 view .LVU26
  90 0038 28B9     		cbnz	r0, .L13
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_Init 2 */
  58:Core/Src/tim.c **** 
  59:Core/Src/tim.c ****   /* USER CODE END TIM9_Init 2 */
  60:Core/Src/tim.c **** 
  61:Core/Src/tim.c **** }
  91              		.loc 1 61 1 view .LVU27
  92 003a 05B0     		add	sp, sp, #20
  93              	.LCFI2:
  94              		.cfi_remember_state
  95              		.cfi_def_cfa_offset 4
  96              		@ sp needed
  97 003c 5DF804FB 		ldr	pc, [sp], #4
  98              	.L12:
  99              	.LCFI3:
 100              		.cfi_restore_state
  50:Core/Src/tim.c ****   }
 101              		.loc 1 50 5 is_stmt 1 view .LVU28
 102 0040 FFF7FEFF 		bl	Error_Handler
 103              	.LVL2:
ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 4


 104 0044 F1E7     		b	.L2
 105              	.L13:
  55:Core/Src/tim.c ****   }
 106              		.loc 1 55 5 view .LVU29
 107 0046 FFF7FEFF 		bl	Error_Handler
 108              	.LVL3:
 109              		.loc 1 61 1 is_stmt 0 view .LVU30
 110 004a 05B0     		add	sp, sp, #20
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 4
 113              		@ sp needed
 114 004c 5DF804FB 		ldr	pc, [sp], #4
 115              	.L15:
 116              		.align	2
 117              	.L14:
 118 0050 00000000 		.word	htim9
 119 0054 00400140 		.word	1073823744
 120              		.cfi_endproc
 121              	.LFE133:
 123              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 124              		.align	1
 125              		.p2align 2,,3
 126              		.global	HAL_TIM_Base_MspInit
 127              		.syntax unified
 128              		.thumb
 129              		.thumb_func
 131              	HAL_TIM_Base_MspInit:
 132              	.LVL4:
 133              	.LFB134:
  62:Core/Src/tim.c **** 
  63:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  64:Core/Src/tim.c **** {
 134              		.loc 1 64 1 is_stmt 1 view -0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 8
 137              		@ frame_needed = 0, uses_anonymous_args = 0
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM9)
 138              		.loc 1 66 3 view .LVU32
 139              		.loc 1 66 5 is_stmt 0 view .LVU33
 140 0000 0E4B     		ldr	r3, .L22
 141 0002 0268     		ldr	r2, [r0]
 142 0004 9A42     		cmp	r2, r3
 143 0006 00D0     		beq	.L21
 144 0008 7047     		bx	lr
 145              	.L21:
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 0 */
  71:Core/Src/tim.c ****     /* TIM9 clock enable */
  72:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 146              		.loc 1 72 5 is_stmt 1 view .LVU34
 147              	.LBB2:
 148              		.loc 1 72 5 view .LVU35
 149              	.LBE2:
  64:Core/Src/tim.c **** 
ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 5


 150              		.loc 1 64 1 is_stmt 0 view .LVU36
 151 000a 00B5     		push	{lr}
 152              	.LCFI5:
 153              		.cfi_def_cfa_offset 4
 154              		.cfi_offset 14, -4
 155 000c 83B0     		sub	sp, sp, #12
 156              	.LCFI6:
 157              		.cfi_def_cfa_offset 16
 158              	.LBB3:
 159              		.loc 1 72 5 view .LVU37
 160 000e 0022     		movs	r2, #0
 161 0010 03F57843 		add	r3, r3, #63488
 162 0014 0192     		str	r2, [sp, #4]
 163              		.loc 1 72 5 is_stmt 1 view .LVU38
 164 0016 596C     		ldr	r1, [r3, #68]
 165 0018 41F48031 		orr	r1, r1, #65536
 166 001c 5964     		str	r1, [r3, #68]
 167              		.loc 1 72 5 view .LVU39
 168 001e 5B6C     		ldr	r3, [r3, #68]
 169 0020 03F48033 		and	r3, r3, #65536
 170 0024 0193     		str	r3, [sp, #4]
 171              		.loc 1 72 5 view .LVU40
 172              	.LBE3:
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****     /* TIM9 interrupt Init */
  75:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 173              		.loc 1 75 5 is_stmt 0 view .LVU41
 174 0026 1820     		movs	r0, #24
 175              	.LVL5:
 176              		.loc 1 75 5 view .LVU42
 177 0028 1146     		mov	r1, r2
 178              	.LBB4:
  72:Core/Src/tim.c **** 
 179              		.loc 1 72 5 view .LVU43
 180 002a 019B     		ldr	r3, [sp, #4]
 181              	.LBE4:
  72:Core/Src/tim.c **** 
 182              		.loc 1 72 5 is_stmt 1 view .LVU44
 183              		.loc 1 75 5 view .LVU45
 184 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 185              	.LVL6:
  76:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 186              		.loc 1 76 5 view .LVU46
 187 0030 1820     		movs	r0, #24
  77:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE END TIM9_MspInit 1 */
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c **** }
 188              		.loc 1 81 1 is_stmt 0 view .LVU47
 189 0032 03B0     		add	sp, sp, #12
 190              	.LCFI7:
 191              		.cfi_def_cfa_offset 4
 192              		@ sp needed
 193 0034 5DF804EB 		ldr	lr, [sp], #4
 194              	.LCFI8:
 195              		.cfi_restore 14
ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 6


 196              		.cfi_def_cfa_offset 0
  76:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 197              		.loc 1 76 5 view .LVU48
 198 0038 FFF7FEBF 		b	HAL_NVIC_EnableIRQ
 199              	.LVL7:
 200              	.L23:
 201              		.align	2
 202              	.L22:
 203 003c 00400140 		.word	1073823744
 204              		.cfi_endproc
 205              	.LFE134:
 207              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 208              		.align	1
 209              		.p2align 2,,3
 210              		.global	HAL_TIM_Base_MspDeInit
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	HAL_TIM_Base_MspDeInit:
 216              	.LVL8:
 217              	.LFB135:
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  84:Core/Src/tim.c **** {
 218              		.loc 1 84 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM9)
 223              		.loc 1 86 3 view .LVU50
 224              		.loc 1 86 5 is_stmt 0 view .LVU51
 225 0000 064B     		ldr	r3, .L27
 226 0002 0268     		ldr	r2, [r0]
 227 0004 9A42     		cmp	r2, r3
 228 0006 00D0     		beq	.L26
  87:Core/Src/tim.c ****   {
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 0 */
  91:Core/Src/tim.c ****     /* Peripheral clock disable */
  92:Core/Src/tim.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****     /* TIM9 interrupt Deinit */
  95:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_TIM9_IRQn);
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM9_MspDeInit 1 */
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c **** }
 229              		.loc 1 100 1 view .LVU52
 230 0008 7047     		bx	lr
 231              	.L26:
  92:Core/Src/tim.c **** 
 232              		.loc 1 92 5 is_stmt 1 view .LVU53
 233 000a 054A     		ldr	r2, .L27+4
ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 7


 234 000c 536C     		ldr	r3, [r2, #68]
 235 000e 23F48033 		bic	r3, r3, #65536
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 236              		.loc 1 95 5 is_stmt 0 view .LVU54
 237 0012 1820     		movs	r0, #24
 238              	.LVL9:
  92:Core/Src/tim.c **** 
 239              		.loc 1 92 5 view .LVU55
 240 0014 5364     		str	r3, [r2, #68]
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 241              		.loc 1 95 5 is_stmt 1 view .LVU56
 242 0016 FFF7FEBF 		b	HAL_NVIC_DisableIRQ
 243              	.LVL10:
 244              	.L28:
 245 001a 00BF     		.align	2
 246              	.L27:
 247 001c 00400140 		.word	1073823744
 248 0020 00380240 		.word	1073887232
 249              		.cfi_endproc
 250              	.LFE135:
 252              		.global	htim9
 253              		.section	.bss.htim9,"aw",%nobits
 254              		.align	3
 257              	htim9:
 258 0000 00000000 		.space	72
 258      00000000 
 258      00000000 
 258      00000000 
 258      00000000 
 259              		.text
 260              	.Letext0:
 261              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 262              		.file 3 "d:\\msys2\\mingw64\\arm-none-eabi\\include\\machine\\_default_types.h"
 263              		.file 4 "d:\\msys2\\mingw64\\arm-none-eabi\\include\\sys\\_stdint.h"
 264              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 265              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 266              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 267              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 268              		.file 9 "Core/Inc/tim.h"
 269              		.file 10 "Core/Inc/main.h"
ARM GAS  D:\MSYS2\tmp\ccqDxjaS.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
D:\MSYS2\tmp\ccqDxjaS.s:21     .text.MX_TIM9_Init:00000000 $t
D:\MSYS2\tmp\ccqDxjaS.s:28     .text.MX_TIM9_Init:00000000 MX_TIM9_Init
D:\MSYS2\tmp\ccqDxjaS.s:118    .text.MX_TIM9_Init:00000050 $d
D:\MSYS2\tmp\ccqDxjaS.s:257    .bss.htim9:00000000 htim9
D:\MSYS2\tmp\ccqDxjaS.s:124    .text.HAL_TIM_Base_MspInit:00000000 $t
D:\MSYS2\tmp\ccqDxjaS.s:131    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
D:\MSYS2\tmp\ccqDxjaS.s:203    .text.HAL_TIM_Base_MspInit:0000003c $d
D:\MSYS2\tmp\ccqDxjaS.s:208    .text.HAL_TIM_Base_MspDeInit:00000000 $t
D:\MSYS2\tmp\ccqDxjaS.s:215    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
D:\MSYS2\tmp\ccqDxjaS.s:247    .text.HAL_TIM_Base_MspDeInit:0000001c $d
D:\MSYS2\tmp\ccqDxjaS.s:254    .bss.htim9:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
