read -sv run_verilog_mid/adder_32b_10_82_2a69daa9a32881491ecd9b7001bb44ca.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_82_2a69daa9a32881491ecd9b7001bb44ca_yosys.v
