git clone --depth 1 --no-tags https://github.com/s1410932002/BCD_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/488544301
git clone --depth 1 --no-tags https://github.com/benginow/verilog_gpu.git f:/verilog_sva_gh_scraper/data/full_repos/489779362
git clone --depth 1 --no-tags https://github.com/rosmarinocc/FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/491104976
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipF.git f:/verilog_sva_gh_scraper/data/full_repos/490863374
git clone --depth 1 --no-tags https://github.com/yyu233/Dual_Core_ML_Accelerator_for_Attention_Mechanism.git f:/verilog_sva_gh_scraper/data/full_repos/490102065
git clone --depth 1 --no-tags https://github.com/jake-ke/caravel_fast_ann_fieldious.git f:/verilog_sva_gh_scraper/data/full_repos/490203627
git clone --depth 1 --no-tags https://github.com/pransin/CompArch-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/491770205
git clone --depth 1 --no-tags https://github.com/Ahmed0100/booth_multiplier_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492418553
git clone --depth 1 --no-tags https://github.com/MARTIAN-LY/MartianMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/492462267
git clone --depth 1 --no-tags https://github.com/OmarNashat01/AES-Encryption-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/490355749
git clone --depth 1 --no-tags https://github.com/AmrMaged-H/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/490054677
git clone --depth 1 --no-tags https://github.com/itissalma/FPGA_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/491178173
git clone --depth 1 --no-tags https://github.com/Rentao-Wan/snake.git f:/verilog_sva_gh_scraper/data/full_repos/490521242
git clone --depth 1 --no-tags https://github.com/Abhiram0908/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/490659726
git clone --depth 1 --no-tags https://github.com/shbz1998/8-BIT-COUNTER-and-AASD.git f:/verilog_sva_gh_scraper/data/full_repos/488028871
git clone --depth 1 --no-tags https://github.com/abedk21/Functional-Hardware-Verification-Project.git f:/verilog_sva_gh_scraper/data/full_repos/488031879
git clone --depth 1 --no-tags https://github.com/Vickyy2525/Lab.git f:/verilog_sva_gh_scraper/data/full_repos/492098646
git clone --depth 1 --no-tags https://github.com/Nick24-fake/handshakes.git f:/verilog_sva_gh_scraper/data/full_repos/492691949
git clone --depth 1 --no-tags https://github.com/dev001hajipro/tang_primer_sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/489566493
git clone --depth 1 --no-tags https://github.com/mohamedibrahem399/Chipions-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/490031044
git clone --depth 1 --no-tags https://github.com/L-Aromatario/Frequency-generator.git f:/verilog_sva_gh_scraper/data/full_repos/490728472
git clone --depth 1 --no-tags https://github.com/DylanCoon99/CMPEN-331-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/490424763
git clone --depth 1 --no-tags https://github.com/vigneshi5617/Verilog_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/492804491
git clone --depth 1 --no-tags https://github.com/s1410932004/hw5.git f:/verilog_sva_gh_scraper/data/full_repos/494120438
git clone --depth 1 --no-tags https://github.com/frankie55688/kiwi.git f:/verilog_sva_gh_scraper/data/full_repos/494139725
git clone --depth 1 --no-tags https://github.com/GGN-2015/MIPS-Lite4-Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/493138433
git clone --depth 1 --no-tags https://github.com/Ward-KUL/KUL-DS-final.git f:/verilog_sva_gh_scraper/data/full_repos/487903004
git clone --depth 1 --no-tags https://github.com/handsomeboy777/bcd_up_counter.git f:/verilog_sva_gh_scraper/data/full_repos/487671667
git clone --depth 1 --no-tags https://github.com/andiconi/LTC2668-LTC2494.git f:/verilog_sva_gh_scraper/data/full_repos/488428927
git clone --depth 1 --no-tags https://github.com/hggmarks/microwave-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/488835089
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/488806102
git clone --depth 1 --no-tags https://github.com/Avvco/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/488964817
git clone --depth 1 --no-tags https://github.com/Wwtfly89/seven_segment.git f:/verilog_sva_gh_scraper/data/full_repos/488621546
git clone --depth 1 --no-tags https://github.com/s1410932049/HW4.git f:/verilog_sva_gh_scraper/data/full_repos/489206900
git clone --depth 1 --no-tags https://github.com/ChengHanYeh/hw4.git f:/verilog_sva_gh_scraper/data/full_repos/489180134
git clone --depth 1 --no-tags https://github.com/ujjainidas/Brobot.git f:/verilog_sva_gh_scraper/data/full_repos/489550913
git clone --depth 1 --no-tags https://github.com/HornedHeck/Mithril_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/493695400
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/Example_code.git f:/verilog_sva_gh_scraper/data/full_repos/493196143
git clone --depth 1 --no-tags https://github.com/antroseco/gb3.git f:/verilog_sva_gh_scraper/data/full_repos/493212017
git clone --depth 1 --no-tags https://github.com/grifatron/CompArchFinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/488729174
git clone --depth 1 --no-tags https://github.com/Torney32/CALab9.git f:/verilog_sva_gh_scraper/data/full_repos/488034166
git clone --depth 1 --no-tags https://github.com/BurakYildrm/Mini-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/487879241
git clone --depth 1 --no-tags https://github.com/2021H1400158p/Moore-Machine-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/487789106
git clone --depth 1 --no-tags https://github.com/luiscarlos63/riscv_group8.git f:/verilog_sva_gh_scraper/data/full_repos/488955140
git clone --depth 1 --no-tags https://github.com/Nagaraja-Sekhar/Design-of-Error-Compensation-MAC-unit-for-low-voltage-DNN-accelerators.git f:/verilog_sva_gh_scraper/data/full_repos/489647509
git clone --depth 1 --no-tags https://github.com/anonymized-compositional-verification/ICCAD22_submission.git f:/verilog_sva_gh_scraper/data/full_repos/489508531
git clone --depth 1 --no-tags https://github.com/Ahmed0100/imageInversion_soc_microblaze.git f:/verilog_sva_gh_scraper/data/full_repos/490263095
git clone --depth 1 --no-tags https://github.com/quardinlyttle/Quardin-Clock_divider.git f:/verilog_sva_gh_scraper/data/full_repos/491899301
git clone --depth 1 --no-tags https://github.com/karinsmguerrero/8-bit_RCAdder.git f:/verilog_sva_gh_scraper/data/full_repos/491214790
git clone --depth 1 --no-tags https://github.com/Ahmed0100/uart_soc_microblaze.git f:/verilog_sva_gh_scraper/data/full_repos/491248573
git clone --depth 1 --no-tags https://github.com/hitesh-anand/CS220_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/491499185
git clone --depth 1 --no-tags https://github.com/dylee0907/Labcode0907.git f:/verilog_sva_gh_scraper/data/full_repos/491236321
git clone --depth 1 --no-tags https://github.com/SamuelOliveira14/Multi-cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/492320830
git clone --depth 1 --no-tags https://github.com/minexo79/TianXuanVerilogCourse.git f:/verilog_sva_gh_scraper/data/full_repos/492506548
git clone --depth 1 --no-tags https://github.com/Ahmed0100/fir_filters_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/492483329
git clone --depth 1 --no-tags https://github.com/Shingo8843/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/492360141
git clone --depth 1 --no-tags https://github.com/BambooWhispering/FPGA-mean_filter.git f:/verilog_sva_gh_scraper/data/full_repos/492145967
git clone --depth 1 --no-tags https://github.com/Ali-Sabir2/Example_Code_Workshop-.git f:/verilog_sva_gh_scraper/data/full_repos/493197872
git clone --depth 1 --no-tags https://github.com/sandeep260301/Alarm-clk-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/493568251
git clone --depth 1 --no-tags https://github.com/ramkumarravi49/Tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/492838355
git clone --depth 1 --no-tags https://github.com/aGeb1/ECE251-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/492533088
git clone --depth 1 --no-tags https://github.com/DanielSantiagoRobayo/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/493851202
git clone --depth 1 --no-tags https://github.com/01fe21mve007/Advance-digital-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/494018330
git clone --depth 1 --no-tags https://github.com/LIAOGUAN-WEI/Pseudo-Random-Pattern-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/494070406
git clone --depth 1 --no-tags https://github.com/CJS1224/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/493881003
git clone --depth 1 --no-tags https://github.com/tucanae47/wrapped_etpu.git f:/verilog_sva_gh_scraper/data/full_repos/490013975
git clone --depth 1 --no-tags https://github.com/zafarali-rs/MPW1_fcb_jtag_subsystem.git f:/verilog_sva_gh_scraper/data/full_repos/490237856
git clone --depth 1 --no-tags https://github.com/joeljvarghese/cocotb.git f:/verilog_sva_gh_scraper/data/full_repos/494102358
git clone --depth 1 --no-tags https://github.com/harshitjain17/5-Staged-CPU-with-Pipelining-Forwarding.git f:/verilog_sva_gh_scraper/data/full_repos/489462235
git clone --depth 1 --no-tags https://github.com/arefin-abeed-216485435/Verilog-Reaction-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/492363527
git clone --depth 1 --no-tags https://github.com/Lumonde-software/share.git f:/verilog_sva_gh_scraper/data/full_repos/492471969
git clone --depth 1 --no-tags https://github.com/yifeis7/UIUC-ECE-385.git f:/verilog_sva_gh_scraper/data/full_repos/492991229
git clone --depth 1 --no-tags https://github.com/ShreedeviAngadi/adld_codes.git f:/verilog_sva_gh_scraper/data/full_repos/493170991
git clone --depth 1 --no-tags https://github.com/yasnakateb/ChiselProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/493226907
git clone --depth 1 --no-tags https://github.com/sgauthamr2001/EE2003-Computer-Organisation.git f:/verilog_sva_gh_scraper/data/full_repos/493217337
git clone --depth 1 --no-tags https://github.com/xunthi2710/AES_128_DoAn.git f:/verilog_sva_gh_scraper/data/full_repos/493694849
git clone --depth 1 --no-tags https://github.com/bradcarthew1/EEE4120F_YODA_Group6.git f:/verilog_sva_gh_scraper/data/full_repos/492804614
git clone --depth 1 --no-tags https://github.com/tmg931/SARADC.git f:/verilog_sva_gh_scraper/data/full_repos/492956291
git clone --depth 1 --no-tags https://github.com/richardhkbrown/xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/492559634
git clone --depth 1 --no-tags https://github.com/Midorante/Pseudo_Random_Pattern_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/491869488
git clone --depth 1 --no-tags https://github.com/mliss26/mojo-microblaze-mcs.git f:/verilog_sva_gh_scraper/data/full_repos/494148647
git clone --depth 1 --no-tags https://github.com/ricardothadeu/Sistemas-Embarcados.git f:/verilog_sva_gh_scraper/data/full_repos/491759481
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/DCLab_final.git f:/verilog_sva_gh_scraper/data/full_repos/491408446
git clone --depth 1 --no-tags https://github.com/hellowoe23/my-class.git f:/verilog_sva_gh_scraper/data/full_repos/493153303
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/CompArch_Project.git f:/verilog_sva_gh_scraper/data/full_repos/487989605
git clone --depth 1 --no-tags https://github.com/mertcarabaci/BLG222E-Project1.git f:/verilog_sva_gh_scraper/data/full_repos/488312310
git clone --depth 1 --no-tags https://github.com/antonblaise/CAD-assignment-batch03.git f:/verilog_sva_gh_scraper/data/full_repos/490492655
git clone --depth 1 --no-tags https://github.com/CatMadSan/RISCV_MICROARQ.git f:/verilog_sva_gh_scraper/data/full_repos/490992492
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/soc4.git f:/verilog_sva_gh_scraper/data/full_repos/490865817
git clone --depth 1 --no-tags https://github.com/MORROWWW/Risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/491250023
git clone --depth 1 --no-tags https://github.com/QuyLe-Minh/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/489312310
git clone --depth 1 --no-tags https://github.com/Jason-Blanda/Lab-8.git f:/verilog_sva_gh_scraper/data/full_repos/489478089
git clone --depth 1 --no-tags https://github.com/saisrujanu/Cap_Project.git f:/verilog_sva_gh_scraper/data/full_repos/491197394
git clone --depth 1 --no-tags https://github.com/Suyash3006/Traffic_light_controller_Verilog_HDL_design_.git f:/verilog_sva_gh_scraper/data/full_repos/489296637
git clone --depth 1 --no-tags https://github.com/noelsmithd/EE275_MAC.git f:/verilog_sva_gh_scraper/data/full_repos/489587442
git clone --depth 1 --no-tags https://github.com/kripanshukumar/ROUTER_1X3.git f:/verilog_sva_gh_scraper/data/full_repos/492825128
git clone --depth 1 --no-tags https://github.com/RuralBrick/FPGA_Parking_Meter.git f:/verilog_sva_gh_scraper/data/full_repos/493031594
git clone --depth 1 --no-tags https://github.com/ResilientSpring/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/487713333
git clone --depth 1 --no-tags https://github.com/Chengsong-Fu/EMD.git f:/verilog_sva_gh_scraper/data/full_repos/488559840
git clone --depth 1 --no-tags https://github.com/archanakatariya/AHB_PROTOCOL_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/488171111
