--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 576685589 paths analyzed, 17381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.011ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346 (SLICE_X19Y10.D4), 372147 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.912ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.662 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X21Y5.A5       net (fanout=405)      4.536   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X21Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X19Y10.D4      net (fanout=20)       1.274   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X19Y10.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346
    -------------------------------------------------  ---------------------------
    Total                                     13.912ns (3.131ns logic, 10.781ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.905ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.662 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.379   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X21Y5.A5       net (fanout=405)      4.536   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X21Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X19Y10.D4      net (fanout=20)       1.274   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X19Y10.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346
    -------------------------------------------------  ---------------------------
    Total                                     13.905ns (3.124ns logic, 10.781ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.899ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.662 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X21Y5.A5       net (fanout=405)      4.536   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X21Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X19Y10.D4      net (fanout=20)       1.274   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X19Y10.CLK     Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[1][23]_m_DataIn[23]_mux_15_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_346
    -------------------------------------------------  ---------------------------
    Total                                     13.899ns (3.118ns logic, 10.781ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11 (SLICE_X17Y8.D3), 372147 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.847ns (Levels of Logic = 9)
  Clock Path Skew:      -0.070ns (0.656 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X21Y5.A5       net (fanout=405)      4.536   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X21Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X17Y8.D3       net (fanout=20)       1.209   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X17Y8.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<11>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11
    -------------------------------------------------  ---------------------------
    Total                                     13.847ns (3.131ns logic, 10.716ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.840ns (Levels of Logic = 9)
  Clock Path Skew:      -0.070ns (0.656 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.379   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X21Y5.A5       net (fanout=405)      4.536   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X21Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X17Y8.D3       net (fanout=20)       1.209   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X17Y8.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<11>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11
    -------------------------------------------------  ---------------------------
    Total                                     13.840ns (3.124ns logic, 10.716ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.834ns (Levels of Logic = 9)
  Clock Path Skew:      -0.070ns (0.656 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X21Y5.A5       net (fanout=405)      4.536   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X21Y5.A        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<204>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_6
    SLICE_X17Y8.D3       net (fanout=20)       1.209   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>15
    SLICE_X17Y8.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<11>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT31
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_11
    -------------------------------------------------  ---------------------------
    Total                                     13.834ns (3.118ns logic, 10.716ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111 (SLICE_X2Y4.A5), 372147 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.837ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.707 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X13Y5.C6       net (fanout=405)      4.473   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y5.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<375>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X2Y4.A5        net (fanout=20)       1.243   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>13
    SLICE_X2Y4.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<115>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT71
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111
    -------------------------------------------------  ---------------------------
    Total                                     13.837ns (3.150ns logic, 10.687ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.707 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.274   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.379   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<4>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X13Y5.C6       net (fanout=405)      4.473   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y5.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<375>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X2Y4.A5        net (fanout=20)       1.243   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>13
    SLICE_X2Y4.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<115>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT71
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111
    -------------------------------------------------  ---------------------------
    Total                                     13.830ns (3.143ns logic, 10.687ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.824ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.707 - 0.726)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y51.DMUX     Tshcko                0.488   DDA_Partition_1/m_DDATimeBase<14>
                                                       DDA_Partition_1/m_DDATimeBase_12
    SLICE_X8Y47.A2       net (fanout=17)       1.322   DDA_Partition_1/m_DDATimeBase<12>
    SLICE_X8Y47.AMUX     Topaa                 0.370   RemoteIO_Partition_1/NBusStop/m_XmtDataIn_52
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<16>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_xor<18>
    SLICE_X12Y49.D2      net (fanout=13)       1.347   DDA_Partition_1/Controller/m_DDACountAddAdj<16>
    SLICE_X12Y49.COUT    Topcyd                0.261   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X12Y50.AMUX    Tcina                 0.212   LocalBusBridge_1/m_BusDataOut<4>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.B1      net (fanout=146)      1.438   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X18Y46.COUT    Topcyb                0.375   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X18Y47.AMUX    Tcina                 0.177   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X16Y47.A1      net (fanout=1)        0.855   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<8>
    SLICE_X16Y47.COUT    Topcya                0.386   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X16Y48.BMUX    Tcinb                 0.268   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>11
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>12_cy
    SLICE_X13Y5.C6       net (fanout=405)      4.473   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X13Y5.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<375>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X2Y4.A5        net (fanout=20)       1.243   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>13
    SLICE_X2Y4.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<115>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT71
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_111
    -------------------------------------------------  ---------------------------
    Total                                     13.824ns (3.137ns logic, 10.687ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA (SLICE_X20Y52.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.DQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3
    SLICE_X20Y52.D4      net (fanout=34)       0.267   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
    SLICE_X20Y52.CLK     Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.106ns logic, 0.267ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB (SLICE_X20Y52.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.DQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3
    SLICE_X20Y52.D4      net (fanout=34)       0.267   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
    SLICE_X20Y52.CLK     Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.106ns logic, 0.267ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC (SLICE_X20Y52.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.040 - 0.035)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y53.DQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3
    SLICE_X20Y52.D4      net (fanout=34)       0.267   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
    SLICE_X20Y52.CLK     Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.106ns logic, 0.267ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMA/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_RAMB/CLK
  Location pin: SLICE_X0Y12.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.011|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 576685589 paths, 0 nets, and 22380 connections

Design statistics:
   Minimum period:  14.011ns{1}   (Maximum frequency:  71.372MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 12:32:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



