0.7
2020.2
Nov 18 2020
09:47:47
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1614612929,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/agex_stage.v,,clk_wiz_0,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1614612928,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,1614912814,verilog,,,,,,,,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/agex_stage.v,1614909217,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/de_stage.v,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,AGEX_STAGE,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/de_stage.v,1614909217,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/fe_stage.v,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,DE_STAGE;SXT,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/fe_stage.v,1614909217,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/mem_stage.v,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,FE_STAGE,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/mem_stage.v,1614911345,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/project3_frame.v,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,MEM_STAGE,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/project3_frame.v,1614628123,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/stall_unit.v,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,project3_frame,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/stall_unit.v,1614627986,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,STALL_UNIT,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/tb_project3.v,1614628377,verilog,,,,tb_project3,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/wb_stage.v,1614481762,verilog,,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/tb_project3.v,Z:/Documents/Spring2021/CS3220/CS3220-Pipeline/Assignment3/Assignment3.srcs/sources_1/imports/assignment3_frame/VX_define.vh,WB_STAGE,,,../../../../Assignment3.gen/sources_1/ip/clk_wiz_0;../../../../Assignment3.srcs/sources_1/imports/assignment3_frame,,,,,
