Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Apr  3 23:46:37 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/salil/HDD/Work/ProgrammingModel/AES/timing_report_aes_gcm_128_input.txt
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

sw[0]
sw[10]
sw[11]
sw[12]
sw[13]
sw[14]
sw[15]
sw[1]
sw[2]
sw[3]
sw[4]
sw[5]
sw[6]
sw[7]
sw[8]
sw[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

an[0]
an[1]
an[2]
an[3]
seg[0]
seg[1]
seg[2]
seg[3]
seg[4]
seg[5]
seg[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.441        0.000                      0                  228        0.125        0.000                      0                  228        3.000        0.000                       0                   250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 21.739}     43.478          23.000          
  w_clkfbout_clk_wiz_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         6.441        0.000                      0                  228        0.125        0.000                      0                  228       21.239        0.000                       0                   246  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  w_clk_out_clk_wiz_gen                           
(none)                  w_clkfbout_clk_wiz_gen                          
(none)                                          w_clk_out_clk_wiz_gen   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b7__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b7__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[56]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[56]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[56]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[56]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[56]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[56]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[56]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[56]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b6__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b6__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b6__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[57]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[57]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[57]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[57]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[57]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[57]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[57]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[57]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b5__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b5__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b5__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[58]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[58]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[58]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[58]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[58]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[58]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[58]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[58]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b4__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b4__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b4__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[59]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[59]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[59]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[59]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[59]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[59]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[59]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[59]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b3__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b3__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b3__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[60]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[60]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[60]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[60]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[60]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[60]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[60]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[60]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b2__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b2__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b2__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[61]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[61]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[61]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[61]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[61]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[61]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[61]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[61]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b1__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b1__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b1__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[62]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[62]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[62]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[62]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[62]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[62]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[62]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[62]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.815ns  (logic 5.759ns (15.643%)  route 31.056ns (84.357%))
  Logic Levels:           39  (LUT3=5 LUT4=5 LUT5=5 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[0]_rep/Q
                         net (fo=105, unplaced)       1.066    -0.064    gcm_aes_instance/r_J_0_reg[0]_rep_n_0
                                                                      r  gcm_aes_instance/g2_b1__269/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.231 r  gcm_aes_instance/g2_b1__269/O
                         net (fo=1, unplaced)         0.000     0.231    gcm_aes_instance/g2_b1__269_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_25/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.476 r  gcm_aes_instance/g0_b0__122_i_25/O
                         net (fo=1, unplaced)         0.000     0.476    gcm_aes_instance/g0_b0__122_i_25_n_0
                                                                      r  gcm_aes_instance/g0_b0__122_i_11/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.580 r  gcm_aes_instance/g0_b0__122_i_11/O
                         net (fo=5, unplaced)         0.745     1.325    gcm_aes_instance/p_28_in613_in[1]
                                                                      r  gcm_aes_instance/g0_b0__132_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.319     1.644 r  gcm_aes_instance/g0_b0__132_i_2/O
                         net (fo=32, unplaced)        1.182     2.826    gcm_aes_instance/g0_b0__132_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__132/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.950 r  gcm_aes_instance/g2_b7__132/O
                         net (fo=1, unplaced)         0.902     3.852    gcm_aes_instance/g2_b7__132_n_0
                                                                      r  gcm_aes_instance/g0_b0__108_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.976 r  gcm_aes_instance/g0_b0__108_i_11/O
                         net (fo=11, unplaced)        1.157     5.133    gcm_aes_instance/p_9_in639_in[7]
                                                                      r  gcm_aes_instance/g0_b0__111_i_9/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.257 r  gcm_aes_instance/g0_b0__111_i_9/O
                         net (fo=1, unplaced)         0.449     5.706    gcm_aes_instance/g0_b0__111_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__111_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.830 r  gcm_aes_instance/g0_b0__111_i_2/O
                         net (fo=32, unplaced)        0.973     6.803    gcm_aes_instance/g0_b0__111_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__111/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.927 r  gcm_aes_instance/g3_b7__111/O
                         net (fo=1, unplaced)         0.902     7.829    gcm_aes_instance/g3_b7__111_n_0
                                                                      r  gcm_aes_instance/g0_b0__91_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.953 r  gcm_aes_instance/g0_b0__91_i_7/O
                         net (fo=11, unplaced)        1.157     9.110    gcm_aes_instance/p_16_in718_in[7]
                                                                      r  gcm_aes_instance/g0_b0__94_i_9/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.234 r  gcm_aes_instance/g0_b0__94_i_9/O
                         net (fo=1, unplaced)         0.449     9.683    gcm_aes_instance/g0_b0__94_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__94_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     9.807 r  gcm_aes_instance/g0_b0__94_i_2/O
                         net (fo=32, unplaced)        0.973    10.780    gcm_aes_instance/g0_b0__94_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__94/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    10.904 r  gcm_aes_instance/g2_b7__94/O
                         net (fo=1, unplaced)         0.902    11.806    gcm_aes_instance/g2_b7__94_n_0
                                                                      r  gcm_aes_instance/g0_b0__78_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.930 r  gcm_aes_instance/g0_b0__78_i_7/O
                         net (fo=11, unplaced)        1.157    13.087    gcm_aes_instance/p_19_in789_in[7]
                                                                      r  gcm_aes_instance/g0_b0__85_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    13.211 r  gcm_aes_instance/g0_b0__85_i_8/O
                         net (fo=1, unplaced)         0.449    13.660    gcm_aes_instance/g0_b0__85_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__85_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    13.784 r  gcm_aes_instance/g0_b0__85_i_2/O
                         net (fo=32, unplaced)        0.973    14.757    gcm_aes_instance/g0_b0__85_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__85/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.881 r  gcm_aes_instance/g2_b7__85/O
                         net (fo=1, unplaced)         0.902    15.783    gcm_aes_instance/g2_b7__85_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.907 r  gcm_aes_instance/g0_b0__60_i_7/O
                         net (fo=11, unplaced)        0.711    16.618    gcm_aes_instance/p_39_in841_in[7]
                                                                      r  gcm_aes_instance/g0_b0__60_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    16.742 r  gcm_aes_instance/g0_b0__60_i_12/O
                         net (fo=1, unplaced)         0.449    17.191    gcm_aes_instance/g0_b0__60_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__60_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    17.315 r  gcm_aes_instance/g0_b0__60_i_2/O
                         net (fo=32, unplaced)        0.973    18.288    gcm_aes_instance/g0_b0__60_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__60/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.412 r  gcm_aes_instance/g2_b7__60/O
                         net (fo=1, unplaced)         0.902    19.314    gcm_aes_instance/g2_b7__60_n_0
                                                                      r  gcm_aes_instance/g0_b0__52_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.438 r  gcm_aes_instance/g0_b0__52_i_7/O
                         net (fo=11, unplaced)        1.157    20.595    gcm_aes_instance/p_27_in927_in[7]
                                                                      r  gcm_aes_instance/g0_b0__55_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    20.719 r  gcm_aes_instance/g0_b0__55_i_7/O
                         net (fo=1, unplaced)         0.449    21.168    gcm_aes_instance/g0_b0__55_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__55_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    21.292 r  gcm_aes_instance/g0_b0__55_i_2/O
                         net (fo=32, unplaced)        0.973    22.265    gcm_aes_instance/g0_b0__55_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__55/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.389 r  gcm_aes_instance/g0_b7__55/O
                         net (fo=1, unplaced)         0.902    23.291    gcm_aes_instance/g0_b7__55_n_0
                                                                      r  gcm_aes_instance/g0_b0__35_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.415 r  gcm_aes_instance/g0_b0__35_i_7/O
                         net (fo=11, unplaced)        0.711    24.126    gcm_aes_instance/p_0_in942_in[7]
                                                                      r  gcm_aes_instance/g0_b0__38_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    24.250 r  gcm_aes_instance/g0_b0__38_i_7/O
                         net (fo=1, unplaced)         0.449    24.699    gcm_aes_instance/g0_b0__38_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__38_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    24.823 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=32, unplaced)        0.973    25.796    gcm_aes_instance/g0_b0__38_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__38/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    25.920 r  gcm_aes_instance/g1_b7__38/O
                         net (fo=1, unplaced)         0.902    26.822    gcm_aes_instance/g1_b7__38_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.946 r  gcm_aes_instance/g0_b0__13_i_8/O
                         net (fo=11, unplaced)        1.157    28.103    gcm_aes_instance/p_2_in1013_in[7]
                                                                      r  gcm_aes_instance/g0_b0__13_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    28.227 r  gcm_aes_instance/g0_b0__13_i_12/O
                         net (fo=1, unplaced)         0.449    28.676    gcm_aes_instance/g0_b0__13_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__13_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.800 r  gcm_aes_instance/g0_b0__13_i_2/O
                         net (fo=32, unplaced)        0.973    29.773    gcm_aes_instance/g0_b0__13_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.897 r  gcm_aes_instance/g0_b7__13/O
                         net (fo=1, unplaced)         0.902    30.799    gcm_aes_instance/g0_b7__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__3_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.923 r  gcm_aes_instance/g0_b0__3_i_7/O
                         net (fo=11, unplaced)        0.495    31.418    gcm_aes_instance/p_45_in1129_in[7]
                                                                      r  gcm_aes_instance/g0_b0__5_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.542 r  gcm_aes_instance/g0_b0__5_i_8/O
                         net (fo=1, unplaced)         1.111    32.653    gcm_aes_instance/g0_b0__5_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__5_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.777 r  gcm_aes_instance/g0_b0__5_i_2/O
                         net (fo=32, unplaced)        1.182    33.959    gcm_aes_instance/g0_b0__5_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b0__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    34.083 r  gcm_aes_instance/g2_b0__5/O
                         net (fo=1, unplaced)         0.449    34.532    gcm_aes_instance/g2_b0__5_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[63]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.656 r  gcm_aes_instance/r_cipher_text[63]_i_2/O
                         net (fo=1, unplaced)         0.449    35.105    gcm_aes_instance/r_cipher_text[63]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[63]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.229 r  gcm_aes_instance/r_cipher_text[63]_i_1/O
                         net (fo=1, unplaced)         0.000    35.229    gcm_aes_instance/r_cipher_text[63]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[63]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[63]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.229    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.650ns  (logic 5.759ns (15.713%)  route 30.891ns (84.286%))
  Logic Levels:           39  (LUT3=5 LUT4=4 LUT5=6 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, unplaced)       1.067    -0.063    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
                                                                      r  gcm_aes_instance/g3_b1__260/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.232 r  gcm_aes_instance/g3_b1__260/O
                         net (fo=1, unplaced)         0.000     0.232    gcm_aes_instance/g3_b1__260_n_0
                                                                      r  gcm_aes_instance/g0_b0__125_i_41/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.477 r  gcm_aes_instance/g0_b0__125_i_41/O
                         net (fo=1, unplaced)         0.000     0.477    gcm_aes_instance/g0_b0__125_i_41_n_0
                                                                      r  gcm_aes_instance/g0_b0__125_i_15/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.581 r  gcm_aes_instance/g0_b0__125_i_15/O
                         net (fo=5, unplaced)         1.025     1.606    gcm_aes_instance/g0_b0__125_i_15_n_0
                                                                      r  gcm_aes_instance/g0_b0__134_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.319     1.925 r  gcm_aes_instance/g0_b0__134_i_2/O
                         net (fo=32, unplaced)        1.182     3.107    gcm_aes_instance/g0_b0__134_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__134/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.231 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, unplaced)         0.902     4.133    gcm_aes_instance/g2_b7__134_n_0
                                                                      r  gcm_aes_instance/g0_b0__109_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.257 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, unplaced)        1.157     5.414    gcm_aes_instance/p_2_in629_in[7]
                                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.538 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, unplaced)         0.449     5.987    gcm_aes_instance/g0_b0__109_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.111 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, unplaced)        0.973     7.084    gcm_aes_instance/g0_b0__109_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__109/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.208 r  gcm_aes_instance/g1_b7__109/O
                         net (fo=1, unplaced)         0.902     8.110    gcm_aes_instance/g1_b7__109_n_0
                                                                      r  gcm_aes_instance/g0_b0__97_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  gcm_aes_instance/g0_b0__97_i_7/O
                         net (fo=11, unplaced)        1.157     9.391    gcm_aes_instance/p_45_in745_in[7]
                                                                      r  gcm_aes_instance/g0_b0__100_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.515 r  gcm_aes_instance/g0_b0__100_i_8/O
                         net (fo=1, unplaced)         0.449     9.964    gcm_aes_instance/g0_b0__100_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__100_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    10.088 r  gcm_aes_instance/g0_b0__100_i_2/O
                         net (fo=32, unplaced)        0.973    11.061    gcm_aes_instance/g0_b0__100_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__100/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.185 r  gcm_aes_instance/g2_b7__100/O
                         net (fo=1, unplaced)         0.902    12.087    gcm_aes_instance/g2_b7__100_n_0
                                                                      r  gcm_aes_instance/g0_b0__76_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.211 r  gcm_aes_instance/g0_b0__76_i_7/O
                         net (fo=11, unplaced)        0.711    12.922    gcm_aes_instance/p_9_in767_in[7]
                                                                      r  gcm_aes_instance/g0_b0__76_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.046 r  gcm_aes_instance/g0_b0__76_i_12/O
                         net (fo=1, unplaced)         0.449    13.495    gcm_aes_instance/g0_b0__76_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__76_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.619 r  gcm_aes_instance/g0_b0__76_i_2/O
                         net (fo=32, unplaced)        0.973    14.592    gcm_aes_instance/g0_b0__76_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__76/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.716 r  gcm_aes_instance/g2_b7__76/O
                         net (fo=1, unplaced)         0.902    15.618    gcm_aes_instance/g2_b7__76_n_0
                                                                      r  gcm_aes_instance/g0_b0__68_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.742 r  gcm_aes_instance/g0_b0__68_i_7/O
                         net (fo=11, unplaced)        1.157    16.899    gcm_aes_instance/p_27_in863_in[7]
                                                                      r  gcm_aes_instance/g0_b0__71_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  gcm_aes_instance/g0_b0__71_i_7/O
                         net (fo=1, unplaced)         0.449    17.472    gcm_aes_instance/g0_b0__71_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__71_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    17.596 r  gcm_aes_instance/g0_b0__71_i_2/O
                         net (fo=32, unplaced)        0.973    18.569    gcm_aes_instance/g0_b0__71_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__71/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.693 r  gcm_aes_instance/g1_b7__71/O
                         net (fo=1, unplaced)         0.902    19.595    gcm_aes_instance/g1_b7__71_n_0
                                                                      r  gcm_aes_instance/g0_b0__51_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.719 r  gcm_aes_instance/g0_b0__51_i_7/O
                         net (fo=11, unplaced)        0.711    20.430    gcm_aes_instance/p_0_in878_in[7]
                                                                      r  gcm_aes_instance/g0_b0__54_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    20.554 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=1, unplaced)         0.449    21.003    gcm_aes_instance/g0_b0__54_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__54_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    21.127 r  gcm_aes_instance/g0_b0__54_i_2/O
                         net (fo=32, unplaced)        0.973    22.100    gcm_aes_instance/g0_b0__54_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__54/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  gcm_aes_instance/g3_b7__54/O
                         net (fo=1, unplaced)         0.902    23.126    gcm_aes_instance/g3_b7__54_n_0
                                                                      r  gcm_aes_instance/g0_b0__29_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.250 r  gcm_aes_instance/g0_b0__29_i_8/O
                         net (fo=11, unplaced)        1.157    24.407    gcm_aes_instance/p_2_in949_in[7]
                                                                      r  gcm_aes_instance/g0_b0__29_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    24.531 r  gcm_aes_instance/g0_b0__29_i_12/O
                         net (fo=1, unplaced)         0.449    24.980    gcm_aes_instance/g0_b0__29_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__29_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    25.104 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, unplaced)        0.973    26.077    gcm_aes_instance/g0_b0__29_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__29/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.201 r  gcm_aes_instance/g1_b7__29/O
                         net (fo=1, unplaced)         0.902    27.103    gcm_aes_instance/g1_b7__29_n_0
                                                                      r  gcm_aes_instance/g0_b0__17_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.227 r  gcm_aes_instance/g0_b0__17_i_7/O
                         net (fo=11, unplaced)        0.711    27.938    gcm_aes_instance/p_45_in1065_in[7]
                                                                      r  gcm_aes_instance/g0_b0__17_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    28.062 r  gcm_aes_instance/g0_b0__17_i_8/O
                         net (fo=1, unplaced)         0.449    28.511    gcm_aes_instance/g0_b0__17_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__17_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.635 r  gcm_aes_instance/g0_b0__17_i_2/O
                         net (fo=32, unplaced)        0.973    29.608    gcm_aes_instance/g0_b0__17_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__17/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.732 r  gcm_aes_instance/g2_b7__17/O
                         net (fo=1, unplaced)         0.902    30.634    gcm_aes_instance/g2_b7__17_n_0
                                                                      r  gcm_aes_instance/g0_b0__0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.758 r  gcm_aes_instance/g0_b0__0_i_7/O
                         net (fo=11, unplaced)        0.495    31.253    gcm_aes_instance/p_42_in1113_in[7]
                                                                      r  gcm_aes_instance/g0_b0__2_i_9/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.377 r  gcm_aes_instance/g0_b0__2_i_9/O
                         net (fo=1, unplaced)         1.111    32.488    gcm_aes_instance/g0_b0__2_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__2_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.612 r  gcm_aes_instance/g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182    33.794    gcm_aes_instance/g0_b0__2_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b7__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    33.918 r  gcm_aes_instance/g0_b7__2/O
                         net (fo=1, unplaced)         0.449    34.367    gcm_aes_instance/g0_b7__2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[88]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.491 r  gcm_aes_instance/r_cipher_text[88]_i_2/O
                         net (fo=1, unplaced)         0.449    34.940    gcm_aes_instance/r_cipher_text[88]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[88]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.064 r  gcm_aes_instance/r_cipher_text[88]_i_1/O
                         net (fo=1, unplaced)         0.000    35.064    gcm_aes_instance/r_cipher_text[88]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[88]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[88]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.064    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_J_0_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            gcm_aes_instance/r_cipher_text_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (w_clk_out_clk_wiz_gen rise@43.478ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        36.650ns  (logic 5.759ns (15.713%)  route 30.891ns (84.286%))
  Logic Levels:           39  (LUT3=5 LUT4=4 LUT5=6 LUT6=22 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 41.217 - 43.478 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_J_0_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_J_0_reg[1]_rep__0/Q
                         net (fo=112, unplaced)       1.067    -0.063    gcm_aes_instance/r_J_0_reg[1]_rep__0_n_0
                                                                      r  gcm_aes_instance/g3_b1__260/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.232 r  gcm_aes_instance/g3_b1__260/O
                         net (fo=1, unplaced)         0.000     0.232    gcm_aes_instance/g3_b1__260_n_0
                                                                      r  gcm_aes_instance/g0_b0__125_i_41/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.477 r  gcm_aes_instance/g0_b0__125_i_41/O
                         net (fo=1, unplaced)         0.000     0.477    gcm_aes_instance/g0_b0__125_i_41_n_0
                                                                      r  gcm_aes_instance/g0_b0__125_i_15/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.581 r  gcm_aes_instance/g0_b0__125_i_15/O
                         net (fo=5, unplaced)         1.025     1.606    gcm_aes_instance/g0_b0__125_i_15_n_0
                                                                      r  gcm_aes_instance/g0_b0__134_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.319     1.925 r  gcm_aes_instance/g0_b0__134_i_2/O
                         net (fo=32, unplaced)        1.182     3.107    gcm_aes_instance/g0_b0__134_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__134/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.231 r  gcm_aes_instance/g2_b7__134/O
                         net (fo=1, unplaced)         0.902     4.133    gcm_aes_instance/g2_b7__134_n_0
                                                                      r  gcm_aes_instance/g0_b0__109_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.257 r  gcm_aes_instance/g0_b0__109_i_8/O
                         net (fo=11, unplaced)        1.157     5.414    gcm_aes_instance/p_2_in629_in[7]
                                                                      r  gcm_aes_instance/g0_b0__109_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.538 r  gcm_aes_instance/g0_b0__109_i_12/O
                         net (fo=1, unplaced)         0.449     5.987    gcm_aes_instance/g0_b0__109_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__109_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     6.111 r  gcm_aes_instance/g0_b0__109_i_2/O
                         net (fo=32, unplaced)        0.973     7.084    gcm_aes_instance/g0_b0__109_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__109/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.208 r  gcm_aes_instance/g1_b7__109/O
                         net (fo=1, unplaced)         0.902     8.110    gcm_aes_instance/g1_b7__109_n_0
                                                                      r  gcm_aes_instance/g0_b0__97_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.234 r  gcm_aes_instance/g0_b0__97_i_7/O
                         net (fo=11, unplaced)        1.157     9.391    gcm_aes_instance/p_45_in745_in[7]
                                                                      r  gcm_aes_instance/g0_b0__100_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     9.515 r  gcm_aes_instance/g0_b0__100_i_8/O
                         net (fo=1, unplaced)         0.449     9.964    gcm_aes_instance/g0_b0__100_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__100_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    10.088 r  gcm_aes_instance/g0_b0__100_i_2/O
                         net (fo=32, unplaced)        0.973    11.061    gcm_aes_instance/g0_b0__100_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__100/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.185 r  gcm_aes_instance/g2_b7__100/O
                         net (fo=1, unplaced)         0.902    12.087    gcm_aes_instance/g2_b7__100_n_0
                                                                      r  gcm_aes_instance/g0_b0__76_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.211 r  gcm_aes_instance/g0_b0__76_i_7/O
                         net (fo=11, unplaced)        0.711    12.922    gcm_aes_instance/p_9_in767_in[7]
                                                                      r  gcm_aes_instance/g0_b0__76_i_12/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    13.046 r  gcm_aes_instance/g0_b0__76_i_12/O
                         net (fo=1, unplaced)         0.449    13.495    gcm_aes_instance/g0_b0__76_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__76_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.619 r  gcm_aes_instance/g0_b0__76_i_2/O
                         net (fo=32, unplaced)        0.973    14.592    gcm_aes_instance/g0_b0__76_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__76/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.716 r  gcm_aes_instance/g2_b7__76/O
                         net (fo=1, unplaced)         0.902    15.618    gcm_aes_instance/g2_b7__76_n_0
                                                                      r  gcm_aes_instance/g0_b0__68_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.742 r  gcm_aes_instance/g0_b0__68_i_7/O
                         net (fo=11, unplaced)        1.157    16.899    gcm_aes_instance/p_27_in863_in[7]
                                                                      r  gcm_aes_instance/g0_b0__71_i_7/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.023 r  gcm_aes_instance/g0_b0__71_i_7/O
                         net (fo=1, unplaced)         0.449    17.472    gcm_aes_instance/g0_b0__71_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__71_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    17.596 r  gcm_aes_instance/g0_b0__71_i_2/O
                         net (fo=32, unplaced)        0.973    18.569    gcm_aes_instance/g0_b0__71_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__71/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.693 r  gcm_aes_instance/g1_b7__71/O
                         net (fo=1, unplaced)         0.902    19.595    gcm_aes_instance/g1_b7__71_n_0
                                                                      r  gcm_aes_instance/g0_b0__51_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    19.719 r  gcm_aes_instance/g0_b0__51_i_7/O
                         net (fo=11, unplaced)        0.711    20.430    gcm_aes_instance/p_0_in878_in[7]
                                                                      r  gcm_aes_instance/g0_b0__54_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.124    20.554 r  gcm_aes_instance/g0_b0__54_i_7/O
                         net (fo=1, unplaced)         0.449    21.003    gcm_aes_instance/g0_b0__54_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__54_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124    21.127 r  gcm_aes_instance/g0_b0__54_i_2/O
                         net (fo=32, unplaced)        0.973    22.100    gcm_aes_instance/g0_b0__54_i_2_n_0
                                                                      r  gcm_aes_instance/g3_b7__54/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  gcm_aes_instance/g3_b7__54/O
                         net (fo=1, unplaced)         0.902    23.126    gcm_aes_instance/g3_b7__54_n_0
                                                                      r  gcm_aes_instance/g0_b0__29_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    23.250 r  gcm_aes_instance/g0_b0__29_i_8/O
                         net (fo=11, unplaced)        1.157    24.407    gcm_aes_instance/p_2_in949_in[7]
                                                                      r  gcm_aes_instance/g0_b0__29_i_12/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    24.531 r  gcm_aes_instance/g0_b0__29_i_12/O
                         net (fo=1, unplaced)         0.449    24.980    gcm_aes_instance/g0_b0__29_i_12_n_0
                                                                      r  gcm_aes_instance/g0_b0__29_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    25.104 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=32, unplaced)        0.973    26.077    gcm_aes_instance/g0_b0__29_i_2_n_0
                                                                      r  gcm_aes_instance/g1_b7__29/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    26.201 r  gcm_aes_instance/g1_b7__29/O
                         net (fo=1, unplaced)         0.902    27.103    gcm_aes_instance/g1_b7__29_n_0
                                                                      r  gcm_aes_instance/g0_b0__17_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    27.227 r  gcm_aes_instance/g0_b0__17_i_7/O
                         net (fo=11, unplaced)        0.711    27.938    gcm_aes_instance/p_45_in1065_in[7]
                                                                      r  gcm_aes_instance/g0_b0__17_i_8/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    28.062 r  gcm_aes_instance/g0_b0__17_i_8/O
                         net (fo=1, unplaced)         0.449    28.511    gcm_aes_instance/g0_b0__17_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__17_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    28.635 r  gcm_aes_instance/g0_b0__17_i_2/O
                         net (fo=32, unplaced)        0.973    29.608    gcm_aes_instance/g0_b0__17_i_2_n_0
                                                                      r  gcm_aes_instance/g2_b7__17/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    29.732 r  gcm_aes_instance/g2_b7__17/O
                         net (fo=1, unplaced)         0.902    30.634    gcm_aes_instance/g2_b7__17_n_0
                                                                      r  gcm_aes_instance/g0_b0__0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    30.758 r  gcm_aes_instance/g0_b0__0_i_7/O
                         net (fo=11, unplaced)        0.495    31.253    gcm_aes_instance/p_42_in1113_in[7]
                                                                      r  gcm_aes_instance/g0_b0__2_i_9/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    31.377 r  gcm_aes_instance/g0_b0__2_i_9/O
                         net (fo=1, unplaced)         1.111    32.488    gcm_aes_instance/g0_b0__2_i_9_n_0
                                                                      r  gcm_aes_instance/g0_b0__2_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    32.612 r  gcm_aes_instance/g0_b0__2_i_2/O
                         net (fo=32, unplaced)        1.182    33.794    gcm_aes_instance/g0_b0__2_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b6__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    33.918 r  gcm_aes_instance/g0_b6__2/O
                         net (fo=1, unplaced)         0.449    34.367    gcm_aes_instance/g0_b6__2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[89]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    34.491 r  gcm_aes_instance/r_cipher_text[89]_i_2/O
                         net (fo=1, unplaced)         0.449    34.940    gcm_aes_instance/r_cipher_text[89]_i_2_n_0
                                                                      r  gcm_aes_instance/r_cipher_text[89]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    35.064 r  gcm_aes_instance/r_cipher_text[89]_i_1/O
                         net (fo=1, unplaced)         0.000    35.064    gcm_aes_instance/r_cipher_text[89]_i_1_n_0
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     43.478    43.478 r  
    W5                                                0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    44.866 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    45.305    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    39.928 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    40.687    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    40.778 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    41.217    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_cipher_text_reg[89]/C
                         clock pessimism              0.530    41.748    
                         clock uncertainty           -0.106    41.642    
                         FDRE (Setup_fdre_C_D)        0.029    41.671    gcm_aes_instance/r_cipher_text_reg[89]
  -------------------------------------------------------------------
                         required time                         41.671    
                         arrival time                         -35.064    
  -------------------------------------------------------------------
                         slack                                  6.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                                                                      r  u/clkdiv[8]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                                                                      r  u/clkdiv_reg[8]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[15]
                                                                      r  u/clkdiv[12]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_2_n_0
                                                                      r  u/clkdiv_reg[12]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[3]
                                                                      r  u/clkdiv[0]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_2_n_0
                                                                      r  u/clkdiv_reg[0]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[7]
                                                                      r  u/clkdiv[4]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_2_n_0
                                                                      r  u/clkdiv_reg[4]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[0]
                                                                      f  u/clkdiv[0]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_5_n_0
                                                                      r  u/clkdiv_reg[0]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[12]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[12]
                                                                      r  u/clkdiv[12]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_5_n_0
                                                                      r  u/clkdiv_reg[12]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[16]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[16]
                                                                      r  u/clkdiv[16]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[16]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[16]_i_5_n_0
                                                                      r  u/clkdiv_reg[16]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[4]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[4]
                                                                      r  u/clkdiv[4]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_5_n_0
                                                                      r  u/clkdiv_reg[4]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[8]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[8]
                                                                      r  u/clkdiv[8]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_5_n_0
                                                                      r  u/clkdiv_reg[8]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.537%)  route 0.143ns (36.463%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.143    -0.675    u/s[1]
                                                                      r  u/clkdiv[16]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.630 r  u/clkdiv[16]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.630    u/clkdiv[16]_i_2_n_0
                                                                      r  u/clkdiv_reg[16]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.567 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.567    u/clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         43.478      41.323               clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         43.478      42.229               clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         43.478      42.478               gcm_aes_instance/o_tag_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/r_J_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/r_J_0_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239               gcm_aes_instance/o_tag_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.955ns  (logic 4.437ns (63.787%)  route 2.519ns (36.213%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.782    -0.348    u/s[0]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.053 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     0.884    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[3]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     1.034 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.834    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.370 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.370    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 4.421ns (63.705%)  route 2.519ns (36.295%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.782    -0.348    u/s[0]
                                                                      r  u/a_to_g[6]_INST_0_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.053 f  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.937     0.884    u/a_to_g[6]_INST_0_i_1_n_0
                                                                      f  u/a_to_g[4]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     1.034 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.834    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.354 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.354    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 4.410ns (63.649%)  route 2.519ns (36.351%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.782    -0.348    u/s[0]
                                                                      r  u/a_to_g[6]_INST_0_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.053 f  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, unplaced)         0.937     0.884    u/a_to_g[6]_INST_0_i_3_n_0
                                                                      f  u/a_to_g[2]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.008 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.808    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.343 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.343    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.925ns  (logic 4.406ns (63.630%)  route 2.519ns (36.370%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.782    -0.348    u/s[0]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.053 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     0.884    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[6]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.008 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.808    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.340 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.340    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.405ns (63.624%)  route 2.519ns (36.376%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.782    -0.348    u/s[0]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.053 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     0.884    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[5]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     1.034 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.834    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.504     5.338 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.338    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 4.404ns (63.617%)  route 2.519ns (36.383%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.782    -0.348    u/s[0]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.053 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     0.884    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[1]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.008 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.808    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.337 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.337    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.386ns (63.520%)  route 2.519ns (36.480%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.782    -0.348    u/s[0]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.053 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     0.884    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[0]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.008 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.808    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.319 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.319    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.611ns  (logic 4.300ns (76.639%)  route 1.311ns (23.361%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.511    -0.619    u/s[0]
                                                                      r  u/an[2]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.321    -0.298 r  u/an[2]_INST_0/O
                         net (fo=1, unplaced)         0.800     0.502    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523     4.025 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.025    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 4.287ns (76.586%)  route 1.311ns (23.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.511    -0.619    u/s[1]
                                                                      f  u/an[3]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.321    -0.298 r  u/an[3]_INST_0/O
                         net (fo=1, unplaced)         0.800     0.502    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.510     4.012 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.012    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.591ns  (logic 4.280ns (76.555%)  route 1.311ns (23.445%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.511    -0.619    u/s[1]
                                                                      r  u/an[0]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.321    -0.298 r  u/an[0]_INST_0/O
                         net (fo=1, unplaced)         0.800     0.502    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         3.503     4.005 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.005    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.442ns (74.817%)  route 0.485ns (25.183%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[0]
                                                                      f  u/an[1]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.568 r  u/an[1]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.231    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.200     0.969 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.969    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.446ns (74.866%)  route 0.485ns (25.134%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[0]
                                                                      r  u/an[0]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.568 r  u/an[0]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.231    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     0.973 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.973    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.453ns (74.961%)  route 0.485ns (25.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[0]
                                                                      f  u/an[3]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.568 r  u/an[3]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.231    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.211     0.980 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.980    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.466ns (75.122%)  route 0.485ns (24.878%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/an[2]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.568 r  u/an[2]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.231    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     0.993 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.993    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.491ns (68.772%)  route 0.677ns (31.228%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/a_to_g[6]_INST_0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.571 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.191    -0.380    u/a_to_g[6]_INST_0_i_1_n_0
                                                                      r  u/a_to_g[5]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.046    -0.334 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, unplaced)         0.337     0.003    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.209 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.209    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.496ns (68.847%)  route 0.677ns (31.153%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/a_to_g[6]_INST_0_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.571 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, unplaced)         0.191    -0.380    u/a_to_g[6]_INST_0_i_3_n_0
                                                                      r  u/a_to_g[0]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    -0.335 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, unplaced)         0.337     0.002    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.214 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.214    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.506ns (68.991%)  route 0.677ns (31.009%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/a_to_g[6]_INST_0_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.571 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.191    -0.380    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[4]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.046    -0.334 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, unplaced)         0.337     0.003    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.224 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.224    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.514ns (69.107%)  route 0.677ns (30.893%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/a_to_g[6]_INST_0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.571 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.191    -0.380    u/a_to_g[6]_INST_0_i_1_n_0
                                                                      r  u/a_to_g[1]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    -0.335 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, unplaced)         0.337     0.002    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.232 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.232    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.516ns (69.139%)  route 0.677ns (30.861%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/a_to_g[6]_INST_0_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.571 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, unplaced)         0.191    -0.380    u/a_to_g[6]_INST_0_i_3_n_0
                                                                      r  u/a_to_g[6]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    -0.335 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, unplaced)         0.337     0.002    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.235 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.235    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.520ns (69.190%)  route 0.677ns (30.810%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/a_to_g[6]_INST_0_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.571 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.191    -0.380    u/a_to_g[6]_INST_0_i_1_n_0
                                                                      r  u/a_to_g[2]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    -0.335 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, unplaced)         0.337     0.002    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.238 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.238    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.029ns (4.511%)  route 0.614ns (95.489%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_instance/i_clk_in
    W5                                                                f  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    10.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      f  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.410     8.263 f  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.355     8.618    clk_gen_instance/w_clkfbout_clk_wiz_gen
                                                                      f  clk_gen_instance/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     8.647 f  clk_gen_instance/clkf_buf/O
                         net (fo=1, unplaced)         0.259     8.906    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
                         MMCME2_ADV                                   f  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.091ns (7.056%)  route 1.199ns (92.944%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clkfbout_clk_wiz_gen
                                                                      r  clk_gen_instance/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkf_buf/O
                         net (fo=1, unplaced)         0.439    -2.261    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
                         MMCME2_ADV                                   r  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  w_clk_out_clk_wiz_gen

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.268ns  (logic 1.469ns (64.745%)  route 0.800ns (35.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                                                                r  sw_IBUF[12]_inst/I
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.800     2.268    gcm_aes_instance/i_aad[1]
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[3]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.266ns  (logic 1.466ns (64.705%)  route 0.800ns (35.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.800     2.266    gcm_aes_instance/i_iv[5]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[5]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 1.464ns (64.669%)  route 0.800ns (35.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     2.264    gcm_aes_instance/i_aad[0]
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 1.464ns (64.669%)  route 0.800ns (35.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                                                               r  sw_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     2.264    gcm_aes_instance/i_iv[2]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.261ns  (logic 1.461ns (64.631%)  route 0.800ns (35.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                                                               r  sw_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     2.261    gcm_aes_instance/i_iv[1]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.259ns  (logic 1.459ns (64.592%)  route 0.800ns (35.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                                                               r  sw_IBUF[7]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.800     2.259    gcm_aes_instance/i_plain_text[1]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 1.458ns (64.577%)  route 0.800ns (35.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     2.258    gcm_aes_instance/i_plain_text[4]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.256ns  (logic 1.456ns (64.550%)  route 0.800ns (35.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.800     2.256    gcm_aes_instance/i_aad[4]
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.255ns  (logic 1.455ns (64.535%)  route 0.800ns (35.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     2.255    gcm_aes_instance/i_aad[3]
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.254ns  (logic 1.454ns (64.523%)  route 0.800ns (35.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     2.254    gcm_aes_instance/i_plain_text[2]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.217ns (39.124%)  route 0.337ns (60.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                                                               r  sw_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.554    gcm_aes_instance/i_iv[3]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.218ns (39.260%)  route 0.337ns (60.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                                                               r  sw_IBUF[6]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.337     0.555    gcm_aes_instance/i_plain_text[0]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.219ns (39.369%)  route 0.337ns (60.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                                                               r  sw_IBUF[4]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.556    gcm_aes_instance/i_iv[4]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[4]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.220ns (39.524%)  route 0.337ns (60.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.337     0.557    gcm_aes_instance/i_plain_text[3]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.221ns (39.595%)  route 0.337ns (60.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                                                               r  sw_IBUF[0]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.558    gcm_aes_instance/i_iv[0]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[0]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.221ns (39.600%)  route 0.337ns (60.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                                                                r  sw_IBUF[13]_inst/I
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.558    gcm_aes_instance/i_aad[2]
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[4]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.223ns (39.771%)  route 0.337ns (60.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.337     0.560    gcm_aes_instance/i_plain_text[2]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.223ns (39.846%)  route 0.337ns (60.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.560    gcm_aes_instance/i_aad[3]
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[0]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_aad_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.224ns (39.949%)  route 0.337ns (60.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.561    gcm_aes_instance/i_aad[4]
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_aad_reg[1]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.226ns (40.130%)  route 0.337ns (59.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.563    gcm_aes_instance/i_plain_text[4]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=244, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]/C





