#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Tue Apr  3 09:11:33 2018
# Process ID: 1264
# Current directory: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1428 D:\Tamara\Dokumente\study\4th Semester\spro4-em\vivado\sine_generator\sine_generator.xpr
# Log file: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/vivado.log
# Journal file: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/dip_sw_8.vhd} w ]
add_files {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/dip_sw_8.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/dip_sw_8_test.vhd} w ]
add_files -fileset sim_1 {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/dip_sw_8_test.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top dip_sw_8 [current_fileset]
update_compile_order -fileset sources_1
set_property top dip_sw_8_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr  3 09:21:06 2018] Launched synth_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/runme.log
[Tue Apr  3 09:21:06 2018] Launched impl_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1157.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1157.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1249.809 ; gain = 416.047
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.v"
write_verilog: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1804.516 ; gain = 494.258
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'dip_sw_8_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj dip_sw_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dip_sw_8
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj dip_sw_8_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/pwm_8_1_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dip_sw_8_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2323e59728ad4756b01329fb10e00e57 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dip_sw_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dip_sw_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "dip_sw_8_test_time_impl.sdf", for root module "dip_sw_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "dip_sw_8_test_time_impl.sdf", for root module "dip_sw_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.dip_sw_8
Compiling architecture behavioral of entity xil_defaultlib.dip_sw_8_test
Built simulation snapshot dip_sw_8_test_time_impl

****** Webtalk v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Tamara/Dokumente/study/4th -notrace
couldn't read file "D:/Tamara/Dokumente/study/4th": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 09:23:41 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dip_sw_8_test_time_impl -key {Post-Implementation:sim_1:Timing:dip_sw_8_test} -tclbatch {dip_sw_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source dip_sw_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dip_sw_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.055 ; gain = 504.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'dip_sw_8_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj dip_sw_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/dip_sw_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dip_sw_8
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj dip_sw_8_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/pwm_8_1_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dip_sw_8_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2323e59728ad4756b01329fb10e00e57 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dip_sw_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dip_sw_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "dip_sw_8_test_time_impl.sdf", for root module "dip_sw_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "dip_sw_8_test_time_impl.sdf", for root module "dip_sw_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.dip_sw_8
Compiling architecture behavioral of entity xil_defaultlib.dip_sw_8_test
Built simulation snapshot dip_sw_8_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dip_sw_8_test_time_impl -key {Post-Implementation:sim_1:Timing:dip_sw_8_test} -tclbatch {dip_sw_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source dip_sw_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dip_sw_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1830.469 ; gain = 7.047
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd} w ]
add_files {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/frequency_select.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/frequency_select_test.vhd} w ]
add_files -fileset sim_1 {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/frequency_select_test.vhd}}
update_compile_order -fileset sim_1
set_property top frequency_select_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top frequency_select [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Apr  3 10:38:50 2018] Launched synth_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/runme.log
[Tue Apr  3 10:38:50 2018] Launched impl_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1848.551 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1848.551 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1869.160 ; gain = 31.426
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_select_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj frequency_select_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_select
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj frequency_select_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/frequency_select_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_select_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2323e59728ad4756b01329fb10e00e57 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot frequency_select_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.frequency_select_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "frequency_select_test_time_impl.sdf", for root module "frequency_select_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "frequency_select_test_time_impl.sdf", for root module "frequency_select_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.frequency_select
Compiling architecture behavioral of entity xil_defaultlib.frequency_select_test
Built simulation snapshot frequency_select_test_time_impl

****** Webtalk v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Tamara/Dokumente/study/4th -notrace
couldn't read file "D:/Tamara/Dokumente/study/4th": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 10:41:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_select_test_time_impl -key {Post-Implementation:sim_1:Timing:frequency_select_test} -tclbatch {frequency_select_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source frequency_select_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_select_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.785 ; gain = 9.363
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 2 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1881.785 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Apr  3 11:01:24 2018] Launched synth_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/runme.log
[Tue Apr  3 11:01:24 2018] Launched impl_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1881.785 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1881.785 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_select_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj frequency_select_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/frequency_select_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_select
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj frequency_select_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2323e59728ad4756b01329fb10e00e57 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot frequency_select_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.frequency_select_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "frequency_select_test_time_impl.sdf", for root module "frequency_select_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "frequency_select_test_time_impl.sdf", for root module "frequency_select_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.frequency_select
Compiling architecture behavioral of entity xil_defaultlib.frequency_select_test
Built simulation snapshot frequency_select_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_select_test_time_impl -key {Post-Implementation:sim_1:Timing:frequency_select_test} -tclbatch {frequency_select_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source frequency_select_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_select_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1884.656 ; gain = 2.871
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd} w ]
add_files {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sources_1/new/sine_wave_gen.vhd}}
update_compile_order -fileset sources_1
set_property top sine_wave_gen [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/sine_wave_gen_test.vhd} w ]
add_files -fileset sim_1 {{D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/sine_wave_gen_test.vhd}}
update_compile_order -fileset sim_1
set_property top sine_wave_gen_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1

launch_runs impl_1 -jobs 8
[Tue Apr  3 11:54:51 2018] Launched synth_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/synth_1/runme.log
[Tue Apr  3 11:54:51 2018] Launched impl_1...
Run output will be captured here: D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1899.238 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1899.238 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.645 ; gain = 14.859
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'sine_wave_gen_test' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj sine_wave_gen_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim/sine_wave_gen_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_8_1
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-311] analyzing module dip_sw_8
INFO: [VRFC 10-311] analyzing module frequency_select
INFO: [VRFC 10-311] analyzing module pwm_8_1
INFO: [VRFC 10-311] analyzing module sine_wave_gen
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sine_wave_gen_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.srcs/sim_1/new/sine_wave_gen_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_wave_gen_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2323e59728ad4756b01329fb10e00e57 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sine_wave_gen_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sine_wave_gen_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sine_wave_gen_test_time_impl.sdf", for root module "sine_wave_gen_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sine_wave_gen_test_time_impl.sdf", for root module "sine_wave_gen_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.dip_sw_8
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.frequency_select
Compiling module xil_defaultlib.comparator_8_1
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.pwm_8_1
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.sine_wave_gen
Compiling architecture behavioral of entity xil_defaultlib.sine_wave_gen_test
Built simulation snapshot sine_wave_gen_test_time_impl

****** Webtalk v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Tamara/Dokumente/study/4th -notrace
couldn't read file "D:/Tamara/Dokumente/study/4th": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 11:57:24 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Tamara/Dokumente/study/4th Semester/spro4-em/vivado/sine_generator/sine_generator.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_wave_gen_test_time_impl -key {Post-Implementation:sim_1:Timing:sine_wave_gen_test} -tclbatch {sine_wave_gen_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sine_wave_gen_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_wave_gen_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1919.801 ; gain = 9.828
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1919.801 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.801 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:34 ; elapsed = 00:03:05 . Memory (MB): peak = 1919.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  3 12:02:28 2018...
