INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Exercise_5/CounterBehavioural/counter_generic.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
