# ğŸ¯ Systolic Array Matrix Multiplication IP ê²€ì¦ ê³„íš

> **Last Updated**: 2025-11-04  
> **Target Board**: PYNQ-Z2 (Zynq-7000)  
> **Protocol**: AXI4-Lite (Control) + AXI4-Full (Memory)

---

## ğŸ“‹ ëª©ì°¨

1. [í”„ë¡œì íŠ¸ ê°œìš”](#1-í”„ë¡œì íŠ¸-ê°œìš”)
2. [í˜„ì¬ ì„¤ê³„ êµ¬ì¡°](#2-í˜„ì¬-ì„¤ê³„-êµ¬ì¡°)
3. [íŒŒì¼ êµ¬ì¡°](#3-íŒŒì¼-êµ¬ì¡°)
4. [Testbench ì „ëµ](#4-testbench-ì „ëµ)
5. [ê²€ì¦ í•­ëª©](#5-ê²€ì¦-í•­ëª©)
6. [ì‘ì—… ìˆœì„œ](#6-ì‘ì—…-ìˆœì„œ)
7. [ì‹¤í–‰ ë°©ë²•](#7-ì‹¤í–‰-ë°©ë²•)
8. [íŠ¸ëŸ¬ë¸”ìŠˆíŒ…](#8-íŠ¸ëŸ¬ë¸”ìŠˆíŒ…)

---

## 1. í”„ë¡œì íŠ¸ ê°œìš”

### 1.1 ì„¤ê³„ ëª©í‘œ
- **8x8 Systolic Array ê¸°ë°˜ Matrix Multiplication IP**
- ì—°ì‚°ì€ unsigned int8 ëŒ€ìƒ! (signed X)
- **INT8 ì •ë°€ë„** (ì…ë ¥), **INT32 ì¶œë ¥** (ëˆ„ì  ê²°ê³¼)
- **Custom DMA Controller** (AXI4-Full Master)
- **AXI4-Lite Slave Interface** (ë ˆì§€ìŠ¤í„° ì œì–´)

### 1.2 í•µì‹¬ ê¸°ëŠ¥
```
Input:  Matrix A (8x8 INT8), Matrix B (8x8 INT8)
Output: Matrix C (8x8 INT32) = A Ã— B

Memory Layout:
- Input:  DRAM[read_base_addr + 0x00 ~ 0x7F]  (128 bytes)
- Output: DRAM[write_base_addr + 0x00 ~ 0xFF] (256 bytes)
```

### 1.3 ë™ì‘ íë¦„
```
1. PS (ARM) writes control registers via S00_AXI
   â”œâ”€ 0x00: Start/Status
   â”œâ”€ 0x04: Read Base Address
   â”œâ”€ 0x08: Write Base Address
   â””â”€ 0x0C: Reserved

2. DMA Read: DRAM â†’ Internal DPRAM
   - Burst length: 16 beats
   - Transfer: Matrix A + B (128 bytes)

3. Systolic Array Computation
   - FSM: S_IDLE â†’ S_DATA_LOAD â†’ S_WRITE_A â†’ S_WRITE_B 
         â†’ S_LOAD â†’ S_MATMUL â†’ S_STORE â†’ S_OUT

4. DMA Write: Internal DPRAM â†’ DRAM
   - Burst length: 16 beats
   - Transfer: Matrix C (256 bytes)

5. Interrupt/Done signal to PS
```

---

## 2. í˜„ì¬ ì„¤ê³„ êµ¬ì¡°

### 2.1 ê³„ì¸µ êµ¬ì¡°

```
sa_engine_ip_v1_0 (Top)
â”‚
â”œâ”€ S00_AXI Slave (AXI4-Lite)
â”‚  â””â”€ sa_engine_ip_v1_0_S00_AXI
â”‚     â”œâ”€ Control Registers (0x00 ~ 0x10)
â”‚     â””â”€ Status Registers (busy, done, error)
â”‚
â””â”€ sa_core_pipeline (Main Engine)
   â”‚
   â”œâ”€ axi_dma_ctrl
   â”‚  â”œâ”€ Read address generation
   â”‚  â””â”€ Write address generation
   â”‚
   â”œâ”€ dma_read (M00_AXI Read Channel)
   â”‚  â””â”€ AXI4-Full Master Read
   â”‚
   â”œâ”€ dma_write (M00_AXI Write Channel)
   â”‚  â””â”€ AXI4-Full Master Write
   â”‚
   â””â”€ sa_core
      â”œâ”€ dpram_wrapper (Input Buffer)
      â”œâ”€ dpram_wrapper (Output Buffer)
      â”‚
      â””â”€ sa_controller
         â””â”€ sa_unit (8x8 Systolic Array)
            â””â”€ 64 PEs (Processing Elements)
```

### 2.2 ì£¼ìš” ëª¨ë“ˆ ì„¤ëª…

| ëª¨ë“ˆ | íŒŒì¼ | ì—­í•  |
|------|------|------|
| **Top Wrapper** | `sa_engine_ip_v1_0.v` | IP ìµœìƒìœ„, AXI ì¸í„°í˜ì´ìŠ¤ ì—°ê²° |
| **AXI-Lite Slave** | `sa_engine_ip_v1_0_S00_AXI.v` | ë ˆì§€ìŠ¤í„° ë§µ êµ¬í˜„ |
| **Pipeline Core** | `sa_core_pipeline.sv` | DMA + Compute í†µí•© ì œì–´ |
| **FSM + Buffer** | `sa_core.sv` | ë‚´ë¶€ FSM, DPRAM ê´€ë¦¬ |
| **SA Controller** | `sa_controller.sv` | Systolic Array ë°ì´í„° ë¡œë”© |
| **Systolic Array** | `sa_unit.sv` | 8x8 PE ë°°ì—´ |
| **DMA Read** | `dma_read.sv` | AXI4 Master Read êµ¬í˜„ |
| **DMA Write** | `dma_write.sv` | AXI4 Master Write êµ¬í˜„ |
| **DMA Control** | `axi_dma_ctrl.sv` | ì£¼ì†Œ ìƒì„±, ì¹´ìš´í„° ê´€ë¦¬ |

### 2.3 ë ˆì§€ìŠ¤í„° ë§µ

| Offset | Name | Access | Description |
|--------|------|--------|-------------|
| 0x00 | CTRL/STATUS | R/W | bit[0]: Start, bit[1]: Done (R), bit[2]: Busy (R), bit[3]: Error (R) |
| 0x04 | READ_BASE | W | DMA Read Base Address |
| 0x08 | WRITE_BASE | W | DMA Write Base Address |
| 0x0C | NUM_TRANS | W | DMA transfer size (words). í˜„ì¬ íŒŒì´í”„ë¼ì¸ì—ì„œ ë¯¸ì‚¬ìš© |
| 0x10 | MAX_BLK | W | ìµœëŒ€ ë¸”ë¡ ìˆ˜. í˜„ì¬ íŒŒì´í”„ë¼ì¸ì—ì„œ ë¯¸ì‚¬ìš© |

---

## 3. íŒŒì¼ êµ¬ì¡°

### 3.1 ìµœì¢… ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
sa_engine_ip_1.0/
â”‚
â”œâ”€â”€ hdl/                                    â† í•©ì„± ê°€ëŠ¥í•œ RTLë§Œ
â”‚   â”œâ”€â”€ sa_engine_ip_v1_0.v                 (Top wrapper)
â”‚   â”œâ”€â”€ sa_engine_ip_v1_0_S00_AXI.v         (AXI-Lite Slave)
â”‚   â”œâ”€â”€ sa_engine_ip_v1_0_M00_AXI.v         (ì‚¬ìš© ì•ˆí•¨)
â”‚   â”œâ”€â”€ sa_core_pipeline.sv                 (Main engine)
â”‚   â”œâ”€â”€ sa_core.sv                          (FSM + DPRAM)
â”‚   â”œâ”€â”€ sa_controller.sv                    (Systolic Array ì œì–´)
â”‚   â”œâ”€â”€ sa_unit.sv                          (8x8 PE Array)
â”‚   â”œâ”€â”€ sa_PE_wrapper.sv                    (PE + Register File wrapper)
â”‚   â”œâ”€â”€ sa_RF.sv                            (Register File, ì…ë ¥ ë°ì´í„° ì €ì¥)
â”‚   â”œâ”€â”€ X_REG.sv                            (X direction ë ˆì§€ìŠ¤í„°)
â”‚   â”œâ”€â”€ hPE.sv                              (Processing Element, MAC ì—°ì‚°)
â”‚   â”œâ”€â”€ dpram_wrapper.sv                    (Dual-port RAM wrapper)
â”‚   â”œâ”€â”€ axi_dma_ctrl.sv                     (DMA ì œì–´ FSM)
â”‚   â”œâ”€â”€ dma_read.sv                         (AXI4 Master Read)
â”‚   â””â”€â”€ dma_write.sv                        (AXI4 Master Write)
â”‚
â”œâ”€â”€ src/                                    â† ì‹œë®¬ë ˆì´ì…˜ ì „ìš©
â”‚   â”œâ”€â”€ tb/                                 â† Testbench íŒŒì¼ë“¤
â”‚   â”‚   â”œâ”€â”€ sa_matmul_tb.sv                 â† ë©”ì¸ TB (example_designsì—ì„œ ë³µì‚¬)
â”‚   â”‚   â”œâ”€â”€ tb_tasks.svh                    â† í—¬í¼ íƒœìŠ¤í¬ ëª¨ìŒ
â”‚   â”‚   â””â”€â”€ axi_vip_config.svh              â† VIP ì„¤ì • (ë³µì‚¬)
â”‚   â”‚
â”‚   â”œâ”€â”€ data/                               â† í…ŒìŠ¤íŠ¸ ë°ì´í„° (UINT8/UINT32)
â”‚   â”‚   â”œâ”€â”€ matrix_A_B.hex                  â† A(64B)+B(64B) ê²°í•©, í•œ ì¤„ 2ë°”ì´íŠ¸(LO-HI)
â”‚   â”‚   â”œâ”€â”€ matrix_a.hex                    â† Aë§Œ, í•œ ì¤„ 2ë°”ì´íŠ¸(LO-HI)
â”‚   â”‚   â”œâ”€â”€ matrix_b.hex                    â† Bë§Œ, í•œ ì¤„ 2ë°”ì´íŠ¸(LO-HI)
â”‚   â”‚   â”œâ”€â”€ matrix_a.mem                    â† Aë§Œ, í•œ ì¤„ 1ë°”ì´íŠ¸(ì˜µì…˜)
â”‚   â”‚   â”œâ”€â”€ matrix_b.mem                    â† Bë§Œ, í•œ ì¤„ 1ë°”ì´íŠ¸(ì˜µì…˜)
â”‚   â”‚   â””â”€â”€ golden_result.hex               â† ê¸°ëŒ€ ê²°ê³¼ 64ê°œ(INT32, 8í—¥ì‚¬)
â”‚   â”‚
â”‚   â”œâ”€â”€ scripts/                            â† Python/TCL ìŠ¤í¬ë¦½íŠ¸
â”‚   â”‚   â”œâ”€â”€ generate_test_vectors.py        â† í…ŒìŠ¤íŠ¸ ë²¡í„° ìƒì„± (UINT8/ìŠ¤ì™‘ ë°˜ì˜)
â”‚   â”‚   â”œâ”€â”€ create_bd_with_vip.tcl          â† AXI VIP í¬í•¨ BD ìë™ ìƒì„±
â”‚   â”‚   â””â”€â”€ setup_sim.tcl                   â† ì‹œë®¬ íŒŒì¼ì…‹/ì˜µì…˜ ì„¸íŒ…
â”‚   â”‚
â”‚   â””â”€â”€ legacy/                             â† ê¸°ì¡´ íŒŒì¼ë“¤ (ì°¸ê³ ìš©)
â”‚       â”œâ”€â”€ sa_engine_tb.v                  â† ì˜ˆì „ AXI3 TB
â”‚       â”œâ”€â”€ axi_slave_if_sync.v
â”‚       â”œâ”€â”€ axi_sram_if.v
â”‚       â”œâ”€â”€ sram.v
â”‚       â”œâ”€â”€ sram_ctrl.v
â”‚       â””â”€â”€ sync_reg_fifo.v
â”‚
â”œâ”€â”€ sim_projects/                           â† Vivado xsim í”„ë¡œì íŠ¸ ë³´ê´€
â”‚   â””â”€â”€ sa_vip_test/                        â† AXI VIP ê¸°ë°˜ ì‹œë®¬ í”„ë¡œì íŠ¸
â”‚       â”œâ”€â”€ sa_vip_test.xpr                 â† Vivado í”„ë¡œì íŠ¸ íŒŒì¼
â”‚       â”œâ”€â”€ sa_vip_test.sim/                â† xsim ì‹¤í–‰ ì‚°ì¶œë¬¼
â”‚       â””â”€â”€ sa_vip_test.runs/               â† ìƒì„±ëœ ì»´íŒŒì¼ ìºì‹œ (ì§ì ‘ ìˆ˜ì • ê¸ˆì§€)
â”‚
â”œâ”€â”€ example_designs/                        â† Vivado ìë™ ìƒì„± (ê±´ë“¤ì§€ ì•ŠìŒ)
â”‚   â””â”€â”€ bfm_design/                         â† ì°¸ê³ ìš©ìœ¼ë¡œë§Œ ì‚¬ìš©
â”‚       â”œâ”€â”€ sa_engine_ip_v1_0_tb.sv         â† ì›ë³¸ TB (ë³µì‚¬ ì†ŒìŠ¤)
â”‚       â”œâ”€â”€ sa_engine_ip_v1_0_tb_include.svh
â”‚       â”œâ”€â”€ design.tcl
â”‚       â””â”€â”€ bd/
â”‚           â””â”€â”€ sa_engine_ip_v1_0_bfm_1.bd  â† Block Design
â”‚
â”œâ”€â”€ component.xml                           â† IP ë©”íƒ€ë°ì´í„°
â”œâ”€â”€ xgui/                                   â† IP GUI ì •ì˜
â””â”€â”€ PLAN.md                                 â† ì´ ë¬¸ì„œ
```

### 3.2 íŒŒì¼ ì—­í•  ìš”ì•½

#### HDL (í•©ì„±ìš©)
- **ì ˆëŒ€ ìˆ˜ì • ê¸ˆì§€**: `hdl/` ì•„ë˜ì˜ ëª¨ë“  íŒŒì¼ì€ í•©ì„± ëŒ€ìƒ
- ì‹œë®¬ë ˆì´ì…˜ ì „ìš© ì½”ë“œëŠ” `src/`ì— ìœ„ì¹˜

#### SRC (ì‹œë®¬ë ˆì´ì…˜)
- **tb/**: Testbench SystemVerilog íŒŒì¼
- **data/**: ì…ë ¥ ë°ì´í„° ë° Golden reference
- **scripts/**: ìë™í™” ìŠ¤í¬ë¦½íŠ¸
- **legacy/**: ê¸°ì¡´ íŒŒì¼ ë³´ê´€ (ì°¸ê³ ìš©)

#### Example Designs
- **Vivado IP Packagerê°€ ìë™ ìƒì„±**
- Block Design + VIP í¬í•¨
- **ì›ë³¸ ìœ ì§€, ë³µì‚¬í•´ì„œ ì‚¬ìš©**

#### Sim Projects
- **Vivado ì‹œë®¬ í”„ë¡œì íŠ¸ ìŠ¤ëƒ…ìƒ·**: `sim_projects/sa_vip_test`ì— xsim ì„¤ì •ê³¼ wave êµ¬ì„±ì„ ë³´ê´€
- **ìë™ ìƒì„± ì‚°ì¶œë¬¼**: `.sim/`, `.runs/` ë“±ì€ Vivadoì—ì„œ ë‹¤ì‹œ ìƒì„±ë˜ë¯€ë¡œ ì§ì ‘ í¸ì§‘í•˜ì§€ ì•ŠìŒ
- **ë³µêµ¬ ìš©ë„**: GUI ì„¤ì •ì´ ê¼¬ì˜€ì„ ë•Œ ì´ í”„ë¡œì íŠ¸ë¥¼ ì—´ì–´ baseline í™˜ê²½ì„ ë³µì›

---

## 4. Testbench ì „ëµ

### 4.1 ì‹œë®¬ë ˆì´ì…˜ í™˜ê²½ êµ¬ì¡°

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    sa_matmul_tb.sv                             â”‚
â”‚  (Testbench - SystemVerilog ì½”ë“œ)                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                 â”‚
â”‚  ì´ˆê¸°í™” & ì œì–´ ë¡œì§ (initial block)                             â”‚
â”‚  1. Master VIP ë©”ëª¨ë¦¬ ì´ˆê¸°í™”                                    â”‚
â”‚  2. Slave VIPë¡œ ë ˆì§€ìŠ¤í„° ì œì–´                                   â”‚
â”‚  3. Done ëŒ€ê¸° & ê²°ê³¼ ê²€ì¦                                       â”‚
â”‚                                                                 â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚
â”‚            â†“                              â†“                     â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚   Slave VIP     â”‚            â”‚   Master VIP    â”‚           â”‚
â”‚  â”‚ (PS ì œì–´ ì—­í• )   â”‚            â”‚  (DRAM ì—­í• )    â”‚           â”‚
â”‚  â”‚                 â”‚            â”‚                 â”‚           â”‚
â”‚  â”‚ - AXI4-Lite     â”‚            â”‚ - AXI4-Full     â”‚           â”‚
â”‚  â”‚ - Masterë¡œ ë™ì‘  â”‚            â”‚ - Slaveë¡œ ë™ì‘   â”‚           â”‚
â”‚  â”‚ - Register      â”‚            â”‚ - Memory Model  â”‚           â”‚
â”‚  â”‚   Write/Read    â”‚            â”‚ - ì—°ê´€ ë°°ì—´     â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚           â”‚                              â”‚                     â”‚
â”‚           â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚                     â”‚
â”‚           â””â”€â”€â”€â–ºâ”‚   DUT (Your IP)      â”‚â—„â”€â”˜                     â”‚
â”‚                â”‚ sa_engine_ip_v1_0    â”‚                        â”‚
â”‚                â”‚                      â”‚                        â”‚
â”‚                â”‚ S00_AXI â—„â”€ Slave VIP â”‚                        â”‚
â”‚                â”‚ M00_AXI â”€â–º Master VIPâ”‚                        â”‚
â”‚                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                        â”‚
â”‚                                                                 â”‚
â”‚  â€» Slave VIPì™€ Master VIPëŠ” ì§ì ‘ ì—°ê²°ë˜ì§€ ì•ŠìŒ                 â”‚
â”‚     ê°ê° DUTì˜ S00_AXI, M00_AXIì— ì—°ê²°ë¨                        â”‚
â”‚                                                                 â”‚
â”‚  ëª¨ë‹ˆí„°ë§ & ê²€ì¦                                                 â”‚
â”‚  - AXI transaction logger                                      â”‚
â”‚  - Protocol violation checker (VIP ìë™)                       â”‚
â”‚  - Result comparison (golden vs. actual)                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 VIP (Verification IP) ì„¤ëª…

#### Xilinx AXI VIPë€?
- **Xilinx ê³µì‹ ê²€ì¦ IP** (ë¬´ë£Œ, Vivado í¬í•¨)
- AXI í”„ë¡œí† ì½œ ì¤€ìˆ˜ ì—¬ë¶€ ìë™ ì²´í¬
- ë©”ëª¨ë¦¬ ëª¨ë¸ ë‚´ì¥ (ì—°ê´€ ë°°ì—´ ê¸°ë°˜)

#### VIP ë™ì‘ ëª¨ë“œ

| VIP ì´ë¦„ | ëª¨ë“œ | ì—°ê²° | TB ê´€ì  | ì—­í•  |
|---------|------|------|---------|------|
| **slave_0** | Master | S00_AXI | ì œì–´ ì†¡ì‹  | PS(ARM) ì—­í• , ë ˆì§€ìŠ¤í„° read/write |
| **master_0** | Slave | M00_AXI | ë©”ëª¨ë¦¬ ì‘ë‹µ | DDR DRAM ì—­í• , read/write ìš”ì²­ ì²˜ë¦¬ |

### 4.3 í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤

```systemverilog
// ì˜ì‚¬ ì½”ë“œ (ì‹¤ì œ êµ¬í˜„ì€ sa_matmul_tb.sv)

initial begin
  // 1. Reset
  reset = 0;
  #200ns reset = 1;
  
  // 2. Master VIP ë©”ëª¨ë¦¬ ì´ˆê¸°í™” (A+B ê²°í•© íŒŒì¼, 2ë°”ì´íŠ¸/ë¼ì¸ LO-HI)
  load_matrix_file("matrix_A_B.hex", 64'h0000_0000, mst_agent_0);
  
  // 3. Control Register ì„¤ì • (Slave VIP ì‚¬ìš©)
  write_register(0x04, 32'h0000_0000);   // READ_BASE
  write_register(0x08, 32'h0000_0400);   // WRITE_BASE
  
  // 4. Start
  write_register(0x00, 32'h0000_0001);   // START = 1
  
  // 5. Done ëŒ€ê¸°
  do begin
    read_register(0x00, status);
    #100ns;
  end while (status[1] == 0);  // Wait for DONE
  
  // 6. ê²°ê³¼ ê²€ì¦ (VIP ë©”ëª¨ë¦¬ ë°±ë„ì–´ ì½ê¸° vs golden_result.hex)
  verify_results("golden_result.hex", 64'h0000_0400, 64, mst_agent_0);
  
  // 7. ì¢…ë£Œ
  if (pass) $display("âœ… TEST PASSED");
  else      $error("âŒ TEST FAILED");
  $finish;
end
```

### 4.4 Golden Model

í…ŒìŠ¤íŠ¸ ë²¡í„°ëŠ” UINT8 ê¸°ì¤€ì´ë©°, í•˜ë“œì›¨ì–´ê°€ 2ë°”ì´íŠ¸ ìŒì„ [lo,hi]ë¡œ ì½ì€ ë’¤ ë‚´ë¶€ì—ì„œ [hi,lo]ë¡œ ì¬í•´ì„í•˜ëŠ” ê·œì¹™ì„ ë°˜ì˜í•¨. `generate_test_vectors.py` ìš”ì•½:

```python
import numpy as np, os

def swap_pairs_as_hw(x: np.ndarray) -> np.ndarray:
    flat = x.flatten(); swapped = np.empty_like(flat)
    swapped[0::2] = flat[1::2]; swapped[1::2] = flat[0::2]
    return swapped.reshape(8,8)

np.random.seed(42)
A = np.random.randint(0, 256, (8,8), dtype=np.uint8)  # UINT8
B = np.random.randint(0, 256, (8,8), dtype=np.uint8)  # UINT8
A_hw, B_hw = swap_pairs_as_hw(A), swap_pairs_as_hw(B)
C = A_hw.astype(np.uint32) @ B_hw.astype(np.uint32)   # UINT32 ëˆ„ì 

# A+B ê²°í•©(2B/ë¼ì¸, LO-HI), ë¶„ë¦¬ hex/mem, golden_result.hex ìƒì„±
```

Note:
- ì…ë ¥ ë°ì´í„° íŒŒì¼ì€ on-wire ê¸°ì¤€ 2ë°”ì´íŠ¸/ë¼ì¸ LO-HI í˜•ì‹(`*.hex`)ì„ ì‚¬ìš©í•˜ë©°, DUTëŠ” ë‚´ë¶€ì—ì„œ [hi,lo]ë¡œ ì¬ë°°ì¹˜í•´ ì—°ì‚°í•¨.

ë¹„ê³ :
- on-wire íŒŒì¼ì€ 2ë°”ì´íŠ¸/ë¼ì¸ LO-HIë¡œ ì €ì¥ë˜ë©°, DUTëŠ” ë‚´ë¶€ì—ì„œ [hi,lo]ë¡œ ì¬ë°°ì¹˜í•´ ì—°ì‚°.
- ê²°ê³¼ëŠ” 64ê°œ INT32ë¥¼ 8í—¥ì‚¬ë¡œ `golden_result.hex`ì— ê¸°ë¡.

---

## 5. ê²€ì¦ í•­ëª©

### 5.1 Layerë³„ ê²€ì¦

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Level 1: AXI4-Lite (S00_AXI) í”„ë¡œí† ì½œ                       â”‚
â”‚  âœ… AWVALID/AWREADY í•¸ë“œì…°ì´í¬                              â”‚
â”‚  âœ… WVALID/WREADY í•¸ë“œì…°ì´í¬                                â”‚
â”‚  âœ… BVALID/BREADY ì‘ë‹µ                                      â”‚
â”‚  âœ… ARVALID/ARREADY í•¸ë“œì…°ì´í¬                              â”‚
â”‚  âœ… RVALID/RREADY ë°ì´í„° ì „ì†¡                               â”‚
â”‚  âœ… Register Write â†’ ë‚´ë¶€ ì‹ í˜¸ ì „íŒŒ                         â”‚
â”‚  âœ… Status Register Read ì •í™•ë„                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 2: AXI4-Full Read (M00_AXI â†’ DRAM)                   â”‚
â”‚  âœ… ARVALID/ARREADY í•¸ë“œì…°ì´í¬                              â”‚
â”‚  âœ… ARLEN = 15 (16 beats burst)                            â”‚
â”‚  âœ… ARSIZE = 2 (4 bytes per beat)                          â”‚
â”‚  âœ… ARBURST = INCR                                          â”‚
â”‚  âœ… RDATA ìˆ˜ì‹  ì •í™•ë„                                        â”‚
â”‚  âœ… RLAST ì‹ í˜¸ (ë§ˆì§€ë§‰ beat)                                â”‚
â”‚  âœ… ë‚´ë¶€ DPRAMì— ë°ì´í„° ì €ì¥ í™•ì¸                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 3: AXI4-Full Write (DRAM â† M00_AXI)                  â”‚
â”‚  âœ… AWVALID/AWREADY í•¸ë“œì…°ì´í¬                              â”‚
â”‚  âœ… AWLEN = 15 (16 beats burst)                            â”‚
â”‚  âœ… WVALID/WREADY í•¸ë“œì…°ì´í¬                                â”‚
â”‚  âœ… WDATA ì „ì†¡ ì •í™•ë„                                        â”‚
â”‚  âœ… WLAST ì‹ í˜¸ (ë§ˆì§€ë§‰ beat)                                â”‚
â”‚  âœ… BVALID/BREADY ì‘ë‹µ ìˆ˜ì‹                                  â”‚
â”‚  âœ… VIP ë©”ëª¨ë¦¬ì— ì˜¬ë°”ë¥¸ ì£¼ì†Œ ì €ì¥                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 4: Functional Correctness                            â”‚
â”‚  âœ… FSM State Transition                                    â”‚
â”‚     S_IDLE â†’ S_DATA_LOAD â†’ S_WRITE_A â†’ S_WRITE_B          â”‚
â”‚     â†’ S_LOAD â†’ S_MATMUL â†’ S_STORE â†’ S_OUT                  â”‚
â”‚  âœ… Matrix A/B Loading to Controller                       â”‚
â”‚  âœ… Systolic Array ê³„ì‚° (PE MAC ë™ì‘)                       â”‚
â”‚  âœ… Output C = A Ã— B ì •í™•ë„                                 â”‚
â”‚  âœ… Golden Model ë¹„êµ (ëª¨ë“  ì›ì†Œ ì¼ì¹˜)                       â”‚
â”‚  âœ… Done ì‹ í˜¸ íƒ€ì´ë°                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 5.2 ì²´í¬ë¦¬ìŠ¤íŠ¸

#### í”„ë¡œí† ì½œ ê²€ì¦ (VIP ìë™)
- [ ] AXI4-Lite: No protocol violations
- [ ] AXI4-Full Read: No protocol violations
- [ ] AXI4-Full Write: No protocol violations
- [ ] Burst alignment ì²´í¬
- [ ] Response ì²´í¬ (RESP = OKAY)

#### ê¸°ëŠ¥ ê²€ì¦ (Manual)
- [ ] ë ˆì§€ìŠ¤í„° read/write ì •í™•ë„
- [ ] DMA read ì£¼ì†Œ ì •í™•ë„
- [ ] DMA write ì£¼ì†Œ ì •í™•ë„
- [ ] Matrix multiplication ê²°ê³¼ ì •í™•ë„
- [ ] íƒ€ì´ë° (latency ì¸¡ì •)

#### Waveform í™•ì¸
- [ ] `sa_core.c_state` FSM ì²œì´
- [ ] `M_AXI_ARADDR`, `M_AXI_ARVALID`, `M_AXI_ARREADY`
- [ ] `M_AXI_RDATA`, `M_AXI_RVALID`, `M_AXI_RLAST`
- [ ] `M_AXI_AWADDR`, `M_AXI_WDATA`, `M_AXI_WLAST`
- [ ] `dpram_in`, `dpram_out` ë‚´ë¶€ ë©”ëª¨ë¦¬ ìƒíƒœ

---

## 6. ì‘ì—… ìˆœì„œ

### Phase 1: í™˜ê²½ ì¤€ë¹„ (Day 1)

#### Step 1.1: ë””ë ‰í† ë¦¬ êµ¬ì¡° ìƒì„±
```powershell
cd C:\Users\sudea\capstone_design_final\sa_engine_ip_1.0

# ìƒˆ ë””ë ‰í† ë¦¬ ìƒì„±
mkdir src\tb
mkdir src\data
mkdir src\scripts
mkdir src\legacy

# ê¸°ì¡´ íŒŒì¼ ì´ë™
move src\sa_engine_tb.v src\legacy\
move src\axi_slave_if_sync.v src\legacy\
move src\axi_sram_if.v src\legacy\
move src\sram.v src\legacy\
move src\sram_ctrl.v src\legacy\
move src\sync_reg_fifo.v src\legacy\
move src\matrix_A_B.hex src\legacy\
```

#### Step 1.2: íŒŒì¼ ë³µì‚¬
```powershell
# TB í…œí”Œë¦¿ ë³µì‚¬ (ì´ë¦„ ë³€ê²½)
copy example_designs\bfm_design\sa_engine_ip_v1_0_tb.sv src\tb\sa_matmul_tb.sv

# VIP ì„¤ì • ë³µì‚¬ (ì´ë¦„ ë³€ê²½)
copy example_designs\bfm_design\sa_engine_ip_v1_0_tb_include.svh src\tb\axi_vip_config.svh
```

#### Step 1.3: Python í™˜ê²½ í™•ì¸
```bash
# NumPy ì„¤ì¹˜ í™•ì¸
python -c "import numpy; print(numpy.__version__)"

# ì—†ìœ¼ë©´ ì„¤ì¹˜
pip install numpy
```

---

### Phase 2: í…ŒìŠ¤íŠ¸ ë²¡í„° ìƒì„± (Day 1)

#### Step 2.1: Python ìŠ¤í¬ë¦½íŠ¸ ì‘ì„±
íŒŒì¼: `src/scripts/generate_test_vectors.py`

ì´ë¯¸ êµ¬í˜„ëœ ìŠ¤í¬ë¦½íŠ¸ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. UINT8 ì…ë ¥(0..255)ê³¼ 2ë°”ì´íŠ¸ ìŒ ìŠ¤ì™‘ ê·œì¹™ì„ ë°˜ì˜í•´ ì•„ë˜ íŒŒì¼ë“¤ì„ ìƒì„±í•©ë‹ˆë‹¤.

- `data/matrix_A_B.hex` (A+B ê²°í•©, 2ë°”ì´íŠ¸/ë¼ì¸ LO-HI)
- `data/matrix_a.hex`, `data/matrix_b.hex` (ì˜µì…˜)
- `data/matrix_a.mem`, `data/matrix_b.mem` (ì˜µì…˜)
- `data/golden_result.hex` (UINT32 ê²°ê³¼)

#### Step 2.2: ì‹¤í–‰
```bash
cd src/scripts
python generate_test_vectors.py
```

**ì˜ˆìƒ ì¶œë ¥:**
```
âœ… Test vectors generated successfully!
   Matrix A shape: (8, 8)
   Matrix B shape: (8, 8)
   Result C shape: (8, 8)

   Sample ì¶œë ¥ì€ ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰ ë¡œê·¸ ì°¸ê³ 
```

---

### Phase 3: Testbench ì‘ì„± (Day 2)

#### Step 3.1: `sa_matmul_tb.sv` ìˆ˜ì •

ì£¼ìš” ìˆ˜ì • ì‚¬í•­:
1. ëª¨ë“ˆëª… ë³€ê²½: `sa_engine_ip_v1_0_tb` â†’ `sa_matmul_tb`
2. Include ê²½ë¡œ ìˆ˜ì •: `axi_vip_config.svh`
3. Master VIP ë©”ëª¨ë¦¬ ì´ˆê¸°í™” ì¶”ê°€
4. í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ìˆ˜ì •
5. Golden result ë¹„êµ ë¡œì§ ì¶”ê°€

#### Step 3.2: `tb_tasks.svh` ì‘ì„±

í—¬í¼ íƒœìŠ¤í¬ ëª¨ìŒ:
```systemverilog
// Helper tasks for testbench

// Write to AXI-Lite register
task automatic write_register(
  input [31:0] addr,
  input [31:0] data,
  ref sa_engine_ip_v1_0_bfm_1_slave_0_0_mst_t agent
);
  axi_transaction wr_trans;
  xil_axi_resp_t resp;
  
  wr_trans = agent.wr_driver.create_transaction("write_reg");
  wr_trans.set_write_cmd(addr, XIL_AXI_BURST_TYPE_INCR, 0, 0, xil_axi_size_t'(2));
  wr_trans.set_data_block(data);
  agent.wr_driver.send(wr_trans);
  
  $display("[%0t] Write Reg[0x%0h] = 0x%0h", $time, addr, data);
endtask

// Read from AXI-Lite register
task automatic read_register(
  input [31:0] addr,
  output [31:0] data,
  ref sa_engine_ip_v1_0_bfm_1_slave_0_0_mst_t agent
);
  axi_transaction rd_trans;
  xil_axi_data_beat [31:0] rdata;
  
  rd_trans = agent.rd_driver.create_transaction("read_reg");
  rd_trans.set_read_cmd(addr, XIL_AXI_BURST_TYPE_INCR, 0, 0, xil_axi_size_t'(2));
  agent.rd_driver.send(rd_trans);
  agent.rd_driver.wait_rsp(rd_trans);
  rd_trans.get_data_block(rdata);
  data = rdata[0];
  
  $display("[%0t] Read Reg[0x%0h] = 0x%0h", $time, addr, data);
endtask

// Load matrix data to VIP memory
task automatic load_matrix_data(
  input string filename,
  input [63:0] base_addr,
  ref sa_engine_ip_v1_0_bfm_1_master_0_0_slv_mem_t agent
);
  bit [7:0] mem_data[$];
  int fd;
  string line;
  bit [7:0] byte_val;
  
  // Read .mem file
  fd = $fopen(filename, "r");
  if (fd == 0) begin
    $error("Cannot open file: %s", filename);
    return;
  end
  
  while (!$feof(fd)) begin
    $fgets(line, fd);
    if ($sscanf(line, "%h", byte_val) == 1) begin
      mem_data.push_back(byte_val);
    end
  end
  $fclose(fd);
  
  // Write to VIP memory
  for (int i = 0; i < mem_data.size(); i++) begin
    agent.mem_model.backdoor_memory_write(
      .addr(base_addr + i),
      .data(mem_data[i]),
      .strb(1'b1)
    );
  end
  
  $display("[%0t] Loaded %0d bytes from %s to 0x%0h", 
           $time, mem_data.size(), filename, base_addr);
endtask
```

---

### Phase 4: ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰ (Day 2-3)

#### Step 4.1: BD/ì‹œë®¬ í™˜ê²½ ìŠ¤í¬ë¦½íŠ¸
íŒŒì¼: `src/scripts/create_bd_with_vip.tcl`, `src/scripts/setup_sim.tcl`

```tcl
# 1) AXI VIP í¬í•¨ Block Design ìƒì„±
source ../../sa_engine_ip_1.0/src/scripts/create_bd_with_vip.tcl

# 2) TB íŒŒì¼ ì¶”ê°€ ë° ì‹œë®¬ ì˜µì…˜ ì ìš©
source ../../sa_engine_ip_1.0/src/scripts/setup_sim.tcl

# (GUIì—ì„œ) Simulation ì‹¤í–‰: Flow Navigator â†’ Run Behavioral Simulation
```

#### Step 4.2: ì‹¤í–‰ ë°©ë²•

**ë°©ë²• A: Vivado GUI**
```bash
cd C:\Users\sudea\capstone_design_final\sa_engine_ip_1.0\src\scripts

vivado -mode gui
# GUIì—ì„œ:
# Tcl Consoleì—ì„œ ë‘ ìŠ¤í¬ë¦½íŠ¸ ì‹¤í–‰ (create_bd_with_vip.tcl, setup_sim.tcl)
```

**ë°©ë²• B: Batch Mode**
```bash
cd C:\Users\sudea\capstone_design_final\sa_engine_ip_1.0\src\scripts

# ë°°ì¹˜ ì‹¤í–‰ì€ ë³„ë„ ì œê³µí•˜ì§€ ì•ŠìŒ (GUI ê¶Œì¥)
```

#### Step 4.3: íŒŒí˜• í™•ì¸

ì‹œë®¬ë ˆì´ì…˜ì´ ì—´ë¦¬ë©´ ë‹¤ìŒ ì‹ í˜¸ë“¤ì„ ì¶”ê°€:

**Top Level:**
```
clock
reset
DUT/u_core/ap_start
DUT/u_core/o_done
DUT/u_core/o_busy
```

**S00_AXI (Control):**
```
DUT/s00_axi_awaddr
DUT/s00_axi_awvalid
DUT/s00_axi_awready
DUT/s00_axi_wdata
DUT/s00_axi_wvalid
DUT/s00_axi_wready
```

**M00_AXI Read:**
```
DUT/m00_axi_araddr
DUT/m00_axi_arvalid
DUT/m00_axi_arready
DUT/m00_axi_arlen
DUT/m00_axi_rdata
DUT/m00_axi_rvalid
DUT/m00_axi_rready
DUT/m00_axi_rlast
```

**M00_AXI Write:**
```
DUT/m00_axi_awaddr
DUT/m00_axi_awvalid
DUT/m00_axi_awready
DUT/m00_axi_wdata
DUT/m00_axi_wvalid
DUT/m00_axi_wready
DUT/m00_axi_wlast
```

**Internal FSM:**
```
DUT/u_core/u_sa_core/c_state
DUT/u_core/u_sa_core/dma_cnt
```

---

### Phase 5: ê²°ê³¼ ë¶„ì„ (Day 3)

#### Step 5.1: ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸ í™•ì¸

**ì˜ˆìƒ ì¶œë ¥:**
```
[0ns] Initializing VIP agents...
[200ns] Reset released
[250ns] Loading test vectors...
[300ns] Loaded 128 bytes from matrix_A_B.hex to 0x00000000
[400ns] Write Reg[0x04] = 0x00000000
[450ns] Write Reg[0x08] = 0x00000400
[500ns] Write Reg[0x00] = 0x00000001
[550ns] Starting computation...
[15us] Read Reg[0x00] = 0x00000002 (DONE)
[15.5us] Verifying results...
[16us] âœ… Result C[0][0]: Expected=0x00000929, Got=0x00000929 âœ…
[16us] âœ… Result C[0][1]: Expected=0x00002694, Got=0x00002694 âœ…
...
[20us] âœ… ALL TESTS PASSED! (64/64 matched)
```

#### Step 5.2: í”„ë¡œí† ì½œ ìœ„ë°˜ ì²´í¬

VIPê°€ ìë™ìœ¼ë¡œ ì²´í¬:
```
# ì •ìƒ ì¼€ì´ìŠ¤:
[INFO] No AXI protocol violations detected

# ì˜¤ë¥˜ ì¼€ì´ìŠ¤ ì˜ˆì‹œ:
[ERROR] AXI Protocol Violation: AWVALID asserted without AWREADY
[ERROR] AXI Protocol Violation: WLAST not asserted on last beat
```

#### Step 5.3: íƒ€ì´ë° ì¸¡ì •

```systemverilog
// Testbenchì— ì¶”ê°€
time start_time, end_time;

start_time = $time;
write_register(0x00, 32'h1);  // Start

wait(done_signal);
end_time = $time;

$display("â±ï¸  Latency: %0t ns (%0d cycles)", 
         end_time - start_time, 
         (end_time - start_time) / 10);
```

---

## 7. ì‹¤í–‰ ë°©ë²•

### 7.1 Quick Start

```bash
# 1. ë””ë ‰í† ë¦¬ êµ¬ì¡° ìƒì„± ë° íŒŒì¼ ë³µì‚¬
cd C:\Users\sudea\capstone_design_final\sa_engine_ip_1.0
powershell -ExecutionPolicy Bypass -File setup_structure.ps1

# 2. í…ŒìŠ¤íŠ¸ ë²¡í„° ìƒì„±
cd src\scripts
python generate_test_vectors.py

# 3. Block Design/TB ì„¸íŒ… (GUI)
vivado -mode gui
# Tcl Consoleì—ì„œ ë‹¤ìŒ ì‹¤í–‰
source $env(HOME)/capstone_design_final/sa_engine_ip_1.0/src/scripts/create_bd_with_vip.tcl
source $env(HOME)/capstone_design_final/sa_engine_ip_1.0/src/scripts/setup_sim.tcl
# ì´í›„ Run Behavioral Simulation

# 4. ê²°ê³¼ í™•ì¸
type ..\..\vivado.log | findstr "PASSED\|FAILED"
```

### 7.2 ë‹¨ê³„ë³„ ì‹¤í–‰ (ë””ë²„ê¹…ìš©)

#### Step 1: Vivado GUI ì—´ê¸°
```bash
cd C:\Users\sudea\capstone_design_final
vivado capstone_design_final.xpr
```

#### Step 2: IP Packager ì—´ê¸°
```
Tools â†’ Create and Package New IP â†’ Edit Packaged IP
```

#### Step 3: ì‹œë®¬ë ˆì´ì…˜ ì„¤ì •
```
Flow Navigator â†’ Settings â†’ Simulation
- Top Module: sa_matmul_tb
- Simulation Run Time: 100us
```

#### Step 4: ì‹œë®¬ ì‹¤í–‰
```
Flow Navigator â†’ Simulation â†’ Run Behavioral Simulation
```

#### Step 5: Waveform ì„¤ì •
```
Scope â†’ sa_matmul_tb â†’ DUT
(ìš°í´ë¦­) â†’ Add to Wave Window
```

---

## 8. íŠ¸ëŸ¬ë¸”ìŠˆíŒ…

### 8.1 ì¼ë°˜ì ì¸ ë¬¸ì œ

#### Q1: "Package 'sa_engine_ip_v1_0_bfm_1_slave_0_0_pkg' not found"
**ì›ì¸:** Block Designê°€ ìƒì„±ë˜ì§€ ì•ŠìŒ

**í•´ê²°:**
```tcl
# example_designs/bfm_design/design.tcl ì‹¤í–‰
cd example_designs/bfm_design
vivado -mode batch -source design.tcl
```

#### Q2: "Cannot open file: ../data/matrix_A_B.hex"
**ì›ì¸:** í…ŒìŠ¤íŠ¸ ë²¡í„° ë¯¸ìƒì„± ë˜ëŠ” ê²½ë¡œ ì˜¤ë¥˜

**í•´ê²°:**
```bash
cd src/scripts
python generate_test_vectors.py

# ê²½ë¡œ í™•ì¸
ls ../data/
```

#### Q3: ì‹œë®¬ë ˆì´ì…˜ì´ ë¬´í•œ ë£¨í”„
**ì›ì¸:** Done ì‹ í˜¸ê°€ ì•ˆ ì˜´

**í•´ê²°:**
1. Waveformì—ì„œ FSM state í™•ì¸
2. `sa_core.c_state`ê°€ `S_IDLE`ì—ì„œ ë©ˆì¶°ìˆìœ¼ë©´:
   - `ap_start` ì‹ í˜¸ í™•ì¸
   - S00_AXI writeê°€ ì œëŒ€ë¡œ ë˜ì—ˆëŠ”ì§€ í™•ì¸
3. íŠ¹ì • stateì—ì„œ ë©ˆì¶°ìˆìœ¼ë©´:
   - í•´ë‹¹ stateì˜ ì²œì´ ì¡°ê±´ í™•ì¸
   - `read_done`, `write_done` ì‹ í˜¸ í™•ì¸

#### Q4: ê²°ê³¼ ë¶ˆì¼ì¹˜ (Mismatch)
**ì›ì¸:** ê³„ì‚° ì˜¤ë¥˜ ë˜ëŠ” ë°ì´í„° ë¡œë”© ì˜¤ë¥˜

**í•´ê²°:**
1. Master VIP ë©”ëª¨ë¦¬ í™•ì¸:
   ```tcl
   # Vivado Tcl Console
   examine mst_agent_0.mem_model.mem
   ```
2. DPRAM ë‚´ìš© í™•ì¸:
   ```
   Waveform â†’ DUT/u_core/u_sa_core/dpram_in
   ```
3. Systolic Array ì…ë ¥ í™•ì¸:
   ```
   DUT/u_core/u_sa_core/u_sa_controller/MAT_A0[0]
   ```

### 8.2 ì„±ëŠ¥ ì´ìŠˆ

#### Slow Simulation
**ì›ì¸:** VIP logging overhead

**í•´ê²°:**
```systemverilog
// Testbenchì—ì„œ verbosity ë‚®ì¶”ê¸°
slv_agent_0.set_verbosity(0);  // 0 = minimal
mst_agent_0.set_verbosity(0);
```

#### Large Waveform File
**ì›ì¸:** ëª¨ë“  ì‹ í˜¸ ê¸°ë¡

**í•´ê²°:**
```tcl
# (í•„ìš”ì‹œ) ì‹œë®¬ ì˜µì…˜ ì¡°ì •
set_property -name {xsim.simulate.log_all_signals} -value {false}

# í•„ìš”í•œ ì‹ í˜¸ë§Œ ì„ íƒì ìœ¼ë¡œ ë¡œê¹…
log_wave -recursive [get_objects DUT/u_core/u_sa_core/c_state]
```

---

## 9. ë‹¤ìŒ ë‹¨ê³„ (ì‹¤ì œ ë³´ë“œ ê²€ì¦)

### 9.1 ILA (Integrated Logic Analyzer) ì‚½ì…

ì‹œë®¬ë ˆì´ì…˜ í†µê³¼ í›„:
```tcl
# Vivado Synthesis í›„
create_ip -name ila -vendor xilinx.com
set_property CONFIG.C_NUM_OF_PROBES 16 [get_ips ila_0]

# ëª¨ë‹ˆí„°ë§í•  ì‹ í˜¸ ì—°ê²°
connect_debug_port ila_0/probe0 [get_nets M_AXI_ARADDR]
connect_debug_port ila_0/probe1 [get_nets M_AXI_ARVALID]
# ...
```

### 9.2 PYNQ Python í…ŒìŠ¤íŠ¸

```python
from pynq import Overlay
import numpy as np

ol = Overlay("sa_engine.bit")
dma = ol.sa_engine_ip_0

# Test (UINT8)
A = np.random.randint(0, 256, (8,8), dtype=np.uint8)
B = np.random.randint(0, 256, (8,8), dtype=np.uint8)
C_golden = A.astype(np.uint32) @ B.astype(np.uint32)

# ... (DMA ì „ì†¡ ì½”ë“œ)

assert np.allclose(C_hw, C_golden)
print("âœ… Hardware test PASSED!")
```

---

## 10. ì°¸ê³  ìë£Œ

### 10.1 Xilinx ë¬¸ì„œ
- [UG1037: AXI VIP User Guide](https://www.xilinx.com/support/documentation/ip_documentation/axi_vip/v1_1/pg267-axi-vip.pdf)
- [UG1119: Vivado Design Suite User Guide - Creating and Packaging Custom IP](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_1/ug1119-vivado-creating-packaging-ip-tutorial.pdf)

### 10.2 AXI Protocol
- [IHI0022E: AMBA AXI Protocol Specification](https://developer.arm.com/documentation/ihi0022/e/)

### 10.3 PYNQ
- [PYNQ Documentation](http://pynq.readthedocs.io/)
- [PYNQ-Z2 Board Reference Manual](https://reference.digilentinc.com/reference/programmable-logic/pynq-z2/reference-manual)

---

## ğŸ“ ì²´í¬ë¦¬ìŠ¤íŠ¸

### í™˜ê²½ ì¤€ë¹„
- [ ] ë””ë ‰í† ë¦¬ êµ¬ì¡° ìƒì„± ì™„ë£Œ
- [ ] íŒŒì¼ ë³µì‚¬ ì™„ë£Œ
- [ ] Python NumPy ì„¤ì¹˜ í™•ì¸

### í…ŒìŠ¤íŠ¸ ë²¡í„°
- [ ] `generate_test_vectors.py` ì‹¤í–‰
- [ ] `matrix_A_B.hex` ìƒì„± í™•ì¸ (A+B ê²°í•©)
- [ ] `matrix_a.hex`/`matrix_b.hex` ìƒì„± í™•ì¸ (ì˜µì…˜)
- [ ] `golden_result.hex` ìƒì„± í™•ì¸

### Testbench
- [ ] `sa_matmul_tb.sv` ìˆ˜ì • ì™„ë£Œ
- [ ] `tb_tasks.svh` ì‘ì„± ì™„ë£Œ
- [ ] `axi_vip_config.svh` ë³µì‚¬ ì™„ë£Œ

### ì‹œë®¬ë ˆì´ì…˜
- [ ] Block Design ìƒì„± ì™„ë£Œ
- [ ] Compilation ì„±ê³µ
- [ ] Elaboration ì„±ê³µ
- [ ] Simulation ì‹¤í–‰ ì™„ë£Œ
- [ ] No protocol violations
- [ ] Result matched with golden

### ë¬¸ì„œí™”
- [ ] Waveform ìº¡ì²˜ (ì£¼ìš” ì‹ í˜¸)
- [ ] ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸ ì €ì¥
- [ ] ê²€ì¦ ë¦¬í¬íŠ¸ ì‘ì„±

---

**End of Document**

Last Updated: 2025-11-04  
Version: 1.0  
Author: Jimin Hwang 
Project: PYNQ-Z2 Systolic Array Matrix Multiplication IP

