I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
r2: hw_input_global_wrapper_stencil$d_reg__U1$reg0
r3: hw_input_global_wrapper_stencil$d_reg__U2$reg0
m4: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet
m5: op_hcompute_hw_output_stencil_port_controller_garnet
p6: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_271_272_i2612_i1096
p7: op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_1$_join_i2616_i412
p8: op_hcompute_conv_stencil$inner_compute$i2599_i2600_i651
p9: op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$opN_0$_join_i2609_i1905
p10: op_hcompute_conv_stencil_1$inner_compute$add_270_276_277_tree$_join_i2617_i2231
r11: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r12: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1
I13: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r14: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
r15: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3
r16: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4
r17: pnr_pipelining17
r18: pnr_pipelining18
r19: pnr_pipelining19
r20: pnr_pipelining20
r21: pnr_pipelining21
r22: pnr_pipelining22
r23: pnr_pipelining23
