pub const ISER0_ADDR: u32 = 0xE000E100;
pub const ISER1_ADDR: u32 = 0xE000E104;
pub const ISER2_ADDR: u32 = 0xE000E108;
pub const ISER3_ADDR: u32 = 0xE000E10C;
pub const ISER4_ADDR: u32 = 0xE000E110;
pub const ISER5_ADDR: u32 = 0xE000E114;
pub const ISER6_ADDR: u32 = 0xE000E118;
pub const ISER7_ADDR: u32 = 0xE000E11C;
pub const ISER8_ADDR: u32 = 0xE000E120;
pub const ISER9_ADDR: u32 = 0xE000E124;
pub const ISER10_ADDR: u32 = 0xE000E128;
pub const ISER11_ADDR: u32 = 0xE000E12C;
pub const ISER12_ADDR: u32 = 0xE000E130;
pub const ISER13_ADDR: u32 = 0xE000E134;
pub const ISER14_ADDR: u32 = 0xE000E138;
pub const ISER15_ADDR: u32 = 0xE000E13C;

// NVIC_ICER0 - NVIC_ICER15
pub const ICER0_ADDR: u32 = 0xE000E180;
pub const ICER1_ADDR: u32 = 0xE000E184;
pub const ICER2_ADDR: u32 = 0xE000E188;
pub const ICER3_ADDR: u32 = 0xE000E18C;
pub const ICER4_ADDR: u32 = 0xE000E190;
pub const ICER5_ADDR: u32 = 0xE000E194;
pub const ICER6_ADDR: u32 = 0xE000E198;
pub const ICER7_ADDR: u32 = 0xE000E19C;
pub const ICER8_ADDR: u32 = 0xE000E1A0;
pub const ICER9_ADDR: u32 = 0xE000E1A4;
pub const ICER10_ADDR: u32 = 0xE000E1A8;
pub const ICER11_ADDR: u32 = 0xE000E1AC;
pub const ICER12_ADDR: u32 = 0xE000E1B0;
pub const ICER13_ADDR: u32 = 0xE000E1B4;
pub const ICER14_ADDR: u32 = 0xE000E1B8;
pub const ICER15_ADDR: u32 = 0xE000E1BC;

// NVIC_ISPR0 - NVIC_ISPR15
pub const ISPR0_ADDR: u32 = 0xE000E200;
pub const ISPR1_ADDR: u32 = 0xE000E204;
pub const ISPR2_ADDR: u32 = 0xE000E208;
pub const ISPR3_ADDR: u32 = 0xE000E20C;
pub const ISPR4_ADDR: u32 = 0xE000E210;
pub const ISPR5_ADDR: u32 = 0xE000E214;
pub const ISPR6_ADDR: u32 = 0xE000E218;
pub const ISPR7_ADDR: u32 = 0xE000E21C;
pub const ISPR8_ADDR: u32 = 0xE000E220;
pub const ISPR9_ADDR: u32 = 0xE000E224;
pub const ISPR10_ADDR: u32 = 0xE000E228;
pub const ISPR11_ADDR: u32 = 0xE000E22C;
pub const ISPR12_ADDR: u32 = 0xE000E230;
pub const ISPR13_ADDR: u32 = 0xE000E234;
pub const ISPR14_ADDR: u32 = 0xE000E238;
pub const ISPR15_ADDR: u32 = 0xE000E23C;

// NVIC_ICPR0 - NVIC_ICPR15
pub const ICPR0_ADDR: u32 = 0xE000E280;
pub const ICPR1_ADDR: u32 = 0xE000E284;
pub const ICPR2_ADDR: u32 = 0xE000E288;
pub const ICPR3_ADDR: u32 = 0xE000E28C;
pub const ICPR4_ADDR: u32 = 0xE000E290;
pub const ICPR5_ADDR: u32 = 0xE000E294;
pub const ICPR6_ADDR: u32 = 0xE000E298;
pub const ICPR7_ADDR: u32 = 0xE000E29C;
pub const ICPR8_ADDR: u32 = 0xE000E2A0;
pub const ICPR9_ADDR: u32 = 0xE000E2A4;
pub const ICPR10_ADDR: u32 = 0xE000E2A8;
pub const ICPR11_ADDR: u32 = 0xE000E2AC;
pub const ICPR12_ADDR: u32 = 0xE000E2B0;
pub const ICPR13_ADDR: u32 = 0xE000E2B4;
pub const ICPR14_ADDR: u32 = 0xE000E2B8;
pub const ICPR15_ADDR: u32 = 0xE000E2BC;

// NVIC_IABR0 - NVIC_IABR15
pub const IABR0_ADDR: u32 = 0xE000E300;
pub const IABR1_ADDR: u32 = 0xE000E304;
pub const IABR2_ADDR: u32 = 0xE000E308;
pub const IABR3_ADDR: u32 = 0xE000E30C;
pub const IABR4_ADDR: u32 = 0xE000E310;
pub const IABR5_ADDR: u32 = 0xE000E314;
pub const IABR6_ADDR: u32 = 0xE000E318;
pub const IABR7_ADDR: u32 = 0xE000E31C;
pub const IABR8_ADDR: u32 = 0xE000E320;
pub const IABR9_ADDR: u32 = 0xE000E324;
pub const IABR10_ADDR: u32 = 0xE000E328;
pub const IABR11_ADDR: u32 = 0xE000E32C;
pub const IABR12_ADDR: u32 = 0xE000E330;
pub const IABR13_ADDR: u32 = 0xE000E334;
pub const IABR14_ADDR: u32 = 0xE000E338;
pub const IABR15_ADDR: u32 = 0xE000E33C;

// NVIC IPR0 - NVIC_IPR123
pub const IPR0_ADDR: u32 = 0xE000E400;
pub const IPR1_ADDR: u32 = 0xE000E404;
pub const IPR2_ADDR: u32 = 0xE000E408;
pub const IPR3_ADDR: u32 = 0xE000E40C;
pub const IPR4_ADDR: u32 = 0xE000E410;
pub const IPR5_ADDR: u32 = 0xE000E414;
pub const IPR6_ADDR: u32 = 0xE000E418;
pub const IPR7_ADDR: u32 = 0xE000E41C;
pub const IPR8_ADDR: u32 = 0xE000E420;
pub const IPR9_ADDR: u32 = 0xE000E424;
pub const IPR10_ADDR: u32 = 0xE000E428;
pub const IPR11_ADDR: u32 = 0xE000E42C;
pub const IPR12_ADDR: u32 = 0xE000E430;
pub const IPR13_ADDR: u32 = 0xE000E434;
pub const IPR14_ADDR: u32 = 0xE000E438;
pub const IPR15_ADDR: u32 = 0xE000E43C;
pub const IPR16_ADDR: u32 = 0xE000E440;
pub const IPR17_ADDR: u32 = 0xE000E444;
pub const IPR18_ADDR: u32 = 0xE000E448;
pub const IPR19_ADDR: u32 = 0xE000E44C;
pub const IPR20_ADDR: u32 = 0xE000E450;
pub const IPR21_ADDR: u32 = 0xE000E454;
pub const IPR22_ADDR: u32 = 0xE000E458;
pub const IPR23_ADDR: u32 = 0xE000E45C;
pub const IPR24_ADDR: u32 = 0xE000E460;
pub const IPR25_ADDR: u32 = 0xE000E464;
pub const IPR26_ADDR: u32 = 0xE000E468;
pub const IPR27_ADDR: u32 = 0xE000E46C;
pub const IPR28_ADDR: u32 = 0xE000E470;
pub const IPR29_ADDR: u32 = 0xE000E474;
pub const IPR30_ADDR: u32 = 0xE000E478;
pub const IPR31_ADDR: u32 = 0xE000E47C;
pub const IPR32_ADDR: u32 = 0xE000E480;
pub const IPR33_ADDR: u32 = 0xE000E484;
pub const IPR34_ADDR: u32 = 0xE000E488;
pub const IPR35_ADDR: u32 = 0xE000E48C;
pub const IPR36_ADDR: u32 = 0xE000E490;
pub const IPR37_ADDR: u32 = 0xE000E494;
pub const IPR38_ADDR: u32 = 0xE000E498;
pub const IPR39_ADDR: u32 = 0xE000E49C;
pub const IPR40_ADDR: u32 = 0xE000E4A0;
pub const IPR41_ADDR: u32 = 0xE000E4A4;
pub const IPR42_ADDR: u32 = 0xE000E4A8;
pub const IPR43_ADDR: u32 = 0xE000E4AC;
pub const IPR44_ADDR: u32 = 0xE000E4B0;
pub const IPR45_ADDR: u32 = 0xE000E4B4;
pub const IPR46_ADDR: u32 = 0xE000E4B8;
pub const IPR47_ADDR: u32 = 0xE000E4BC;
pub const IPR48_ADDR: u32 = 0xE000E4C0;
pub const IPR49_ADDR: u32 = 0xE000E4C4;
pub const IPR50_ADDR: u32 = 0xE000E4C8;
pub const IPR51_ADDR: u32 = 0xE000E4CC;
pub const IPR52_ADDR: u32 = 0xE000E4D0;
pub const IPR53_ADDR: u32 = 0xE000E4D4;
pub const IPR54_ADDR: u32 = 0xE000E4D8;
pub const IPR55_ADDR: u32 = 0xE000E4DC;
pub const IPR56_ADDR: u32 = 0xE000E4E0;
pub const IPR57_ADDR: u32 = 0xE000E4E4;
pub const IPR58_ADDR: u32 = 0xE000E4E8;
pub const IPR59_ADDR: u32 = 0xE000E4EC;
pub const IPR60_ADDR: u32 = 0xE000E4F0;
pub const IPR61_ADDR: u32 = 0xE000E4F4;
pub const IPR62_ADDR: u32 = 0xE000E4F8;
pub const IPR63_ADDR: u32 = 0xE000E4FC;
pub const IPR64_ADDR: u32 = 0xE000E500;
pub const IPR65_ADDR: u32 = 0xE000E504;
pub const IPR66_ADDR: u32 = 0xE000E508;
pub const IPR67_ADDR: u32 = 0xE000E50C;
pub const IPR68_ADDR: u32 = 0xE000E510;
pub const IPR69_ADDR: u32 = 0xE000E514;
pub const IPR70_ADDR: u32 = 0xE000E518;
pub const IPR71_ADDR: u32 = 0xE000E51C;
pub const IPR72_ADDR: u32 = 0xE000E520;
pub const IPR73_ADDR: u32 = 0xE000E524;
pub const IPR74_ADDR: u32 = 0xE000E528;
pub const IPR75_ADDR: u32 = 0xE000E52C;
pub const IPR76_ADDR: u32 = 0xE000E530;
pub const IPR77_ADDR: u32 = 0xE000E534;
pub const IPR78_ADDR: u32 = 0xE000E538;
pub const IPR79_ADDR: u32 = 0xE000E53C;
pub const IPR80_ADDR: u32 = 0xE000E540;
pub const IPR81_ADDR: u32 = 0xE000E544;
pub const IPR82_ADDR: u32 = 0xE000E548;
pub const IPR83_ADDR: u32 = 0xE000E54C;
pub const IPR84_ADDR: u32 = 0xE000E550;
pub const IPR85_ADDR: u32 = 0xE000E554;
pub const IPR86_ADDR: u32 = 0xE000E558;
pub const IPR87_ADDR: u32 = 0xE000E55C;
pub const IPR88_ADDR: u32 = 0xE000E560;
pub const IPR89_ADDR: u32 = 0xE000E564;
pub const IPR90_ADDR: u32 = 0xE000E568;
pub const IPR91_ADDR: u32 = 0xE000E56C;
pub const IPR92_ADDR: u32 = 0xE000E570;
pub const IPR93_ADDR: u32 = 0xE000E574;
pub const IPR94_ADDR: u32 = 0xE000E578;
pub const IPR95_ADDR: u32 = 0xE000E57C;
pub const IPR96_ADDR: u32 = 0xE000E580;
pub const IPR97_ADDR: u32 = 0xE000E584;
pub const IPR98_ADDR: u32 = 0xE000E588;
pub const IPR99_ADDR: u32 = 0xE000E58C;
pub const IPR100_ADDR: u32 = 0xE000E590;
pub const IPR101_ADDR: u32 = 0xE000E594;
pub const IPR102_ADDR: u32 = 0xE000E598;
pub const IPR103_ADDR: u32 = 0xE000E59C;
pub const IPR104_ADDR: u32 = 0xE000E5A0;
pub const IPR105_ADDR: u32 = 0xE000E5A4;
pub const IPR106_ADDR: u32 = 0xE000E5A8;
pub const IPR107_ADDR: u32 = 0xE000E5AC;
pub const IPR108_ADDR: u32 = 0xE000E5B0;
pub const IPR109_ADDR: u32 = 0xE000E5B4;
pub const IPR110_ADDR: u32 = 0xE000E5B8;
pub const IPR111_ADDR: u32 = 0xE000E5BC;
pub const IPR112_ADDR: u32 = 0xE000E5C0;
pub const IPR113_ADDR: u32 = 0xE000E5C4;
pub const IPR114_ADDR: u32 = 0xE000E5C8;
pub const IPR115_ADDR: u32 = 0xE000E5CC;
pub const IPR116_ADDR: u32 = 0xE000E5D0;
pub const IPR117_ADDR: u32 = 0xE000E5D4;
pub const IPR118_ADDR: u32 = 0xE000E5D8;
pub const IPR119_ADDR: u32 = 0xE000E5DC;
pub const IPR120_ADDR: u32 = 0xE000E5E0;
pub const IPR121_ADDR: u32 = 0xE000E5E4;
pub const IPR122_ADDR: u32 = 0xE000E5E8;
pub const IPR123_ADDR: u32 = 0xE000E5EC;

// NVIC: https://developer.arm.com/documentation/ddi0403/d/System-Level-Architecture/System-Address-Map/Nested-Vectored-Interrupt-Controller--NVIC/NVIC-register-support-in-the-SCS?lang=en
//
// Some unimplemented blocks:
//
// 0xE000E380 -0xE000E3FC	-	-	-	Reserved
//
// 0xE000E7F0 -0xE000ECFC	-	-	-	Reserved
//
//
// Columns are:
// Address	Name	Type	Reset	Description
#[derive(Debug)]
#[flux_rs::refined_by(
    iser0: int,
    iser1: int,
    iser2: int,
    iser3: int,
    iser4: int,
    iser5: int,
    iser6: int,
    iser7: int,
    iser8: int,
    iser9: int,
    iser10: int,
    iser11: int,
    iser12: int,
    iser13: int,
    iser14: int,
    iser15: int,
    icer0: int,
    icer1: int,
    icer2: int,
    icer3: int,
    icer4: int,
    icer5: int,
    icer6: int,
    icer7: int,
    icer8: int,
    icer9: int,
    icer10: int,
    icer11: int,
    icer12: int,
    icer13: int,
    icer14: int,
    icer15: int,
    ispr0: int,
    ispr1: int,
    ispr2: int,
    ispr3: int,
    ispr4: int,
    ispr5: int,
    ispr6: int,
    ispr7: int,
    ispr8: int,
    ispr9: int,
    ispr10: int,
    ispr11: int,
    ispr12: int,
    ispr13: int,
    ispr14: int,
    ispr15: int,
    icpr0: int,
    icpr1: int,
    icpr2: int,
    icpr3: int,
    icpr4: int,
    icpr5: int,
    icpr6: int,
    icpr7: int,
    icpr8: int,
    icpr9: int,
    icpr10: int,
    icpr11: int,
    icpr12: int,
    icpr13: int,
    icpr14: int,
    icpr15: int,
    iabr0: int,
    iabr1: int,
    iabr2: int,
    iabr3: int,
    iabr4: int,
    iabr5: int,
    iabr6: int,
    iabr7: int,
    iabr8: int,
    iabr9: int,
    iabr10: int,
    iabr11: int,
    iabr12: int,
    iabr13: int,
    iabr14: int,
    iabr15: int,
    ipr0: int,
    ipr1: int,
    ipr2: int,
    ipr3: int,
    ipr4: int,
    ipr5: int,
    ipr6: int,
    ipr7: int,
    ipr8: int,
    ipr9: int,
    ipr10: int,
    ipr11: int,
    ipr12: int,
    ipr13: int,
    ipr14: int,
    ipr15: int,
    ipr16: int,
    ipr17: int,
    ipr18: int,
    ipr19: int,
    ipr20: int,
    ipr21: int,
    ipr22: int,
    ipr23: int,
    ipr24: int,
    ipr25: int,
    ipr26: int,
    ipr27: int,
    ipr28: int,
    ipr29: int,
    ipr30: int,
    ipr31: int,
    ipr32: int,
    ipr33: int,
    ipr34: int,
    ipr35: int,
    ipr36: int,
    ipr37: int,
    ipr38: int,
    ipr39: int,
    ipr40: int,
    ipr41: int,
    ipr42: int,
    ipr43: int,
    ipr44: int,
    ipr45: int,
    ipr46: int,
    ipr47: int,
    ipr48: int,
    ipr49: int,
    ipr50: int,
    ipr51: int,
    ipr52: int,
    ipr53: int,
    ipr54: int,
    ipr55: int,
    ipr56: int,
    ipr57: int,
    ipr58: int,
    ipr59: int,
    ipr60: int,
    ipr61: int,
    ipr62: int,
    ipr63: int,
    ipr64: int,
    ipr65: int,
    ipr66: int,
    ipr67: int,
    ipr68: int,
    ipr69: int,
    ipr70: int,
    ipr71: int,
    ipr72: int,
    ipr73: int,
    ipr74: int,
    ipr75: int,
    ipr76: int,
    ipr77: int,
    ipr78: int,
    ipr79: int,
    ipr80: int,
    ipr81: int,
    ipr82: int,
    ipr83: int,
    ipr84: int,
    ipr85: int,
    ipr86: int,
    ipr87: int,
    ipr88: int,
    ipr89: int,
    ipr90: int,
    ipr91: int,
    ipr92: int,
    ipr93: int,
    ipr94: int,
    ipr95: int,
    ipr96: int,
    ipr97: int,
    ipr98: int,
    ipr99: int,
    ipr100: int,
    ipr101: int,
    ipr102: int,
    ipr103: int,
    ipr104: int,
    ipr105: int,
    ipr106: int,
    ipr107: int,
    ipr108: int,
    ipr109: int,
    ipr110: int,
    ipr111: int,
    ipr112: int,
    ipr113: int,
    ipr114: int,
    ipr115: int,
    ipr116: int,
    ipr117: int,
    ipr118: int,
    ipr119: int,
    ipr120: int,
    ipr121: int,
    ipr122: int,
    ipr123: int,
)]
pub struct Nvic {
    // 0xE000E100 -0xE000E13C	NVIC_ISER0 -NVIC_ISER15	RW	0x00000000
    // Interrupt Set-Enable Registers, NVIC_ISER0 - NVIC_ISER15
    #[field(u32[iser0])]
    iser0: u32,
    #[field(u32[iser1])]
    iser1: u32,
    #[field(u32[iser2])]
    iser2: u32,
    #[field(u32[iser3])]
    iser3: u32,
    #[field(u32[iser4])]
    iser4: u32,
    #[field(u32[iser5])]
    iser5: u32,
    #[field(u32[iser6])]
    iser6: u32,
    #[field(u32[iser7])]
    iser7: u32,
    #[field(u32[iser8])]
    iser8: u32,
    #[field(u32[iser9])]
    iser9: u32,
    #[field(u32[iser10])]
    iser10: u32,
    #[field(u32[iser11])]
    iser11: u32,
    #[field(u32[iser12])]
    iser12: u32,
    #[field(u32[iser13])]
    iser13: u32,
    #[field(u32[iser14])]
    iser14: u32,
    #[field(u32[iser15])]
    iser15: u32,
    // 0xE000E180 -0xE000E1BC	NVIC_ICER0 -NVIC_ICER15	RW	0x00000000
    // Interrupt Clear-Enable Registers, NVIC_ICER0 - NVIC_ICER15
    #[field(u32[icer0])]
    icer0: u32,
    #[field(u32[icer1])]
    icer1: u32,
    #[field(u32[icer2])]
    icer2: u32,
    #[field(u32[icer3])]
    icer3: u32,
    #[field(u32[icer4])]
    icer4: u32,
    #[field(u32[icer5])]
    icer5: u32,
    #[field(u32[icer6])]
    icer6: u32,
    #[field(u32[icer7])]
    icer7: u32,
    #[field(u32[icer8])]
    icer8: u32,
    #[field(u32[icer9])]
    icer9: u32,
    #[field(u32[icer10])]
    icer10: u32,
    #[field(u32[icer11])]
    icer11: u32,
    #[field(u32[icer12])]
    icer12: u32,
    #[field(u32[icer13])]
    icer13: u32,
    #[field(u32[icer14])]
    icer14: u32,
    #[field(u32[icer15])]
    icer15: u32,
    // 0xE000E200 -0xE000E23C	NVIC_ISPR0 -NVIC_ISPR15	RW	0x00000000
    // Interrupt Set-Pending Registers, NVIC_ISPR0 - NVIC_ISPR15
    #[field(u32[ispr0])]
    ispr0: u32,
    #[field(u32[ispr1])]
    ispr1: u32,
    #[field(u32[ispr2])]
    ispr2: u32,
    #[field(u32[ispr3])]
    ispr3: u32,
    #[field(u32[ispr4])]
    ispr4: u32,
    #[field(u32[ispr5])]
    ispr5: u32,
    #[field(u32[ispr6])]
    ispr6: u32,
    #[field(u32[ispr7])]
    ispr7: u32,
    #[field(u32[ispr8])]
    ispr8: u32,
    #[field(u32[ispr9])]
    ispr9: u32,
    #[field(u32[ispr10])]
    ispr10: u32,
    #[field(u32[ispr11])]
    ispr11: u32,
    #[field(u32[ispr12])]
    ispr12: u32,
    #[field(u32[ispr13])]
    ispr13: u32,
    #[field(u32[ispr14])]
    ispr14: u32,
    #[field(u32[ispr15])]
    ispr15: u32,
    // 0xE000E280 -0xE000E2BC	NVIC_ICPR0 -NVIC_ICPR15	RW	0x00000000
    // Interrupt Clear-Pending Registers, NVIC_ICPR0 - NVIC_ICPR15
    #[field(u32[icpr0])]
    icpr0: u32,
    #[field(u32[icpr1])]
    icpr1: u32,
    #[field(u32[icpr2])]
    icpr2: u32,
    #[field(u32[icpr3])]
    icpr3: u32,
    #[field(u32[icpr4])]
    icpr4: u32,
    #[field(u32[icpr5])]
    icpr5: u32,
    #[field(u32[icpr6])]
    icpr6: u32,
    #[field(u32[icpr7])]
    icpr7: u32,
    #[field(u32[icpr8])]
    icpr8: u32,
    #[field(u32[icpr9])]
    icpr9: u32,
    #[field(u32[icpr10])]
    icpr10: u32,
    #[field(u32[icpr11])]
    icpr11: u32,
    #[field(u32[icpr12])]
    icpr12: u32,
    #[field(u32[icpr13])]
    icpr13: u32,
    #[field(u32[icpr14])]
    icpr14: u32,
    #[field(u32[icpr15])]
    icpr15: u32,
    // 0xE000E300 -0xE000E37C	NVIC_IABR0 -NVIC_IABR15	RO	0x00000000
    // Interrupt Active Bit Registers, NVIC_IABR0 - NVIC_IABR15
    #[field(u32[iabr0])]
    iabr0: u32,
    #[field(u32[iabr1])]
    iabr1: u32,
    #[field(u32[iabr2])]
    iabr2: u32,
    #[field(u32[iabr3])]
    iabr3: u32,
    #[field(u32[iabr4])]
    iabr4: u32,
    #[field(u32[iabr5])]
    iabr5: u32,
    #[field(u32[iabr6])]
    iabr6: u32,
    #[field(u32[iabr7])]
    iabr7: u32,
    #[field(u32[iabr8])]
    iabr8: u32,
    #[field(u32[iabr9])]
    iabr9: u32,
    #[field(u32[iabr10])]
    iabr10: u32,
    #[field(u32[iabr11])]
    iabr11: u32,
    #[field(u32[iabr12])]
    iabr12: u32,
    #[field(u32[iabr13])]
    iabr13: u32,
    #[field(u32[iabr14])]
    iabr14: u32,
    #[field(u32[iabr15])]
    iabr15: u32,
    // 0xE000E400 -0xE000E7EC	NVIC_IPR0 -NVIC_IPR123	RW	0x00000000
    // Interrupt Priority Registers, NVIC_IPR0 - NVC_IPR123
    #[field(u32[ipr0])]
    ipr0: u32,
    #[field(u32[ipr1])]
    ipr1: u32,
    #[field(u32[ipr2])]
    ipr2: u32,
    #[field(u32[ipr3])]
    ipr3: u32,
    #[field(u32[ipr4])]
    ipr4: u32,
    #[field(u32[ipr5])]
    ipr5: u32,
    #[field(u32[ipr6])]
    ipr6: u32,
    #[field(u32[ipr7])]
    ipr7: u32,
    #[field(u32[ipr8])]
    ipr8: u32,
    #[field(u32[ipr9])]
    ipr9: u32,
    #[field(u32[ipr10])]
    ipr10: u32,
    #[field(u32[ipr11])]
    ipr11: u32,
    #[field(u32[ipr12])]
    ipr12: u32,
    #[field(u32[ipr13])]
    ipr13: u32,
    #[field(u32[ipr14])]
    ipr14: u32,
    #[field(u32[ipr15])]
    ipr15: u32,
    #[field(u32[ipr16])]
    ipr16: u32,
    #[field(u32[ipr17])]
    ipr17: u32,
    #[field(u32[ipr18])]
    ipr18: u32,
    #[field(u32[ipr19])]
    ipr19: u32,
    #[field(u32[ipr20])]
    ipr20: u32,
    #[field(u32[ipr21])]
    ipr21: u32,
    #[field(u32[ipr22])]
    ipr22: u32,
    #[field(u32[ipr23])]
    ipr23: u32,
    #[field(u32[ipr24])]
    ipr24: u32,
    #[field(u32[ipr25])]
    ipr25: u32,
    #[field(u32[ipr26])]
    ipr26: u32,
    #[field(u32[ipr27])]
    ipr27: u32,
    #[field(u32[ipr28])]
    ipr28: u32,
    #[field(u32[ipr29])]
    ipr29: u32,
    #[field(u32[ipr30])]
    ipr30: u32,
    #[field(u32[ipr31])]
    ipr31: u32,
    #[field(u32[ipr32])]
    ipr32: u32,
    #[field(u32[ipr33])]
    ipr33: u32,
    #[field(u32[ipr34])]
    ipr34: u32,
    #[field(u32[ipr35])]
    ipr35: u32,
    #[field(u32[ipr36])]
    ipr36: u32,
    #[field(u32[ipr37])]
    ipr37: u32,
    #[field(u32[ipr38])]
    ipr38: u32,
    #[field(u32[ipr39])]
    ipr39: u32,
    #[field(u32[ipr40])]
    ipr40: u32,
    #[field(u32[ipr41])]
    ipr41: u32,
    #[field(u32[ipr42])]
    ipr42: u32,
    #[field(u32[ipr43])]
    ipr43: u32,
    #[field(u32[ipr44])]
    ipr44: u32,
    #[field(u32[ipr45])]
    ipr45: u32,
    #[field(u32[ipr46])]
    ipr46: u32,
    #[field(u32[ipr47])]
    ipr47: u32,
    #[field(u32[ipr48])]
    ipr48: u32,
    #[field(u32[ipr49])]
    ipr49: u32,
    #[field(u32[ipr50])]
    ipr50: u32,
    #[field(u32[ipr51])]
    ipr51: u32,
    #[field(u32[ipr52])]
    ipr52: u32,
    #[field(u32[ipr53])]
    ipr53: u32,
    #[field(u32[ipr54])]
    ipr54: u32,
    #[field(u32[ipr55])]
    ipr55: u32,
    #[field(u32[ipr56])]
    ipr56: u32,
    #[field(u32[ipr57])]
    ipr57: u32,
    #[field(u32[ipr58])]
    ipr58: u32,
    #[field(u32[ipr59])]
    ipr59: u32,
    #[field(u32[ipr60])]
    ipr60: u32,
    #[field(u32[ipr61])]
    ipr61: u32,
    #[field(u32[ipr62])]
    ipr62: u32,
    #[field(u32[ipr63])]
    ipr63: u32,
    #[field(u32[ipr64])]
    ipr64: u32,
    #[field(u32[ipr65])]
    ipr65: u32,
    #[field(u32[ipr66])]
    ipr66: u32,
    #[field(u32[ipr67])]
    ipr67: u32,
    #[field(u32[ipr68])]
    ipr68: u32,
    #[field(u32[ipr69])]
    ipr69: u32,
    #[field(u32[ipr70])]
    ipr70: u32,
    #[field(u32[ipr71])]
    ipr71: u32,
    #[field(u32[ipr72])]
    ipr72: u32,
    #[field(u32[ipr73])]
    ipr73: u32,
    #[field(u32[ipr74])]
    ipr74: u32,
    #[field(u32[ipr75])]
    ipr75: u32,
    #[field(u32[ipr76])]
    ipr76: u32,
    #[field(u32[ipr77])]
    ipr77: u32,
    #[field(u32[ipr78])]
    ipr78: u32,
    #[field(u32[ipr79])]
    ipr79: u32,
    #[field(u32[ipr80])]
    ipr80: u32,
    #[field(u32[ipr81])]
    ipr81: u32,
    #[field(u32[ipr82])]
    ipr82: u32,
    #[field(u32[ipr83])]
    ipr83: u32,
    #[field(u32[ipr84])]
    ipr84: u32,
    #[field(u32[ipr85])]
    ipr85: u32,
    #[field(u32[ipr86])]
    ipr86: u32,
    #[field(u32[ipr87])]
    ipr87: u32,
    #[field(u32[ipr88])]
    ipr88: u32,
    #[field(u32[ipr89])]
    ipr89: u32,
    #[field(u32[ipr90])]
    ipr90: u32,
    #[field(u32[ipr91])]
    ipr91: u32,
    #[field(u32[ipr92])]
    ipr92: u32,
    #[field(u32[ipr93])]
    ipr93: u32,
    #[field(u32[ipr94])]
    ipr94: u32,
    #[field(u32[ipr95])]
    ipr95: u32,
    #[field(u32[ipr96])]
    ipr96: u32,
    #[field(u32[ipr97])]
    ipr97: u32,
    #[field(u32[ipr98])]
    ipr98: u32,
    #[field(u32[ipr99])]
    ipr99: u32,
    #[field(u32[ipr100])]
    ipr100: u32,
    #[field(u32[ipr101])]
    ipr101: u32,
    #[field(u32[ipr102])]
    ipr102: u32,
    #[field(u32[ipr103])]
    ipr103: u32,
    #[field(u32[ipr104])]
    ipr104: u32,
    #[field(u32[ipr105])]
    ipr105: u32,
    #[field(u32[ipr106])]
    ipr106: u32,
    #[field(u32[ipr107])]
    ipr107: u32,
    #[field(u32[ipr108])]
    ipr108: u32,
    #[field(u32[ipr109])]
    ipr109: u32,
    #[field(u32[ipr110])]
    ipr110: u32,
    #[field(u32[ipr111])]
    ipr111: u32,
    #[field(u32[ipr112])]
    ipr112: u32,
    #[field(u32[ipr113])]
    ipr113: u32,
    #[field(u32[ipr114])]
    ipr114: u32,
    #[field(u32[ipr115])]
    ipr115: u32,
    #[field(u32[ipr116])]
    ipr116: u32,
    #[field(u32[ipr117])]
    ipr117: u32,
    #[field(u32[ipr118])]
    ipr118: u32,
    #[field(u32[ipr119])]
    ipr119: u32,
    #[field(u32[ipr120])]
    ipr120: u32,
    #[field(u32[ipr121])]
    ipr121: u32,
    #[field(u32[ipr122])]
    ipr122: u32,
    #[field(u32[ipr123])]
    ipr123: u32,
}

impl Nvic {
    fn addr_into_reg_value(&self, address: u32) -> u32 {
        match address {
            // NVIC_ISER0 - NVIC_ISER15
            ISER0_ADDR => self.iser0,
            ISER1_ADDR => self.iser1,
            ISER2_ADDR => self.iser2,
            ISER3_ADDR => self.iser3,
            ISER4_ADDR => self.iser4,
            ISER5_ADDR => self.iser5,
            ISER6_ADDR => self.iser6,
            ISER7_ADDR => self.iser7,
            ISER8_ADDR => self.iser8,
            ISER9_ADDR => self.iser9,
            ISER10_ADDR => self.iser10,
            ISER11_ADDR => self.iser11,
            ISER12_ADDR => self.iser12,
            ISER13_ADDR => self.iser13,
            ISER14_ADDR => self.iser14,
            ISER15_ADDR => self.iser15,

            // NVIC_ICER0 - NVIC_ICER15
            ICER0_ADDR => self.icer0,
            ICER1_ADDR => self.icer1,
            ICER2_ADDR => self.icer2,
            ICER3_ADDR => self.icer3,
            ICER4_ADDR => self.icer4,
            ICER5_ADDR => self.icer5,
            ICER6_ADDR => self.icer6,
            ICER7_ADDR => self.icer7,
            ICER8_ADDR => self.icer8,
            ICER9_ADDR => self.icer9,
            ICER10_ADDR => self.icer10,
            ICER11_ADDR => self.icer11,
            ICER12_ADDR => self.icer12,
            ICER13_ADDR => self.icer13,
            ICER14_ADDR => self.icer14,
            ICER15_ADDR => self.icer15,

            // NVIC_ISPR0 - NVIC_ISPR15
            ISPR0_ADDR => self.ispr0,
            ISPR1_ADDR => self.ispr1,
            ISPR2_ADDR => self.ispr2,
            ISPR3_ADDR => self.ispr3,
            ISPR4_ADDR => self.ispr4,
            ISPR5_ADDR => self.ispr5,
            ISPR6_ADDR => self.ispr6,
            ISPR7_ADDR => self.ispr7,
            ISPR8_ADDR => self.ispr8,
            ISPR9_ADDR => self.ispr9,
            ISPR10_ADDR => self.ispr10,
            ISPR11_ADDR => self.ispr11,
            ISPR12_ADDR => self.ispr12,
            ISPR13_ADDR => self.ispr13,
            ISPR14_ADDR => self.ispr14,
            ISPR15_ADDR => self.ispr15,

            // NVIC_ICPR0 - NVIC_ICPR15
            ICPR0_ADDR => self.icpr0,
            ICPR1_ADDR => self.icpr1,
            ICPR2_ADDR => self.icpr2,
            ICPR3_ADDR => self.icpr3,
            ICPR4_ADDR => self.icpr4,
            ICPR5_ADDR => self.icpr5,
            ICPR6_ADDR => self.icpr6,
            ICPR7_ADDR => self.icpr7,
            ICPR8_ADDR => self.icpr8,
            ICPR9_ADDR => self.icpr9,
            ICPR10_ADDR => self.icpr10,
            ICPR11_ADDR => self.icpr11,
            ICPR12_ADDR => self.icpr12,
            ICPR13_ADDR => self.icpr13,
            ICPR14_ADDR => self.icpr14,
            ICPR15_ADDR => self.icpr15,

            // NVIC_IABR0 - NVIC_IABR15
            IABR0_ADDR => self.iabr0,
            IABR1_ADDR => self.iabr1,
            IABR2_ADDR => self.iabr2,
            IABR3_ADDR => self.iabr3,
            IABR4_ADDR => self.iabr4,
            IABR5_ADDR => self.iabr5,
            IABR6_ADDR => self.iabr6,
            IABR7_ADDR => self.iabr7,
            IABR8_ADDR => self.iabr8,
            IABR9_ADDR => self.iabr9,
            IABR10_ADDR => self.iabr10,
            IABR11_ADDR => self.iabr11,
            IABR12_ADDR => self.iabr12,
            IABR13_ADDR => self.iabr13,
            IABR14_ADDR => self.iabr14,
            IABR15_ADDR => self.iabr15,

            // NVIC IPR0 - NVIC_IPR123
            IPR0_ADDR => self.ipr0,
            IPR1_ADDR => self.ipr1,
            IPR2_ADDR => self.ipr2,
            IPR3_ADDR => self.ipr3,
            IPR4_ADDR => self.ipr4,
            IPR5_ADDR => self.ipr5,
            IPR6_ADDR => self.ipr6,
            IPR7_ADDR => self.ipr7,
            IPR8_ADDR => self.ipr8,
            IPR9_ADDR => self.ipr9,
            IPR10_ADDR => self.ipr10,
            IPR11_ADDR => self.ipr11,
            IPR12_ADDR => self.ipr12,
            IPR13_ADDR => self.ipr13,
            IPR14_ADDR => self.ipr14,
            IPR15_ADDR => self.ipr15,
            IPR16_ADDR => self.ipr16,
            IPR17_ADDR => self.ipr17,
            IPR18_ADDR => self.ipr18,
            IPR19_ADDR => self.ipr19,
            IPR20_ADDR => self.ipr20,
            IPR21_ADDR => self.ipr21,
            IPR22_ADDR => self.ipr22,
            IPR23_ADDR => self.ipr23,
            IPR24_ADDR => self.ipr24,
            IPR25_ADDR => self.ipr25,
            IPR26_ADDR => self.ipr26,
            IPR27_ADDR => self.ipr27,
            IPR28_ADDR => self.ipr28,
            IPR29_ADDR => self.ipr29,
            IPR30_ADDR => self.ipr30,
            IPR31_ADDR => self.ipr31,
            IPR32_ADDR => self.ipr32,
            IPR33_ADDR => self.ipr33,
            IPR34_ADDR => self.ipr34,
            IPR35_ADDR => self.ipr35,
            IPR36_ADDR => self.ipr36,
            IPR37_ADDR => self.ipr37,
            IPR38_ADDR => self.ipr38,
            IPR39_ADDR => self.ipr39,
            IPR40_ADDR => self.ipr40,
            IPR41_ADDR => self.ipr41,
            IPR42_ADDR => self.ipr42,
            IPR43_ADDR => self.ipr43,
            IPR44_ADDR => self.ipr44,
            IPR45_ADDR => self.ipr45,
            IPR46_ADDR => self.ipr46,
            IPR47_ADDR => self.ipr47,
            IPR48_ADDR => self.ipr48,
            IPR49_ADDR => self.ipr49,
            IPR50_ADDR => self.ipr50,
            IPR51_ADDR => self.ipr51,
            IPR52_ADDR => self.ipr52,
            IPR53_ADDR => self.ipr53,
            IPR54_ADDR => self.ipr54,
            IPR55_ADDR => self.ipr55,
            IPR56_ADDR => self.ipr56,
            IPR57_ADDR => self.ipr57,
            IPR58_ADDR => self.ipr58,
            IPR59_ADDR => self.ipr59,
            IPR60_ADDR => self.ipr60,
            IPR61_ADDR => self.ipr61,
            IPR62_ADDR => self.ipr62,
            IPR63_ADDR => self.ipr63,
            IPR64_ADDR => self.ipr64,
            IPR65_ADDR => self.ipr65,
            IPR66_ADDR => self.ipr66,
            IPR67_ADDR => self.ipr67,
            IPR68_ADDR => self.ipr68,
            IPR69_ADDR => self.ipr69,
            IPR70_ADDR => self.ipr70,
            IPR71_ADDR => self.ipr71,
            IPR72_ADDR => self.ipr72,
            IPR73_ADDR => self.ipr73,
            IPR74_ADDR => self.ipr74,
            IPR75_ADDR => self.ipr75,
            IPR76_ADDR => self.ipr76,
            IPR77_ADDR => self.ipr77,
            IPR78_ADDR => self.ipr78,
            IPR79_ADDR => self.ipr79,
            IPR80_ADDR => self.ipr80,
            IPR81_ADDR => self.ipr81,
            IPR82_ADDR => self.ipr82,
            IPR83_ADDR => self.ipr83,
            IPR84_ADDR => self.ipr84,
            IPR85_ADDR => self.ipr85,
            IPR86_ADDR => self.ipr86,
            IPR87_ADDR => self.ipr87,
            IPR88_ADDR => self.ipr88,
            IPR89_ADDR => self.ipr89,
            IPR90_ADDR => self.ipr90,
            IPR91_ADDR => self.ipr91,
            IPR92_ADDR => self.ipr92,
            IPR93_ADDR => self.ipr93,
            IPR94_ADDR => self.ipr94,
            IPR95_ADDR => self.ipr95,
            IPR96_ADDR => self.ipr96,
            IPR97_ADDR => self.ipr97,
            IPR98_ADDR => self.ipr98,
            IPR99_ADDR => self.ipr99,
            IPR100_ADDR => self.ipr100,
            IPR101_ADDR => self.ipr101,
            IPR102_ADDR => self.ipr102,
            IPR103_ADDR => self.ipr103,
            IPR104_ADDR => self.ipr104,
            IPR105_ADDR => self.ipr105,
            IPR106_ADDR => self.ipr106,
            IPR107_ADDR => self.ipr107,
            IPR108_ADDR => self.ipr108,
            IPR109_ADDR => self.ipr109,
            IPR110_ADDR => self.ipr110,
            IPR111_ADDR => self.ipr111,
            IPR112_ADDR => self.ipr112,
            IPR113_ADDR => self.ipr113,
            IPR114_ADDR => self.ipr114,
            IPR115_ADDR => self.ipr115,
            IPR116_ADDR => self.ipr116,
            IPR117_ADDR => self.ipr117,
            IPR118_ADDR => self.ipr118,
            IPR119_ADDR => self.ipr119,
            IPR120_ADDR => self.ipr120,
            IPR121_ADDR => self.ipr121,
            IPR122_ADDR => self.ipr122,
            IPR123_ADDR => self.ipr123,

            0xE000E380..=0xE000E3FC => panic!("Read of reserved addr"),
            0xE000E7F0..=0xE000ECFC => panic!("Read of reserved addr"),
            _ => panic!("Read of invalid addr"),
        }
    }

    fn addr_into_reg_mut(&mut self, address: u32) -> &mut u32 {
        match address {
            // NVIC_ISER0 - NVIC_ISER15
            ISER0_ADDR => &mut self.iser0,
            ISER1_ADDR => &mut self.iser1,
            ISER2_ADDR => &mut self.iser2,
            ISER3_ADDR => &mut self.iser3,
            ISER4_ADDR => &mut self.iser4,
            ISER5_ADDR => &mut self.iser5,
            ISER6_ADDR => &mut self.iser6,
            ISER7_ADDR => &mut self.iser7,
            ISER8_ADDR => &mut self.iser8,
            ISER9_ADDR => &mut self.iser9,
            ISER10_ADDR => &mut self.iser10,
            ISER11_ADDR => &mut self.iser11,
            ISER12_ADDR => &mut self.iser12,
            ISER13_ADDR => &mut self.iser13,
            ISER14_ADDR => &mut self.iser14,
            ISER15_ADDR => &mut self.iser15,

            // NVIC_ICER0 - NVIC_ICER15
            ICER0_ADDR => &mut self.icer0,
            ICER1_ADDR => &mut self.icer1,
            ICER2_ADDR => &mut self.icer2,
            ICER3_ADDR => &mut self.icer3,
            ICER4_ADDR => &mut self.icer4,
            ICER5_ADDR => &mut self.icer5,
            ICER6_ADDR => &mut self.icer6,
            ICER7_ADDR => &mut self.icer7,
            ICER8_ADDR => &mut self.icer8,
            ICER9_ADDR => &mut self.icer9,
            ICER10_ADDR => &mut self.icer10,
            ICER11_ADDR => &mut self.icer11,
            ICER12_ADDR => &mut self.icer12,
            ICER13_ADDR => &mut self.icer13,
            ICER14_ADDR => &mut self.icer14,
            ICER15_ADDR => &mut self.icer15,

            // NVIC_ISPR0 - NVIC_ISPR15
            ISPR0_ADDR => &mut self.ispr0,
            ISPR1_ADDR => &mut self.ispr1,
            ISPR2_ADDR => &mut self.ispr2,
            ISPR3_ADDR => &mut self.ispr3,
            ISPR4_ADDR => &mut self.ispr4,
            ISPR5_ADDR => &mut self.ispr5,
            ISPR6_ADDR => &mut self.ispr6,
            ISPR7_ADDR => &mut self.ispr7,
            ISPR8_ADDR => &mut self.ispr8,
            ISPR9_ADDR => &mut self.ispr9,
            ISPR10_ADDR => &mut self.ispr10,
            ISPR11_ADDR => &mut self.ispr11,
            ISPR12_ADDR => &mut self.ispr12,
            ISPR13_ADDR => &mut self.ispr13,
            ISPR14_ADDR => &mut self.ispr14,
            ISPR15_ADDR => &mut self.ispr15,

            // NVIC_ICPR0 - NVIC_ICPR15
            ICPR0_ADDR => &mut self.icpr0,
            ICPR1_ADDR => &mut self.icpr1,
            ICPR2_ADDR => &mut self.icpr2,
            ICPR3_ADDR => &mut self.icpr3,
            ICPR4_ADDR => &mut self.icpr4,
            ICPR5_ADDR => &mut self.icpr5,
            ICPR6_ADDR => &mut self.icpr6,
            ICPR7_ADDR => &mut self.icpr7,
            ICPR8_ADDR => &mut self.icpr8,
            ICPR9_ADDR => &mut self.icpr9,
            ICPR10_ADDR => &mut self.icpr10,
            ICPR11_ADDR => &mut self.icpr11,
            ICPR12_ADDR => &mut self.icpr12,
            ICPR13_ADDR => &mut self.icpr13,
            ICPR14_ADDR => &mut self.icpr14,
            ICPR15_ADDR => &mut self.icpr15,

            // NVIC_IABR0 - NVIC_IABR15
            IABR0_ADDR => &mut self.iabr0,
            IABR1_ADDR => &mut self.iabr1,
            IABR2_ADDR => &mut self.iabr2,
            IABR3_ADDR => &mut self.iabr3,
            IABR4_ADDR => &mut self.iabr4,
            IABR5_ADDR => &mut self.iabr5,
            IABR6_ADDR => &mut self.iabr6,
            IABR7_ADDR => &mut self.iabr7,
            IABR8_ADDR => &mut self.iabr8,
            IABR9_ADDR => &mut self.iabr9,
            IABR10_ADDR => &mut self.iabr10,
            IABR11_ADDR => &mut self.iabr11,
            IABR12_ADDR => &mut self.iabr12,
            IABR13_ADDR => &mut self.iabr13,
            IABR14_ADDR => &mut self.iabr14,
            IABR15_ADDR => &mut self.iabr15,

            // NVIC IPR0 - NVIC_IPR123
            IPR0_ADDR => &mut self.ipr0,
            IPR1_ADDR => &mut self.ipr1,
            IPR2_ADDR => &mut self.ipr2,
            IPR3_ADDR => &mut self.ipr3,
            IPR4_ADDR => &mut self.ipr4,
            IPR5_ADDR => &mut self.ipr5,
            IPR6_ADDR => &mut self.ipr6,
            IPR7_ADDR => &mut self.ipr7,
            IPR8_ADDR => &mut self.ipr8,
            IPR9_ADDR => &mut self.ipr9,
            IPR10_ADDR => &mut self.ipr10,
            IPR11_ADDR => &mut self.ipr11,
            IPR12_ADDR => &mut self.ipr12,
            IPR13_ADDR => &mut self.ipr13,
            IPR14_ADDR => &mut self.ipr14,
            IPR15_ADDR => &mut self.ipr15,
            IPR16_ADDR => &mut self.ipr16,
            IPR17_ADDR => &mut self.ipr17,
            IPR18_ADDR => &mut self.ipr18,
            IPR19_ADDR => &mut self.ipr19,
            IPR20_ADDR => &mut self.ipr20,
            IPR21_ADDR => &mut self.ipr21,
            IPR22_ADDR => &mut self.ipr22,
            IPR23_ADDR => &mut self.ipr23,
            IPR24_ADDR => &mut self.ipr24,
            IPR25_ADDR => &mut self.ipr25,
            IPR26_ADDR => &mut self.ipr26,
            IPR27_ADDR => &mut self.ipr27,
            IPR28_ADDR => &mut self.ipr28,
            IPR29_ADDR => &mut self.ipr29,
            IPR30_ADDR => &mut self.ipr30,
            IPR31_ADDR => &mut self.ipr31,
            IPR32_ADDR => &mut self.ipr32,
            IPR33_ADDR => &mut self.ipr33,
            IPR34_ADDR => &mut self.ipr34,
            IPR35_ADDR => &mut self.ipr35,
            IPR36_ADDR => &mut self.ipr36,
            IPR37_ADDR => &mut self.ipr37,
            IPR38_ADDR => &mut self.ipr38,
            IPR39_ADDR => &mut self.ipr39,
            IPR40_ADDR => &mut self.ipr40,
            IPR41_ADDR => &mut self.ipr41,
            IPR42_ADDR => &mut self.ipr42,
            IPR43_ADDR => &mut self.ipr43,
            IPR44_ADDR => &mut self.ipr44,
            IPR45_ADDR => &mut self.ipr45,
            IPR46_ADDR => &mut self.ipr46,
            IPR47_ADDR => &mut self.ipr47,
            IPR48_ADDR => &mut self.ipr48,
            IPR49_ADDR => &mut self.ipr49,
            IPR50_ADDR => &mut self.ipr50,
            IPR51_ADDR => &mut self.ipr51,
            IPR52_ADDR => &mut self.ipr52,
            IPR53_ADDR => &mut self.ipr53,
            IPR54_ADDR => &mut self.ipr54,
            IPR55_ADDR => &mut self.ipr55,
            IPR56_ADDR => &mut self.ipr56,
            IPR57_ADDR => &mut self.ipr57,
            IPR58_ADDR => &mut self.ipr58,
            IPR59_ADDR => &mut self.ipr59,
            IPR60_ADDR => &mut self.ipr60,
            IPR61_ADDR => &mut self.ipr61,
            IPR62_ADDR => &mut self.ipr62,
            IPR63_ADDR => &mut self.ipr63,
            IPR64_ADDR => &mut self.ipr64,
            IPR65_ADDR => &mut self.ipr65,
            IPR66_ADDR => &mut self.ipr66,
            IPR67_ADDR => &mut self.ipr67,
            IPR68_ADDR => &mut self.ipr68,
            IPR69_ADDR => &mut self.ipr69,
            IPR70_ADDR => &mut self.ipr70,
            IPR71_ADDR => &mut self.ipr71,
            IPR72_ADDR => &mut self.ipr72,
            IPR73_ADDR => &mut self.ipr73,
            IPR74_ADDR => &mut self.ipr74,
            IPR75_ADDR => &mut self.ipr75,
            IPR76_ADDR => &mut self.ipr76,
            IPR77_ADDR => &mut self.ipr77,
            IPR78_ADDR => &mut self.ipr78,
            IPR79_ADDR => &mut self.ipr79,
            IPR80_ADDR => &mut self.ipr80,
            IPR81_ADDR => &mut self.ipr81,
            IPR82_ADDR => &mut self.ipr82,
            IPR83_ADDR => &mut self.ipr83,
            IPR84_ADDR => &mut self.ipr84,
            IPR85_ADDR => &mut self.ipr85,
            IPR86_ADDR => &mut self.ipr86,
            IPR87_ADDR => &mut self.ipr87,
            IPR88_ADDR => &mut self.ipr88,
            IPR89_ADDR => &mut self.ipr89,
            IPR90_ADDR => &mut self.ipr90,
            IPR91_ADDR => &mut self.ipr91,
            IPR92_ADDR => &mut self.ipr92,
            IPR93_ADDR => &mut self.ipr93,
            IPR94_ADDR => &mut self.ipr94,
            IPR95_ADDR => &mut self.ipr95,
            IPR96_ADDR => &mut self.ipr96,
            IPR97_ADDR => &mut self.ipr97,
            IPR98_ADDR => &mut self.ipr98,
            IPR99_ADDR => &mut self.ipr99,
            IPR100_ADDR => &mut self.ipr100,
            IPR101_ADDR => &mut self.ipr101,
            IPR102_ADDR => &mut self.ipr102,
            IPR103_ADDR => &mut self.ipr103,
            IPR104_ADDR => &mut self.ipr104,
            IPR105_ADDR => &mut self.ipr105,
            IPR106_ADDR => &mut self.ipr106,
            IPR107_ADDR => &mut self.ipr107,
            IPR108_ADDR => &mut self.ipr108,
            IPR109_ADDR => &mut self.ipr109,
            IPR110_ADDR => &mut self.ipr110,
            IPR111_ADDR => &mut self.ipr111,
            IPR112_ADDR => &mut self.ipr112,
            IPR113_ADDR => &mut self.ipr113,
            IPR114_ADDR => &mut self.ipr114,
            IPR115_ADDR => &mut self.ipr115,
            IPR116_ADDR => &mut self.ipr116,
            IPR117_ADDR => &mut self.ipr117,
            IPR118_ADDR => &mut self.ipr118,
            IPR119_ADDR => &mut self.ipr119,
            IPR120_ADDR => &mut self.ipr120,
            IPR121_ADDR => &mut self.ipr121,
            IPR122_ADDR => &mut self.ipr122,
            IPR123_ADDR => &mut self.ipr123,

            // RESERVED
            0xE000E380..=0xE000E3FC => panic!("Write to reserved addr"),
            0xE000E7F0..=0xE000ECFC => panic!("Write to reserved addr"),
            _ => panic!("Write to invalid addr"),
        }
    }

    pub fn read(&self, address: u32) -> u32 {
        // everything in NVIC is read / write
        self.addr_into_reg_value(address)
    }

    pub fn write(&mut self, address: u32, value: u32) {
        // everything in NVIC is read / write
        let reg = self.addr_into_reg_mut(address);
        *reg = value;
    }
}
