-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingConvolution_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of StreamingConvolution_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_reg_893 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_902 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_reg_932 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal tmp_s_reg_902_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_906 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_906_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal i_reg_393 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op170_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op230_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_471 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op110_read_state3 : BOOLEAN;
    signal ap_predicate_op128_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op208_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal reg_475 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_s_fu_547_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_s_reg_897 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp1_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1368_fu_584_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1368_reg_910 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_y_7_fu_588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_7_reg_915 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_fu_594_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_in_bloc_reg_921 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_7_fu_600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_7_reg_926 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_reg_932_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal counter_internal_blo_6_fu_640_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_6_reg_936 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_179_fu_646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_179_reg_942 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_180_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_reg_970 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_184_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_184_reg_978 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ofm_y_5_fu_711_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_ofm_y_5_reg_982 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_190_reg_987 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_181_reg_991 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_fu_762_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_178_reg_995 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_0_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_0_0_V_loa_reg_1001 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_1_0_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_1_0_V_loa_reg_1006 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_2_0_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_2_0_V_loa_reg_1011 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_3_0_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_3_0_V_loa_reg_1016 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_1371_fu_786_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1371_reg_1041 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_add_6_reg_1045 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_1_1_V_add_6_reg_1050 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_2_1_V_add_6_reg_1055 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_3_1_V_add_6_reg_1060 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1366_fu_802_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1366_reg_1065 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_add_reg_1069 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_1_1_V_add_reg_1074 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_2_1_V_add_reg_1079 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_3_1_V_add_reg_1084 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_0_1_V_loa_reg_1089 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_1_1_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_1_1_V_loa_reg_1094 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_2_1_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_2_1_V_loa_reg_1099 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_3_1_V_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal inputBuf_3_1_V_loa_reg_1104 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal inputBuf_0_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_0_V_ce0 : STD_LOGIC;
    signal inputBuf_0_0_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_0_V_ce1 : STD_LOGIC;
    signal inputBuf_0_0_V_we1 : STD_LOGIC;
    signal inputBuf_0_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_ce0 : STD_LOGIC;
    signal inputBuf_0_1_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_0_1_V_ce1 : STD_LOGIC;
    signal inputBuf_0_1_V_we1 : STD_LOGIC;
    signal inputBuf_1_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_1_0_V_ce0 : STD_LOGIC;
    signal inputBuf_1_0_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_1_0_V_ce1 : STD_LOGIC;
    signal inputBuf_1_0_V_we1 : STD_LOGIC;
    signal inputBuf_1_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_1_1_V_ce0 : STD_LOGIC;
    signal inputBuf_1_1_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_1_1_V_ce1 : STD_LOGIC;
    signal inputBuf_1_1_V_we1 : STD_LOGIC;
    signal inputBuf_2_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_2_0_V_ce0 : STD_LOGIC;
    signal inputBuf_2_0_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_2_0_V_ce1 : STD_LOGIC;
    signal inputBuf_2_0_V_we1 : STD_LOGIC;
    signal inputBuf_2_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_2_1_V_ce0 : STD_LOGIC;
    signal inputBuf_2_1_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_2_1_V_ce1 : STD_LOGIC;
    signal inputBuf_2_1_V_we1 : STD_LOGIC;
    signal inputBuf_3_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_3_0_V_ce0 : STD_LOGIC;
    signal inputBuf_3_0_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_3_0_V_ce1 : STD_LOGIC;
    signal inputBuf_3_0_V_we1 : STD_LOGIC;
    signal inputBuf_3_1_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_3_1_V_ce0 : STD_LOGIC;
    signal inputBuf_3_1_V_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal inputBuf_3_1_V_ce1 : STD_LOGIC;
    signal inputBuf_3_1_V_we1 : STD_LOGIC;
    signal ap_phi_mux_i_phi_fu_397_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_187_fu_774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_177_fu_790_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_35_fu_806_p6 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal tmp_V_36_fu_816_p6 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ofm_y_1_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_1_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal ofm_x_7_fu_671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_y_1_fu_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_1_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_inp_1_fu_703_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_4_fu_741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_x_1_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_block_1_fu_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_block_write_1_fu_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_508_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_line_1_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal counter_internal_blo_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_fu_729_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1367_fu_562_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_1370_fu_609_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_186_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_185_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ofm_y_5_fu_691_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_193_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1369_fu_752_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp1_fu_756_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op76_load_state3 : BOOLEAN;
    signal ap_enable_operation_76 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage1 : BOOLEAN;
    signal ap_predicate_op147_load_state4 : BOOLEAN;
    signal ap_enable_operation_147 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op178_store_state4 : BOOLEAN;
    signal ap_enable_operation_178 : BOOLEAN;
    signal ap_predicate_op201_store_state4 : BOOLEAN;
    signal ap_enable_operation_201 : BOOLEAN;
    signal ap_predicate_op78_load_state3 : BOOLEAN;
    signal ap_enable_operation_78 : BOOLEAN;
    signal ap_predicate_op148_load_state4 : BOOLEAN;
    signal ap_enable_operation_148 : BOOLEAN;
    signal ap_predicate_op177_store_state4 : BOOLEAN;
    signal ap_enable_operation_177 : BOOLEAN;
    signal ap_predicate_op200_store_state4 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_predicate_op80_load_state3 : BOOLEAN;
    signal ap_enable_operation_80 : BOOLEAN;
    signal ap_predicate_op149_load_state4 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_predicate_op176_store_state4 : BOOLEAN;
    signal ap_enable_operation_176 : BOOLEAN;
    signal ap_predicate_op199_store_state4 : BOOLEAN;
    signal ap_enable_operation_199 : BOOLEAN;
    signal ap_predicate_op82_load_state3 : BOOLEAN;
    signal ap_enable_operation_82 : BOOLEAN;
    signal ap_predicate_op150_load_state4 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_predicate_op179_store_state4 : BOOLEAN;
    signal ap_enable_operation_179 : BOOLEAN;
    signal ap_predicate_op202_store_state4 : BOOLEAN;
    signal ap_enable_operation_202 : BOOLEAN;
    signal ap_predicate_op152_load_state4 : BOOLEAN;
    signal ap_enable_operation_152 : BOOLEAN;
    signal ap_predicate_op209_load_state5 : BOOLEAN;
    signal ap_enable_operation_209 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage1 : BOOLEAN;
    signal ap_predicate_op217_store_state5 : BOOLEAN;
    signal ap_enable_operation_217 : BOOLEAN;
    signal ap_predicate_op225_store_state5 : BOOLEAN;
    signal ap_enable_operation_225 : BOOLEAN;
    signal ap_predicate_op154_load_state4 : BOOLEAN;
    signal ap_enable_operation_154 : BOOLEAN;
    signal ap_predicate_op210_load_state5 : BOOLEAN;
    signal ap_enable_operation_210 : BOOLEAN;
    signal ap_predicate_op215_store_state5 : BOOLEAN;
    signal ap_enable_operation_215 : BOOLEAN;
    signal ap_predicate_op223_store_state5 : BOOLEAN;
    signal ap_enable_operation_223 : BOOLEAN;
    signal ap_predicate_op156_load_state4 : BOOLEAN;
    signal ap_enable_operation_156 : BOOLEAN;
    signal ap_predicate_op211_load_state5 : BOOLEAN;
    signal ap_enable_operation_211 : BOOLEAN;
    signal ap_predicate_op213_store_state5 : BOOLEAN;
    signal ap_enable_operation_213 : BOOLEAN;
    signal ap_predicate_op221_store_state5 : BOOLEAN;
    signal ap_enable_operation_221 : BOOLEAN;
    signal ap_predicate_op158_load_state4 : BOOLEAN;
    signal ap_enable_operation_158 : BOOLEAN;
    signal ap_predicate_op212_load_state5 : BOOLEAN;
    signal ap_enable_operation_212 : BOOLEAN;
    signal ap_predicate_op219_store_state5 : BOOLEAN;
    signal ap_enable_operation_219 : BOOLEAN;
    signal ap_predicate_op227_store_state5 : BOOLEAN;
    signal ap_enable_operation_227 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_546 : BOOLEAN;
    signal ap_condition_81 : BOOLEAN;
    signal ap_condition_591 : BOOLEAN;
    signal ap_condition_96 : BOOLEAN;
    signal ap_condition_557 : BOOLEAN;
    signal ap_condition_602 : BOOLEAN;
    signal ap_condition_568 : BOOLEAN;
    signal ap_condition_612 : BOOLEAN;
    signal ap_condition_579 : BOOLEAN;
    signal ap_condition_622 : BOOLEAN;

    component BlackBoxJam_mux_42_256_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (255 downto 0);
        din1 : IN STD_LOGIC_VECTOR (255 downto 0);
        din2 : IN STD_LOGIC_VECTOR (255 downto 0);
        din3 : IN STD_LOGIC_VECTOR (255 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;


    component StreamingConvolution_3_inputBuf_0_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (255 downto 0) );
    end component;



begin
    inputBuf_0_0_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_0_V_address0,
        ce0 => inputBuf_0_0_V_ce0,
        q0 => inputBuf_0_0_V_q0,
        address1 => inputBuf_0_0_V_address1,
        ce1 => inputBuf_0_0_V_ce1,
        we1 => inputBuf_0_0_V_we1,
        d1 => reg_475);

    inputBuf_0_1_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_0_1_V_address0,
        ce0 => inputBuf_0_1_V_ce0,
        q0 => inputBuf_0_1_V_q0,
        address1 => inputBuf_0_1_V_address1,
        ce1 => inputBuf_0_1_V_ce1,
        we1 => inputBuf_0_1_V_we1,
        d1 => reg_475);

    inputBuf_1_0_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_0_V_address0,
        ce0 => inputBuf_1_0_V_ce0,
        q0 => inputBuf_1_0_V_q0,
        address1 => inputBuf_1_0_V_address1,
        ce1 => inputBuf_1_0_V_ce1,
        we1 => inputBuf_1_0_V_we1,
        d1 => reg_475);

    inputBuf_1_1_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_1_1_V_address0,
        ce0 => inputBuf_1_1_V_ce0,
        q0 => inputBuf_1_1_V_q0,
        address1 => inputBuf_1_1_V_address1,
        ce1 => inputBuf_1_1_V_ce1,
        we1 => inputBuf_1_1_V_we1,
        d1 => reg_475);

    inputBuf_2_0_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_0_V_address0,
        ce0 => inputBuf_2_0_V_ce0,
        q0 => inputBuf_2_0_V_q0,
        address1 => inputBuf_2_0_V_address1,
        ce1 => inputBuf_2_0_V_ce1,
        we1 => inputBuf_2_0_V_we1,
        d1 => reg_475);

    inputBuf_2_1_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_2_1_V_address0,
        ce0 => inputBuf_2_1_V_ce0,
        q0 => inputBuf_2_1_V_q0,
        address1 => inputBuf_2_1_V_address1,
        ce1 => inputBuf_2_1_V_ce1,
        we1 => inputBuf_2_1_V_we1,
        d1 => reg_475);

    inputBuf_3_0_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_0_V_address0,
        ce0 => inputBuf_3_0_V_ce0,
        q0 => inputBuf_3_0_V_q0,
        address1 => inputBuf_3_0_V_address1,
        ce1 => inputBuf_3_0_V_ce1,
        we1 => inputBuf_3_0_V_we1,
        d1 => reg_475);

    inputBuf_3_1_V_U : component StreamingConvolution_3_inputBuf_0_0_V
    generic map (
        DataWidth => 256,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_3_1_V_address0,
        ce0 => inputBuf_3_1_V_ce0,
        q0 => inputBuf_3_1_V_q0,
        address1 => inputBuf_3_1_V_address1,
        ce1 => inputBuf_3_1_V_ce1,
        we1 => inputBuf_3_1_V_we1,
        d1 => reg_475);

    BlackBoxJam_mux_42_256_1_1_U570 : component BlackBoxJam_mux_42_256_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 256,
        din1_WIDTH => 256,
        din2_WIDTH => 256,
        din3_WIDTH => 256,
        din4_WIDTH => 2,
        dout_WIDTH => 256)
    port map (
        din0 => inputBuf_0_0_V_loa_reg_1001,
        din1 => inputBuf_1_0_V_loa_reg_1006,
        din2 => inputBuf_2_0_V_loa_reg_1011,
        din3 => inputBuf_3_0_V_loa_reg_1016,
        din4 => tmp_178_reg_995,
        dout => tmp_V_35_fu_806_p6);

    BlackBoxJam_mux_42_256_1_1_U571 : component BlackBoxJam_mux_42_256_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 256,
        din1_WIDTH => 256,
        din2_WIDTH => 256,
        din3_WIDTH => 256,
        din4_WIDTH => 2,
        dout_WIDTH => 256)
    port map (
        din0 => inputBuf_0_1_V_loa_reg_1089,
        din1 => inputBuf_1_1_V_loa_reg_1094,
        din2 => inputBuf_2_1_V_loa_reg_1099,
        din3 => inputBuf_3_1_V_loa_reg_1104,
        din4 => tmp_178_reg_995,
        dout => tmp_V_36_fu_816_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    counter_internal_blo_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                counter_internal_blo_fu_112 <= p_s_fu_729_p3;
            elsif ((((grp_fu_491_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                counter_internal_blo_fu_112 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_block_write_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_190_reg_987 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_181_reg_991 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                current_block_write_1_fu_104 <= grp_fu_508_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                current_block_write_1_fu_104 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    current_line_1_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (grp_fu_491_p2 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (grp_fu_491_p2 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                current_line_1_fu_108 <= reg_467;
            elsif ((((or_cond_reg_932 = ap_const_lv1_1) and (grp_fu_491_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_491_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                current_line_1_fu_108 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_393 <= ap_const_lv5_0;
            elsif (((tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_reg_393 <= i_s_reg_897;
            end if; 
        end if;
    end process;

    inp_1_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                inp_1_fu_92 <= inp_4_fu_741_p2;
            elsif (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_184_fu_677_p2 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                inp_1_fu_92 <= p_inp_1_fu_703_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inp_1_fu_92 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_x_1_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_180_fu_653_p2 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                k_x_1_fu_96 <= k_x_7_reg_926;
            elsif ((((icmp1_reg_906 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_182_fu_662_p2 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_184_fu_677_p2 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_184_fu_677_p2 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_x_1_fu_96 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_y_1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_182_fu_662_p2 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                k_y_1_fu_88 <= k_y_7_reg_915;
            elsif ((((icmp1_reg_906 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k_y_1_fu_88 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_x_1_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_184_fu_677_p2 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ofm_x_1_fu_84 <= ofm_x_7_fu_671_p2;
            elsif ((((icmp1_reg_906 = ap_const_lv1_1) and (tmp_184_fu_677_p2 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ofm_x_1_fu_84 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ofm_y_1_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_184_reg_978 = ap_const_lv1_1) and (tmp_182_reg_974 = ap_const_lv1_1) and (tmp_180_reg_970 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ofm_y_1_fu_80 <= p_ofm_y_5_reg_982;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ofm_y_1_fu_80 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    read_block_1_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_932 = ap_const_lv1_1) and (grp_fu_491_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_491_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                read_block_1_fu_100 <= grp_fu_450_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_block_1_fu_100 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_fu_553_p2 = ap_const_lv1_0) and (tmp_fu_541_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                counter_internal_blo_6_reg_936 <= counter_internal_blo_6_fu_640_p2;
                icmp1_reg_906 <= icmp1_fu_572_p2;
                or_cond_reg_932 <= or_cond_fu_631_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_fu_572_p2 = ap_const_lv1_1) and (tmp_s_fu_553_p2 = ap_const_lv1_0) and (tmp_fu_541_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                current_line_in_bloc_reg_921 <= current_line_in_bloc_fu_594_p2;
                k_x_7_reg_926 <= k_x_7_fu_600_p2;
                k_y_7_reg_915 <= k_y_7_fu_588_p2;
                tmp_1368_reg_910 <= tmp_1368_fu_584_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_s_reg_897 <= i_s_fu_547_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp1_reg_906_pp0_iter1_reg <= icmp1_reg_906;
                or_cond_reg_932_pp0_iter1_reg <= or_cond_reg_932;
                tmp_reg_893 <= tmp_fu_541_p2;
                tmp_s_reg_902_pp0_iter1_reg <= tmp_s_reg_902;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_0_V_loa_reg_1001 <= inputBuf_0_0_V_q0;
                inputBuf_1_0_V_loa_reg_1006 <= inputBuf_1_0_V_q0;
                inputBuf_2_0_V_loa_reg_1011 <= inputBuf_2_0_V_q0;
                inputBuf_3_0_V_loa_reg_1016 <= inputBuf_3_0_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_1_V_add_6_reg_1045 <= tmp_187_fu_774_p1(2 - 1 downto 0);
                inputBuf_1_1_V_add_6_reg_1050 <= tmp_187_fu_774_p1(2 - 1 downto 0);
                inputBuf_2_1_V_add_6_reg_1055 <= tmp_187_fu_774_p1(2 - 1 downto 0);
                inputBuf_3_1_V_add_6_reg_1060 <= tmp_187_fu_774_p1(2 - 1 downto 0);
                tmp_1371_reg_1041 <= tmp_1371_fu_786_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_902 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                inputBuf_0_1_V_add_reg_1069 <= tmp_177_fu_790_p1(2 - 1 downto 0);
                inputBuf_1_1_V_add_reg_1074 <= tmp_177_fu_790_p1(2 - 1 downto 0);
                inputBuf_2_1_V_add_reg_1079 <= tmp_177_fu_790_p1(2 - 1 downto 0);
                inputBuf_3_1_V_add_reg_1084 <= tmp_177_fu_790_p1(2 - 1 downto 0);
                tmp_1366_reg_1065 <= tmp_1366_fu_802_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                inputBuf_0_1_V_loa_reg_1089 <= inputBuf_0_1_V_q0;
                inputBuf_1_1_V_loa_reg_1094 <= inputBuf_1_1_V_q0;
                inputBuf_2_1_V_loa_reg_1099 <= inputBuf_2_1_V_q0;
                inputBuf_3_1_V_loa_reg_1104 <= inputBuf_3_1_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_184_fu_677_p2 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                p_ofm_y_5_reg_982 <= p_ofm_y_5_fu_711_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_s_fu_553_p2 = ap_const_lv1_1) and (tmp_fu_541_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((or_cond_fu_631_p2 = ap_const_lv1_1) and (tmp_s_fu_553_p2 = ap_const_lv1_0) and (tmp_fu_541_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_467 <= grp_fu_441_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_471 <= current_line_1_fu_108;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op170_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))) then
                reg_475 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_cond_reg_932 = ap_const_lv1_1) and (grp_fu_491_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((grp_fu_491_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then
                reg_487 <= grp_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_178_reg_995 <= tmp_178_fu_762_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    tmp_179_reg_942(31 downto 0) <= tmp_179_fu_646_p1(31 downto 0);
                tmp_180_reg_970 <= tmp_180_fu_653_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_181_reg_991 <= grp_fu_491_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_182_reg_974 <= tmp_182_fu_662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp1_reg_906 = ap_const_lv1_1) and (tmp_182_fu_662_p2 = ap_const_lv1_1) and (tmp_180_fu_653_p2 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_184_reg_978 <= tmp_184_fu_677_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_190_reg_987 <= grp_fu_491_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_fu_541_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_s_reg_902 <= tmp_s_fu_553_p2;
            end if;
        end if;
    end process;
    tmp_179_reg_942(63 downto 32) <= "00000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, tmp_fu_541_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_fu_541_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_fu_541_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)) or ((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_902, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op170_read_state4, ap_predicate_op230_write_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_902 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op170_read_state4 = ap_const_boolean_1)))) or ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op230_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_902, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op170_read_state4, ap_predicate_op230_write_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_902 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op170_read_state4 = ap_const_boolean_1)))) or ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op230_write_state6 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, tmp_s_reg_902, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op170_read_state4, ap_predicate_op230_write_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_s_reg_902 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op170_read_state4 = ap_const_boolean_1)))) or ((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op230_write_state6 = ap_const_boolean_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_predicate_op208_write_state5)
    begin
                ap_block_pp0_stage1_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op208_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_predicate_op208_write_state5)
    begin
                ap_block_pp0_stage1_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op208_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_predicate_op208_write_state5)
    begin
                ap_block_pp0_stage1_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op208_write_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage1_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3)
    begin
                ap_block_state3_pp0_stage1_iter0 <= (((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(in_V_V_empty_n, tmp_s_reg_902, ap_predicate_op170_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((tmp_s_reg_902 = ap_const_lv1_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op170_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage1_iter1_assign_proc : process(out_V_V_full_n, ap_predicate_op208_write_state5)
    begin
                ap_block_state5_pp0_stage1_iter1 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op208_write_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(out_V_V_full_n, ap_predicate_op230_write_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= ((out_V_V_full_n = ap_const_logic_0) and (ap_predicate_op230_write_state6 = ap_const_boolean_1));
    end process;


    ap_condition_546_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_condition_546 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_0));
    end process;


    ap_condition_557_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_condition_557 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_1));
    end process;


    ap_condition_568_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_condition_568 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_2));
    end process;


    ap_condition_579_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_condition_579 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_3));
    end process;


    ap_condition_591_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_condition_591 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_0));
    end process;


    ap_condition_602_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_condition_602 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_1));
    end process;


    ap_condition_612_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_condition_612 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_2));
    end process;


    ap_condition_622_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_condition_622 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_3));
    end process;


    ap_condition_81_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_81 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_96_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_96 <= ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_fu_541_p2)
    begin
        if ((tmp_fu_541_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_147_assign_proc : process(ap_predicate_op147_load_state4)
    begin
                ap_enable_operation_147 <= (ap_predicate_op147_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_148_assign_proc : process(ap_predicate_op148_load_state4)
    begin
                ap_enable_operation_148 <= (ap_predicate_op148_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_149_assign_proc : process(ap_predicate_op149_load_state4)
    begin
                ap_enable_operation_149 <= (ap_predicate_op149_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_150_assign_proc : process(ap_predicate_op150_load_state4)
    begin
                ap_enable_operation_150 <= (ap_predicate_op150_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_152_assign_proc : process(ap_predicate_op152_load_state4)
    begin
                ap_enable_operation_152 <= (ap_predicate_op152_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_154_assign_proc : process(ap_predicate_op154_load_state4)
    begin
                ap_enable_operation_154 <= (ap_predicate_op154_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_156_assign_proc : process(ap_predicate_op156_load_state4)
    begin
                ap_enable_operation_156 <= (ap_predicate_op156_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_158_assign_proc : process(ap_predicate_op158_load_state4)
    begin
                ap_enable_operation_158 <= (ap_predicate_op158_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_176_assign_proc : process(ap_predicate_op176_store_state4)
    begin
                ap_enable_operation_176 <= (ap_predicate_op176_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_177_assign_proc : process(ap_predicate_op177_store_state4)
    begin
                ap_enable_operation_177 <= (ap_predicate_op177_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_178_assign_proc : process(ap_predicate_op178_store_state4)
    begin
                ap_enable_operation_178 <= (ap_predicate_op178_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_179_assign_proc : process(ap_predicate_op179_store_state4)
    begin
                ap_enable_operation_179 <= (ap_predicate_op179_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_199_assign_proc : process(ap_predicate_op199_store_state4)
    begin
                ap_enable_operation_199 <= (ap_predicate_op199_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_200_assign_proc : process(ap_predicate_op200_store_state4)
    begin
                ap_enable_operation_200 <= (ap_predicate_op200_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_201_assign_proc : process(ap_predicate_op201_store_state4)
    begin
                ap_enable_operation_201 <= (ap_predicate_op201_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_202_assign_proc : process(ap_predicate_op202_store_state4)
    begin
                ap_enable_operation_202 <= (ap_predicate_op202_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_209_assign_proc : process(ap_predicate_op209_load_state5)
    begin
                ap_enable_operation_209 <= (ap_predicate_op209_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_210_assign_proc : process(ap_predicate_op210_load_state5)
    begin
                ap_enable_operation_210 <= (ap_predicate_op210_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_211_assign_proc : process(ap_predicate_op211_load_state5)
    begin
                ap_enable_operation_211 <= (ap_predicate_op211_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_212_assign_proc : process(ap_predicate_op212_load_state5)
    begin
                ap_enable_operation_212 <= (ap_predicate_op212_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_213_assign_proc : process(ap_predicate_op213_store_state5)
    begin
                ap_enable_operation_213 <= (ap_predicate_op213_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_215_assign_proc : process(ap_predicate_op215_store_state5)
    begin
                ap_enable_operation_215 <= (ap_predicate_op215_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_217_assign_proc : process(ap_predicate_op217_store_state5)
    begin
                ap_enable_operation_217 <= (ap_predicate_op217_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_219_assign_proc : process(ap_predicate_op219_store_state5)
    begin
                ap_enable_operation_219 <= (ap_predicate_op219_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_221_assign_proc : process(ap_predicate_op221_store_state5)
    begin
                ap_enable_operation_221 <= (ap_predicate_op221_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_223_assign_proc : process(ap_predicate_op223_store_state5)
    begin
                ap_enable_operation_223 <= (ap_predicate_op223_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_225_assign_proc : process(ap_predicate_op225_store_state5)
    begin
                ap_enable_operation_225 <= (ap_predicate_op225_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_227_assign_proc : process(ap_predicate_op227_store_state5)
    begin
                ap_enable_operation_227 <= (ap_predicate_op227_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_76_assign_proc : process(ap_predicate_op76_load_state3)
    begin
                ap_enable_operation_76 <= (ap_predicate_op76_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_78_assign_proc : process(ap_predicate_op78_load_state3)
    begin
                ap_enable_operation_78 <= (ap_predicate_op78_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_80_assign_proc : process(ap_predicate_op80_load_state3)
    begin
                ap_enable_operation_80 <= (ap_predicate_op80_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_82_assign_proc : process(ap_predicate_op82_load_state3)
    begin
                ap_enable_operation_82 <= (ap_predicate_op82_load_state3 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage1 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter1_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_397_p4_assign_proc : process(tmp_reg_893, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, i_reg_393, i_s_reg_897)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_397_p4 <= i_s_reg_897;
        else 
            ap_phi_mux_i_phi_fu_397_p4 <= i_reg_393;
        end if; 
    end process;


    ap_predicate_op110_read_state3_assign_proc : process(tmp_reg_893, tmp_s_reg_902, or_cond_reg_932)
    begin
                ap_predicate_op110_read_state3 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0));
    end process;


    ap_predicate_op128_read_state3_assign_proc : process(tmp_reg_893, tmp_s_reg_902)
    begin
                ap_predicate_op128_read_state3 <= ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0));
    end process;


    ap_predicate_op147_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op147_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op148_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op148_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op149_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op149_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op150_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op150_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op152_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op152_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op154_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op154_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op156_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op156_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op158_load_state4_assign_proc : process(tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op158_load_state4 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op170_read_state4_assign_proc : process(tmp_s_reg_902, or_cond_reg_932)
    begin
                ap_predicate_op170_read_state4 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0));
    end process;


    ap_predicate_op176_store_state4_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_predicate_op176_store_state4 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op177_store_state4_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_predicate_op177_store_state4 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op178_store_state4_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_predicate_op178_store_state4 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op179_store_state4_assign_proc : process(tmp_s_reg_902, or_cond_reg_932, tmp_1371_fu_786_p1)
    begin
                ap_predicate_op179_store_state4 <= ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op199_store_state4_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1)
    begin
                ap_predicate_op199_store_state4 <= ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_2));
    end process;


    ap_predicate_op200_store_state4_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1)
    begin
                ap_predicate_op200_store_state4 <= ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_1));
    end process;


    ap_predicate_op201_store_state4_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1)
    begin
                ap_predicate_op201_store_state4 <= ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_0));
    end process;


    ap_predicate_op202_store_state4_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1)
    begin
                ap_predicate_op202_store_state4 <= ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op208_write_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, icmp1_reg_906_pp0_iter1_reg)
    begin
                ap_predicate_op208_write_state5 <= ((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op209_load_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, icmp1_reg_906_pp0_iter1_reg)
    begin
                ap_predicate_op209_load_state5 <= ((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op210_load_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, icmp1_reg_906_pp0_iter1_reg)
    begin
                ap_predicate_op210_load_state5 <= ((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op211_load_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, icmp1_reg_906_pp0_iter1_reg)
    begin
                ap_predicate_op211_load_state5 <= ((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op212_load_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, icmp1_reg_906_pp0_iter1_reg)
    begin
                ap_predicate_op212_load_state5 <= ((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op213_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_predicate_op213_store_state5 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_2));
    end process;


    ap_predicate_op215_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_predicate_op215_store_state5 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_1));
    end process;


    ap_predicate_op217_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_predicate_op217_store_state5 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_0));
    end process;


    ap_predicate_op219_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041)
    begin
                ap_predicate_op219_store_state5 <= ((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_3));
    end process;


    ap_predicate_op221_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, tmp_1366_reg_1065)
    begin
                ap_predicate_op221_store_state5 <= ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_2));
    end process;


    ap_predicate_op223_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, tmp_1366_reg_1065)
    begin
                ap_predicate_op223_store_state5 <= ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_1));
    end process;


    ap_predicate_op225_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, tmp_1366_reg_1065)
    begin
                ap_predicate_op225_store_state5 <= ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_0));
    end process;


    ap_predicate_op227_store_state5_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, tmp_1366_reg_1065)
    begin
                ap_predicate_op227_store_state5 <= ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_3));
    end process;


    ap_predicate_op230_write_state6_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, icmp1_reg_906_pp0_iter1_reg)
    begin
                ap_predicate_op230_write_state6 <= ((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op76_load_state3_assign_proc : process(tmp_reg_893, tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op76_load_state3 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0));
    end process;


    ap_predicate_op78_load_state3_assign_proc : process(tmp_reg_893, tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op78_load_state3 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0));
    end process;


    ap_predicate_op80_load_state3_assign_proc : process(tmp_reg_893, tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op80_load_state3 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0));
    end process;


    ap_predicate_op82_load_state3_assign_proc : process(tmp_reg_893, tmp_s_reg_902, icmp1_reg_906)
    begin
                ap_predicate_op82_load_state3 <= ((icmp1_reg_906 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    counter_internal_blo_6_fu_640_p2 <= std_logic_vector(unsigned(counter_internal_blo_fu_112) + unsigned(ap_const_lv32_1));
    current_line_in_bloc_fu_594_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_84) + unsigned(k_x_1_fu_96));
    grp_fu_441_p2 <= std_logic_vector(unsigned(current_line_1_fu_108) + unsigned(ap_const_lv32_1));
    grp_fu_450_p2 <= std_logic_vector(unsigned(read_block_1_fu_100) + unsigned(ap_const_lv32_1));
    grp_fu_456_p2 <= std_logic_vector(unsigned(current_block_write_1_fu_104) + unsigned(ap_const_lv32_1));
    grp_fu_491_p2 <= "1" when (reg_467 = ap_const_lv32_3) else "0";
    grp_fu_502_p2 <= "1" when (reg_487 = ap_const_lv32_4) else "0";
    grp_fu_508_p3 <= 
        ap_const_lv32_0 when (grp_fu_502_p2(0) = '1') else 
        reg_487;
    i_s_fu_547_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_397_p4) + unsigned(ap_const_lv5_1));
    icmp1_fu_572_p2 <= "1" when (tmp_1367_fu_562_p4 = ap_const_lv29_0) else "0";
    icmp_fu_619_p2 <= "1" when (tmp_1370_fu_609_p4 = ap_const_lv31_0) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, tmp_reg_893, tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_reg_932)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_reg_902 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_reg_893 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_reg_893 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op170_read_state4, ap_block_pp0_stage0_11001, ap_predicate_op110_read_state3, ap_predicate_op128_read_state3, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op170_read_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op128_read_state3 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op110_read_state3 = ap_const_boolean_1)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    inp_4_fu_741_p2 <= std_logic_vector(unsigned(inp_1_fu_92) + unsigned(ap_const_lv32_1));
    inputBuf_0_0_V_address0 <= tmp_179_fu_646_p1(2 - 1 downto 0);

    inputBuf_0_0_V_address1_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1, tmp_187_fu_774_p1, tmp_177_fu_790_p1, ap_condition_546, ap_condition_81)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_0))) then 
                inputBuf_0_0_V_address1 <= tmp_177_fu_790_p1(2 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_546)) then 
                inputBuf_0_0_V_address1 <= tmp_187_fu_774_p1(2 - 1 downto 0);
            else 
                inputBuf_0_0_V_address1 <= "XX";
            end if;
        else 
            inputBuf_0_0_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_0_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_0_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_0_V_ce1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_0_V_we1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_0_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_0_1_V_address0 <= tmp_179_reg_942(2 - 1 downto 0);

    inputBuf_0_1_V_address1_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, inputBuf_0_1_V_add_6_reg_1045, tmp_1366_reg_1065, inputBuf_0_1_V_add_reg_1069, ap_condition_591, ap_condition_96)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_0))) then 
                inputBuf_0_1_V_address1 <= inputBuf_0_1_V_add_reg_1069;
            elsif ((ap_const_boolean_1 = ap_condition_591)) then 
                inputBuf_0_1_V_address1 <= inputBuf_0_1_V_add_6_reg_1045;
            else 
                inputBuf_0_1_V_address1 <= "XX";
            end if;
        else 
            inputBuf_0_1_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_0_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_0_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_0_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_0_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_0_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_0_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_0_V_address0 <= tmp_179_fu_646_p1(2 - 1 downto 0);

    inputBuf_1_0_V_address1_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1, tmp_187_fu_774_p1, tmp_177_fu_790_p1, ap_condition_81, ap_condition_557)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_1))) then 
                inputBuf_1_0_V_address1 <= tmp_177_fu_790_p1(2 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_557)) then 
                inputBuf_1_0_V_address1 <= tmp_187_fu_774_p1(2 - 1 downto 0);
            else 
                inputBuf_1_0_V_address1 <= "XX";
            end if;
        else 
            inputBuf_1_0_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_1_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_1_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_0_V_ce1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_0_V_we1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_1_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_1_1_V_address0 <= tmp_179_reg_942(2 - 1 downto 0);

    inputBuf_1_1_V_address1_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, inputBuf_1_1_V_add_6_reg_1050, tmp_1366_reg_1065, inputBuf_1_1_V_add_reg_1074, ap_condition_96, ap_condition_602)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_1))) then 
                inputBuf_1_1_V_address1 <= inputBuf_1_1_V_add_reg_1074;
            elsif ((ap_const_boolean_1 = ap_condition_602)) then 
                inputBuf_1_1_V_address1 <= inputBuf_1_1_V_add_6_reg_1050;
            else 
                inputBuf_1_1_V_address1 <= "XX";
            end if;
        else 
            inputBuf_1_1_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_1_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_1_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_1_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_1_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_1_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_1_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_0_V_address0 <= tmp_179_fu_646_p1(2 - 1 downto 0);

    inputBuf_2_0_V_address1_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1, tmp_187_fu_774_p1, tmp_177_fu_790_p1, ap_condition_81, ap_condition_568)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_2))) then 
                inputBuf_2_0_V_address1 <= tmp_177_fu_790_p1(2 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_568)) then 
                inputBuf_2_0_V_address1 <= tmp_187_fu_774_p1(2 - 1 downto 0);
            else 
                inputBuf_2_0_V_address1 <= "XX";
            end if;
        else 
            inputBuf_2_0_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_2_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_2_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_0_V_ce1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_0_V_we1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_2_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_2_1_V_address0 <= tmp_179_reg_942(2 - 1 downto 0);

    inputBuf_2_1_V_address1_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, inputBuf_2_1_V_add_6_reg_1055, tmp_1366_reg_1065, inputBuf_2_1_V_add_reg_1079, ap_condition_96, ap_condition_612)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_2))) then 
                inputBuf_2_1_V_address1 <= inputBuf_2_1_V_add_reg_1079;
            elsif ((ap_const_boolean_1 = ap_condition_612)) then 
                inputBuf_2_1_V_address1 <= inputBuf_2_1_V_add_6_reg_1055;
            else 
                inputBuf_2_1_V_address1 <= "XX";
            end if;
        else 
            inputBuf_2_1_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_2_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_2_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_2_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_2_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_2_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_2_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_0_V_address0 <= tmp_179_fu_646_p1(2 - 1 downto 0);

    inputBuf_3_0_V_address1_assign_proc : process(tmp_s_reg_902, tmp_1366_fu_802_p1, tmp_187_fu_774_p1, tmp_177_fu_790_p1, ap_condition_81, ap_condition_579)
    begin
        if ((ap_const_boolean_1 = ap_condition_81)) then
            if (((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_3))) then 
                inputBuf_3_0_V_address1 <= tmp_177_fu_790_p1(2 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_579)) then 
                inputBuf_3_0_V_address1 <= tmp_187_fu_774_p1(2 - 1 downto 0);
            else 
                inputBuf_3_0_V_address1 <= "XX";
            end if;
        else 
            inputBuf_3_0_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_3_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            inputBuf_3_0_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_0_V_ce1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_0_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_0_V_we1_assign_proc : process(tmp_s_reg_902, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_reg_932, ap_block_pp0_stage0_11001, tmp_1371_fu_786_p1, tmp_1366_fu_802_p1)
    begin
        if ((((or_cond_reg_932 = ap_const_lv1_1) and (tmp_s_reg_902 = ap_const_lv1_0) and (tmp_1371_fu_786_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_s_reg_902 = ap_const_lv1_1) and (tmp_1366_fu_802_p1 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            inputBuf_3_0_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    inputBuf_3_1_V_address0 <= tmp_179_reg_942(2 - 1 downto 0);

    inputBuf_3_1_V_address1_assign_proc : process(tmp_s_reg_902_pp0_iter1_reg, inputBuf_3_1_V_add_6_reg_1060, tmp_1366_reg_1065, inputBuf_3_1_V_add_reg_1084, ap_condition_96, ap_condition_622)
    begin
        if ((ap_const_boolean_1 = ap_condition_96)) then
            if (((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_3))) then 
                inputBuf_3_1_V_address1 <= inputBuf_3_1_V_add_reg_1084;
            elsif ((ap_const_boolean_1 = ap_condition_622)) then 
                inputBuf_3_1_V_address1 <= inputBuf_3_1_V_add_6_reg_1060;
            else 
                inputBuf_3_1_V_address1 <= "XX";
            end if;
        else 
            inputBuf_3_1_V_address1 <= "XX";
        end if; 
    end process;


    inputBuf_3_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            inputBuf_3_1_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_3_1_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_3_1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_s_reg_902_pp0_iter1_reg, ap_block_pp0_stage1_11001, or_cond_reg_932_pp0_iter1_reg, tmp_1371_reg_1041, tmp_1366_reg_1065)
    begin
        if ((((or_cond_reg_932_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (tmp_1371_reg_1041 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_1) and (tmp_1366_reg_1065 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            inputBuf_3_1_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_3_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    k_x_7_fu_600_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_x_1_fu_96));
    k_y_7_fu_588_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(k_y_1_fu_88));
    ofm_x_7_fu_671_p2 <= std_logic_vector(unsigned(ofm_x_1_fu_84) + unsigned(ap_const_lv32_1));
    ofm_y_5_fu_691_p2 <= std_logic_vector(unsigned(ofm_y_1_fu_80) + unsigned(ap_const_lv32_1));
    or_cond_fu_631_p2 <= (tmp_186_fu_625_p2 and icmp_fu_619_p2);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_s_reg_902_pp0_iter1_reg, icmp1_reg_906_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp1_reg_906_pp0_iter1_reg = ap_const_lv1_1) and (tmp_s_reg_902_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_V_din_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op230_write_state6, ap_predicate_op208_write_state5, tmp_V_35_fu_806_p6, ap_block_pp0_stage1_01001, tmp_V_36_fu_816_p6, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op230_write_state6 = ap_const_boolean_1))) then 
            out_V_V_din <= tmp_V_36_fu_816_p6;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op208_write_state5 = ap_const_boolean_1))) then 
            out_V_V_din <= tmp_V_35_fu_806_p6;
        else 
            out_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_predicate_op230_write_state6, ap_block_pp0_stage0_11001, ap_predicate_op208_write_state5, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op230_write_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op208_write_state5 = ap_const_boolean_1)))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_inp_1_fu_703_p3 <= 
        ap_const_lv32_0 when (tmp_185_fu_697_p2(0) = '1') else 
        inp_1_fu_92;
    p_ofm_y_5_fu_711_p3 <= 
        ap_const_lv32_0 when (tmp_185_fu_697_p2(0) = '1') else 
        ofm_y_5_fu_691_p2;
    p_s_fu_729_p3 <= 
        ap_const_lv32_0 when (tmp_193_fu_724_p2(0) = '1') else 
        counter_internal_blo_6_reg_936;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_756_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_1369_fu_752_p1));
    tmp_1366_fu_802_p1 <= current_block_write_1_fu_104(2 - 1 downto 0);
    tmp_1367_fu_562_p4 <= counter_internal_blo_fu_112(31 downto 3);
    tmp_1368_fu_584_p1 <= k_y_1_fu_88(2 - 1 downto 0);
    tmp_1369_fu_752_p1 <= current_block_write_1_fu_104(2 - 1 downto 0);
    tmp_1370_fu_609_p4 <= counter_internal_blo_fu_112(31 downto 1);
    tmp_1371_fu_786_p1 <= current_block_write_1_fu_104(2 - 1 downto 0);
    tmp_177_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_471),64));
    tmp_178_fu_762_p2 <= std_logic_vector(unsigned(tmp1_fu_756_p2) + unsigned(tmp_1368_reg_910));
    tmp_179_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(current_line_in_bloc_reg_921),64));
    tmp_180_fu_653_p2 <= "1" when (k_x_7_reg_926 = ap_const_lv32_3) else "0";
    tmp_182_fu_662_p2 <= "1" when (k_y_7_reg_915 = ap_const_lv32_3) else "0";
    tmp_184_fu_677_p2 <= "1" when (ofm_x_1_fu_84 = ap_const_lv32_0) else "0";
    tmp_185_fu_697_p2 <= "1" when (ofm_y_1_fu_80 = ap_const_lv32_0) else "0";
    tmp_186_fu_625_p2 <= "1" when (unsigned(read_block_1_fu_100) < unsigned(ap_const_lv32_3)) else "0";
    tmp_187_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_471),64));
    tmp_193_fu_724_p2 <= "1" when (counter_internal_blo_6_reg_936 = ap_const_lv32_8) else "0";
    tmp_fu_541_p2 <= "1" when (ap_phi_mux_i_phi_fu_397_p4 = ap_const_lv5_12) else "0";
    tmp_s_fu_553_p2 <= "1" when (unsigned(inp_1_fu_92) < unsigned(ap_const_lv32_9)) else "0";
end behav;
