//
//--------------------------------------------------------------------------------
//          THIS FILE WAS AUTOMATICALLY GENERATED BY THE GENESIS2 ENGINE        
//  FOR MORE INFORMATION: OFER SHACHAM (CHIP GENESIS INC / STANFORD VLSI GROUP)
//    !! THIS VERSION OF GENESIS2 IS NOT FOR ANY COMMERCIAL USE !!
//     FOR COMMERCIAL LICENSE CONTACT SHACHAM@ALUMNI.STANFORD.EDU
//--------------------------------------------------------------------------------
//
//  
//	-----------------------------------------------
//	|            Genesis Release Info             |
//	|  $Change: 11904 $ --- $Date: 2013/08/03 $   |
//	-----------------------------------------------
//	
//
//  Source file: /nobackup/steveri/github/fftgen/tst/top_fft.vp
//  Source template: top_fft
//
// --------------- Begin Pre-Generation Parameters Status Report ---------------
//
//	From 'generate' statement (priority=5):
//
//		---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ----
//
//	From Command Line input (priority=4):
// Parameter swizzle_algorithm 	= round7
// Parameter units_per_cycle 	= 4
// Parameter n_fft_points 	= 1024
// Parameter SIMULATOR 	= verilator
// Parameter SRAM_TYPE 	= TRUE_2PORT
//
//		---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ----
//
//	From XML input (priority=3):
//
//		---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ----
//
//	From Config File input (priority=2):
//
// ---------------- End Pre-Generation Pramameters Status Report ----------------

// Copyright 2013, all rights reserved.
// See below (end of file) for extended copyright information.
//
// ---------------- Begin default Genesis2 parameter summary ----------------
// n_fft_points (_GENESIS2_CMD_LINE_PRIORITY_) = 0x400
//
// units_per_cycle (_GENESIS2_CMD_LINE_PRIORITY_) = 4
//
// SRAM_TYPE (_GENESIS2_CMD_LINE_PRIORITY_) = TRUE_2PORT
//
// op_width (_GENESIS2_IMMUTABLE_PRIORITY_) = 64
//
// swizzle_algorithm (_GENESIS2_CMD_LINE_PRIORITY_) = round7
//
// test_mode (_GENESIS2_IMMUTABLE_PRIORITY_) = TEST5
//
// SIMULATOR (_GENESIS2_CMD_LINE_PRIORITY_) = verilator
//
// ---------------- End default Genesis2 parameter summary ----------------


// Clock will be supplied by verilator...

// Generating fftctl unit fftctl/fftctl (nunits = 4, npoints=1024)...

// Generating twiddle unit twiddle/twiddle (nunits = 4, npoints=1024)...

// Generating swizzle units swizzle/BFLY[0123]_{in,out}[12]_swizzle...

// Generating fft ram fftram/fftram...

// Generating butterfly unit(s), test mode TEST5...

module top_fft( input logic clk, output wire done );
   // BEGIN WIRE DECLARATIONS

   //------------------------------------------------
   // begin fftctl->printwires('   ', 'wire_list')

   logic  rst_n; // Reset signal per power-up

   // Butterfly unit operands
   logic [9:0] BFLY0_op1_ix; 
   logic [9:0] BFLY0_op2_ix; 
   
   logic [9:0] BFLY1_op1_ix; 
   logic [9:0] BFLY1_op2_ix; 
   
   logic [9:0] BFLY2_op1_ix; 
   logic [9:0] BFLY2_op2_ix; 
   
   logic [9:0] BFLY3_op1_ix; 
   logic [9:0] BFLY3_op2_ix; 
   

   // Remaining output signals
   logic [10:0] fftctl_cycle_num; // 0, 1, 2, ...
   logic       busy;          // hi while busy computing fft
   logic       fftclk;          // local_clk = global_clk/1

   // end fftctl->printwires()
   //------------------------------------------------

   // FIXME FIXME cycle_num below different than cycle_num signals in fftram, fftctl !!! :(
   //------------------------------------------------
   // begin twiddle->printwires('   ', 'wire_list')
   logic [10:0] cycle_num; // Counts from 0 to ncalcs/nunits(?) maybe

   // Twiddle factors for butterfly units
   logic [31:0] BFLY0_twiddle_cos;
   logic [31:0] BFLY0_twiddle_sin;

   logic [31:0] BFLY1_twiddle_cos;
   logic [31:0] BFLY1_twiddle_sin;

   logic [31:0] BFLY2_twiddle_cos;
   logic [31:0] BFLY2_twiddle_sin;

   logic [31:0] BFLY3_twiddle_cos;
   logic [31:0] BFLY3_twiddle_sin;

   // end twiddle->printwires()
   //------------------------------------------------

   // in1, in2 data from fftram to butterfly unit
   logic [63:0] BFLY0_in1_data;      logic [63:0] BFLY0_in2_data;
   logic [63:0] BFLY1_in1_data;      logic [63:0] BFLY1_in2_data;
   logic [63:0] BFLY2_in1_data;      logic [63:0] BFLY2_in2_data;
   logic [63:0] BFLY3_in1_data;      logic [63:0] BFLY3_in2_data;

   // out1, out2 data from butterfly unit to fftram
   logic [63:0] BFLY0_out1_data;     logic [63:0] BFLY0_out2_data;
   logic [63:0] BFLY1_out1_data;     logic [63:0] BFLY1_out2_data;
   logic [63:0] BFLY2_out1_data;     logic [63:0] BFLY2_out2_data;
   logic [63:0] BFLY3_out1_data;     logic [63:0] BFLY3_out2_data;

   // Swizzle-wires for op1, op2 bank num
   logic [3:0] BFLY0_op1_bnum;      logic [3:0] BFLY0_op2_bnum;
   logic [3:0] BFLY1_op1_bnum;      logic [3:0] BFLY1_op2_bnum;
   logic [3:0] BFLY2_op1_bnum;      logic [3:0] BFLY2_op2_bnum;
   logic [3:0] BFLY3_op1_bnum;      logic [3:0] BFLY3_op2_bnum;

   // Swizzle-wires for op1, op2 row num
   logic [5:0] BFLY0_op1_rnum;      logic [5:0] BFLY0_op2_rnum;
   logic [5:0] BFLY1_op1_rnum;      logic [5:0] BFLY1_op2_rnum;
   logic [5:0] BFLY2_op1_rnum;      logic [5:0] BFLY2_op2_rnum;
   logic [5:0] BFLY3_op1_rnum;      logic [5:0] BFLY3_op2_rnum;

   logic start;

   // END WIRE DECLARATIONS

   // Because fftctl calls it one thing and twiddle calls it something else.
   assign cycle_num = fftctl_cycle_num;

   // *Verilator* don't know from no $shortrealtowhatever
   // So instead of $shortrealtobits(1) we get...
   logic [31:0] _shortrealtobits_0 = 32'h0000_0000;
   logic [31:0] _shortrealtobits_1 = 32'h3f80_0000;

   initial begin
      // Generate a square wave to test the FFT, e.g.:
      // @a_real = (1, 0, 1, 0,  1, 0, 1, 0);    // bitreverse(1,1,1,1,  0,0,0,0)
      // @a_imag = (0, 0, 0, 0,  0, 0, 0, 0);

      // ix=00 => bank 0, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[0][31: 0] = _shortrealtobits_0;

      // ix=01 => bank 1, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[0][31: 0] = _shortrealtobits_0;

      // ix=02 => bank 2, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[0][31: 0] = _shortrealtobits_0;

      // ix=03 => bank 3, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[0][31: 0] = _shortrealtobits_0;

      // ix=04 => bank 4, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[0][31: 0] = _shortrealtobits_0;

      // ix=05 => bank 5, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[0][31: 0] = _shortrealtobits_0;

      // ix=06 => bank 6, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[0][31: 0] = _shortrealtobits_0;

      // ix=07 => bank 7, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[0][31: 0] = _shortrealtobits_0;

      // ix=08 => bank 8, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[0][31: 0] = _shortrealtobits_0;

      // ix=09 => bank 9, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[0][31: 0] = _shortrealtobits_0;

      // ix=10 => bank 10, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[0][31: 0] = _shortrealtobits_0;

      // ix=11 => bank 11, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[0][31: 0] = _shortrealtobits_0;

      // ix=12 => bank 12, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[0][31: 0] = _shortrealtobits_0;

      // ix=13 => bank 13, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[0][31: 0] = _shortrealtobits_0;

      // ix=14 => bank 14, row 0 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[0][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[0][31: 0] = _shortrealtobits_0;

      // ix=15 => bank 15, row 0 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[0][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[0][31: 0] = _shortrealtobits_0;

      // ix=16 => bank 1, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[1][31: 0] = _shortrealtobits_0;

      // ix=17 => bank 0, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[1][31: 0] = _shortrealtobits_0;

      // ix=18 => bank 3, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[1][31: 0] = _shortrealtobits_0;

      // ix=19 => bank 2, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[1][31: 0] = _shortrealtobits_0;

      // ix=20 => bank 5, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[1][31: 0] = _shortrealtobits_0;

      // ix=21 => bank 4, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[1][31: 0] = _shortrealtobits_0;

      // ix=22 => bank 7, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[1][31: 0] = _shortrealtobits_0;

      // ix=23 => bank 6, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[1][31: 0] = _shortrealtobits_0;

      // ix=24 => bank 9, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[1][31: 0] = _shortrealtobits_0;

      // ix=25 => bank 8, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[1][31: 0] = _shortrealtobits_0;

      // ix=26 => bank 11, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[1][31: 0] = _shortrealtobits_0;

      // ix=27 => bank 10, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[1][31: 0] = _shortrealtobits_0;

      // ix=28 => bank 13, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[1][31: 0] = _shortrealtobits_0;

      // ix=29 => bank 12, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[1][31: 0] = _shortrealtobits_0;

      // ix=30 => bank 15, row 1 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[1][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[1][31: 0] = _shortrealtobits_0;

      // ix=31 => bank 14, row 1 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[1][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[1][31: 0] = _shortrealtobits_0;

      // ix=32 => bank 2, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[2][31: 0] = _shortrealtobits_0;

      // ix=33 => bank 3, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[2][31: 0] = _shortrealtobits_0;

      // ix=34 => bank 0, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[2][31: 0] = _shortrealtobits_0;

      // ix=35 => bank 1, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[2][31: 0] = _shortrealtobits_0;

      // ix=36 => bank 6, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[2][31: 0] = _shortrealtobits_0;

      // ix=37 => bank 7, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[2][31: 0] = _shortrealtobits_0;

      // ix=38 => bank 4, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[2][31: 0] = _shortrealtobits_0;

      // ix=39 => bank 5, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[2][31: 0] = _shortrealtobits_0;

      // ix=40 => bank 10, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[2][31: 0] = _shortrealtobits_0;

      // ix=41 => bank 11, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[2][31: 0] = _shortrealtobits_0;

      // ix=42 => bank 8, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[2][31: 0] = _shortrealtobits_0;

      // ix=43 => bank 9, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[2][31: 0] = _shortrealtobits_0;

      // ix=44 => bank 14, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[2][31: 0] = _shortrealtobits_0;

      // ix=45 => bank 15, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[2][31: 0] = _shortrealtobits_0;

      // ix=46 => bank 12, row 2 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[2][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[2][31: 0] = _shortrealtobits_0;

      // ix=47 => bank 13, row 2 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[2][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[2][31: 0] = _shortrealtobits_0;

      // ix=48 => bank 3, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[3][31: 0] = _shortrealtobits_0;

      // ix=49 => bank 2, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[3][31: 0] = _shortrealtobits_0;

      // ix=50 => bank 1, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[3][31: 0] = _shortrealtobits_0;

      // ix=51 => bank 0, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[3][31: 0] = _shortrealtobits_0;

      // ix=52 => bank 7, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[3][31: 0] = _shortrealtobits_0;

      // ix=53 => bank 6, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[3][31: 0] = _shortrealtobits_0;

      // ix=54 => bank 5, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[3][31: 0] = _shortrealtobits_0;

      // ix=55 => bank 4, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[3][31: 0] = _shortrealtobits_0;

      // ix=56 => bank 11, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[3][31: 0] = _shortrealtobits_0;

      // ix=57 => bank 10, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[3][31: 0] = _shortrealtobits_0;

      // ix=58 => bank 9, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[3][31: 0] = _shortrealtobits_0;

      // ix=59 => bank 8, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[3][31: 0] = _shortrealtobits_0;

      // ix=60 => bank 15, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[3][31: 0] = _shortrealtobits_0;

      // ix=61 => bank 14, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[3][31: 0] = _shortrealtobits_0;

      // ix=62 => bank 13, row 3 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[3][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[3][31: 0] = _shortrealtobits_0;

      // ix=63 => bank 12, row 3 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[3][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[3][31: 0] = _shortrealtobits_0;

      // ix=64 => bank 4, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[4][31: 0] = _shortrealtobits_0;

      // ix=65 => bank 5, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[4][31: 0] = _shortrealtobits_0;

      // ix=66 => bank 6, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[4][31: 0] = _shortrealtobits_0;

      // ix=67 => bank 7, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[4][31: 0] = _shortrealtobits_0;

      // ix=68 => bank 0, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[4][31: 0] = _shortrealtobits_0;

      // ix=69 => bank 1, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[4][31: 0] = _shortrealtobits_0;

      // ix=70 => bank 2, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[4][31: 0] = _shortrealtobits_0;

      // ix=71 => bank 3, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[4][31: 0] = _shortrealtobits_0;

      // ix=72 => bank 12, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[4][31: 0] = _shortrealtobits_0;

      // ix=73 => bank 13, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[4][31: 0] = _shortrealtobits_0;

      // ix=74 => bank 14, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[4][31: 0] = _shortrealtobits_0;

      // ix=75 => bank 15, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[4][31: 0] = _shortrealtobits_0;

      // ix=76 => bank 8, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[4][31: 0] = _shortrealtobits_0;

      // ix=77 => bank 9, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[4][31: 0] = _shortrealtobits_0;

      // ix=78 => bank 10, row 4 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[4][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[4][31: 0] = _shortrealtobits_0;

      // ix=79 => bank 11, row 4 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[4][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[4][31: 0] = _shortrealtobits_0;

      // ix=80 => bank 5, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[5][31: 0] = _shortrealtobits_0;

      // ix=81 => bank 4, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[5][31: 0] = _shortrealtobits_0;

      // ix=82 => bank 7, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[5][31: 0] = _shortrealtobits_0;

      // ix=83 => bank 6, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[5][31: 0] = _shortrealtobits_0;

      // ix=84 => bank 1, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[5][31: 0] = _shortrealtobits_0;

      // ix=85 => bank 0, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[5][31: 0] = _shortrealtobits_0;

      // ix=86 => bank 3, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[5][31: 0] = _shortrealtobits_0;

      // ix=87 => bank 2, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[5][31: 0] = _shortrealtobits_0;

      // ix=88 => bank 13, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[5][31: 0] = _shortrealtobits_0;

      // ix=89 => bank 12, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[5][31: 0] = _shortrealtobits_0;

      // ix=90 => bank 15, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[5][31: 0] = _shortrealtobits_0;

      // ix=91 => bank 14, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[5][31: 0] = _shortrealtobits_0;

      // ix=92 => bank 9, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[5][31: 0] = _shortrealtobits_0;

      // ix=93 => bank 8, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[5][31: 0] = _shortrealtobits_0;

      // ix=94 => bank 11, row 5 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[5][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[5][31: 0] = _shortrealtobits_0;

      // ix=95 => bank 10, row 5 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[5][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[5][31: 0] = _shortrealtobits_0;

      // ix=96 => bank 6, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[6][31: 0] = _shortrealtobits_0;

      // ix=97 => bank 7, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[6][31: 0] = _shortrealtobits_0;

      // ix=98 => bank 4, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[6][31: 0] = _shortrealtobits_0;

      // ix=99 => bank 5, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[6][31: 0] = _shortrealtobits_0;

      // ix=100 => bank 2, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[6][31: 0] = _shortrealtobits_0;

      // ix=101 => bank 3, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[6][31: 0] = _shortrealtobits_0;

      // ix=102 => bank 0, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[6][31: 0] = _shortrealtobits_0;

      // ix=103 => bank 1, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[6][31: 0] = _shortrealtobits_0;

      // ix=104 => bank 14, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[6][31: 0] = _shortrealtobits_0;

      // ix=105 => bank 15, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[6][31: 0] = _shortrealtobits_0;

      // ix=106 => bank 12, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[6][31: 0] = _shortrealtobits_0;

      // ix=107 => bank 13, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[6][31: 0] = _shortrealtobits_0;

      // ix=108 => bank 10, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[6][31: 0] = _shortrealtobits_0;

      // ix=109 => bank 11, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[6][31: 0] = _shortrealtobits_0;

      // ix=110 => bank 8, row 6 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[6][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[6][31: 0] = _shortrealtobits_0;

      // ix=111 => bank 9, row 6 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[6][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[6][31: 0] = _shortrealtobits_0;

      // ix=112 => bank 7, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[7][31: 0] = _shortrealtobits_0;

      // ix=113 => bank 6, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[7][31: 0] = _shortrealtobits_0;

      // ix=114 => bank 5, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[7][31: 0] = _shortrealtobits_0;

      // ix=115 => bank 4, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[7][31: 0] = _shortrealtobits_0;

      // ix=116 => bank 3, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[7][31: 0] = _shortrealtobits_0;

      // ix=117 => bank 2, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[7][31: 0] = _shortrealtobits_0;

      // ix=118 => bank 1, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[7][31: 0] = _shortrealtobits_0;

      // ix=119 => bank 0, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[7][31: 0] = _shortrealtobits_0;

      // ix=120 => bank 15, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[7][31: 0] = _shortrealtobits_0;

      // ix=121 => bank 14, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[7][31: 0] = _shortrealtobits_0;

      // ix=122 => bank 13, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[7][31: 0] = _shortrealtobits_0;

      // ix=123 => bank 12, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[7][31: 0] = _shortrealtobits_0;

      // ix=124 => bank 11, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[7][31: 0] = _shortrealtobits_0;

      // ix=125 => bank 10, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[7][31: 0] = _shortrealtobits_0;

      // ix=126 => bank 9, row 7 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[7][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[7][31: 0] = _shortrealtobits_0;

      // ix=127 => bank 8, row 7 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[7][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[7][31: 0] = _shortrealtobits_0;

      // ix=128 => bank 8, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[8][31: 0] = _shortrealtobits_0;

      // ix=129 => bank 9, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[8][31: 0] = _shortrealtobits_0;

      // ix=130 => bank 10, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[8][31: 0] = _shortrealtobits_0;

      // ix=131 => bank 11, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[8][31: 0] = _shortrealtobits_0;

      // ix=132 => bank 12, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[8][31: 0] = _shortrealtobits_0;

      // ix=133 => bank 13, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[8][31: 0] = _shortrealtobits_0;

      // ix=134 => bank 14, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[8][31: 0] = _shortrealtobits_0;

      // ix=135 => bank 15, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[8][31: 0] = _shortrealtobits_0;

      // ix=136 => bank 0, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[8][31: 0] = _shortrealtobits_0;

      // ix=137 => bank 1, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[8][31: 0] = _shortrealtobits_0;

      // ix=138 => bank 2, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[8][31: 0] = _shortrealtobits_0;

      // ix=139 => bank 3, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[8][31: 0] = _shortrealtobits_0;

      // ix=140 => bank 4, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[8][31: 0] = _shortrealtobits_0;

      // ix=141 => bank 5, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[8][31: 0] = _shortrealtobits_0;

      // ix=142 => bank 6, row 8 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[8][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[8][31: 0] = _shortrealtobits_0;

      // ix=143 => bank 7, row 8 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[8][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[8][31: 0] = _shortrealtobits_0;

      // ix=144 => bank 9, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[9][31: 0] = _shortrealtobits_0;

      // ix=145 => bank 8, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[9][31: 0] = _shortrealtobits_0;

      // ix=146 => bank 11, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[9][31: 0] = _shortrealtobits_0;

      // ix=147 => bank 10, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[9][31: 0] = _shortrealtobits_0;

      // ix=148 => bank 13, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[9][31: 0] = _shortrealtobits_0;

      // ix=149 => bank 12, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[9][31: 0] = _shortrealtobits_0;

      // ix=150 => bank 15, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[9][31: 0] = _shortrealtobits_0;

      // ix=151 => bank 14, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[9][31: 0] = _shortrealtobits_0;

      // ix=152 => bank 1, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[9][31: 0] = _shortrealtobits_0;

      // ix=153 => bank 0, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[9][31: 0] = _shortrealtobits_0;

      // ix=154 => bank 3, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[9][31: 0] = _shortrealtobits_0;

      // ix=155 => bank 2, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[9][31: 0] = _shortrealtobits_0;

      // ix=156 => bank 5, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[9][31: 0] = _shortrealtobits_0;

      // ix=157 => bank 4, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[9][31: 0] = _shortrealtobits_0;

      // ix=158 => bank 7, row 9 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[9][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[9][31: 0] = _shortrealtobits_0;

      // ix=159 => bank 6, row 9 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[9][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[9][31: 0] = _shortrealtobits_0;

      // ix=160 => bank 10, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[10][31: 0] = _shortrealtobits_0;

      // ix=161 => bank 11, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[10][31: 0] = _shortrealtobits_0;

      // ix=162 => bank 8, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[10][31: 0] = _shortrealtobits_0;

      // ix=163 => bank 9, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[10][31: 0] = _shortrealtobits_0;

      // ix=164 => bank 14, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[10][31: 0] = _shortrealtobits_0;

      // ix=165 => bank 15, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[10][31: 0] = _shortrealtobits_0;

      // ix=166 => bank 12, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[10][31: 0] = _shortrealtobits_0;

      // ix=167 => bank 13, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[10][31: 0] = _shortrealtobits_0;

      // ix=168 => bank 2, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[10][31: 0] = _shortrealtobits_0;

      // ix=169 => bank 3, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[10][31: 0] = _shortrealtobits_0;

      // ix=170 => bank 0, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[10][31: 0] = _shortrealtobits_0;

      // ix=171 => bank 1, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[10][31: 0] = _shortrealtobits_0;

      // ix=172 => bank 6, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[10][31: 0] = _shortrealtobits_0;

      // ix=173 => bank 7, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[10][31: 0] = _shortrealtobits_0;

      // ix=174 => bank 4, row 10 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[10][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[10][31: 0] = _shortrealtobits_0;

      // ix=175 => bank 5, row 10 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[10][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[10][31: 0] = _shortrealtobits_0;

      // ix=176 => bank 11, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[11][31: 0] = _shortrealtobits_0;

      // ix=177 => bank 10, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[11][31: 0] = _shortrealtobits_0;

      // ix=178 => bank 9, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[11][31: 0] = _shortrealtobits_0;

      // ix=179 => bank 8, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[11][31: 0] = _shortrealtobits_0;

      // ix=180 => bank 15, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[11][31: 0] = _shortrealtobits_0;

      // ix=181 => bank 14, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[11][31: 0] = _shortrealtobits_0;

      // ix=182 => bank 13, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[11][31: 0] = _shortrealtobits_0;

      // ix=183 => bank 12, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[11][31: 0] = _shortrealtobits_0;

      // ix=184 => bank 3, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[11][31: 0] = _shortrealtobits_0;

      // ix=185 => bank 2, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[11][31: 0] = _shortrealtobits_0;

      // ix=186 => bank 1, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[11][31: 0] = _shortrealtobits_0;

      // ix=187 => bank 0, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[11][31: 0] = _shortrealtobits_0;

      // ix=188 => bank 7, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[11][31: 0] = _shortrealtobits_0;

      // ix=189 => bank 6, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[11][31: 0] = _shortrealtobits_0;

      // ix=190 => bank 5, row 11 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[11][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[11][31: 0] = _shortrealtobits_0;

      // ix=191 => bank 4, row 11 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[11][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[11][31: 0] = _shortrealtobits_0;

      // ix=192 => bank 12, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[12][31: 0] = _shortrealtobits_0;

      // ix=193 => bank 13, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[12][31: 0] = _shortrealtobits_0;

      // ix=194 => bank 14, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[12][31: 0] = _shortrealtobits_0;

      // ix=195 => bank 15, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[12][31: 0] = _shortrealtobits_0;

      // ix=196 => bank 8, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[12][31: 0] = _shortrealtobits_0;

      // ix=197 => bank 9, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[12][31: 0] = _shortrealtobits_0;

      // ix=198 => bank 10, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[12][31: 0] = _shortrealtobits_0;

      // ix=199 => bank 11, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[12][31: 0] = _shortrealtobits_0;

      // ix=200 => bank 4, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[12][31: 0] = _shortrealtobits_0;

      // ix=201 => bank 5, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[12][31: 0] = _shortrealtobits_0;

      // ix=202 => bank 6, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[12][31: 0] = _shortrealtobits_0;

      // ix=203 => bank 7, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[12][31: 0] = _shortrealtobits_0;

      // ix=204 => bank 0, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[12][31: 0] = _shortrealtobits_0;

      // ix=205 => bank 1, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[12][31: 0] = _shortrealtobits_0;

      // ix=206 => bank 2, row 12 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[12][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[12][31: 0] = _shortrealtobits_0;

      // ix=207 => bank 3, row 12 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[12][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[12][31: 0] = _shortrealtobits_0;

      // ix=208 => bank 13, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[13][31: 0] = _shortrealtobits_0;

      // ix=209 => bank 12, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[13][31: 0] = _shortrealtobits_0;

      // ix=210 => bank 15, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[13][31: 0] = _shortrealtobits_0;

      // ix=211 => bank 14, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[13][31: 0] = _shortrealtobits_0;

      // ix=212 => bank 9, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[13][31: 0] = _shortrealtobits_0;

      // ix=213 => bank 8, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[13][31: 0] = _shortrealtobits_0;

      // ix=214 => bank 11, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[13][31: 0] = _shortrealtobits_0;

      // ix=215 => bank 10, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[13][31: 0] = _shortrealtobits_0;

      // ix=216 => bank 5, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[13][31: 0] = _shortrealtobits_0;

      // ix=217 => bank 4, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[13][31: 0] = _shortrealtobits_0;

      // ix=218 => bank 7, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[13][31: 0] = _shortrealtobits_0;

      // ix=219 => bank 6, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[13][31: 0] = _shortrealtobits_0;

      // ix=220 => bank 1, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[13][31: 0] = _shortrealtobits_0;

      // ix=221 => bank 0, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[13][31: 0] = _shortrealtobits_0;

      // ix=222 => bank 3, row 13 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[13][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[13][31: 0] = _shortrealtobits_0;

      // ix=223 => bank 2, row 13 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[13][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[13][31: 0] = _shortrealtobits_0;

      // ix=224 => bank 14, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[14][31: 0] = _shortrealtobits_0;

      // ix=225 => bank 15, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[14][31: 0] = _shortrealtobits_0;

      // ix=226 => bank 12, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[14][31: 0] = _shortrealtobits_0;

      // ix=227 => bank 13, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[14][31: 0] = _shortrealtobits_0;

      // ix=228 => bank 10, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[14][31: 0] = _shortrealtobits_0;

      // ix=229 => bank 11, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[14][31: 0] = _shortrealtobits_0;

      // ix=230 => bank 8, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[14][31: 0] = _shortrealtobits_0;

      // ix=231 => bank 9, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[14][31: 0] = _shortrealtobits_0;

      // ix=232 => bank 6, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[14][31: 0] = _shortrealtobits_0;

      // ix=233 => bank 7, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[14][31: 0] = _shortrealtobits_0;

      // ix=234 => bank 4, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[14][31: 0] = _shortrealtobits_0;

      // ix=235 => bank 5, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[14][31: 0] = _shortrealtobits_0;

      // ix=236 => bank 2, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[14][31: 0] = _shortrealtobits_0;

      // ix=237 => bank 3, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[14][31: 0] = _shortrealtobits_0;

      // ix=238 => bank 0, row 14 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[14][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[14][31: 0] = _shortrealtobits_0;

      // ix=239 => bank 1, row 14 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[14][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[14][31: 0] = _shortrealtobits_0;

      // ix=240 => bank 15, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[15][31: 0] = _shortrealtobits_0;

      // ix=241 => bank 14, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[15][31: 0] = _shortrealtobits_0;

      // ix=242 => bank 13, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[15][31: 0] = _shortrealtobits_0;

      // ix=243 => bank 12, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[15][31: 0] = _shortrealtobits_0;

      // ix=244 => bank 11, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[15][31: 0] = _shortrealtobits_0;

      // ix=245 => bank 10, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[15][31: 0] = _shortrealtobits_0;

      // ix=246 => bank 9, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[15][31: 0] = _shortrealtobits_0;

      // ix=247 => bank 8, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[15][31: 0] = _shortrealtobits_0;

      // ix=248 => bank 7, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[15][31: 0] = _shortrealtobits_0;

      // ix=249 => bank 6, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[15][31: 0] = _shortrealtobits_0;

      // ix=250 => bank 5, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[15][31: 0] = _shortrealtobits_0;

      // ix=251 => bank 4, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[15][31: 0] = _shortrealtobits_0;

      // ix=252 => bank 3, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[15][31: 0] = _shortrealtobits_0;

      // ix=253 => bank 2, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[15][31: 0] = _shortrealtobits_0;

      // ix=254 => bank 1, row 15 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[15][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[15][31: 0] = _shortrealtobits_0;

      // ix=255 => bank 0, row 15 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[15][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[15][31: 0] = _shortrealtobits_0;

      // ix=256 => bank 1, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[16][31: 0] = _shortrealtobits_0;

      // ix=257 => bank 0, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[16][31: 0] = _shortrealtobits_0;

      // ix=258 => bank 3, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[16][31: 0] = _shortrealtobits_0;

      // ix=259 => bank 2, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[16][31: 0] = _shortrealtobits_0;

      // ix=260 => bank 5, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[16][31: 0] = _shortrealtobits_0;

      // ix=261 => bank 4, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[16][31: 0] = _shortrealtobits_0;

      // ix=262 => bank 7, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[16][31: 0] = _shortrealtobits_0;

      // ix=263 => bank 6, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[16][31: 0] = _shortrealtobits_0;

      // ix=264 => bank 9, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[16][31: 0] = _shortrealtobits_0;

      // ix=265 => bank 8, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[16][31: 0] = _shortrealtobits_0;

      // ix=266 => bank 11, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[16][31: 0] = _shortrealtobits_0;

      // ix=267 => bank 10, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[16][31: 0] = _shortrealtobits_0;

      // ix=268 => bank 13, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[16][31: 0] = _shortrealtobits_0;

      // ix=269 => bank 12, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[16][31: 0] = _shortrealtobits_0;

      // ix=270 => bank 15, row 16 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[16][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[16][31: 0] = _shortrealtobits_0;

      // ix=271 => bank 14, row 16 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[16][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[16][31: 0] = _shortrealtobits_0;

      // ix=272 => bank 0, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[17][31: 0] = _shortrealtobits_0;

      // ix=273 => bank 1, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[17][31: 0] = _shortrealtobits_0;

      // ix=274 => bank 2, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[17][31: 0] = _shortrealtobits_0;

      // ix=275 => bank 3, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[17][31: 0] = _shortrealtobits_0;

      // ix=276 => bank 4, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[17][31: 0] = _shortrealtobits_0;

      // ix=277 => bank 5, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[17][31: 0] = _shortrealtobits_0;

      // ix=278 => bank 6, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[17][31: 0] = _shortrealtobits_0;

      // ix=279 => bank 7, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[17][31: 0] = _shortrealtobits_0;

      // ix=280 => bank 8, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[17][31: 0] = _shortrealtobits_0;

      // ix=281 => bank 9, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[17][31: 0] = _shortrealtobits_0;

      // ix=282 => bank 10, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[17][31: 0] = _shortrealtobits_0;

      // ix=283 => bank 11, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[17][31: 0] = _shortrealtobits_0;

      // ix=284 => bank 12, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[17][31: 0] = _shortrealtobits_0;

      // ix=285 => bank 13, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[17][31: 0] = _shortrealtobits_0;

      // ix=286 => bank 14, row 17 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[17][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[17][31: 0] = _shortrealtobits_0;

      // ix=287 => bank 15, row 17 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[17][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[17][31: 0] = _shortrealtobits_0;

      // ix=288 => bank 3, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[18][31: 0] = _shortrealtobits_0;

      // ix=289 => bank 2, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[18][31: 0] = _shortrealtobits_0;

      // ix=290 => bank 1, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[18][31: 0] = _shortrealtobits_0;

      // ix=291 => bank 0, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[18][31: 0] = _shortrealtobits_0;

      // ix=292 => bank 7, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[18][31: 0] = _shortrealtobits_0;

      // ix=293 => bank 6, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[18][31: 0] = _shortrealtobits_0;

      // ix=294 => bank 5, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[18][31: 0] = _shortrealtobits_0;

      // ix=295 => bank 4, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[18][31: 0] = _shortrealtobits_0;

      // ix=296 => bank 11, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[18][31: 0] = _shortrealtobits_0;

      // ix=297 => bank 10, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[18][31: 0] = _shortrealtobits_0;

      // ix=298 => bank 9, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[18][31: 0] = _shortrealtobits_0;

      // ix=299 => bank 8, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[18][31: 0] = _shortrealtobits_0;

      // ix=300 => bank 15, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[18][31: 0] = _shortrealtobits_0;

      // ix=301 => bank 14, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[18][31: 0] = _shortrealtobits_0;

      // ix=302 => bank 13, row 18 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[18][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[18][31: 0] = _shortrealtobits_0;

      // ix=303 => bank 12, row 18 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[18][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[18][31: 0] = _shortrealtobits_0;

      // ix=304 => bank 2, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[19][31: 0] = _shortrealtobits_0;

      // ix=305 => bank 3, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[19][31: 0] = _shortrealtobits_0;

      // ix=306 => bank 0, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[19][31: 0] = _shortrealtobits_0;

      // ix=307 => bank 1, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[19][31: 0] = _shortrealtobits_0;

      // ix=308 => bank 6, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[19][31: 0] = _shortrealtobits_0;

      // ix=309 => bank 7, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[19][31: 0] = _shortrealtobits_0;

      // ix=310 => bank 4, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[19][31: 0] = _shortrealtobits_0;

      // ix=311 => bank 5, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[19][31: 0] = _shortrealtobits_0;

      // ix=312 => bank 10, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[19][31: 0] = _shortrealtobits_0;

      // ix=313 => bank 11, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[19][31: 0] = _shortrealtobits_0;

      // ix=314 => bank 8, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[19][31: 0] = _shortrealtobits_0;

      // ix=315 => bank 9, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[19][31: 0] = _shortrealtobits_0;

      // ix=316 => bank 14, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[19][31: 0] = _shortrealtobits_0;

      // ix=317 => bank 15, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[19][31: 0] = _shortrealtobits_0;

      // ix=318 => bank 12, row 19 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[19][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[19][31: 0] = _shortrealtobits_0;

      // ix=319 => bank 13, row 19 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[19][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[19][31: 0] = _shortrealtobits_0;

      // ix=320 => bank 5, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[20][31: 0] = _shortrealtobits_0;

      // ix=321 => bank 4, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[20][31: 0] = _shortrealtobits_0;

      // ix=322 => bank 7, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[20][31: 0] = _shortrealtobits_0;

      // ix=323 => bank 6, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[20][31: 0] = _shortrealtobits_0;

      // ix=324 => bank 1, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[20][31: 0] = _shortrealtobits_0;

      // ix=325 => bank 0, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[20][31: 0] = _shortrealtobits_0;

      // ix=326 => bank 3, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[20][31: 0] = _shortrealtobits_0;

      // ix=327 => bank 2, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[20][31: 0] = _shortrealtobits_0;

      // ix=328 => bank 13, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[20][31: 0] = _shortrealtobits_0;

      // ix=329 => bank 12, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[20][31: 0] = _shortrealtobits_0;

      // ix=330 => bank 15, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[20][31: 0] = _shortrealtobits_0;

      // ix=331 => bank 14, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[20][31: 0] = _shortrealtobits_0;

      // ix=332 => bank 9, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[20][31: 0] = _shortrealtobits_0;

      // ix=333 => bank 8, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[20][31: 0] = _shortrealtobits_0;

      // ix=334 => bank 11, row 20 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[20][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[20][31: 0] = _shortrealtobits_0;

      // ix=335 => bank 10, row 20 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[20][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[20][31: 0] = _shortrealtobits_0;

      // ix=336 => bank 4, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[21][31: 0] = _shortrealtobits_0;

      // ix=337 => bank 5, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[21][31: 0] = _shortrealtobits_0;

      // ix=338 => bank 6, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[21][31: 0] = _shortrealtobits_0;

      // ix=339 => bank 7, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[21][31: 0] = _shortrealtobits_0;

      // ix=340 => bank 0, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[21][31: 0] = _shortrealtobits_0;

      // ix=341 => bank 1, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[21][31: 0] = _shortrealtobits_0;

      // ix=342 => bank 2, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[21][31: 0] = _shortrealtobits_0;

      // ix=343 => bank 3, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[21][31: 0] = _shortrealtobits_0;

      // ix=344 => bank 12, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[21][31: 0] = _shortrealtobits_0;

      // ix=345 => bank 13, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[21][31: 0] = _shortrealtobits_0;

      // ix=346 => bank 14, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[21][31: 0] = _shortrealtobits_0;

      // ix=347 => bank 15, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[21][31: 0] = _shortrealtobits_0;

      // ix=348 => bank 8, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[21][31: 0] = _shortrealtobits_0;

      // ix=349 => bank 9, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[21][31: 0] = _shortrealtobits_0;

      // ix=350 => bank 10, row 21 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[21][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[21][31: 0] = _shortrealtobits_0;

      // ix=351 => bank 11, row 21 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[21][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[21][31: 0] = _shortrealtobits_0;

      // ix=352 => bank 7, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[22][31: 0] = _shortrealtobits_0;

      // ix=353 => bank 6, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[22][31: 0] = _shortrealtobits_0;

      // ix=354 => bank 5, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[22][31: 0] = _shortrealtobits_0;

      // ix=355 => bank 4, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[22][31: 0] = _shortrealtobits_0;

      // ix=356 => bank 3, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[22][31: 0] = _shortrealtobits_0;

      // ix=357 => bank 2, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[22][31: 0] = _shortrealtobits_0;

      // ix=358 => bank 1, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[22][31: 0] = _shortrealtobits_0;

      // ix=359 => bank 0, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[22][31: 0] = _shortrealtobits_0;

      // ix=360 => bank 15, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[22][31: 0] = _shortrealtobits_0;

      // ix=361 => bank 14, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[22][31: 0] = _shortrealtobits_0;

      // ix=362 => bank 13, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[22][31: 0] = _shortrealtobits_0;

      // ix=363 => bank 12, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[22][31: 0] = _shortrealtobits_0;

      // ix=364 => bank 11, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[22][31: 0] = _shortrealtobits_0;

      // ix=365 => bank 10, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[22][31: 0] = _shortrealtobits_0;

      // ix=366 => bank 9, row 22 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[22][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[22][31: 0] = _shortrealtobits_0;

      // ix=367 => bank 8, row 22 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[22][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[22][31: 0] = _shortrealtobits_0;

      // ix=368 => bank 6, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[23][31: 0] = _shortrealtobits_0;

      // ix=369 => bank 7, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[23][31: 0] = _shortrealtobits_0;

      // ix=370 => bank 4, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[23][31: 0] = _shortrealtobits_0;

      // ix=371 => bank 5, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[23][31: 0] = _shortrealtobits_0;

      // ix=372 => bank 2, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[23][31: 0] = _shortrealtobits_0;

      // ix=373 => bank 3, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[23][31: 0] = _shortrealtobits_0;

      // ix=374 => bank 0, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[23][31: 0] = _shortrealtobits_0;

      // ix=375 => bank 1, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[23][31: 0] = _shortrealtobits_0;

      // ix=376 => bank 14, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[23][31: 0] = _shortrealtobits_0;

      // ix=377 => bank 15, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[23][31: 0] = _shortrealtobits_0;

      // ix=378 => bank 12, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[23][31: 0] = _shortrealtobits_0;

      // ix=379 => bank 13, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[23][31: 0] = _shortrealtobits_0;

      // ix=380 => bank 10, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[23][31: 0] = _shortrealtobits_0;

      // ix=381 => bank 11, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[23][31: 0] = _shortrealtobits_0;

      // ix=382 => bank 8, row 23 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[23][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[23][31: 0] = _shortrealtobits_0;

      // ix=383 => bank 9, row 23 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[23][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[23][31: 0] = _shortrealtobits_0;

      // ix=384 => bank 9, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[24][31: 0] = _shortrealtobits_0;

      // ix=385 => bank 8, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[24][31: 0] = _shortrealtobits_0;

      // ix=386 => bank 11, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[24][31: 0] = _shortrealtobits_0;

      // ix=387 => bank 10, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[24][31: 0] = _shortrealtobits_0;

      // ix=388 => bank 13, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[24][31: 0] = _shortrealtobits_0;

      // ix=389 => bank 12, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[24][31: 0] = _shortrealtobits_0;

      // ix=390 => bank 15, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[24][31: 0] = _shortrealtobits_0;

      // ix=391 => bank 14, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[24][31: 0] = _shortrealtobits_0;

      // ix=392 => bank 1, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[24][31: 0] = _shortrealtobits_0;

      // ix=393 => bank 0, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[24][31: 0] = _shortrealtobits_0;

      // ix=394 => bank 3, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[24][31: 0] = _shortrealtobits_0;

      // ix=395 => bank 2, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[24][31: 0] = _shortrealtobits_0;

      // ix=396 => bank 5, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[24][31: 0] = _shortrealtobits_0;

      // ix=397 => bank 4, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[24][31: 0] = _shortrealtobits_0;

      // ix=398 => bank 7, row 24 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[24][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[24][31: 0] = _shortrealtobits_0;

      // ix=399 => bank 6, row 24 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[24][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[24][31: 0] = _shortrealtobits_0;

      // ix=400 => bank 8, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[25][31: 0] = _shortrealtobits_0;

      // ix=401 => bank 9, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[25][31: 0] = _shortrealtobits_0;

      // ix=402 => bank 10, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[25][31: 0] = _shortrealtobits_0;

      // ix=403 => bank 11, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[25][31: 0] = _shortrealtobits_0;

      // ix=404 => bank 12, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[25][31: 0] = _shortrealtobits_0;

      // ix=405 => bank 13, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[25][31: 0] = _shortrealtobits_0;

      // ix=406 => bank 14, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[25][31: 0] = _shortrealtobits_0;

      // ix=407 => bank 15, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[25][31: 0] = _shortrealtobits_0;

      // ix=408 => bank 0, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[25][31: 0] = _shortrealtobits_0;

      // ix=409 => bank 1, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[25][31: 0] = _shortrealtobits_0;

      // ix=410 => bank 2, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[25][31: 0] = _shortrealtobits_0;

      // ix=411 => bank 3, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[25][31: 0] = _shortrealtobits_0;

      // ix=412 => bank 4, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[25][31: 0] = _shortrealtobits_0;

      // ix=413 => bank 5, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[25][31: 0] = _shortrealtobits_0;

      // ix=414 => bank 6, row 25 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[25][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[25][31: 0] = _shortrealtobits_0;

      // ix=415 => bank 7, row 25 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[25][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[25][31: 0] = _shortrealtobits_0;

      // ix=416 => bank 11, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[26][31: 0] = _shortrealtobits_0;

      // ix=417 => bank 10, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[26][31: 0] = _shortrealtobits_0;

      // ix=418 => bank 9, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[26][31: 0] = _shortrealtobits_0;

      // ix=419 => bank 8, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[26][31: 0] = _shortrealtobits_0;

      // ix=420 => bank 15, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[26][31: 0] = _shortrealtobits_0;

      // ix=421 => bank 14, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[26][31: 0] = _shortrealtobits_0;

      // ix=422 => bank 13, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[26][31: 0] = _shortrealtobits_0;

      // ix=423 => bank 12, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[26][31: 0] = _shortrealtobits_0;

      // ix=424 => bank 3, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[26][31: 0] = _shortrealtobits_0;

      // ix=425 => bank 2, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[26][31: 0] = _shortrealtobits_0;

      // ix=426 => bank 1, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[26][31: 0] = _shortrealtobits_0;

      // ix=427 => bank 0, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[26][31: 0] = _shortrealtobits_0;

      // ix=428 => bank 7, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[26][31: 0] = _shortrealtobits_0;

      // ix=429 => bank 6, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[26][31: 0] = _shortrealtobits_0;

      // ix=430 => bank 5, row 26 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[26][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[26][31: 0] = _shortrealtobits_0;

      // ix=431 => bank 4, row 26 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[26][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[26][31: 0] = _shortrealtobits_0;

      // ix=432 => bank 10, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[27][31: 0] = _shortrealtobits_0;

      // ix=433 => bank 11, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[27][31: 0] = _shortrealtobits_0;

      // ix=434 => bank 8, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[27][31: 0] = _shortrealtobits_0;

      // ix=435 => bank 9, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[27][31: 0] = _shortrealtobits_0;

      // ix=436 => bank 14, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[27][31: 0] = _shortrealtobits_0;

      // ix=437 => bank 15, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[27][31: 0] = _shortrealtobits_0;

      // ix=438 => bank 12, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[27][31: 0] = _shortrealtobits_0;

      // ix=439 => bank 13, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[27][31: 0] = _shortrealtobits_0;

      // ix=440 => bank 2, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[27][31: 0] = _shortrealtobits_0;

      // ix=441 => bank 3, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[27][31: 0] = _shortrealtobits_0;

      // ix=442 => bank 0, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[27][31: 0] = _shortrealtobits_0;

      // ix=443 => bank 1, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[27][31: 0] = _shortrealtobits_0;

      // ix=444 => bank 6, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[27][31: 0] = _shortrealtobits_0;

      // ix=445 => bank 7, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[27][31: 0] = _shortrealtobits_0;

      // ix=446 => bank 4, row 27 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[27][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[27][31: 0] = _shortrealtobits_0;

      // ix=447 => bank 5, row 27 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[27][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[27][31: 0] = _shortrealtobits_0;

      // ix=448 => bank 13, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[28][31: 0] = _shortrealtobits_0;

      // ix=449 => bank 12, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[28][31: 0] = _shortrealtobits_0;

      // ix=450 => bank 15, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[28][31: 0] = _shortrealtobits_0;

      // ix=451 => bank 14, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[28][31: 0] = _shortrealtobits_0;

      // ix=452 => bank 9, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[28][31: 0] = _shortrealtobits_0;

      // ix=453 => bank 8, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[28][31: 0] = _shortrealtobits_0;

      // ix=454 => bank 11, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[28][31: 0] = _shortrealtobits_0;

      // ix=455 => bank 10, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[28][31: 0] = _shortrealtobits_0;

      // ix=456 => bank 5, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[28][31: 0] = _shortrealtobits_0;

      // ix=457 => bank 4, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[28][31: 0] = _shortrealtobits_0;

      // ix=458 => bank 7, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[28][31: 0] = _shortrealtobits_0;

      // ix=459 => bank 6, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[28][31: 0] = _shortrealtobits_0;

      // ix=460 => bank 1, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[28][31: 0] = _shortrealtobits_0;

      // ix=461 => bank 0, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[28][31: 0] = _shortrealtobits_0;

      // ix=462 => bank 3, row 28 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[28][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[28][31: 0] = _shortrealtobits_0;

      // ix=463 => bank 2, row 28 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[28][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[28][31: 0] = _shortrealtobits_0;

      // ix=464 => bank 12, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[29][31: 0] = _shortrealtobits_0;

      // ix=465 => bank 13, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[29][31: 0] = _shortrealtobits_0;

      // ix=466 => bank 14, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[29][31: 0] = _shortrealtobits_0;

      // ix=467 => bank 15, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[29][31: 0] = _shortrealtobits_0;

      // ix=468 => bank 8, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[29][31: 0] = _shortrealtobits_0;

      // ix=469 => bank 9, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[29][31: 0] = _shortrealtobits_0;

      // ix=470 => bank 10, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[29][31: 0] = _shortrealtobits_0;

      // ix=471 => bank 11, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[29][31: 0] = _shortrealtobits_0;

      // ix=472 => bank 4, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[29][31: 0] = _shortrealtobits_0;

      // ix=473 => bank 5, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[29][31: 0] = _shortrealtobits_0;

      // ix=474 => bank 6, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[29][31: 0] = _shortrealtobits_0;

      // ix=475 => bank 7, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[29][31: 0] = _shortrealtobits_0;

      // ix=476 => bank 0, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[29][31: 0] = _shortrealtobits_0;

      // ix=477 => bank 1, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[29][31: 0] = _shortrealtobits_0;

      // ix=478 => bank 2, row 29 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[29][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[29][31: 0] = _shortrealtobits_0;

      // ix=479 => bank 3, row 29 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[29][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[29][31: 0] = _shortrealtobits_0;

      // ix=480 => bank 15, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[30][31: 0] = _shortrealtobits_0;

      // ix=481 => bank 14, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[30][31: 0] = _shortrealtobits_0;

      // ix=482 => bank 13, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[30][31: 0] = _shortrealtobits_0;

      // ix=483 => bank 12, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[30][31: 0] = _shortrealtobits_0;

      // ix=484 => bank 11, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[30][31: 0] = _shortrealtobits_0;

      // ix=485 => bank 10, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[30][31: 0] = _shortrealtobits_0;

      // ix=486 => bank 9, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[30][31: 0] = _shortrealtobits_0;

      // ix=487 => bank 8, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[30][31: 0] = _shortrealtobits_0;

      // ix=488 => bank 7, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[30][31: 0] = _shortrealtobits_0;

      // ix=489 => bank 6, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[30][31: 0] = _shortrealtobits_0;

      // ix=490 => bank 5, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[30][31: 0] = _shortrealtobits_0;

      // ix=491 => bank 4, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[30][31: 0] = _shortrealtobits_0;

      // ix=492 => bank 3, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[30][31: 0] = _shortrealtobits_0;

      // ix=493 => bank 2, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[30][31: 0] = _shortrealtobits_0;

      // ix=494 => bank 1, row 30 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[30][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[30][31: 0] = _shortrealtobits_0;

      // ix=495 => bank 0, row 30 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[30][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[30][31: 0] = _shortrealtobits_0;

      // ix=496 => bank 14, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[31][31: 0] = _shortrealtobits_0;

      // ix=497 => bank 15, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[31][31: 0] = _shortrealtobits_0;

      // ix=498 => bank 12, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[31][31: 0] = _shortrealtobits_0;

      // ix=499 => bank 13, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[31][31: 0] = _shortrealtobits_0;

      // ix=500 => bank 10, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[31][31: 0] = _shortrealtobits_0;

      // ix=501 => bank 11, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[31][31: 0] = _shortrealtobits_0;

      // ix=502 => bank 8, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[31][31: 0] = _shortrealtobits_0;

      // ix=503 => bank 9, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[31][31: 0] = _shortrealtobits_0;

      // ix=504 => bank 6, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[31][31: 0] = _shortrealtobits_0;

      // ix=505 => bank 7, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[31][31: 0] = _shortrealtobits_0;

      // ix=506 => bank 4, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[31][31: 0] = _shortrealtobits_0;

      // ix=507 => bank 5, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[31][31: 0] = _shortrealtobits_0;

      // ix=508 => bank 2, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[31][31: 0] = _shortrealtobits_0;

      // ix=509 => bank 3, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[31][31: 0] = _shortrealtobits_0;

      // ix=510 => bank 0, row 31 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[31][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[31][31: 0] = _shortrealtobits_0;

      // ix=511 => bank 1, row 31 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[31][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[31][31: 0] = _shortrealtobits_0;

      // ix=512 => bank 2, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[32][31: 0] = _shortrealtobits_0;

      // ix=513 => bank 3, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[32][31: 0] = _shortrealtobits_0;

      // ix=514 => bank 0, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[32][31: 0] = _shortrealtobits_0;

      // ix=515 => bank 1, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[32][31: 0] = _shortrealtobits_0;

      // ix=516 => bank 6, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[32][31: 0] = _shortrealtobits_0;

      // ix=517 => bank 7, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[32][31: 0] = _shortrealtobits_0;

      // ix=518 => bank 4, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[32][31: 0] = _shortrealtobits_0;

      // ix=519 => bank 5, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[32][31: 0] = _shortrealtobits_0;

      // ix=520 => bank 10, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[32][31: 0] = _shortrealtobits_0;

      // ix=521 => bank 11, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[32][31: 0] = _shortrealtobits_0;

      // ix=522 => bank 8, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[32][31: 0] = _shortrealtobits_0;

      // ix=523 => bank 9, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[32][31: 0] = _shortrealtobits_0;

      // ix=524 => bank 14, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[32][31: 0] = _shortrealtobits_0;

      // ix=525 => bank 15, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[32][31: 0] = _shortrealtobits_0;

      // ix=526 => bank 12, row 32 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[32][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[32][31: 0] = _shortrealtobits_0;

      // ix=527 => bank 13, row 32 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[32][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[32][31: 0] = _shortrealtobits_0;

      // ix=528 => bank 3, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[33][31: 0] = _shortrealtobits_0;

      // ix=529 => bank 2, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[33][31: 0] = _shortrealtobits_0;

      // ix=530 => bank 1, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[33][31: 0] = _shortrealtobits_0;

      // ix=531 => bank 0, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[33][31: 0] = _shortrealtobits_0;

      // ix=532 => bank 7, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[33][31: 0] = _shortrealtobits_0;

      // ix=533 => bank 6, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[33][31: 0] = _shortrealtobits_0;

      // ix=534 => bank 5, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[33][31: 0] = _shortrealtobits_0;

      // ix=535 => bank 4, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[33][31: 0] = _shortrealtobits_0;

      // ix=536 => bank 11, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[33][31: 0] = _shortrealtobits_0;

      // ix=537 => bank 10, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[33][31: 0] = _shortrealtobits_0;

      // ix=538 => bank 9, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[33][31: 0] = _shortrealtobits_0;

      // ix=539 => bank 8, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[33][31: 0] = _shortrealtobits_0;

      // ix=540 => bank 15, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[33][31: 0] = _shortrealtobits_0;

      // ix=541 => bank 14, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[33][31: 0] = _shortrealtobits_0;

      // ix=542 => bank 13, row 33 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[33][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[33][31: 0] = _shortrealtobits_0;

      // ix=543 => bank 12, row 33 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[33][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[33][31: 0] = _shortrealtobits_0;

      // ix=544 => bank 0, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[34][31: 0] = _shortrealtobits_0;

      // ix=545 => bank 1, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[34][31: 0] = _shortrealtobits_0;

      // ix=546 => bank 2, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[34][31: 0] = _shortrealtobits_0;

      // ix=547 => bank 3, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[34][31: 0] = _shortrealtobits_0;

      // ix=548 => bank 4, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[34][31: 0] = _shortrealtobits_0;

      // ix=549 => bank 5, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[34][31: 0] = _shortrealtobits_0;

      // ix=550 => bank 6, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[34][31: 0] = _shortrealtobits_0;

      // ix=551 => bank 7, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[34][31: 0] = _shortrealtobits_0;

      // ix=552 => bank 8, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[34][31: 0] = _shortrealtobits_0;

      // ix=553 => bank 9, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[34][31: 0] = _shortrealtobits_0;

      // ix=554 => bank 10, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[34][31: 0] = _shortrealtobits_0;

      // ix=555 => bank 11, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[34][31: 0] = _shortrealtobits_0;

      // ix=556 => bank 12, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[34][31: 0] = _shortrealtobits_0;

      // ix=557 => bank 13, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[34][31: 0] = _shortrealtobits_0;

      // ix=558 => bank 14, row 34 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[34][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[34][31: 0] = _shortrealtobits_0;

      // ix=559 => bank 15, row 34 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[34][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[34][31: 0] = _shortrealtobits_0;

      // ix=560 => bank 1, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[35][31: 0] = _shortrealtobits_0;

      // ix=561 => bank 0, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[35][31: 0] = _shortrealtobits_0;

      // ix=562 => bank 3, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[35][31: 0] = _shortrealtobits_0;

      // ix=563 => bank 2, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[35][31: 0] = _shortrealtobits_0;

      // ix=564 => bank 5, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[35][31: 0] = _shortrealtobits_0;

      // ix=565 => bank 4, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[35][31: 0] = _shortrealtobits_0;

      // ix=566 => bank 7, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[35][31: 0] = _shortrealtobits_0;

      // ix=567 => bank 6, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[35][31: 0] = _shortrealtobits_0;

      // ix=568 => bank 9, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[35][31: 0] = _shortrealtobits_0;

      // ix=569 => bank 8, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[35][31: 0] = _shortrealtobits_0;

      // ix=570 => bank 11, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[35][31: 0] = _shortrealtobits_0;

      // ix=571 => bank 10, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[35][31: 0] = _shortrealtobits_0;

      // ix=572 => bank 13, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[35][31: 0] = _shortrealtobits_0;

      // ix=573 => bank 12, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[35][31: 0] = _shortrealtobits_0;

      // ix=574 => bank 15, row 35 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[35][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[35][31: 0] = _shortrealtobits_0;

      // ix=575 => bank 14, row 35 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[35][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[35][31: 0] = _shortrealtobits_0;

      // ix=576 => bank 6, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[36][31: 0] = _shortrealtobits_0;

      // ix=577 => bank 7, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[36][31: 0] = _shortrealtobits_0;

      // ix=578 => bank 4, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[36][31: 0] = _shortrealtobits_0;

      // ix=579 => bank 5, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[36][31: 0] = _shortrealtobits_0;

      // ix=580 => bank 2, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[36][31: 0] = _shortrealtobits_0;

      // ix=581 => bank 3, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[36][31: 0] = _shortrealtobits_0;

      // ix=582 => bank 0, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[36][31: 0] = _shortrealtobits_0;

      // ix=583 => bank 1, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[36][31: 0] = _shortrealtobits_0;

      // ix=584 => bank 14, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[36][31: 0] = _shortrealtobits_0;

      // ix=585 => bank 15, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[36][31: 0] = _shortrealtobits_0;

      // ix=586 => bank 12, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[36][31: 0] = _shortrealtobits_0;

      // ix=587 => bank 13, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[36][31: 0] = _shortrealtobits_0;

      // ix=588 => bank 10, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[36][31: 0] = _shortrealtobits_0;

      // ix=589 => bank 11, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[36][31: 0] = _shortrealtobits_0;

      // ix=590 => bank 8, row 36 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[36][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[36][31: 0] = _shortrealtobits_0;

      // ix=591 => bank 9, row 36 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[36][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[36][31: 0] = _shortrealtobits_0;

      // ix=592 => bank 7, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[37][31: 0] = _shortrealtobits_0;

      // ix=593 => bank 6, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[37][31: 0] = _shortrealtobits_0;

      // ix=594 => bank 5, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[37][31: 0] = _shortrealtobits_0;

      // ix=595 => bank 4, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[37][31: 0] = _shortrealtobits_0;

      // ix=596 => bank 3, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[37][31: 0] = _shortrealtobits_0;

      // ix=597 => bank 2, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[37][31: 0] = _shortrealtobits_0;

      // ix=598 => bank 1, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[37][31: 0] = _shortrealtobits_0;

      // ix=599 => bank 0, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[37][31: 0] = _shortrealtobits_0;

      // ix=600 => bank 15, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[37][31: 0] = _shortrealtobits_0;

      // ix=601 => bank 14, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[37][31: 0] = _shortrealtobits_0;

      // ix=602 => bank 13, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[37][31: 0] = _shortrealtobits_0;

      // ix=603 => bank 12, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[37][31: 0] = _shortrealtobits_0;

      // ix=604 => bank 11, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[37][31: 0] = _shortrealtobits_0;

      // ix=605 => bank 10, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[37][31: 0] = _shortrealtobits_0;

      // ix=606 => bank 9, row 37 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[37][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[37][31: 0] = _shortrealtobits_0;

      // ix=607 => bank 8, row 37 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[37][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[37][31: 0] = _shortrealtobits_0;

      // ix=608 => bank 4, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[38][31: 0] = _shortrealtobits_0;

      // ix=609 => bank 5, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[38][31: 0] = _shortrealtobits_0;

      // ix=610 => bank 6, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[38][31: 0] = _shortrealtobits_0;

      // ix=611 => bank 7, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[38][31: 0] = _shortrealtobits_0;

      // ix=612 => bank 0, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[38][31: 0] = _shortrealtobits_0;

      // ix=613 => bank 1, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[38][31: 0] = _shortrealtobits_0;

      // ix=614 => bank 2, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[38][31: 0] = _shortrealtobits_0;

      // ix=615 => bank 3, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[38][31: 0] = _shortrealtobits_0;

      // ix=616 => bank 12, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[38][31: 0] = _shortrealtobits_0;

      // ix=617 => bank 13, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[38][31: 0] = _shortrealtobits_0;

      // ix=618 => bank 14, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[38][31: 0] = _shortrealtobits_0;

      // ix=619 => bank 15, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[38][31: 0] = _shortrealtobits_0;

      // ix=620 => bank 8, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[38][31: 0] = _shortrealtobits_0;

      // ix=621 => bank 9, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[38][31: 0] = _shortrealtobits_0;

      // ix=622 => bank 10, row 38 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[38][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[38][31: 0] = _shortrealtobits_0;

      // ix=623 => bank 11, row 38 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[38][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[38][31: 0] = _shortrealtobits_0;

      // ix=624 => bank 5, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[39][31: 0] = _shortrealtobits_0;

      // ix=625 => bank 4, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[39][31: 0] = _shortrealtobits_0;

      // ix=626 => bank 7, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[39][31: 0] = _shortrealtobits_0;

      // ix=627 => bank 6, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[39][31: 0] = _shortrealtobits_0;

      // ix=628 => bank 1, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[39][31: 0] = _shortrealtobits_0;

      // ix=629 => bank 0, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[39][31: 0] = _shortrealtobits_0;

      // ix=630 => bank 3, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[39][31: 0] = _shortrealtobits_0;

      // ix=631 => bank 2, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[39][31: 0] = _shortrealtobits_0;

      // ix=632 => bank 13, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[39][31: 0] = _shortrealtobits_0;

      // ix=633 => bank 12, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[39][31: 0] = _shortrealtobits_0;

      // ix=634 => bank 15, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[39][31: 0] = _shortrealtobits_0;

      // ix=635 => bank 14, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[39][31: 0] = _shortrealtobits_0;

      // ix=636 => bank 9, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[39][31: 0] = _shortrealtobits_0;

      // ix=637 => bank 8, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[39][31: 0] = _shortrealtobits_0;

      // ix=638 => bank 11, row 39 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[39][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[39][31: 0] = _shortrealtobits_0;

      // ix=639 => bank 10, row 39 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[39][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[39][31: 0] = _shortrealtobits_0;

      // ix=640 => bank 10, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[40][31: 0] = _shortrealtobits_0;

      // ix=641 => bank 11, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[40][31: 0] = _shortrealtobits_0;

      // ix=642 => bank 8, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[40][31: 0] = _shortrealtobits_0;

      // ix=643 => bank 9, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[40][31: 0] = _shortrealtobits_0;

      // ix=644 => bank 14, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[40][31: 0] = _shortrealtobits_0;

      // ix=645 => bank 15, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[40][31: 0] = _shortrealtobits_0;

      // ix=646 => bank 12, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[40][31: 0] = _shortrealtobits_0;

      // ix=647 => bank 13, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[40][31: 0] = _shortrealtobits_0;

      // ix=648 => bank 2, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[40][31: 0] = _shortrealtobits_0;

      // ix=649 => bank 3, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[40][31: 0] = _shortrealtobits_0;

      // ix=650 => bank 0, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[40][31: 0] = _shortrealtobits_0;

      // ix=651 => bank 1, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[40][31: 0] = _shortrealtobits_0;

      // ix=652 => bank 6, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[40][31: 0] = _shortrealtobits_0;

      // ix=653 => bank 7, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[40][31: 0] = _shortrealtobits_0;

      // ix=654 => bank 4, row 40 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[40][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[40][31: 0] = _shortrealtobits_0;

      // ix=655 => bank 5, row 40 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[40][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[40][31: 0] = _shortrealtobits_0;

      // ix=656 => bank 11, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[41][31: 0] = _shortrealtobits_0;

      // ix=657 => bank 10, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[41][31: 0] = _shortrealtobits_0;

      // ix=658 => bank 9, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[41][31: 0] = _shortrealtobits_0;

      // ix=659 => bank 8, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[41][31: 0] = _shortrealtobits_0;

      // ix=660 => bank 15, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[41][31: 0] = _shortrealtobits_0;

      // ix=661 => bank 14, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[41][31: 0] = _shortrealtobits_0;

      // ix=662 => bank 13, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[41][31: 0] = _shortrealtobits_0;

      // ix=663 => bank 12, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[41][31: 0] = _shortrealtobits_0;

      // ix=664 => bank 3, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[41][31: 0] = _shortrealtobits_0;

      // ix=665 => bank 2, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[41][31: 0] = _shortrealtobits_0;

      // ix=666 => bank 1, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[41][31: 0] = _shortrealtobits_0;

      // ix=667 => bank 0, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[41][31: 0] = _shortrealtobits_0;

      // ix=668 => bank 7, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[41][31: 0] = _shortrealtobits_0;

      // ix=669 => bank 6, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[41][31: 0] = _shortrealtobits_0;

      // ix=670 => bank 5, row 41 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[41][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[41][31: 0] = _shortrealtobits_0;

      // ix=671 => bank 4, row 41 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[41][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[41][31: 0] = _shortrealtobits_0;

      // ix=672 => bank 8, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[42][31: 0] = _shortrealtobits_0;

      // ix=673 => bank 9, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[42][31: 0] = _shortrealtobits_0;

      // ix=674 => bank 10, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[42][31: 0] = _shortrealtobits_0;

      // ix=675 => bank 11, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[42][31: 0] = _shortrealtobits_0;

      // ix=676 => bank 12, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[42][31: 0] = _shortrealtobits_0;

      // ix=677 => bank 13, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[42][31: 0] = _shortrealtobits_0;

      // ix=678 => bank 14, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[42][31: 0] = _shortrealtobits_0;

      // ix=679 => bank 15, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[42][31: 0] = _shortrealtobits_0;

      // ix=680 => bank 0, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[42][31: 0] = _shortrealtobits_0;

      // ix=681 => bank 1, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[42][31: 0] = _shortrealtobits_0;

      // ix=682 => bank 2, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[42][31: 0] = _shortrealtobits_0;

      // ix=683 => bank 3, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[42][31: 0] = _shortrealtobits_0;

      // ix=684 => bank 4, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[42][31: 0] = _shortrealtobits_0;

      // ix=685 => bank 5, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[42][31: 0] = _shortrealtobits_0;

      // ix=686 => bank 6, row 42 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[42][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[42][31: 0] = _shortrealtobits_0;

      // ix=687 => bank 7, row 42 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[42][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[42][31: 0] = _shortrealtobits_0;

      // ix=688 => bank 9, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[43][31: 0] = _shortrealtobits_0;

      // ix=689 => bank 8, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[43][31: 0] = _shortrealtobits_0;

      // ix=690 => bank 11, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[43][31: 0] = _shortrealtobits_0;

      // ix=691 => bank 10, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[43][31: 0] = _shortrealtobits_0;

      // ix=692 => bank 13, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[43][31: 0] = _shortrealtobits_0;

      // ix=693 => bank 12, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[43][31: 0] = _shortrealtobits_0;

      // ix=694 => bank 15, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[43][31: 0] = _shortrealtobits_0;

      // ix=695 => bank 14, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[43][31: 0] = _shortrealtobits_0;

      // ix=696 => bank 1, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[43][31: 0] = _shortrealtobits_0;

      // ix=697 => bank 0, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[43][31: 0] = _shortrealtobits_0;

      // ix=698 => bank 3, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[43][31: 0] = _shortrealtobits_0;

      // ix=699 => bank 2, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[43][31: 0] = _shortrealtobits_0;

      // ix=700 => bank 5, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[43][31: 0] = _shortrealtobits_0;

      // ix=701 => bank 4, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[43][31: 0] = _shortrealtobits_0;

      // ix=702 => bank 7, row 43 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[43][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[43][31: 0] = _shortrealtobits_0;

      // ix=703 => bank 6, row 43 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[43][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[43][31: 0] = _shortrealtobits_0;

      // ix=704 => bank 14, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[44][31: 0] = _shortrealtobits_0;

      // ix=705 => bank 15, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[44][31: 0] = _shortrealtobits_0;

      // ix=706 => bank 12, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[44][31: 0] = _shortrealtobits_0;

      // ix=707 => bank 13, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[44][31: 0] = _shortrealtobits_0;

      // ix=708 => bank 10, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[44][31: 0] = _shortrealtobits_0;

      // ix=709 => bank 11, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[44][31: 0] = _shortrealtobits_0;

      // ix=710 => bank 8, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[44][31: 0] = _shortrealtobits_0;

      // ix=711 => bank 9, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[44][31: 0] = _shortrealtobits_0;

      // ix=712 => bank 6, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[44][31: 0] = _shortrealtobits_0;

      // ix=713 => bank 7, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[44][31: 0] = _shortrealtobits_0;

      // ix=714 => bank 4, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[44][31: 0] = _shortrealtobits_0;

      // ix=715 => bank 5, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[44][31: 0] = _shortrealtobits_0;

      // ix=716 => bank 2, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[44][31: 0] = _shortrealtobits_0;

      // ix=717 => bank 3, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[44][31: 0] = _shortrealtobits_0;

      // ix=718 => bank 0, row 44 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[44][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[44][31: 0] = _shortrealtobits_0;

      // ix=719 => bank 1, row 44 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[44][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[44][31: 0] = _shortrealtobits_0;

      // ix=720 => bank 15, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[45][31: 0] = _shortrealtobits_0;

      // ix=721 => bank 14, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[45][31: 0] = _shortrealtobits_0;

      // ix=722 => bank 13, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[45][31: 0] = _shortrealtobits_0;

      // ix=723 => bank 12, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[45][31: 0] = _shortrealtobits_0;

      // ix=724 => bank 11, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[45][31: 0] = _shortrealtobits_0;

      // ix=725 => bank 10, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[45][31: 0] = _shortrealtobits_0;

      // ix=726 => bank 9, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[45][31: 0] = _shortrealtobits_0;

      // ix=727 => bank 8, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[45][31: 0] = _shortrealtobits_0;

      // ix=728 => bank 7, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[45][31: 0] = _shortrealtobits_0;

      // ix=729 => bank 6, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[45][31: 0] = _shortrealtobits_0;

      // ix=730 => bank 5, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[45][31: 0] = _shortrealtobits_0;

      // ix=731 => bank 4, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[45][31: 0] = _shortrealtobits_0;

      // ix=732 => bank 3, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[45][31: 0] = _shortrealtobits_0;

      // ix=733 => bank 2, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[45][31: 0] = _shortrealtobits_0;

      // ix=734 => bank 1, row 45 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[45][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[45][31: 0] = _shortrealtobits_0;

      // ix=735 => bank 0, row 45 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[45][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[45][31: 0] = _shortrealtobits_0;

      // ix=736 => bank 12, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[46][31: 0] = _shortrealtobits_0;

      // ix=737 => bank 13, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[46][31: 0] = _shortrealtobits_0;

      // ix=738 => bank 14, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[46][31: 0] = _shortrealtobits_0;

      // ix=739 => bank 15, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[46][31: 0] = _shortrealtobits_0;

      // ix=740 => bank 8, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[46][31: 0] = _shortrealtobits_0;

      // ix=741 => bank 9, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[46][31: 0] = _shortrealtobits_0;

      // ix=742 => bank 10, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[46][31: 0] = _shortrealtobits_0;

      // ix=743 => bank 11, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[46][31: 0] = _shortrealtobits_0;

      // ix=744 => bank 4, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[46][31: 0] = _shortrealtobits_0;

      // ix=745 => bank 5, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[46][31: 0] = _shortrealtobits_0;

      // ix=746 => bank 6, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[46][31: 0] = _shortrealtobits_0;

      // ix=747 => bank 7, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[46][31: 0] = _shortrealtobits_0;

      // ix=748 => bank 0, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[46][31: 0] = _shortrealtobits_0;

      // ix=749 => bank 1, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[46][31: 0] = _shortrealtobits_0;

      // ix=750 => bank 2, row 46 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[46][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[46][31: 0] = _shortrealtobits_0;

      // ix=751 => bank 3, row 46 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[46][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[46][31: 0] = _shortrealtobits_0;

      // ix=752 => bank 13, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[47][31: 0] = _shortrealtobits_0;

      // ix=753 => bank 12, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[47][31: 0] = _shortrealtobits_0;

      // ix=754 => bank 15, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[47][31: 0] = _shortrealtobits_0;

      // ix=755 => bank 14, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[47][31: 0] = _shortrealtobits_0;

      // ix=756 => bank 9, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[47][31: 0] = _shortrealtobits_0;

      // ix=757 => bank 8, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[47][31: 0] = _shortrealtobits_0;

      // ix=758 => bank 11, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[47][31: 0] = _shortrealtobits_0;

      // ix=759 => bank 10, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[47][31: 0] = _shortrealtobits_0;

      // ix=760 => bank 5, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[47][31: 0] = _shortrealtobits_0;

      // ix=761 => bank 4, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[47][31: 0] = _shortrealtobits_0;

      // ix=762 => bank 7, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[47][31: 0] = _shortrealtobits_0;

      // ix=763 => bank 6, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[47][31: 0] = _shortrealtobits_0;

      // ix=764 => bank 1, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[47][31: 0] = _shortrealtobits_0;

      // ix=765 => bank 0, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[47][31: 0] = _shortrealtobits_0;

      // ix=766 => bank 3, row 47 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[47][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[47][31: 0] = _shortrealtobits_0;

      // ix=767 => bank 2, row 47 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[47][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[47][31: 0] = _shortrealtobits_0;

      // ix=768 => bank 3, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[48][31: 0] = _shortrealtobits_0;

      // ix=769 => bank 2, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[48][31: 0] = _shortrealtobits_0;

      // ix=770 => bank 1, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[48][31: 0] = _shortrealtobits_0;

      // ix=771 => bank 0, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[48][31: 0] = _shortrealtobits_0;

      // ix=772 => bank 7, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[48][31: 0] = _shortrealtobits_0;

      // ix=773 => bank 6, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[48][31: 0] = _shortrealtobits_0;

      // ix=774 => bank 5, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[48][31: 0] = _shortrealtobits_0;

      // ix=775 => bank 4, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[48][31: 0] = _shortrealtobits_0;

      // ix=776 => bank 11, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[48][31: 0] = _shortrealtobits_0;

      // ix=777 => bank 10, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[48][31: 0] = _shortrealtobits_0;

      // ix=778 => bank 9, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[48][31: 0] = _shortrealtobits_0;

      // ix=779 => bank 8, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[48][31: 0] = _shortrealtobits_0;

      // ix=780 => bank 15, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[48][31: 0] = _shortrealtobits_0;

      // ix=781 => bank 14, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[48][31: 0] = _shortrealtobits_0;

      // ix=782 => bank 13, row 48 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[48][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[48][31: 0] = _shortrealtobits_0;

      // ix=783 => bank 12, row 48 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[48][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[48][31: 0] = _shortrealtobits_0;

      // ix=784 => bank 2, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[49][31: 0] = _shortrealtobits_0;

      // ix=785 => bank 3, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[49][31: 0] = _shortrealtobits_0;

      // ix=786 => bank 0, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[49][31: 0] = _shortrealtobits_0;

      // ix=787 => bank 1, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[49][31: 0] = _shortrealtobits_0;

      // ix=788 => bank 6, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[49][31: 0] = _shortrealtobits_0;

      // ix=789 => bank 7, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[49][31: 0] = _shortrealtobits_0;

      // ix=790 => bank 4, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[49][31: 0] = _shortrealtobits_0;

      // ix=791 => bank 5, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[49][31: 0] = _shortrealtobits_0;

      // ix=792 => bank 10, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[49][31: 0] = _shortrealtobits_0;

      // ix=793 => bank 11, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[49][31: 0] = _shortrealtobits_0;

      // ix=794 => bank 8, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[49][31: 0] = _shortrealtobits_0;

      // ix=795 => bank 9, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[49][31: 0] = _shortrealtobits_0;

      // ix=796 => bank 14, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[49][31: 0] = _shortrealtobits_0;

      // ix=797 => bank 15, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[49][31: 0] = _shortrealtobits_0;

      // ix=798 => bank 12, row 49 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[49][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[49][31: 0] = _shortrealtobits_0;

      // ix=799 => bank 13, row 49 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[49][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[49][31: 0] = _shortrealtobits_0;

      // ix=800 => bank 1, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[50][31: 0] = _shortrealtobits_0;

      // ix=801 => bank 0, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[50][31: 0] = _shortrealtobits_0;

      // ix=802 => bank 3, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[50][31: 0] = _shortrealtobits_0;

      // ix=803 => bank 2, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[50][31: 0] = _shortrealtobits_0;

      // ix=804 => bank 5, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[50][31: 0] = _shortrealtobits_0;

      // ix=805 => bank 4, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[50][31: 0] = _shortrealtobits_0;

      // ix=806 => bank 7, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[50][31: 0] = _shortrealtobits_0;

      // ix=807 => bank 6, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[50][31: 0] = _shortrealtobits_0;

      // ix=808 => bank 9, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[50][31: 0] = _shortrealtobits_0;

      // ix=809 => bank 8, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[50][31: 0] = _shortrealtobits_0;

      // ix=810 => bank 11, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[50][31: 0] = _shortrealtobits_0;

      // ix=811 => bank 10, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[50][31: 0] = _shortrealtobits_0;

      // ix=812 => bank 13, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[50][31: 0] = _shortrealtobits_0;

      // ix=813 => bank 12, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[50][31: 0] = _shortrealtobits_0;

      // ix=814 => bank 15, row 50 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[50][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[50][31: 0] = _shortrealtobits_0;

      // ix=815 => bank 14, row 50 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[50][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[50][31: 0] = _shortrealtobits_0;

      // ix=816 => bank 0, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[51][31: 0] = _shortrealtobits_0;

      // ix=817 => bank 1, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[51][31: 0] = _shortrealtobits_0;

      // ix=818 => bank 2, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[51][31: 0] = _shortrealtobits_0;

      // ix=819 => bank 3, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[51][31: 0] = _shortrealtobits_0;

      // ix=820 => bank 4, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[51][31: 0] = _shortrealtobits_0;

      // ix=821 => bank 5, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[51][31: 0] = _shortrealtobits_0;

      // ix=822 => bank 6, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[51][31: 0] = _shortrealtobits_0;

      // ix=823 => bank 7, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[51][31: 0] = _shortrealtobits_0;

      // ix=824 => bank 8, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[51][31: 0] = _shortrealtobits_0;

      // ix=825 => bank 9, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[51][31: 0] = _shortrealtobits_0;

      // ix=826 => bank 10, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[51][31: 0] = _shortrealtobits_0;

      // ix=827 => bank 11, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[51][31: 0] = _shortrealtobits_0;

      // ix=828 => bank 12, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[51][31: 0] = _shortrealtobits_0;

      // ix=829 => bank 13, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[51][31: 0] = _shortrealtobits_0;

      // ix=830 => bank 14, row 51 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[51][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[51][31: 0] = _shortrealtobits_0;

      // ix=831 => bank 15, row 51 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[51][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[51][31: 0] = _shortrealtobits_0;

      // ix=832 => bank 7, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[52][31: 0] = _shortrealtobits_0;

      // ix=833 => bank 6, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[52][31: 0] = _shortrealtobits_0;

      // ix=834 => bank 5, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[52][31: 0] = _shortrealtobits_0;

      // ix=835 => bank 4, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[52][31: 0] = _shortrealtobits_0;

      // ix=836 => bank 3, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[52][31: 0] = _shortrealtobits_0;

      // ix=837 => bank 2, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[52][31: 0] = _shortrealtobits_0;

      // ix=838 => bank 1, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[52][31: 0] = _shortrealtobits_0;

      // ix=839 => bank 0, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[52][31: 0] = _shortrealtobits_0;

      // ix=840 => bank 15, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[52][31: 0] = _shortrealtobits_0;

      // ix=841 => bank 14, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[52][31: 0] = _shortrealtobits_0;

      // ix=842 => bank 13, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[52][31: 0] = _shortrealtobits_0;

      // ix=843 => bank 12, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[52][31: 0] = _shortrealtobits_0;

      // ix=844 => bank 11, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[52][31: 0] = _shortrealtobits_0;

      // ix=845 => bank 10, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[52][31: 0] = _shortrealtobits_0;

      // ix=846 => bank 9, row 52 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[52][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[52][31: 0] = _shortrealtobits_0;

      // ix=847 => bank 8, row 52 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[52][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[52][31: 0] = _shortrealtobits_0;

      // ix=848 => bank 6, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[53][31: 0] = _shortrealtobits_0;

      // ix=849 => bank 7, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[53][31: 0] = _shortrealtobits_0;

      // ix=850 => bank 4, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[53][31: 0] = _shortrealtobits_0;

      // ix=851 => bank 5, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[53][31: 0] = _shortrealtobits_0;

      // ix=852 => bank 2, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[53][31: 0] = _shortrealtobits_0;

      // ix=853 => bank 3, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[53][31: 0] = _shortrealtobits_0;

      // ix=854 => bank 0, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[53][31: 0] = _shortrealtobits_0;

      // ix=855 => bank 1, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[53][31: 0] = _shortrealtobits_0;

      // ix=856 => bank 14, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[53][31: 0] = _shortrealtobits_0;

      // ix=857 => bank 15, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[53][31: 0] = _shortrealtobits_0;

      // ix=858 => bank 12, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[53][31: 0] = _shortrealtobits_0;

      // ix=859 => bank 13, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[53][31: 0] = _shortrealtobits_0;

      // ix=860 => bank 10, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[53][31: 0] = _shortrealtobits_0;

      // ix=861 => bank 11, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[53][31: 0] = _shortrealtobits_0;

      // ix=862 => bank 8, row 53 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[53][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[53][31: 0] = _shortrealtobits_0;

      // ix=863 => bank 9, row 53 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[53][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[53][31: 0] = _shortrealtobits_0;

      // ix=864 => bank 5, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[54][31: 0] = _shortrealtobits_0;

      // ix=865 => bank 4, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[54][31: 0] = _shortrealtobits_0;

      // ix=866 => bank 7, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[54][31: 0] = _shortrealtobits_0;

      // ix=867 => bank 6, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[54][31: 0] = _shortrealtobits_0;

      // ix=868 => bank 1, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[54][31: 0] = _shortrealtobits_0;

      // ix=869 => bank 0, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[54][31: 0] = _shortrealtobits_0;

      // ix=870 => bank 3, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[54][31: 0] = _shortrealtobits_0;

      // ix=871 => bank 2, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[54][31: 0] = _shortrealtobits_0;

      // ix=872 => bank 13, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[54][31: 0] = _shortrealtobits_0;

      // ix=873 => bank 12, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[54][31: 0] = _shortrealtobits_0;

      // ix=874 => bank 15, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[54][31: 0] = _shortrealtobits_0;

      // ix=875 => bank 14, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[54][31: 0] = _shortrealtobits_0;

      // ix=876 => bank 9, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[54][31: 0] = _shortrealtobits_0;

      // ix=877 => bank 8, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[54][31: 0] = _shortrealtobits_0;

      // ix=878 => bank 11, row 54 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[54][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[54][31: 0] = _shortrealtobits_0;

      // ix=879 => bank 10, row 54 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[54][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[54][31: 0] = _shortrealtobits_0;

      // ix=880 => bank 4, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[55][31: 0] = _shortrealtobits_0;

      // ix=881 => bank 5, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[55][31: 0] = _shortrealtobits_0;

      // ix=882 => bank 6, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[55][31: 0] = _shortrealtobits_0;

      // ix=883 => bank 7, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[55][31: 0] = _shortrealtobits_0;

      // ix=884 => bank 0, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[55][31: 0] = _shortrealtobits_0;

      // ix=885 => bank 1, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[55][31: 0] = _shortrealtobits_0;

      // ix=886 => bank 2, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[55][31: 0] = _shortrealtobits_0;

      // ix=887 => bank 3, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[55][31: 0] = _shortrealtobits_0;

      // ix=888 => bank 12, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[55][31: 0] = _shortrealtobits_0;

      // ix=889 => bank 13, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[55][31: 0] = _shortrealtobits_0;

      // ix=890 => bank 14, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[55][31: 0] = _shortrealtobits_0;

      // ix=891 => bank 15, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[55][31: 0] = _shortrealtobits_0;

      // ix=892 => bank 8, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[55][31: 0] = _shortrealtobits_0;

      // ix=893 => bank 9, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[55][31: 0] = _shortrealtobits_0;

      // ix=894 => bank 10, row 55 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[55][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[55][31: 0] = _shortrealtobits_0;

      // ix=895 => bank 11, row 55 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[55][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[55][31: 0] = _shortrealtobits_0;

      // ix=896 => bank 11, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[56][31: 0] = _shortrealtobits_0;

      // ix=897 => bank 10, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[56][31: 0] = _shortrealtobits_0;

      // ix=898 => bank 9, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[56][31: 0] = _shortrealtobits_0;

      // ix=899 => bank 8, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[56][31: 0] = _shortrealtobits_0;

      // ix=900 => bank 15, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[56][31: 0] = _shortrealtobits_0;

      // ix=901 => bank 14, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[56][31: 0] = _shortrealtobits_0;

      // ix=902 => bank 13, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[56][31: 0] = _shortrealtobits_0;

      // ix=903 => bank 12, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[56][31: 0] = _shortrealtobits_0;

      // ix=904 => bank 3, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[56][31: 0] = _shortrealtobits_0;

      // ix=905 => bank 2, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[56][31: 0] = _shortrealtobits_0;

      // ix=906 => bank 1, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[56][31: 0] = _shortrealtobits_0;

      // ix=907 => bank 0, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[56][31: 0] = _shortrealtobits_0;

      // ix=908 => bank 7, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[56][31: 0] = _shortrealtobits_0;

      // ix=909 => bank 6, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[56][31: 0] = _shortrealtobits_0;

      // ix=910 => bank 5, row 56 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[56][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[56][31: 0] = _shortrealtobits_0;

      // ix=911 => bank 4, row 56 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[56][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[56][31: 0] = _shortrealtobits_0;

      // ix=912 => bank 10, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[57][31: 0] = _shortrealtobits_0;

      // ix=913 => bank 11, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[57][31: 0] = _shortrealtobits_0;

      // ix=914 => bank 8, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[57][31: 0] = _shortrealtobits_0;

      // ix=915 => bank 9, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[57][31: 0] = _shortrealtobits_0;

      // ix=916 => bank 14, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[57][31: 0] = _shortrealtobits_0;

      // ix=917 => bank 15, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[57][31: 0] = _shortrealtobits_0;

      // ix=918 => bank 12, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[57][31: 0] = _shortrealtobits_0;

      // ix=919 => bank 13, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[57][31: 0] = _shortrealtobits_0;

      // ix=920 => bank 2, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[57][31: 0] = _shortrealtobits_0;

      // ix=921 => bank 3, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[57][31: 0] = _shortrealtobits_0;

      // ix=922 => bank 0, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[57][31: 0] = _shortrealtobits_0;

      // ix=923 => bank 1, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[57][31: 0] = _shortrealtobits_0;

      // ix=924 => bank 6, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[57][31: 0] = _shortrealtobits_0;

      // ix=925 => bank 7, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[57][31: 0] = _shortrealtobits_0;

      // ix=926 => bank 4, row 57 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[57][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[57][31: 0] = _shortrealtobits_0;

      // ix=927 => bank 5, row 57 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[57][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[57][31: 0] = _shortrealtobits_0;

      // ix=928 => bank 9, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[58][31: 0] = _shortrealtobits_0;

      // ix=929 => bank 8, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[58][31: 0] = _shortrealtobits_0;

      // ix=930 => bank 11, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[58][31: 0] = _shortrealtobits_0;

      // ix=931 => bank 10, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[58][31: 0] = _shortrealtobits_0;

      // ix=932 => bank 13, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[58][31: 0] = _shortrealtobits_0;

      // ix=933 => bank 12, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[58][31: 0] = _shortrealtobits_0;

      // ix=934 => bank 15, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[58][31: 0] = _shortrealtobits_0;

      // ix=935 => bank 14, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[58][31: 0] = _shortrealtobits_0;

      // ix=936 => bank 1, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[58][31: 0] = _shortrealtobits_0;

      // ix=937 => bank 0, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[58][31: 0] = _shortrealtobits_0;

      // ix=938 => bank 3, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[58][31: 0] = _shortrealtobits_0;

      // ix=939 => bank 2, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[58][31: 0] = _shortrealtobits_0;

      // ix=940 => bank 5, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[58][31: 0] = _shortrealtobits_0;

      // ix=941 => bank 4, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[58][31: 0] = _shortrealtobits_0;

      // ix=942 => bank 7, row 58 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[58][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[58][31: 0] = _shortrealtobits_0;

      // ix=943 => bank 6, row 58 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[58][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[58][31: 0] = _shortrealtobits_0;

      // ix=944 => bank 8, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[59][31: 0] = _shortrealtobits_0;

      // ix=945 => bank 9, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[59][31: 0] = _shortrealtobits_0;

      // ix=946 => bank 10, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[59][31: 0] = _shortrealtobits_0;

      // ix=947 => bank 11, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[59][31: 0] = _shortrealtobits_0;

      // ix=948 => bank 12, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[59][31: 0] = _shortrealtobits_0;

      // ix=949 => bank 13, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[59][31: 0] = _shortrealtobits_0;

      // ix=950 => bank 14, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[59][31: 0] = _shortrealtobits_0;

      // ix=951 => bank 15, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[59][31: 0] = _shortrealtobits_0;

      // ix=952 => bank 0, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[59][31: 0] = _shortrealtobits_0;

      // ix=953 => bank 1, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[59][31: 0] = _shortrealtobits_0;

      // ix=954 => bank 2, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[59][31: 0] = _shortrealtobits_0;

      // ix=955 => bank 3, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[59][31: 0] = _shortrealtobits_0;

      // ix=956 => bank 4, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[59][31: 0] = _shortrealtobits_0;

      // ix=957 => bank 5, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[59][31: 0] = _shortrealtobits_0;

      // ix=958 => bank 6, row 59 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[59][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[59][31: 0] = _shortrealtobits_0;

      // ix=959 => bank 7, row 59 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[59][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[59][31: 0] = _shortrealtobits_0;

      // ix=960 => bank 15, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[60][31: 0] = _shortrealtobits_0;

      // ix=961 => bank 14, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[60][31: 0] = _shortrealtobits_0;

      // ix=962 => bank 13, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[60][31: 0] = _shortrealtobits_0;

      // ix=963 => bank 12, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[60][31: 0] = _shortrealtobits_0;

      // ix=964 => bank 11, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[60][31: 0] = _shortrealtobits_0;

      // ix=965 => bank 10, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[60][31: 0] = _shortrealtobits_0;

      // ix=966 => bank 9, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[60][31: 0] = _shortrealtobits_0;

      // ix=967 => bank 8, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[60][31: 0] = _shortrealtobits_0;

      // ix=968 => bank 7, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[60][31: 0] = _shortrealtobits_0;

      // ix=969 => bank 6, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[60][31: 0] = _shortrealtobits_0;

      // ix=970 => bank 5, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[60][31: 0] = _shortrealtobits_0;

      // ix=971 => bank 4, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[60][31: 0] = _shortrealtobits_0;

      // ix=972 => bank 3, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[60][31: 0] = _shortrealtobits_0;

      // ix=973 => bank 2, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[60][31: 0] = _shortrealtobits_0;

      // ix=974 => bank 1, row 60 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[60][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[60][31: 0] = _shortrealtobits_0;

      // ix=975 => bank 0, row 60 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[60][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[60][31: 0] = _shortrealtobits_0;

      // ix=976 => bank 14, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[61][31: 0] = _shortrealtobits_0;

      // ix=977 => bank 15, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[61][31: 0] = _shortrealtobits_0;

      // ix=978 => bank 12, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[61][31: 0] = _shortrealtobits_0;

      // ix=979 => bank 13, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[61][31: 0] = _shortrealtobits_0;

      // ix=980 => bank 10, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[61][31: 0] = _shortrealtobits_0;

      // ix=981 => bank 11, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[61][31: 0] = _shortrealtobits_0;

      // ix=982 => bank 8, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[61][31: 0] = _shortrealtobits_0;

      // ix=983 => bank 9, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[61][31: 0] = _shortrealtobits_0;

      // ix=984 => bank 6, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[61][31: 0] = _shortrealtobits_0;

      // ix=985 => bank 7, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[61][31: 0] = _shortrealtobits_0;

      // ix=986 => bank 4, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[61][31: 0] = _shortrealtobits_0;

      // ix=987 => bank 5, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[61][31: 0] = _shortrealtobits_0;

      // ix=988 => bank 2, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[61][31: 0] = _shortrealtobits_0;

      // ix=989 => bank 3, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[61][31: 0] = _shortrealtobits_0;

      // ix=990 => bank 0, row 61 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[61][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[61][31: 0] = _shortrealtobits_0;

      // ix=991 => bank 1, row 61 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[61][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[61][31: 0] = _shortrealtobits_0;

      // ix=992 => bank 13, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM013.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM013.mem[62][31: 0] = _shortrealtobits_0;

      // ix=993 => bank 12, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM012.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM012.mem[62][31: 0] = _shortrealtobits_0;

      // ix=994 => bank 15, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM015.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM015.mem[62][31: 0] = _shortrealtobits_0;

      // ix=995 => bank 14, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM014.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM014.mem[62][31: 0] = _shortrealtobits_0;

      // ix=996 => bank 9, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM009.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM009.mem[62][31: 0] = _shortrealtobits_0;

      // ix=997 => bank 8, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM008.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM008.mem[62][31: 0] = _shortrealtobits_0;

      // ix=998 => bank 11, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM011.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM011.mem[62][31: 0] = _shortrealtobits_0;

      // ix=999 => bank 10, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM010.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM010.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1000 => bank 5, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM005.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM005.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1001 => bank 4, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM004.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM004.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1002 => bank 7, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM007.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM007.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1003 => bank 6, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM006.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM006.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1004 => bank 1, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM001.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM001.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1005 => bank 0, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM000.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM000.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1006 => bank 3, row 62 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM003.mem[62][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM003.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1007 => bank 2, row 62 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM002.mem[62][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM002.mem[62][31: 0] = _shortrealtobits_0;

      // ix=1008 => bank 12, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM012.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM012.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1009 => bank 13, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM013.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM013.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1010 => bank 14, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM014.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM014.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1011 => bank 15, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM015.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM015.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1012 => bank 8, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM008.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM008.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1013 => bank 9, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM009.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM009.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1014 => bank 10, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM010.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM010.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1015 => bank 11, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM011.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM011.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1016 => bank 4, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM004.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM004.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1017 => bank 5, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM005.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM005.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1018 => bank 6, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM006.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM006.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1019 => bank 7, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM007.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM007.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1020 => bank 0, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM000.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM000.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1021 => bank 1, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM001.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM001.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1022 => bank 2, row 63 <= ( 1.000,  0.000)
      top_fft.fftram.SRAM002.mem[63][63:32] = _shortrealtobits_1;
      top_fft.fftram.SRAM002.mem[63][31: 0] = _shortrealtobits_0;

      // ix=1023 => bank 3, row 63 <= ( 0.000,  0.000)
      top_fft.fftram.SRAM003.mem[63][63:32] = _shortrealtobits_0;
      top_fft.fftram.SRAM003.mem[63][31: 0] = _shortrealtobits_0;

   end

   initial begin
      $display("\nfftmem.vp: n_butterfly_units=4 and n_fft_points=1024\n");
   end

   // Clock will be supplied by verilator; "clock_unq1" is for vcs only.
   // clock_unq1  GCLK(.clk(clk), .reset(rst_n));       // .remote(local)

   // Instantiate swizzle units BFLY0_op1_swizzle, BFLY0_op2_swizzle etc.
   swizzle_unq1  BFLY0_op1_swizzle(.addr_i(BFLY0_op1_ix), .rnum_o(BFLY0_op1_rnum), .bnum_o(BFLY0_op1_bnum));
   swizzle_unq1  BFLY1_op1_swizzle(.addr_i(BFLY1_op1_ix), .rnum_o(BFLY1_op1_rnum), .bnum_o(BFLY1_op1_bnum));
   swizzle_unq1  BFLY2_op1_swizzle(.addr_i(BFLY2_op1_ix), .rnum_o(BFLY2_op1_rnum), .bnum_o(BFLY2_op1_bnum));
   swizzle_unq1  BFLY3_op1_swizzle(.addr_i(BFLY3_op1_ix), .rnum_o(BFLY3_op1_rnum), .bnum_o(BFLY3_op1_bnum));
   swizzle_unq1  BFLY0_op2_swizzle(.addr_i(BFLY0_op2_ix), .rnum_o(BFLY0_op2_rnum), .bnum_o(BFLY0_op2_bnum));
   swizzle_unq1  BFLY1_op2_swizzle(.addr_i(BFLY1_op2_ix), .rnum_o(BFLY1_op2_rnum), .bnum_o(BFLY1_op2_bnum));
   swizzle_unq1  BFLY2_op2_swizzle(.addr_i(BFLY2_op2_ix), .rnum_o(BFLY2_op2_rnum), .bnum_o(BFLY2_op2_bnum));
   swizzle_unq1  BFLY3_op2_swizzle(.addr_i(BFLY3_op2_ix), .rnum_o(BFLY3_op2_rnum), .bnum_o(BFLY3_op2_bnum));

   // Swizzler translation guide.
   always @(posedge fftclk) if (cycle_num > 0) begin
      $display("");
      $display("top_fft swizzle %5d: BFLY0_op1 ix%02d => SRAM%03d mem[%02d]", $time, BFLY0_op1_ix, BFLY0_op1_bnum, BFLY0_op1_rnum);
      $display("top_fft swizzle %5d: BFLY0_op2 ix%02d => SRAM%03d mem[%02d]", $time, BFLY0_op2_ix, BFLY0_op2_bnum, BFLY0_op2_rnum);
      $display("top_fft swizzle %5d: BFLY1_op1 ix%02d => SRAM%03d mem[%02d]", $time, BFLY1_op1_ix, BFLY1_op1_bnum, BFLY1_op1_rnum);
      $display("top_fft swizzle %5d: BFLY1_op2 ix%02d => SRAM%03d mem[%02d]", $time, BFLY1_op2_ix, BFLY1_op2_bnum, BFLY1_op2_rnum);
      $display("top_fft swizzle %5d: BFLY2_op1 ix%02d => SRAM%03d mem[%02d]", $time, BFLY2_op1_ix, BFLY2_op1_bnum, BFLY2_op1_rnum);
      $display("top_fft swizzle %5d: BFLY2_op2 ix%02d => SRAM%03d mem[%02d]", $time, BFLY2_op2_ix, BFLY2_op2_bnum, BFLY2_op2_rnum);
      $display("top_fft swizzle %5d: BFLY3_op1 ix%02d => SRAM%03d mem[%02d]", $time, BFLY3_op1_ix, BFLY3_op1_bnum, BFLY3_op1_rnum);
      $display("top_fft swizzle %5d: BFLY3_op2 ix%02d => SRAM%03d mem[%02d]", $time, BFLY3_op2_ix, BFLY3_op2_bnum, BFLY3_op2_rnum);
      $display("");
   end
               
    // In TEST0 mode, all operands == 1 to start, bfly unit adds out = in1 + in2,
    // so that, at end, all locations should equal (npoints/2).  Magic!
    butterfly_unq1  BFLY0(.fftclk(fftclk),
                               .ready(~rst_n & (busy|start)), // .remote(local)
                               .in1(BFLY0_in1_data),
                               .in2(BFLY0_in2_data),
                               .twc(BFLY0_twiddle_cos),
                               .tws(BFLY0_twiddle_sin),
                               .out1(BFLY0_out1_data),
                               .out2(BFLY0_out2_data)
                               );
    butterfly_unq1  BFLY1(.fftclk(fftclk),
                               .ready(~rst_n & (busy|start)), // .remote(local)
                               .in1(BFLY1_in1_data),
                               .in2(BFLY1_in2_data),
                               .twc(BFLY1_twiddle_cos),
                               .tws(BFLY1_twiddle_sin),
                               .out1(BFLY1_out1_data),
                               .out2(BFLY1_out2_data)
                               );
    butterfly_unq1  BFLY2(.fftclk(fftclk),
                               .ready(~rst_n & (busy|start)), // .remote(local)
                               .in1(BFLY2_in1_data),
                               .in2(BFLY2_in2_data),
                               .twc(BFLY2_twiddle_cos),
                               .tws(BFLY2_twiddle_sin),
                               .out1(BFLY2_out1_data),
                               .out2(BFLY2_out2_data)
                               );
    butterfly_unq1  BFLY3(.fftclk(fftclk),
                               .ready(~rst_n & (busy|start)), // .remote(local)
                               .in1(BFLY3_in1_data),
                               .in2(BFLY3_in2_data),
                               .twc(BFLY3_twiddle_cos),
                               .tws(BFLY3_twiddle_sin),
                               .out1(BFLY3_out1_data),
                               .out2(BFLY3_out2_data)
                               );

   // DEBUG/TEST info: twiddle_cos, apparently.
   always @(posedge fftclk) if (~rst_n) begin
      $display("");
      $display("top_fft %5d: BFLY0_twiddle_cos = %x (bsr'%08X)",
               $time, BFLY0_twiddle_cos, BFLY0_twiddle_cos);
      $display("");
   end

   // DEBUG/TEST info: show swizzle translations.
   // FIXME I think this is supposed to be "negedge fftclk..?"
   // FIXME originally displayed at 602, 1602, 2602,...right???
   always @ (fftclk) if (fftclk==1) begin   // 602,1602,2602...(?)
      $display("top_fft %1d: BFLY0_op1 ix %02d comes from bank %2d row %3d", $time,
               BFLY0_op1_ix, BFLY0_op1_bnum, BFLY0_op1_rnum);
      $display("top_fft %1d: BFLY1_op1 ix %02d comes from bank %2d row %3d", $time,
               BFLY1_op1_ix, BFLY1_op1_bnum, BFLY1_op1_rnum);
      $display("top_fft %1d: BFLY2_op1 ix %02d comes from bank %2d row %3d", $time,
               BFLY2_op1_ix, BFLY2_op1_bnum, BFLY2_op1_rnum);
      $display("top_fft %1d: BFLY3_op1 ix %02d comes from bank %2d row %3d", $time,
               BFLY3_op1_ix, BFLY3_op1_bnum, BFLY3_op1_rnum);
      $display("top_fft %1d: BFLY0_op2 ix %02d comes from bank %2d row %3d", $time,
               BFLY0_op2_ix, BFLY0_op2_bnum, BFLY0_op2_rnum);
      $display("top_fft %1d: BFLY1_op2 ix %02d comes from bank %2d row %3d", $time,
               BFLY1_op2_ix, BFLY1_op2_bnum, BFLY1_op2_rnum);
      $display("top_fft %1d: BFLY2_op2 ix %02d comes from bank %2d row %3d", $time,
               BFLY2_op2_ix, BFLY2_op2_bnum, BFLY2_op2_rnum);
      $display("top_fft %1d: BFLY3_op2 ix %02d comes from bank %2d row %3d", $time,
               BFLY3_op2_ix, BFLY3_op2_bnum, BFLY3_op2_rnum);
      $display("top_fft");
   end // always @ (posedge fftclk)



   // Instantiate the fft memory and connect to it..
   fftram_unq1  fftram  // .remote(local)
      (
       .clk_i(fftclk)

     // op1, op2 addresses from fftram (bnum)
     ,.BFLY0_op1_bnum_i(BFLY0_op1_bnum)        ,.BFLY0_op2_bnum_i(BFLY0_op2_bnum)
     ,.BFLY1_op1_bnum_i(BFLY1_op1_bnum)        ,.BFLY1_op2_bnum_i(BFLY1_op2_bnum)
     ,.BFLY2_op1_bnum_i(BFLY2_op1_bnum)        ,.BFLY2_op2_bnum_i(BFLY2_op2_bnum)
     ,.BFLY3_op1_bnum_i(BFLY3_op1_bnum)        ,.BFLY3_op2_bnum_i(BFLY3_op2_bnum)

     // op1, op2 addresses from fftram (rnum)
     ,.BFLY0_op1_rnum_i(BFLY0_op1_rnum)        ,.BFLY0_op2_rnum_i(BFLY0_op2_rnum)
     ,.BFLY1_op1_rnum_i(BFLY1_op1_rnum)        ,.BFLY1_op2_rnum_i(BFLY1_op2_rnum)
     ,.BFLY2_op1_rnum_i(BFLY2_op1_rnum)        ,.BFLY2_op2_rnum_i(BFLY2_op2_rnum)
     ,.BFLY3_op1_rnum_i(BFLY3_op1_rnum)        ,.BFLY3_op2_rnum_i(BFLY3_op2_rnum)

     // Data OUT from fftram (and in) to butterfly units: in1, in2
     ,.BFLY0_in1_data_o(BFLY0_in1_data)         ,.BFLY0_in2_data_o(BFLY0_in2_data)
     ,.BFLY1_in1_data_o(BFLY1_in1_data)         ,.BFLY1_in2_data_o(BFLY1_in2_data)
     ,.BFLY2_in1_data_o(BFLY2_in1_data)         ,.BFLY2_in2_data_o(BFLY2_in2_data)
     ,.BFLY3_in1_data_o(BFLY3_in1_data)         ,.BFLY3_in2_data_o(BFLY3_in2_data)

     // Data IN from butterfly units (and out) to fftram: out1, out2
     ,.BFLY0_out1_data_i(BFLY0_out1_data)      ,.BFLY0_out2_data_i(BFLY0_out2_data)
     ,.BFLY1_out1_data_i(BFLY1_out1_data)      ,.BFLY1_out2_data_i(BFLY1_out2_data)
     ,.BFLY2_out1_data_i(BFLY2_out1_data)      ,.BFLY2_out2_data_i(BFLY2_out2_data)
     ,.BFLY3_out1_data_i(BFLY3_out1_data)      ,.BFLY3_out2_data_i(BFLY3_out2_data)




     ,.fft_started(busy | start)
     );


   // Per-test display info for debugging.
   always @(posedge fftclk) if (busy | start) begin
         $display("top_fft t5");
         $display("top_fft t5 %5d: in1(r,i)= (bsr'%08X,bsr'%08X)", $time, BFLY0_in1_data[63:32], BFLY0_in1_data[31: 0]);
         $display("top_fft t5 %5d: in2(r,i)= (bsr'%08X,bsr'%08X)", $time, BFLY0_in2_data[63:32], BFLY0_in2_data[31: 0]);
         $display("top_fft t5");
         $display("top_fft t5 %5d: tw_cos  =     bsr'%08X", $time, BFLY0_twiddle_cos);
         $display("top_fft t5 %5d: tw_sin  =     bsr'%08X", $time, BFLY0_twiddle_sin);
         $display("top_fft t5");
         $display("top_fft t5 %5d: out1(r,i)= (bsr'%08X,bsr'%08X)", $time, BFLY0_out1_data[63:32], BFLY0_out1_data[31: 0]);
         $display("top_fft t5 %5d: out2(r,i)= (bsr'%08X,bsr'%08X)", $time, BFLY0_out2_data[63:32], BFLY0_out2_data[31: 0]);
         $display("top_fft t5");
   end

   // FFT control signals and clock.
   fftctl_unq1  fftctl
     (                                                       // .remote(local)
      // begin fftctl->printconnections()
      .clk_i(clk),           // Clock
      .rst_n_i(rst_n),     // Reset signal per power-up

      // Indices for where bfly should fetch from array of data point
      .BFLY0_op1_ix_o(BFLY0_op1_ix),
      .BFLY0_op2_ix_o(BFLY0_op2_ix),

      .BFLY1_op1_ix_o(BFLY1_op1_ix),
      .BFLY1_op2_ix_o(BFLY1_op2_ix),

      .BFLY2_op1_ix_o(BFLY2_op1_ix),
      .BFLY2_op2_ix_o(BFLY2_op2_ix),

      .BFLY3_op1_ix_o(BFLY3_op1_ix),
      .BFLY3_op2_ix_o(BFLY3_op2_ix),



      // Other output signals

      .fftctl_cycle_num_o(fftctl_cycle_num), // 0, 1, 2, ...
      .busy_o(busy),                // hi while busy computing fft
      .fftclk_o(fftclk)             // local_clk = global_clk/1

      // end fftctl->printconnections()
    );

   twiddle_unq1  twiddle
     (                                                       // .remote(local)
      // begin twiddle->printconnections()
      .cycle_num_i(cycle_num), // Counts from 0 to ncalcs/nunits(?) maybe

      .BFLY0_twiddle_cos_o(BFLY0_twiddle_cos),
      .BFLY0_twiddle_sin_o(BFLY0_twiddle_sin),
      .BFLY1_twiddle_cos_o(BFLY1_twiddle_cos),
      .BFLY1_twiddle_sin_o(BFLY1_twiddle_sin),
      .BFLY2_twiddle_cos_o(BFLY2_twiddle_cos),
      .BFLY2_twiddle_sin_o(BFLY2_twiddle_sin),
      .BFLY3_twiddle_cos_o(BFLY3_twiddle_cos),
      .BFLY3_twiddle_sin_o(BFLY3_twiddle_sin)

      // end twiddle->printconnections()
    );

   ////////////////////////////////////////////////////////////////////////
   // BEGIN CLOCK AND RESET

   ////////////////////////////////////
   // Generate a reset and start
   // clk   ___.---.___.---.___.---.___
   //
   // rstn  ---._______________________
   // 
   // start ___.---.___________________
   //
   ////////////////////////////////////

   initial begin
      start = 1'b0; // Should be comb logic based on rst_n etc? leave it for now
      rst_n = 1'b1;
   end

   // note cgra does this:
   //  always @(posedge clk or posedge reset) begin
   //    if (reset==1'b1) begin ...
   //    end else begin  ...

   // Reset on very first posedge
   // FIXME this is terrible; for now we do it b/c matches vcs test rig :(
   // Eventually will need like a ncy signal or something
   always @ (posedge clk) begin
     if (rst_n) begin
        $display("\nRESET!!!");
        rst_n <= 1'b0;
        start <= 1'b1;
     end
     else begin // start is a one-shot, yes?
        start <= 1'b0;
     end
   end

   ////////////////////////////////////////////////////////////////////////
   // cycle counter I guess
   //
   logic [31:0] cycle_counter;

   always @ (posedge clk) begin
     if (rst_n) cycle_counter <= 32'b0;
     else       cycle_counter <= cycle_counter + 32'b1;
   end


   always @ (posedge clk) begin
      $display("------------------------------------------------------------------------------");
      $display("clock.vp: reset=%d, ncy=%4d, time=%6d ns", rst_n, cycle_counter, $time/1);
      $display("------------------------------------------------------------------------------");
   end

   assign done = (cycle_counter == 32'd1286);

   // END CLOCK AND RESET

endmodule

//////////////////////////////////////////////////////////////////////////////
// Copyright Stephen Richardson and Stanford University.  All rights reserved.
//              Exclusively Licensed by Chip Genesis Inc.
//
// The code, the algorithm, or any part of it is not to be copied/reproduced.
// The code, the algorithm, or results from running this code may not be used
// for any commercial use unless legally licensed.
//
// For more information please contact
//   Ofer Shacham (Stanford Univ./Chip Genesis)   shacham@alumni.stanford.edu
//   Professor Mark Horowitz (Stanford Univ.)     horowitz@stanford.edu
//
// Genesis2 is patent pending. For information regarding the patent please
// contact the Stanford Technology Licensing Office.
///////////////////////////////////////////////////////////////////////////////
