Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Dec 19 14:54:10 2023
| Host         : DESKTOP-2QICLVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab_final_bd_wrapper_timing_summary_routed.rpt -pb Lab_final_bd_wrapper_timing_summary_routed.pb -rpx Lab_final_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_final_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                 3           
TIMING-20  Warning   Non-clocked latch                            81          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[5]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.294        0.000                      0                24826        0.016        0.000                      0                24826       10.744        0.000                       0                 11213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 11.995}     23.989          41.686          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.294        0.000                      0                24730        0.016        0.000                      0                24730       10.744        0.000                       0                 11213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              20.597        0.000                      0                   96        0.539        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/FC_0/inst/q30__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q3_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 8.985ns (79.728%)  route 2.285ns (20.272%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 14.669 - 11.995 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.748     3.042    Lab_final_bd_i/NN/FC_0/inst/clk
    DSP48_X2Y12          DSP48E1                                      r  Lab_final_bd_i/NN/FC_0/inst/q30__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.248 r  Lab_final_bd_i/NN/FC_0/inst/q30__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.250    Lab_final_bd_i/NN/FC_0/inst/q30__3_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.963 r  Lab_final_bd_i/NN/FC_0/inst/q30__4/PCOUT[47]
                         net (fo=1, routed)           0.002     8.965    Lab_final_bd_i/NN/FC_0/inst/q30__4_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    10.483 r  Lab_final_bd_i/NN/FC_0/inst/q30__5/P[40]
                         net (fo=2, routed)           0.977    11.460    Lab_final_bd_i/NN/FC_0/inst/q30__5_n_65
    SLICE_X35Y40         LUT3 (Prop_lut3_I0_O)        0.150    11.610 r  Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_3/O
                         net (fo=2, routed)           0.666    12.276    Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.326    12.602 r  Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.602    Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_7_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.152 r  Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.152    Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.375 r  Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__6/O[0]
                         net (fo=1, routed)           0.637    14.012    Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__6_n_7
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.299    14.311 r  Lab_final_bd_i/NN/FC_0/inst/q3[61]_i_1/O
                         net (fo=1, routed)           0.000    14.311    Lab_final_bd_i/NN/FC_0/inst/q3[61]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q3_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.495    14.669    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X35Y42         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q3_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.262    14.931    
                         clock uncertainty           -0.362    14.570    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.035    14.605    Lab_final_bd_i/NN/FC_0/inst/q3_reg[61]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[61]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.380ns  (logic 6.153ns (54.067%)  route 5.227ns (45.933%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 14.744 - 11.995 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.987    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.869 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.505     5.374    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.498 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.498    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.745    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     5.843 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=645, routed)         0.813     6.657    Lab_final_bd_i/NN/FC_0/inst/ram_data_r[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.319     6.976 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry_i_9/O
                         net (fo=19, routed)          0.688     7.663    Lab_final_bd_i/NN/FC_0/inst/A[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.463     8.250    Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.776 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.998 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.597     9.595    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.512    10.405    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.529 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.529    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.062 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.179 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.179    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.398 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.650    12.049    Lab_final_bd_i/NN/FC_0/inst/p_0_out[16]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.295    12.344 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    12.344    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.894 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.894    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.008    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.692 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.692    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.806 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.806    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.920    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.034    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.368 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14/O[1]
                         net (fo=1, routed)           0.000    14.368    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14_n_6
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.570    14.744    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[61]/C  (IS_INVERTED)
                         clock pessimism              0.229    14.973    
                         clock uncertainty           -0.362    14.612    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)        0.065    14.677    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[61]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 6.132ns (53.982%)  route 5.227ns (46.018%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 14.744 - 11.995 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.987    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.869 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.505     5.374    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.498 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.498    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.745    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     5.843 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=645, routed)         0.813     6.657    Lab_final_bd_i/NN/FC_0/inst/ram_data_r[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.319     6.976 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry_i_9/O
                         net (fo=19, routed)          0.688     7.663    Lab_final_bd_i/NN/FC_0/inst/A[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.463     8.250    Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.776 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.998 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.597     9.595    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.512    10.405    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.529 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.529    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.062 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.179 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.179    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.398 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.650    12.049    Lab_final_bd_i/NN/FC_0/inst/p_0_out[16]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.295    12.344 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    12.344    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.894 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.894    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.008    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.692 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.692    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.806 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.806    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.920    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.034    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.347 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14/O[3]
                         net (fo=1, routed)           0.000    14.347    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14_n_4
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.570    14.744    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.229    14.973    
                         clock uncertainty           -0.362    14.612    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)        0.065    14.677    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[63]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.285ns  (logic 6.058ns (53.681%)  route 5.227ns (46.319%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 14.744 - 11.995 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.987    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.869 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.505     5.374    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.498 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.498    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.745    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     5.843 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=645, routed)         0.813     6.657    Lab_final_bd_i/NN/FC_0/inst/ram_data_r[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.319     6.976 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry_i_9/O
                         net (fo=19, routed)          0.688     7.663    Lab_final_bd_i/NN/FC_0/inst/A[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.463     8.250    Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.776 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.998 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.597     9.595    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.512    10.405    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.529 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.529    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.062 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.179 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.179    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.398 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.650    12.049    Lab_final_bd_i/NN/FC_0/inst/p_0_out[16]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.295    12.344 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    12.344    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.894 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.894    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.008    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.692 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.692    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.806 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.806    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.920    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.034    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.273 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14/O[2]
                         net (fo=1, routed)           0.000    14.273    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14_n_5
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.570    14.744    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[62]/C  (IS_INVERTED)
                         clock pessimism              0.229    14.973    
                         clock uncertainty           -0.362    14.612    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)        0.065    14.677    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[62]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/FC_0/inst/q30__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q3_reg[63]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.197ns  (logic 9.000ns (80.382%)  route 2.197ns (19.618%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 14.669 - 11.995 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.748     3.042    Lab_final_bd_i/NN/FC_0/inst/clk
    DSP48_X2Y12          DSP48E1                                      r  Lab_final_bd_i/NN/FC_0/inst/q30__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.248 r  Lab_final_bd_i/NN/FC_0/inst/q30__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.250    Lab_final_bd_i/NN/FC_0/inst/q30__3_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.963 r  Lab_final_bd_i/NN/FC_0/inst/q30__4/PCOUT[47]
                         net (fo=1, routed)           0.002     8.965    Lab_final_bd_i/NN/FC_0/inst/q30__4_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    10.483 r  Lab_final_bd_i/NN/FC_0/inst/q30__5/P[40]
                         net (fo=2, routed)           0.977    11.460    Lab_final_bd_i/NN/FC_0/inst/q30__5_n_65
    SLICE_X35Y40         LUT3 (Prop_lut3_I0_O)        0.150    11.610 r  Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_3/O
                         net (fo=2, routed)           0.666    12.276    Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.326    12.602 r  Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.602    Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_7_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.152 r  Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.152    Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.391 r  Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__6/O[2]
                         net (fo=1, routed)           0.549    13.940    Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__6_n_5
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.298    14.238 r  Lab_final_bd_i/NN/FC_0/inst/q3[63]_i_2/O
                         net (fo=1, routed)           0.000    14.238    Lab_final_bd_i/NN/FC_0/inst/q3[63]_i_2_n_0
    SLICE_X35Y42         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q3_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.495    14.669    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X35Y42         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q3_reg[63]/C  (IS_INVERTED)
                         clock pessimism              0.262    14.931    
                         clock uncertainty           -0.362    14.570    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.078    14.648    Lab_final_bd_i/NN/FC_0/inst/q3_reg[63]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[60]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 6.042ns (53.615%)  route 5.227ns (46.385%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 14.744 - 11.995 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.987    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.869 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.505     5.374    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.498 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.498    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.745    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     5.843 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=645, routed)         0.813     6.657    Lab_final_bd_i/NN/FC_0/inst/ram_data_r[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.319     6.976 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry_i_9/O
                         net (fo=19, routed)          0.688     7.663    Lab_final_bd_i/NN/FC_0/inst/A[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.463     8.250    Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.776 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.998 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.597     9.595    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.512    10.405    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.529 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.529    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.062 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.179 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.179    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.398 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.650    12.049    Lab_final_bd_i/NN/FC_0/inst/p_0_out[16]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.295    12.344 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    12.344    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.894 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.894    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.008    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.692 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.692    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.806 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.806    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.920    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    14.034    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.257 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14/O[0]
                         net (fo=1, routed)           0.000    14.257    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__14_n_7
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.570    14.744    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X27Y40         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[60]/C  (IS_INVERTED)
                         clock pessimism              0.229    14.973    
                         clock uncertainty           -0.362    14.612    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)        0.065    14.677    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[60]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[57]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.266ns  (logic 6.039ns (53.602%)  route 5.227ns (46.398%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 14.744 - 11.995 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.987    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.869 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.505     5.374    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.498 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.498    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.745    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     5.843 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=645, routed)         0.813     6.657    Lab_final_bd_i/NN/FC_0/inst/ram_data_r[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.319     6.976 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry_i_9/O
                         net (fo=19, routed)          0.688     7.663    Lab_final_bd_i/NN/FC_0/inst/A[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.463     8.250    Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.776 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.998 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.597     9.595    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.512    10.405    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.529 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.529    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.062 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.179 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.179    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.398 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.650    12.049    Lab_final_bd_i/NN/FC_0/inst/p_0_out[16]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.295    12.344 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    12.344    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.894 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.894    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.008    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.692 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.692    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.806 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.806    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.920    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.254 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13/O[1]
                         net (fo=1, routed)           0.000    14.254    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13_n_6
    SLICE_X27Y39         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.570    14.744    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X27Y39         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[57]/C  (IS_INVERTED)
                         clock pessimism              0.229    14.973    
                         clock uncertainty           -0.362    14.612    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.065    14.677    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[57]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[59]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 6.018ns (53.516%)  route 5.227ns (46.484%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 14.744 - 11.995 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.987    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.869 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.505     5.374    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.498 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.498    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.745    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     5.843 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=645, routed)         0.813     6.657    Lab_final_bd_i/NN/FC_0/inst/ram_data_r[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.319     6.976 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry_i_9/O
                         net (fo=19, routed)          0.688     7.663    Lab_final_bd_i/NN/FC_0/inst/A[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.463     8.250    Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.776 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.998 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.597     9.595    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.512    10.405    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.529 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.529    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.062 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.179 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.179    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.398 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.650    12.049    Lab_final_bd_i/NN/FC_0/inst/p_0_out[16]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.295    12.344 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    12.344    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.894 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.894    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.008    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.692 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.692    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.806 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.806    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.920    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.233 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13/O[3]
                         net (fo=1, routed)           0.000    14.233    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13_n_4
    SLICE_X27Y39         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.570    14.744    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X27Y39         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[59]/C  (IS_INVERTED)
                         clock pessimism              0.229    14.973    
                         clock uncertainty           -0.362    14.612    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.065    14.677    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[59]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/FC_0/inst/q30__3/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q3_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 9.093ns (81.573%)  route 2.054ns (18.427%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 14.669 - 11.995 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.748     3.042    Lab_final_bd_i/NN/FC_0/inst/clk
    DSP48_X2Y12          DSP48E1                                      r  Lab_final_bd_i/NN/FC_0/inst/q30__3/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.248 r  Lab_final_bd_i/NN/FC_0/inst/q30__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.250    Lab_final_bd_i/NN/FC_0/inst/q30__3_n_106
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     8.963 r  Lab_final_bd_i/NN/FC_0/inst/q30__4/PCOUT[47]
                         net (fo=1, routed)           0.002     8.965    Lab_final_bd_i/NN/FC_0/inst/q30__4_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    10.483 r  Lab_final_bd_i/NN/FC_0/inst/q30__5/P[40]
                         net (fo=2, routed)           0.977    11.460    Lab_final_bd_i/NN/FC_0/inst/q30__5_n_65
    SLICE_X35Y40         LUT3 (Prop_lut3_I0_O)        0.150    11.610 r  Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_3/O
                         net (fo=2, routed)           0.666    12.276    Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_3_n_0
    SLICE_X35Y40         LUT4 (Prop_lut4_I3_O)        0.326    12.602 r  Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.602    Lab_final_bd_i/NN/FC_0/inst/i___1_carry__5_i_7_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.152 r  Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.152    Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__5_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.486 r  Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__6/O[1]
                         net (fo=1, routed)           0.407    13.893    Lab_final_bd_i/NN/FC_0/inst/q30_inferred__2/i___1_carry__6_n_6
    SLICE_X35Y42         LUT3 (Prop_lut3_I0_O)        0.296    14.189 r  Lab_final_bd_i/NN/FC_0/inst/q3[62]_i_1/O
                         net (fo=1, routed)           0.000    14.189    Lab_final_bd_i/NN/FC_0/inst/q3[62]_i_1_n_0
    SLICE_X35Y42         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q3_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.495    14.669    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X35Y42         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q3_reg[62]/C  (IS_INVERTED)
                         clock pessimism              0.262    14.931    
                         clock uncertainty           -0.362    14.570    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.078    14.648    Lab_final_bd_i/NN/FC_0/inst/q3_reg[62]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[58]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.995ns  (clk_fpga_0 fall@11.995ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 5.944ns (53.208%)  route 5.227ns (46.792%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 14.744 - 11.995 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.987    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     3.869 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.505     5.374    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[37]
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.498 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.498    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X22Y28         MUXF7 (Prop_muxf7_I1_O)      0.247     5.745 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.745    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X22Y28         MUXF8 (Prop_muxf8_I0_O)      0.098     5.843 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=645, routed)         0.813     6.657    Lab_final_bd_i/NN/FC_0/inst/ram_data_r[1]
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.319     6.976 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry_i_9/O
                         net (fo=19, routed)          0.688     7.663    Lab_final_bd_i/NN/FC_0/inst/A[1]
    SLICE_X26Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.787 r  Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.463     8.250    Lab_final_bd_i/NN/FC_0/inst/i___0_carry__0_i_4_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.776 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__0_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.998 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1/O[0]
                         net (fo=2, routed)           0.597     9.595    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___0_carry__1_n_7
    SLICE_X29Y27         LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3/O
                         net (fo=2, routed)           0.512    10.405    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_3_n_0
    SLICE_X26Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.529 r  Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.529    Lab_final_bd_i/NN/FC_0/inst/i___92_carry__0_i_7_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.062 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.062    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__0_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.179 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.179    Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__1_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.398 r  Lab_final_bd_i/NN/FC_0/inst/p_0_out_inferred__3/i___92_carry__2/O[0]
                         net (fo=4, routed)           0.650    12.049    Lab_final_bd_i/NN/FC_0/inst/p_0_out[16]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.295    12.344 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    12.344    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_i_4_n_0
    SLICE_X27Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.894 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.894    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__3_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.008 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.008    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__4_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.122 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.122    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.236    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__6_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.350    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__7_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.464 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.464    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__8_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.578    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__9_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.692 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.692    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__10_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.806 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.806    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__11_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    13.920    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__12_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.159 r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13/O[2]
                         net (fo=1, routed)           0.000    14.159    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum0_carry__13_n_5
    SLICE_X27Y39         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.083    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.174 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.570    14.744    Lab_final_bd_i/NN/FC_0/inst/clk
    SLICE_X27Y39         FDRE                                         r  Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[58]/C  (IS_INVERTED)
                         clock pessimism              0.229    14.973    
                         clock uncertainty           -0.362    14.612    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.065    14.677    Lab_final_bd_i/NN/FC_0/inst/q1q2_sum_reg[58]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -14.159    
  -------------------------------------------------------------------
                         slack                                  0.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.693%)  route 0.181ns (49.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.548     0.884    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X48Y68         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[14][1]/Q
                         net (fo=1, routed)           0.181     1.206    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg_n_0_[14][1]
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.251 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0[13][1]_i_1/O
                         net (fo=1, routed)           0.000     1.251    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0[13][1]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.813     1.179    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X51Y66         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[13][1]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.091     1.235    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.637     0.973    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y141        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_fdce_C_Q)         0.141     1.114 r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.206     1.320    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X38Y141        RAMD32                                       r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.909     1.275    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y141        RAMD32                                       r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.289     0.986    
    SLICE_X38Y141        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.296    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.637     0.973    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y141        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDCE (Prop_fdce_C_Q)         0.141     1.114 r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.206     1.320    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X38Y141        RAMD32                                       r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.909     1.275    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y141        RAMD32                                       r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.289     0.986    
    SLICE_X38Y141        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.296    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.962%)  route 0.202ns (52.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.586     0.922    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X61Y49         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[26][0]/Q
                         net (fo=1, routed)           0.202     1.264    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[25]_114[0]
    SLICE_X56Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.309 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10[25][0]_i_1/O
                         net (fo=1, routed)           0.000     1.309    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10[25][0]_i_1_n_0
    SLICE_X56Y51         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.848     1.214    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X56Y51         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[25][0]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.091     1.275    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c10_reg[25][0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[32][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[31][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.832%)  route 0.194ns (48.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.891    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X50Y38         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[32][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[32][3]/Q
                         net (fo=1, routed)           0.194     1.250    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg_n_0_[32][3]
    SLICE_X48Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.295 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0[31][3]_i_1/O
                         net (fo=1, routed)           0.000     1.295    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0[31][3]_i_1_n_0
    SLICE_X48Y40         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[31][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.828     1.194    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X48Y40         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[31][3]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.092     1.251    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[31][3]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.656     0.992    Lab_final_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_final_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_final_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    Lab_final_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.885     1.251    Lab_final_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    Lab_final_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.024%)  route 0.240ns (62.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.621     0.957    Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y124        FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y124        FDRE (Prop_fdre_C_Q)         0.141     1.098 r  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[11]/Q
                         net (fo=2, routed)           0.240     1.338    Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[11]
    SLICE_X47Y124        FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.894     1.260    Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X47Y124        FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X47Y124        FDRE (Hold_fdre_C_D)         0.070     1.291    Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg[26][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg[25][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.192ns (46.044%)  route 0.225ns (53.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.586     0.922    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X61Y48         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg[26][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg[26][7]/Q
                         net (fo=2, routed)           0.225     1.287    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg_n_0_[26][7]
    SLICE_X63Y53         LUT3 (Prop_lut3_I2_O)        0.051     1.338 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3[25][7]_i_2/O
                         net (fo=1, routed)           0.000     1.338    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3[25][7]_i_2_n_0
    SLICE_X63Y53         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg[25][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.848     1.214    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X63Y53         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg[25][7]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.107     1.291    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c3_reg[25][7]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg[27][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg[26][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.231ns (55.241%)  route 0.187ns (44.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.586     0.922    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X67Y49         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg[27][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.128     1.050 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg[27][1]/Q
                         net (fo=1, routed)           0.187     1.237    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg_n_0_[27][1]
    SLICE_X65Y51         LUT3 (Prop_lut3_I2_O)        0.103     1.340 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6[26][1]_i_1/O
                         net (fo=1, routed)           0.000     1.340    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6[26][1]_i_1_n_0
    SLICE_X65Y51         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg[26][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.849     1.215    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X65Y51         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg[26][1]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.107     1.292    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c6_reg[26][1]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[46][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[45][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.844%)  route 0.220ns (54.156%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.557     0.893    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X51Y40         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[46][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[46][2]/Q
                         net (fo=2, routed)           0.220     1.253    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg_n_0_[46][2]
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.298 r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0[45][2]_i_1/O
                         net (fo=1, routed)           0.000     1.298    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0[45][2]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[45][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.828     1.194    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X49Y42         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[45][2]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.091     1.250    Lab_final_bd_i/NN/ConV1_0/inst/ifmap_c0_reg[45][2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.995 }
Period(ns):         23.989
Sources:            { Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         23.989      21.045     RAMB18_X2Y16   Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         23.989      21.413     RAMB18_X2Y16   Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.989      21.413     RAMB36_X1Y3    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.989      21.413     RAMB36_X1Y3    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.989      21.413     RAMB36_X2Y6    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.989      21.413     RAMB36_X2Y6    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.989      21.413     RAMB36_X1Y4    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.989      21.413     RAMB36_X1Y4    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         23.989      21.413     RAMB36_X1Y6    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         23.989      21.413     RAMB36_X1Y6    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.995      10.745     SLICE_X50Y124  Lab_final_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       20.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.597ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.949%)  route 1.851ns (72.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 26.865 - 23.989 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.885     3.179    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.598 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.472    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.977     5.748    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y139        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.697    26.865    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y139        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.247    27.112    
                         clock uncertainty           -0.362    26.750    
    SLICE_X28Y139        FDCE (Recov_fdce_C_CLR)     -0.405    26.345    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 20.597    

Slack (MET) :             20.597ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.949%)  route 1.851ns (72.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 26.865 - 23.989 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.885     3.179    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.598 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.472    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.977     5.748    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y139        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.697    26.865    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y139        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.247    27.112    
                         clock uncertainty           -0.362    26.750    
    SLICE_X28Y139        FDCE (Recov_fdce_C_CLR)     -0.405    26.345    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 20.597    

Slack (MET) :             20.597ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.949%)  route 1.851ns (72.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 26.865 - 23.989 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.885     3.179    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.598 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.472    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.977     5.748    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y139        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.697    26.865    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y139        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.247    27.112    
                         clock uncertainty           -0.362    26.750    
    SLICE_X28Y139        FDCE (Recov_fdce_C_CLR)     -0.405    26.345    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 20.597    

Slack (MET) :             20.597ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.718ns (27.949%)  route 1.851ns (72.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 26.865 - 23.989 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.885     3.179    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.598 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.472    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.977     5.748    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y139        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.697    26.865    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y139        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.247    27.112    
                         clock uncertainty           -0.362    26.750    
    SLICE_X28Y139        FDCE (Recov_fdce_C_CLR)     -0.405    26.345    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 20.597    

Slack (MET) :             20.602ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.718ns (27.997%)  route 1.847ns (72.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 26.865 - 23.989 ) 
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.885     3.179    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.598 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.874     4.472    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.771 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.972     5.744    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y139        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.697    26.865    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y139        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.247    27.112    
                         clock uncertainty           -0.362    26.750    
    SLICE_X29Y139        FDCE (Recov_fdce_C_CLR)     -0.405    26.345    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                 20.602    

Slack (MET) :             20.636ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.718ns (28.391%)  route 1.811ns (71.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 26.821 - 23.989 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.842     3.136    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.842     4.397    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.696 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.969     5.665    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y143        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.653    26.821    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y143        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.247    27.068    
                         clock uncertainty           -0.362    26.706    
    SLICE_X33Y143        FDCE (Recov_fdce_C_CLR)     -0.405    26.301    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         26.301    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 20.636    

Slack (MET) :             20.636ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.718ns (28.391%)  route 1.811ns (71.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 26.821 - 23.989 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.842     3.136    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.842     4.397    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.696 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.969     5.665    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y143        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.653    26.821    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y143        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.247    27.068    
                         clock uncertainty           -0.362    26.706    
    SLICE_X33Y143        FDCE (Recov_fdce_C_CLR)     -0.405    26.301    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         26.301    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 20.636    

Slack (MET) :             20.680ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.718ns (28.391%)  route 1.811ns (71.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 26.821 - 23.989 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.842     3.136    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.842     4.397    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.696 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.969     5.665    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y143        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.653    26.821    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y143        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.247    27.068    
                         clock uncertainty           -0.362    26.706    
    SLICE_X32Y143        FDPE (Recov_fdpe_C_PRE)     -0.361    26.345    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 20.680    

Slack (MET) :             20.680ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.718ns (28.391%)  route 1.811ns (71.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 26.821 - 23.989 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.842     3.136    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.842     4.397    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.696 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.969     5.665    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y143        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.653    26.821    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y143        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.247    27.068    
                         clock uncertainty           -0.362    26.706    
    SLICE_X32Y143        FDCE (Recov_fdce_C_CLR)     -0.361    26.345    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.345    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 20.680    

Slack (MET) :             20.682ns  (required time - arrival time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            23.989ns  (clk_fpga_0 rise@23.989ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.718ns (28.391%)  route 1.811ns (71.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 26.821 - 23.989 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.842     3.136    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDPE (Prop_fdpe_C_Q)         0.419     3.555 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.842     4.397    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y140        LUT3 (Prop_lut3_I2_O)        0.299     4.696 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.969     5.665    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X33Y143        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     23.989    23.989 r  
    PS7_X0Y0             PS7                          0.000    23.989 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    25.077    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    25.168 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.653    26.821    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X33Y143        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.247    27.068    
                         clock uncertainty           -0.362    26.706    
    SLICE_X33Y143        FDPE (Recov_fdpe_C_PRE)     -0.359    26.347    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         26.347    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                 20.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y140        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y140        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X30Y140        FDCE (Remov_fdce_C_CLR)     -0.067     0.960    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X30Y140        FDPE (Remov_fdpe_C_PRE)     -0.071     0.956    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X30Y140        FDPE (Remov_fdpe_C_PRE)     -0.071     0.956    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X30Y140        FDPE (Remov_fdpe_C_PRE)     -0.071     0.956    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y140        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y140        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y140        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y140        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y140        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y140        FDPE (Remov_fdpe_C_PRE)     -0.095     0.932    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.060%)  route 0.300ns (58.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.654     0.990    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y140        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y140        FDRE (Prop_fdre_C_Q)         0.164     1.154 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.105     1.259    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y140        LUT3 (Prop_lut3_I1_O)        0.045     1.304 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.195     1.499    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.929     1.295    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y140        FDPE (Remov_fdpe_C_PRE)     -0.095     0.932    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.066%)  route 0.360ns (65.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.636     0.972    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y139        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y139        FDRE (Prop_fdre_C_Q)         0.141     1.113 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.159     1.272    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y139        LUT3 (Prop_lut3_I0_O)        0.045     1.317 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.201     1.518    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y139        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.908     1.274    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y139        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.286     0.988    
    SLICE_X38Y139        FDCE (Remov_fdce_C_CLR)     -0.067     0.921    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.066%)  route 0.360ns (65.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.636     0.972    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y139        FDRE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y139        FDRE (Prop_fdre_C_Q)         0.141     1.113 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.159     1.272    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X37Y139        LUT3 (Prop_lut3_I0_O)        0.045     1.317 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.201     1.518    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y139        FDCE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.908     1.274    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y139        FDCE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.286     0.988    
    SLICE_X38Y139        FDCE (Remov_fdce_C_CLR)     -0.067     0.921    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.597    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.757ns  (logic 0.124ns (7.056%)  route 1.633ns (92.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.633     1.633    Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.124     1.757 r  Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.757    Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y88         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.475     2.654    Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y88         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.045ns (6.481%)  route 0.649ns (93.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.649     0.649    Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.694 r  Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.694    Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y88         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.822     1.188    Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y88         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.738ns  (logic 0.606ns (10.561%)  route 5.132ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.284     6.684    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.150     6.834 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.848     8.682    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.651     2.830    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.738ns  (logic 0.606ns (10.561%)  route 5.132ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.284     6.684    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.150     6.834 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.848     8.682    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.651     2.830    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 0.606ns (11.118%)  route 4.845ns (88.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.284     6.684    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.150     6.834 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.561     8.395    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.652     2.831    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.451ns  (logic 0.606ns (11.118%)  route 4.845ns (88.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.284     6.684    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.150     6.834 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.561     8.395    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.652     2.831    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 0.606ns (12.379%)  route 4.289ns (87.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.284     6.684    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.150     6.834 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.006     7.839    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.872    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.895ns  (logic 0.606ns (12.379%)  route 4.289ns (87.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          3.284     6.684    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.150     6.834 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         1.006     7.839    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.693     2.872    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.288ns  (logic 0.456ns (19.926%)  route 1.832ns (80.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.832     5.232    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X46Y98         FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.479     2.658    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X46Y98         FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.445ns  (logic 0.456ns (31.559%)  route 0.989ns (68.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.650     2.944    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.989     4.389    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X45Y106        FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.652     2.831    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X45Y106        FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.317%)  route 0.416ns (74.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.416     1.448    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X45Y106        FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.910     1.276    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X45Y106        FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.141ns (15.676%)  route 0.758ns (84.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.758     1.790    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X46Y98         FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.825     1.191    Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X46Y98         FDRE                                         r  Lab_final_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.082ns  (logic 0.188ns (9.028%)  route 1.894ns (90.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.481     2.512    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.047     2.559 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.414     2.973    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.928     1.294    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.082ns  (logic 0.188ns (9.028%)  route 1.894ns (90.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.481     2.512    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.047     2.559 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.414     2.973    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X27Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.928     1.294    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.188ns (7.870%)  route 2.201ns (92.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.481     2.512    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.047     2.559 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.720     3.279    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.910     1.276    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.389ns  (logic 0.188ns (7.870%)  route 2.201ns (92.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.481     2.512    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.047     2.559 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.720     3.279    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.910     1.276    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.501ns  (logic 0.188ns (7.517%)  route 2.313ns (92.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.481     2.512    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.047     2.559 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.832     3.392    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.909     1.275    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.501ns  (logic 0.188ns (7.517%)  route 2.313ns (92.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X44Y91         FDRE                                         r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.481     2.512    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y136        LUT1 (Prop_lut1_I0_O)        0.047     2.559 f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         0.832     3.392    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X36Y140        FDPE                                         f  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.909     1.275    Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y140        FDPE                                         r  Lab_final_bd_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.609ns  (logic 2.578ns (55.929%)  route 2.031ns (44.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.710    14.999    Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X2Y16         RAMB18E1                                     r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    17.453 r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/DOBDO[7]
                         net (fo=1, routed)           1.652    19.105    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_MP2[7]
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.124    19.229 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[7]_i_1/O
                         net (fo=1, routed)           0.379    19.608    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[7]_i_1_n_0
    SLICE_X30Y31         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.365ns  (logic 0.707ns (16.197%)  route 3.658ns (83.803%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.717    15.005    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X55Y31         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.459    15.464 r  Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[1]/Q
                         net (fo=7, routed)           1.817    17.282    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_ConV[1]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    17.406 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_2/O
                         net (fo=1, routed)           0.792    18.198    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_2_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.124    18.322 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_1/O
                         net (fo=1, routed)           1.049    19.370    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1]_i_1_n_0
    SLICE_X31Y24         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.255ns  (logic 2.578ns (60.593%)  route 1.677ns (39.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.710    14.999    Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X2Y16         RAMB18E1                                     r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    17.453 r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/DOBDO[3]
                         net (fo=1, routed)           1.297    18.750    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_MP2[3]
    SLICE_X31Y31         LUT5 (Prop_lut5_I3_O)        0.124    18.874 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    19.254    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]_i_1_n_0
    SLICE_X31Y31         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.144ns  (logic 0.707ns (17.062%)  route 3.437ns (82.938%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.717    15.005    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X61Y28         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.459    15.464 r  Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[13]/Q
                         net (fo=3, routed)           1.524    16.989    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_ConV[13]
    SLICE_X49Y26         LUT5 (Prop_lut5_I0_O)        0.124    17.113 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_2/O
                         net (fo=1, routed)           0.960    18.073    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_2_n_0
    SLICE_X43Y26         LUT5 (Prop_lut5_I4_O)        0.124    18.197 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_1/O
                         net (fo=1, routed)           0.952    19.149    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13]_i_1_n_0
    SLICE_X26Y26         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.092ns  (logic 2.578ns (62.995%)  route 1.514ns (37.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.710    14.999    Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X2Y16         RAMB18E1                                     r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    17.453 r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/DOBDO[5]
                         net (fo=1, routed)           1.514    18.967    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_MP2[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.124    19.091 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.091    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1_n_0
    SLICE_X30Y31         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.045ns  (logic 2.578ns (63.730%)  route 1.467ns (36.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.710    14.999    Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X2Y16         RAMB18E1                                     r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    17.453 r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/DOBDO[0]
                         net (fo=1, routed)           1.467    18.920    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_MP2[0]
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    19.044 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.044    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]_i_1_n_0
    SLICE_X30Y32         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 2.578ns (63.808%)  route 1.462ns (36.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.710    14.999    Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X2Y16         RAMB18E1                                     r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    17.453 r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/DOBDO[2]
                         net (fo=1, routed)           1.462    18.915    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_MP2[2]
    SLICE_X31Y31         LUT5 (Prop_lut5_I3_O)        0.124    19.039 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.039    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[2]_i_1_n_0
    SLICE_X31Y31         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.019ns  (logic 0.707ns (17.592%)  route 3.312ns (82.408%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.711    15.000    Lab_final_bd_i/NN/ConV1_0/inst/clk
    SLICE_X61Y24         FDRE                                         r  Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.459    15.458 r  Lab_final_bd_i/NN/ConV1_0/inst/ram_addr_ri_reg[4]/Q
                         net (fo=7, routed)           1.397    16.855    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_ConV[4]
    SLICE_X47Y24         LUT5 (Prop_lut5_I0_O)        0.124    16.979 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_2/O
                         net (fo=1, routed)           0.949    17.928    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_2_n_0
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    18.052 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_1/O
                         net (fo=1, routed)           0.966    19.018    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4]_i_1_n_0
    SLICE_X34Y26         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.014ns  (logic 2.578ns (64.229%)  route 1.436ns (35.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.710    14.999    Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X2Y16         RAMB18E1                                     r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    17.453 r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/DOBDO[6]
                         net (fo=1, routed)           1.057    18.510    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_MP2[6]
    SLICE_X32Y30         LUT5 (Prop_lut5_I3_O)        0.124    18.634 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    19.013    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]_i_1_n_0
    SLICE_X32Y30         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.914ns  (logic 2.578ns (65.869%)  route 1.336ns (34.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     11.995    11.995 f  
    PS7_X0Y0             PS7                          0.000    11.995 f  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.188    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.288 f  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.710    14.999    Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg_0
    RAMB18_X2Y16         RAMB18E1                                     r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    17.453 r  Lab_final_bd_i/NN/MP2_0/inst/flat_buffer_reg/DOBDO[4]
                         net (fo=1, routed)           1.336    18.789    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_MP2[4]
    SLICE_X30Y31         LUT5 (Prop_lut5_I3_O)        0.124    18.913 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.913    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[4]_i_1_n_0
    SLICE_X30Y31         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_rw_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.208ns (31.265%)  route 0.457ns (68.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.892    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X46Y32         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=75, routed)          0.457     1.513    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X47Y25         LUT4 (Prop_lut4_I2_O)        0.044     1.557 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_rw_reg_i_1/O
                         net (fo=1, routed)           0.000     1.557    Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_rw_reg_i_1_n_0
    SLICE_X47Y25         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_rw_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.186ns (24.228%)  route 0.582ns (75.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X45Y31         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=36, routed)          0.360     1.391    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.436 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[11]_i_1/O
                         net (fo=1, routed)           0.222     1.658    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[11]_i_1_n_0
    SLICE_X37Y25         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_row_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.833ns  (logic 0.208ns (24.956%)  route 0.625ns (75.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.892    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X46Y32         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=75, routed)          0.452     1.507    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.044     1.551 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_row_reg_i_1/O
                         net (fo=1, routed)           0.174     1.725    Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_row_reg_i_1_n_0
    SLICE_X49Y27         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_en_row_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.209ns (24.603%)  route 0.640ns (75.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.892    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X46Y32         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=75, routed)          0.640     1.696    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X48Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.741 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.741    Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[12]_i_1_n_0
    SLICE_X48Y20         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_rw_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.209ns (24.227%)  route 0.654ns (75.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.892    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X46Y32         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[6]/Q
                         net (fo=75, routed)          0.654     1.709    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[6]
    SLICE_X54Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[0]_i_1_n_0
    SLICE_X54Y24         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/rom_addr_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.231ns (26.588%)  route 0.638ns (73.412%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X47Y31         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[5]/Q
                         net (fo=47, routed)          0.498     1.529    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[5]
    SLICE_X32Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.574 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]_i_2/O
                         net (fo=1, routed)           0.140     1.714    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]_i_2_n_0
    SLICE_X32Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]_i_1_n_0
    SLICE_X32Y30         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.254ns (28.304%)  route 0.643ns (71.696%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.892    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X46Y32         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=75, routed)          0.290     1.346    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.391 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg_i_2/O
                         net (fo=1, routed)           0.243     1.634    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg_i_2_n_0
    SLICE_X35Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.679 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg_i_1/O
                         net (fo=1, routed)           0.110     1.789    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg_i_1_n_0
    SLICE_X35Y25         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.186ns (20.557%)  route 0.719ns (79.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.555     0.891    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X45Y31         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=36, routed)          0.481     1.513    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.558 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]_i_1/O
                         net (fo=1, routed)           0.237     1.795    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]_i_1_n_0
    SLICE_X35Y25         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.186ns (20.470%)  route 0.723ns (79.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.892    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X45Y32         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=47, routed)          0.367     1.399    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X43Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.444 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]_i_1/O
                         net (fo=1, routed)           0.356     1.800    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]_i_1_n_0
    SLICE_X26Y26         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Destination:            Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.254ns (27.813%)  route 0.659ns (72.187%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.556     0.892    Lab_final_bd_i/NN/MUX_mem_out_0/inst/clk
    SLICE_X46Y32         FDRE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=75, routed)          0.605     1.661    Lab_final_bd_i/NN/MUX_mem_out_0/inst/FSM_onehot_cur_state_reg_n_0_[4]
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.706 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_2/O
                         net (fo=1, routed)           0.054     1.760    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_2_n_0
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.805 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]_i_1_n_0
    SLICE_X30Y31         LDCE                                         r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           885 Endpoints
Min Delay           885 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.471ns  (logic 0.683ns (12.484%)  route 4.788ns (87.516%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          4.052     4.611    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    SLICE_X24Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.735 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_20_LOPT_REMAP/O
                         net (fo=1, routed)           0.736     5.471    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_20
    RAMB36_X1Y3          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.604     2.783    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.420ns  (logic 0.683ns (12.602%)  route 4.737ns (87.398%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          4.008     4.567    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    SLICE_X28Y21         LUT6 (Prop_lut6_I5_O)        0.124     4.691 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_28_LOPT_REMAP/O
                         net (fo=1, routed)           0.728     5.420    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_24
    RAMB36_X2Y3          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.521     2.700    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.261ns  (logic 0.559ns (10.625%)  route 4.702ns (89.375%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          4.702     5.261    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.615     2.794    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.218ns  (logic 0.559ns (10.713%)  route 4.659ns (89.287%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          4.659     5.218    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.611     2.790    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 0.683ns (13.325%)  route 4.443ns (86.675%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          3.868     4.427    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    SLICE_X28Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.551 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_48_LOPT_REMAP/O
                         net (fo=1, routed)           0.574     5.126    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_34
    RAMB36_X2Y4          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.515     2.694    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 0.749ns (15.115%)  route 4.206ns (84.885%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/Q
                         net (fo=144, routed)         3.136     3.761    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X21Y32         LUT5 (Prop_lut5_I2_O)        0.124     3.885 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           1.071     4.955    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.613     2.792    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.775ns (15.974%)  route 4.077ns (84.026%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/Q
                         net (fo=144, routed)         3.131     3.756    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X21Y32         LUT5 (Prop_lut5_I4_O)        0.150     3.906 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.946     4.852    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y7          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.618     2.797    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.823ns  (logic 0.559ns (11.590%)  route 4.264ns (88.410%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          4.264     4.823    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y4          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.515     2.694    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.738ns  (logic 0.559ns (11.798%)  route 4.179ns (88.202%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          4.179     4.738    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y3          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.521     2.700    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.726ns  (logic 0.749ns (15.848%)  route 3.977ns (84.152%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_en_ri_reg/Q
                         net (fo=144, routed)         3.131     3.756    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/enb
    SLICE_X21Y32         LUT5 (Prop_lut5_I3_O)        0.124     3.880 r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.847     4.726    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       1.528     2.707    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.178ns (51.484%)  route 0.168ns (48.516%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]/G
    SLICE_X32Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[1]/Q
                         net (fo=16, routed)          0.168     0.346    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.865     1.231    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.178ns (49.828%)  route 0.179ns (50.172%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/G
    SLICE_X26Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[12]/Q
                         net (fo=17, routed)          0.179     0.357    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X25Y28         FDRE                                         r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.847     1.213    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y28         FDRE                                         r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.158ns (41.016%)  route 0.227ns (58.984%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[10]/Q
                         net (fo=16, routed)          0.227     0.385    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.857     1.223    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.158ns (40.854%)  route 0.229ns (59.146%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[5]/Q
                         net (fo=16, routed)          0.229     0.387    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.857     1.223    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.178ns (45.829%)  route 0.210ns (54.171%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]/G
    SLICE_X32Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[6]/Q
                         net (fo=16, routed)          0.210     0.388    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.865     1.231    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.158ns (37.605%)  route 0.262ns (62.395%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/G
    SLICE_X35Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[8]/Q
                         net (fo=16, routed)          0.262     0.420    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.857     1.223    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.158ns (37.321%)  route 0.265ns (62.679%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[9]/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_addr_ri_reg[9]/Q
                         net (fo=16, routed)          0.265     0.423    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.857     1.223    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.158ns (36.721%)  route 0.272ns (63.279%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/G
    SLICE_X35Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_wea_reg/Q
                         net (fo=32, routed)          0.272     0.430    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.860     1.226    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.158ns (34.725%)  route 0.297ns (65.275%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[3]/Q
                         net (fo=16, routed)          0.297     0.455    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.865     1.231    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@11.995ns period=23.989ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.178ns (38.967%)  route 0.279ns (61.033%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.361ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.720ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         LDCE                         0.000     0.000 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]/G
    SLICE_X30Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Lab_final_bd_i/NN/MUX_mem_out_0/inst/ram_data_w_reg[0]/Q
                         net (fo=16, routed)          0.279     0.457    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_final_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_final_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_final_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11223, routed)       0.865     1.231    Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  Lab_final_bd_i/NN/blk_ram_temp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





