#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17b2780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17b2910 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17a52d0 .functor NOT 1, L_0x1801140, C4<0>, C4<0>, C4<0>;
L_0x1800f20 .functor XOR 2, L_0x1800dc0, L_0x1800e80, C4<00>, C4<00>;
L_0x1801030 .functor XOR 2, L_0x1800f20, L_0x1800f90, C4<00>, C4<00>;
v0x17fc790_0 .net *"_ivl_10", 1 0, L_0x1800f90;  1 drivers
v0x17fc890_0 .net *"_ivl_12", 1 0, L_0x1801030;  1 drivers
v0x17fc970_0 .net *"_ivl_2", 1 0, L_0x17ffb00;  1 drivers
v0x17fca30_0 .net *"_ivl_4", 1 0, L_0x1800dc0;  1 drivers
v0x17fcb10_0 .net *"_ivl_6", 1 0, L_0x1800e80;  1 drivers
v0x17fcc40_0 .net *"_ivl_8", 1 0, L_0x1800f20;  1 drivers
v0x17fcd20_0 .net "a", 0 0, v0x17f9700_0;  1 drivers
v0x17fcdc0_0 .net "b", 0 0, v0x17f97a0_0;  1 drivers
v0x17fce60_0 .net "c", 0 0, v0x17f9840_0;  1 drivers
v0x17fcf00_0 .var "clk", 0 0;
v0x17fcfa0_0 .net "d", 0 0, v0x17f9980_0;  1 drivers
v0x17fd040_0 .net "out_pos_dut", 0 0, L_0x1800c40;  1 drivers
v0x17fd0e0_0 .net "out_pos_ref", 0 0, L_0x17fe610;  1 drivers
v0x17fd180_0 .net "out_sop_dut", 0 0, L_0x17ff830;  1 drivers
v0x17fd220_0 .net "out_sop_ref", 0 0, L_0x17d3eb0;  1 drivers
v0x17fd2c0_0 .var/2u "stats1", 223 0;
v0x17fd360_0 .var/2u "strobe", 0 0;
v0x17fd400_0 .net "tb_match", 0 0, L_0x1801140;  1 drivers
v0x17fd4d0_0 .net "tb_mismatch", 0 0, L_0x17a52d0;  1 drivers
v0x17fd570_0 .net "wavedrom_enable", 0 0, v0x17f9c50_0;  1 drivers
v0x17fd640_0 .net "wavedrom_title", 511 0, v0x17f9cf0_0;  1 drivers
L_0x17ffb00 .concat [ 1 1 0 0], L_0x17fe610, L_0x17d3eb0;
L_0x1800dc0 .concat [ 1 1 0 0], L_0x17fe610, L_0x17d3eb0;
L_0x1800e80 .concat [ 1 1 0 0], L_0x1800c40, L_0x17ff830;
L_0x1800f90 .concat [ 1 1 0 0], L_0x17fe610, L_0x17d3eb0;
L_0x1801140 .cmp/eeq 2, L_0x17ffb00, L_0x1801030;
S_0x17b2aa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17b2910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17a56b0 .functor AND 1, v0x17f9840_0, v0x17f9980_0, C4<1>, C4<1>;
L_0x17a5a90 .functor NOT 1, v0x17f9700_0, C4<0>, C4<0>, C4<0>;
L_0x17a5e70 .functor NOT 1, v0x17f97a0_0, C4<0>, C4<0>, C4<0>;
L_0x17a60f0 .functor AND 1, L_0x17a5a90, L_0x17a5e70, C4<1>, C4<1>;
L_0x17bd390 .functor AND 1, L_0x17a60f0, v0x17f9840_0, C4<1>, C4<1>;
L_0x17d3eb0 .functor OR 1, L_0x17a56b0, L_0x17bd390, C4<0>, C4<0>;
L_0x17fda90 .functor NOT 1, v0x17f97a0_0, C4<0>, C4<0>, C4<0>;
L_0x17fdb00 .functor OR 1, L_0x17fda90, v0x17f9980_0, C4<0>, C4<0>;
L_0x17fdc10 .functor AND 1, v0x17f9840_0, L_0x17fdb00, C4<1>, C4<1>;
L_0x17fdcd0 .functor NOT 1, v0x17f9700_0, C4<0>, C4<0>, C4<0>;
L_0x17fdda0 .functor OR 1, L_0x17fdcd0, v0x17f97a0_0, C4<0>, C4<0>;
L_0x17fde10 .functor AND 1, L_0x17fdc10, L_0x17fdda0, C4<1>, C4<1>;
L_0x17fdf90 .functor NOT 1, v0x17f97a0_0, C4<0>, C4<0>, C4<0>;
L_0x17fe000 .functor OR 1, L_0x17fdf90, v0x17f9980_0, C4<0>, C4<0>;
L_0x17fdf20 .functor AND 1, v0x17f9840_0, L_0x17fe000, C4<1>, C4<1>;
L_0x17fe190 .functor NOT 1, v0x17f9700_0, C4<0>, C4<0>, C4<0>;
L_0x17fe290 .functor OR 1, L_0x17fe190, v0x17f9980_0, C4<0>, C4<0>;
L_0x17fe350 .functor AND 1, L_0x17fdf20, L_0x17fe290, C4<1>, C4<1>;
L_0x17fe500 .functor XNOR 1, L_0x17fde10, L_0x17fe350, C4<0>, C4<0>;
v0x17a4c00_0 .net *"_ivl_0", 0 0, L_0x17a56b0;  1 drivers
v0x17a5000_0 .net *"_ivl_12", 0 0, L_0x17fda90;  1 drivers
v0x17a53e0_0 .net *"_ivl_14", 0 0, L_0x17fdb00;  1 drivers
v0x17a57c0_0 .net *"_ivl_16", 0 0, L_0x17fdc10;  1 drivers
v0x17a5ba0_0 .net *"_ivl_18", 0 0, L_0x17fdcd0;  1 drivers
v0x17a5f80_0 .net *"_ivl_2", 0 0, L_0x17a5a90;  1 drivers
v0x17a6200_0 .net *"_ivl_20", 0 0, L_0x17fdda0;  1 drivers
v0x17f7c70_0 .net *"_ivl_24", 0 0, L_0x17fdf90;  1 drivers
v0x17f7d50_0 .net *"_ivl_26", 0 0, L_0x17fe000;  1 drivers
v0x17f7e30_0 .net *"_ivl_28", 0 0, L_0x17fdf20;  1 drivers
v0x17f7f10_0 .net *"_ivl_30", 0 0, L_0x17fe190;  1 drivers
v0x17f7ff0_0 .net *"_ivl_32", 0 0, L_0x17fe290;  1 drivers
v0x17f80d0_0 .net *"_ivl_36", 0 0, L_0x17fe500;  1 drivers
L_0x7f71895e9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x17f8190_0 .net *"_ivl_38", 0 0, L_0x7f71895e9018;  1 drivers
v0x17f8270_0 .net *"_ivl_4", 0 0, L_0x17a5e70;  1 drivers
v0x17f8350_0 .net *"_ivl_6", 0 0, L_0x17a60f0;  1 drivers
v0x17f8430_0 .net *"_ivl_8", 0 0, L_0x17bd390;  1 drivers
v0x17f8510_0 .net "a", 0 0, v0x17f9700_0;  alias, 1 drivers
v0x17f85d0_0 .net "b", 0 0, v0x17f97a0_0;  alias, 1 drivers
v0x17f8690_0 .net "c", 0 0, v0x17f9840_0;  alias, 1 drivers
v0x17f8750_0 .net "d", 0 0, v0x17f9980_0;  alias, 1 drivers
v0x17f8810_0 .net "out_pos", 0 0, L_0x17fe610;  alias, 1 drivers
v0x17f88d0_0 .net "out_sop", 0 0, L_0x17d3eb0;  alias, 1 drivers
v0x17f8990_0 .net "pos0", 0 0, L_0x17fde10;  1 drivers
v0x17f8a50_0 .net "pos1", 0 0, L_0x17fe350;  1 drivers
L_0x17fe610 .functor MUXZ 1, L_0x7f71895e9018, L_0x17fde10, L_0x17fe500, C4<>;
S_0x17f8bd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17b2910;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17f9700_0 .var "a", 0 0;
v0x17f97a0_0 .var "b", 0 0;
v0x17f9840_0 .var "c", 0 0;
v0x17f98e0_0 .net "clk", 0 0, v0x17fcf00_0;  1 drivers
v0x17f9980_0 .var "d", 0 0;
v0x17f9a70_0 .var/2u "fail", 0 0;
v0x17f9b10_0 .var/2u "fail1", 0 0;
v0x17f9bb0_0 .net "tb_match", 0 0, L_0x1801140;  alias, 1 drivers
v0x17f9c50_0 .var "wavedrom_enable", 0 0;
v0x17f9cf0_0 .var "wavedrom_title", 511 0;
E_0x17b10f0/0 .event negedge, v0x17f98e0_0;
E_0x17b10f0/1 .event posedge, v0x17f98e0_0;
E_0x17b10f0 .event/or E_0x17b10f0/0, E_0x17b10f0/1;
S_0x17f8f00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x17f8bd0;
 .timescale -12 -12;
v0x17f9140_0 .var/2s "i", 31 0;
E_0x17b0f90 .event posedge, v0x17f98e0_0;
S_0x17f9240 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x17f8bd0;
 .timescale -12 -12;
v0x17f9440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17f9520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x17f8bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17f9ed0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17fe7c0 .functor NOT 1, v0x17f9700_0, C4<0>, C4<0>, C4<0>;
L_0x17fe850 .functor NOT 1, v0x17f97a0_0, C4<0>, C4<0>, C4<0>;
L_0x17fe9f0 .functor AND 1, L_0x17fe7c0, L_0x17fe850, C4<1>, C4<1>;
L_0x17feb00 .functor NOT 1, v0x17f9840_0, C4<0>, C4<0>, C4<0>;
L_0x17fecb0 .functor AND 1, L_0x17fe9f0, L_0x17feb00, C4<1>, C4<1>;
L_0x17fedc0 .functor AND 1, L_0x17fecb0, v0x17f9980_0, C4<1>, C4<1>;
L_0x17fefd0 .functor AND 1, v0x17f9700_0, v0x17f97a0_0, C4<1>, C4<1>;
L_0x17ff150 .functor NOT 1, v0x17f9840_0, C4<0>, C4<0>, C4<0>;
L_0x17ff210 .functor AND 1, L_0x17fefd0, L_0x17ff150, C4<1>, C4<1>;
L_0x17ff320 .functor NOT 1, v0x17f9980_0, C4<0>, C4<0>, C4<0>;
L_0x17ff3f0 .functor AND 1, L_0x17ff210, L_0x17ff320, C4<1>, C4<1>;
L_0x17ff4b0 .functor OR 1, L_0x17fedc0, L_0x17ff3f0, C4<0>, C4<0>;
L_0x17ff630 .functor AND 1, v0x17f9700_0, v0x17f97a0_0, C4<1>, C4<1>;
L_0x17ff6a0 .functor AND 1, L_0x17ff630, v0x17f9840_0, C4<1>, C4<1>;
L_0x17ff5c0 .functor AND 1, L_0x17ff6a0, v0x17f9980_0, C4<1>, C4<1>;
L_0x17ff830 .functor OR 1, L_0x17ff4b0, L_0x17ff5c0, C4<0>, C4<0>;
L_0x17ffa20 .functor NOT 1, v0x17f9700_0, C4<0>, C4<0>, C4<0>;
L_0x17ffa90 .functor NOT 1, v0x17f97a0_0, C4<0>, C4<0>, C4<0>;
L_0x17ffba0 .functor OR 1, L_0x17ffa20, L_0x17ffa90, C4<0>, C4<0>;
L_0x17ffcb0 .functor NOT 1, v0x17f9840_0, C4<0>, C4<0>, C4<0>;
L_0x17ffdd0 .functor OR 1, L_0x17ffba0, L_0x17ffcb0, C4<0>, C4<0>;
L_0x17ffee0 .functor OR 1, L_0x17ffdd0, v0x17f9980_0, C4<0>, C4<0>;
L_0x1800060 .functor NOT 1, v0x17f97a0_0, C4<0>, C4<0>, C4<0>;
L_0x18000d0 .functor OR 1, v0x17f9700_0, L_0x1800060, C4<0>, C4<0>;
L_0x1800260 .functor NOT 1, v0x17f9840_0, C4<0>, C4<0>, C4<0>;
L_0x18002d0 .functor OR 1, L_0x18000d0, L_0x1800260, C4<0>, C4<0>;
L_0x18004c0 .functor NOT 1, v0x17f9980_0, C4<0>, C4<0>, C4<0>;
L_0x1800530 .functor OR 1, L_0x18002d0, L_0x18004c0, C4<0>, C4<0>;
L_0x1800730 .functor AND 1, L_0x17ffee0, L_0x1800530, C4<1>, C4<1>;
L_0x1800840 .functor OR 1, v0x17f9700_0, v0x17f97a0_0, C4<0>, C4<0>;
L_0x18009b0 .functor OR 1, L_0x1800840, v0x17f9840_0, C4<0>, C4<0>;
L_0x1800a70 .functor OR 1, L_0x18009b0, v0x17f9980_0, C4<0>, C4<0>;
L_0x1800c40 .functor AND 1, L_0x1800730, L_0x1800a70, C4<1>, C4<1>;
v0x17fa090_0 .net *"_ivl_0", 0 0, L_0x17fe7c0;  1 drivers
v0x17fa170_0 .net *"_ivl_10", 0 0, L_0x17fedc0;  1 drivers
v0x17fa250_0 .net *"_ivl_12", 0 0, L_0x17fefd0;  1 drivers
v0x17fa340_0 .net *"_ivl_14", 0 0, L_0x17ff150;  1 drivers
v0x17fa420_0 .net *"_ivl_16", 0 0, L_0x17ff210;  1 drivers
v0x17fa550_0 .net *"_ivl_18", 0 0, L_0x17ff320;  1 drivers
v0x17fa630_0 .net *"_ivl_2", 0 0, L_0x17fe850;  1 drivers
v0x17fa710_0 .net *"_ivl_20", 0 0, L_0x17ff3f0;  1 drivers
v0x17fa7f0_0 .net *"_ivl_22", 0 0, L_0x17ff4b0;  1 drivers
v0x17fa960_0 .net *"_ivl_24", 0 0, L_0x17ff630;  1 drivers
v0x17faa40_0 .net *"_ivl_26", 0 0, L_0x17ff6a0;  1 drivers
v0x17fab20_0 .net *"_ivl_28", 0 0, L_0x17ff5c0;  1 drivers
v0x17fac00_0 .net *"_ivl_32", 0 0, L_0x17ffa20;  1 drivers
v0x17face0_0 .net *"_ivl_34", 0 0, L_0x17ffa90;  1 drivers
v0x17fadc0_0 .net *"_ivl_36", 0 0, L_0x17ffba0;  1 drivers
v0x17faea0_0 .net *"_ivl_38", 0 0, L_0x17ffcb0;  1 drivers
v0x17faf80_0 .net *"_ivl_4", 0 0, L_0x17fe9f0;  1 drivers
v0x17fb170_0 .net *"_ivl_40", 0 0, L_0x17ffdd0;  1 drivers
v0x17fb250_0 .net *"_ivl_42", 0 0, L_0x17ffee0;  1 drivers
v0x17fb330_0 .net *"_ivl_44", 0 0, L_0x1800060;  1 drivers
v0x17fb410_0 .net *"_ivl_46", 0 0, L_0x18000d0;  1 drivers
v0x17fb4f0_0 .net *"_ivl_48", 0 0, L_0x1800260;  1 drivers
v0x17fb5d0_0 .net *"_ivl_50", 0 0, L_0x18002d0;  1 drivers
v0x17fb6b0_0 .net *"_ivl_52", 0 0, L_0x18004c0;  1 drivers
v0x17fb790_0 .net *"_ivl_54", 0 0, L_0x1800530;  1 drivers
v0x17fb870_0 .net *"_ivl_56", 0 0, L_0x1800730;  1 drivers
v0x17fb950_0 .net *"_ivl_58", 0 0, L_0x1800840;  1 drivers
v0x17fba30_0 .net *"_ivl_6", 0 0, L_0x17feb00;  1 drivers
v0x17fbb10_0 .net *"_ivl_60", 0 0, L_0x18009b0;  1 drivers
v0x17fbbf0_0 .net *"_ivl_62", 0 0, L_0x1800a70;  1 drivers
v0x17fbcd0_0 .net *"_ivl_8", 0 0, L_0x17fecb0;  1 drivers
v0x17fbdb0_0 .net "a", 0 0, v0x17f9700_0;  alias, 1 drivers
v0x17fbe50_0 .net "b", 0 0, v0x17f97a0_0;  alias, 1 drivers
v0x17fc150_0 .net "c", 0 0, v0x17f9840_0;  alias, 1 drivers
v0x17fc240_0 .net "d", 0 0, v0x17f9980_0;  alias, 1 drivers
v0x17fc330_0 .net "out_pos", 0 0, L_0x1800c40;  alias, 1 drivers
v0x17fc3f0_0 .net "out_sop", 0 0, L_0x17ff830;  alias, 1 drivers
S_0x17fc570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17b2910;
 .timescale -12 -12;
E_0x179a9f0 .event anyedge, v0x17fd360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17fd360_0;
    %nor/r;
    %assign/vec4 v0x17fd360_0, 0;
    %wait E_0x179a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f8bd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f9a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f9b10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17f8bd0;
T_4 ;
    %wait E_0x17b10f0;
    %load/vec4 v0x17f9bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17f9a70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x17f8bd0;
T_5 ;
    %wait E_0x17b0f90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %wait E_0x17b0f90;
    %load/vec4 v0x17f9a70_0;
    %store/vec4 v0x17f9b10_0, 0, 1;
    %fork t_1, S_0x17f8f00;
    %jmp t_0;
    .scope S_0x17f8f00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17f9140_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x17f9140_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17b0f90;
    %load/vec4 v0x17f9140_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f9140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17f9140_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x17f8bd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b10f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17f9980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17f97a0_0, 0;
    %assign/vec4 v0x17f9700_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x17f9a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x17f9b10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17b2910;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fcf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17fd360_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17b2910;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17fcf00_0;
    %inv;
    %store/vec4 v0x17fcf00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17b2910;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f98e0_0, v0x17fd4d0_0, v0x17fcd20_0, v0x17fcdc0_0, v0x17fce60_0, v0x17fcfa0_0, v0x17fd220_0, v0x17fd180_0, v0x17fd0e0_0, v0x17fd040_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17b2910;
T_9 ;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17b2910;
T_10 ;
    %wait E_0x17b10f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17fd2c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fd2c0_0, 4, 32;
    %load/vec4 v0x17fd400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fd2c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17fd2c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fd2c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17fd220_0;
    %load/vec4 v0x17fd220_0;
    %load/vec4 v0x17fd180_0;
    %xor;
    %load/vec4 v0x17fd220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fd2c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fd2c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17fd0e0_0;
    %load/vec4 v0x17fd0e0_0;
    %load/vec4 v0x17fd040_0;
    %xor;
    %load/vec4 v0x17fd0e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fd2c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17fd2c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17fd2c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/ece241_2013_q2/iter1/response1/top_module.sv";
