//This is a code snippet showcasing a for loop in Verilog

module for_loop_example (
	input clk, //clock input
	input rst, //reset input
	output reg [7:0] counter //output counter value
);

reg [7:0] i; //register to store index value

always @(posedge clk) begin
	if (rst) //reset the counter if rst is asserted
		counter <= 0;
	else begin //else continue with the for loop
		for (i = 0; i < 8; i = i + 1) begin //loop from 0 to 7 with increment of 1
			counter <= i; //assign the current index value to the counter output
		end
	end
end

endmodule