Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun 20 14:51:55 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      6 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             257 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |                               Enable Signal                              |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                          | data_ready_W                          |                1 |              1 |
|  clk_IBUF_BUFG | SKINNY_128_DUT/FSM_sequential_current_state_reg[1]_CE_cooolgate_en_sig_1 | data_ready_W                          |                1 |              1 |
|  clk_IBUF_BUFG |                                                                          | SKINNY_128_DUT/INST_LFSR/lfsr_rst     |                2 |              6 |
|  clk_IBUF_BUFG |                                                                          | rst_IBUF                              |                3 |              6 |
|  clk_IBUF_BUFG | SKINNY_128_DUT/INST_IS_REG/regs_ce                                       | SKINNY_128_DUT/INST_IS_REG/Q_reg[0]_0 |               63 |            256 |
+----------------+--------------------------------------------------------------------------+---------------------------------------+------------------+----------------+


