Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0cd8a1be44e34c19942e76ff80616918 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot asynch_dffs_tb_behav xil_defaultlib.asynch_dffs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sources_1/new/asynch_dffs.v" Line 1. Module asynch_dffs doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sources_1/new/asynch_dffs.v" Line 1. Module asynch_dffs doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.asynch_dffs
Compiling module xil_defaultlib.asynch_dffs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot asynch_dffs_tb_behav
