// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module algo_unpacked_region_extraction (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        link_in_0,
        link_in_1,
        link_in_2,
        link_in_3,
        link_in_4,
        link_in_5,
        link_in_6,
        link_in_7,
        link_in_8,
        link_in_9,
        link_in_10,
        link_in_11,
        ap_return
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] link_in_0;
input  [127:0] link_in_1;
input  [127:0] link_in_2;
input  [127:0] link_in_3;
input  [127:0] link_in_4;
input  [127:0] link_in_5;
input  [127:0] link_in_6;
input  [127:0] link_in_7;
input  [127:0] link_in_8;
input  [127:0] link_in_9;
input  [127:0] link_in_10;
input  [127:0] link_in_11;
output  [839:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[839:0] ap_return;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1;
wire   [9:0] trunc_ln315_82_fu_968_p4;
wire   [9:0] trunc_ln315_81_fu_958_p4;
wire   [9:0] trunc_ln315_80_fu_948_p4;
wire   [9:0] trunc_ln315_79_fu_938_p4;
wire   [9:0] trunc_ln315_78_fu_928_p4;
wire   [9:0] trunc_ln315_77_fu_918_p4;
wire   [9:0] trunc_ln315_76_fu_908_p4;
wire   [9:0] trunc_ln315_75_fu_898_p4;
wire   [9:0] trunc_ln315_74_fu_888_p4;
wire   [9:0] trunc_ln315_73_fu_878_p4;
wire   [9:0] trunc_ln315_72_fu_868_p4;
wire   [9:0] trunc_ln315_71_fu_858_p4;
wire   [9:0] trunc_ln315_70_fu_848_p4;
wire   [9:0] trunc_ln315_69_fu_838_p4;
wire   [9:0] trunc_ln315_68_fu_828_p4;
wire   [9:0] trunc_ln315_67_fu_818_p4;
wire   [9:0] trunc_ln315_66_fu_808_p4;
wire   [9:0] trunc_ln315_65_fu_798_p4;
wire   [9:0] trunc_ln315_64_fu_788_p4;
wire   [9:0] trunc_ln315_63_fu_778_p4;
wire   [9:0] trunc_ln315_62_fu_768_p4;
wire   [9:0] trunc_ln315_61_fu_758_p4;
wire   [9:0] trunc_ln315_60_fu_748_p4;
wire   [9:0] trunc_ln315_59_fu_738_p4;
wire   [9:0] trunc_ln315_58_fu_728_p4;
wire   [9:0] trunc_ln315_57_fu_718_p4;
wire   [9:0] trunc_ln315_56_fu_708_p4;
wire   [9:0] trunc_ln315_55_fu_698_p4;
wire   [9:0] trunc_ln315_54_fu_688_p4;
wire   [9:0] trunc_ln315_53_fu_678_p4;
wire   [9:0] trunc_ln315_52_fu_668_p4;
wire   [9:0] trunc_ln315_51_fu_658_p4;
wire   [9:0] trunc_ln315_50_fu_648_p4;
wire   [9:0] trunc_ln315_49_fu_638_p4;
wire   [9:0] trunc_ln315_48_fu_628_p4;
wire   [9:0] trunc_ln315_47_fu_618_p4;
wire   [9:0] trunc_ln315_46_fu_608_p4;
wire   [9:0] trunc_ln315_45_fu_598_p4;
wire   [9:0] trunc_ln315_44_fu_588_p4;
wire   [9:0] trunc_ln315_43_fu_578_p4;
wire   [9:0] trunc_ln315_42_fu_568_p4;
wire   [9:0] trunc_ln315_41_fu_558_p4;
wire   [9:0] trunc_ln315_40_fu_548_p4;
wire   [9:0] trunc_ln315_39_fu_538_p4;
wire   [9:0] trunc_ln315_38_fu_528_p4;
wire   [9:0] trunc_ln315_37_fu_518_p4;
wire   [9:0] trunc_ln315_36_fu_508_p4;
wire   [9:0] trunc_ln315_35_fu_498_p4;
wire   [9:0] trunc_ln315_34_fu_488_p4;
wire   [9:0] trunc_ln315_33_fu_478_p4;
wire   [9:0] trunc_ln315_32_fu_468_p4;
wire   [9:0] trunc_ln315_31_fu_458_p4;
wire   [9:0] trunc_ln315_30_fu_448_p4;
wire   [9:0] trunc_ln315_29_fu_438_p4;
wire   [9:0] trunc_ln315_28_fu_428_p4;
wire   [9:0] trunc_ln315_27_fu_418_p4;
wire   [9:0] trunc_ln315_26_fu_408_p4;
wire   [9:0] trunc_ln315_25_fu_398_p4;
wire   [9:0] trunc_ln315_24_fu_388_p4;
wire   [9:0] trunc_ln315_23_fu_378_p4;
wire   [9:0] trunc_ln315_22_fu_368_p4;
wire   [9:0] trunc_ln315_21_fu_358_p4;
wire   [9:0] trunc_ln315_20_fu_348_p4;
wire   [9:0] trunc_ln315_19_fu_338_p4;
wire   [9:0] trunc_ln315_18_fu_328_p4;
wire   [9:0] trunc_ln315_17_fu_318_p4;
wire   [9:0] trunc_ln315_16_fu_308_p4;
wire   [9:0] trunc_ln315_15_fu_298_p4;
wire   [9:0] trunc_ln315_14_fu_288_p4;
wire   [9:0] trunc_ln315_13_fu_278_p4;
wire   [9:0] trunc_ln315_12_fu_268_p4;
wire   [9:0] trunc_ln315_11_fu_258_p4;
wire   [9:0] trunc_ln315_10_fu_248_p4;
wire   [9:0] trunc_ln315_s_fu_238_p4;
wire   [9:0] trunc_ln315_9_fu_228_p4;
wire   [9:0] trunc_ln315_8_fu_218_p4;
wire   [9:0] trunc_ln315_7_fu_208_p4;
wire   [9:0] trunc_ln315_6_fu_198_p4;
wire   [9:0] trunc_ln315_5_fu_188_p4;
wire   [9:0] trunc_ln315_4_fu_178_p4;
wire   [9:0] trunc_ln315_3_fu_168_p4;
wire   [9:0] trunc_ln315_2_fu_158_p4;
wire   [9:0] trunc_ln315_1_fu_148_p4;
wire   [9:0] trunc_ln_fu_138_p4;
wire   [839:0] et_calo_ad_0_cast_fu_978_p85;
reg   [839:0] ap_return_preg;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_return_preg = 840'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 840'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_return_preg <= et_calo_ad_0_cast_fu_978_p85;
        end
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_return = et_calo_ad_0_cast_fu_978_p85;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign et_calo_ad_0_cast_fu_978_p85 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln315_82_fu_968_p4}, {trunc_ln315_81_fu_958_p4}}, {trunc_ln315_80_fu_948_p4}}, {trunc_ln315_79_fu_938_p4}}, {trunc_ln315_78_fu_928_p4}}, {trunc_ln315_77_fu_918_p4}}, {trunc_ln315_76_fu_908_p4}}, {trunc_ln315_75_fu_898_p4}}, {trunc_ln315_74_fu_888_p4}}, {trunc_ln315_73_fu_878_p4}}, {trunc_ln315_72_fu_868_p4}}, {trunc_ln315_71_fu_858_p4}}, {trunc_ln315_70_fu_848_p4}}, {trunc_ln315_69_fu_838_p4}}, {trunc_ln315_68_fu_828_p4}}, {trunc_ln315_67_fu_818_p4}}, {trunc_ln315_66_fu_808_p4}}, {trunc_ln315_65_fu_798_p4}}, {trunc_ln315_64_fu_788_p4}}, {trunc_ln315_63_fu_778_p4}}, {trunc_ln315_62_fu_768_p4}}, {trunc_ln315_61_fu_758_p4}}, {trunc_ln315_60_fu_748_p4}}, {trunc_ln315_59_fu_738_p4}}, {trunc_ln315_58_fu_728_p4}}, {trunc_ln315_57_fu_718_p4}}, {trunc_ln315_56_fu_708_p4}}, {trunc_ln315_55_fu_698_p4}}, {trunc_ln315_54_fu_688_p4}}, {trunc_ln315_53_fu_678_p4}}, {trunc_ln315_52_fu_668_p4}}, {trunc_ln315_51_fu_658_p4}}, {trunc_ln315_50_fu_648_p4}}, {trunc_ln315_49_fu_638_p4}}, {trunc_ln315_48_fu_628_p4}}, {trunc_ln315_47_fu_618_p4}}, {trunc_ln315_46_fu_608_p4}}, {trunc_ln315_45_fu_598_p4}}, {trunc_ln315_44_fu_588_p4}}, {trunc_ln315_43_fu_578_p4}}, {trunc_ln315_42_fu_568_p4}}, {trunc_ln315_41_fu_558_p4}}, {trunc_ln315_40_fu_548_p4}}, {trunc_ln315_39_fu_538_p4}}, {trunc_ln315_38_fu_528_p4}}, {trunc_ln315_37_fu_518_p4}}, {trunc_ln315_36_fu_508_p4}}, {trunc_ln315_35_fu_498_p4}}, {trunc_ln315_34_fu_488_p4}}, {trunc_ln315_33_fu_478_p4}}, {trunc_ln315_32_fu_468_p4}}, {trunc_ln315_31_fu_458_p4}}, {trunc_ln315_30_fu_448_p4}}, {trunc_ln315_29_fu_438_p4}}, {trunc_ln315_28_fu_428_p4}}, {trunc_ln315_27_fu_418_p4}}, {trunc_ln315_26_fu_408_p4}}, {trunc_ln315_25_fu_398_p4}}, {trunc_ln315_24_fu_388_p4}}, {trunc_ln315_23_fu_378_p4}}, {trunc_ln315_22_fu_368_p4}}, {trunc_ln315_21_fu_358_p4}}, {trunc_ln315_20_fu_348_p4}}, {trunc_ln315_19_fu_338_p4}}, {trunc_ln315_18_fu_328_p4}}, {trunc_ln315_17_fu_318_p4}}, {trunc_ln315_16_fu_308_p4}}, {trunc_ln315_15_fu_298_p4}}, {trunc_ln315_14_fu_288_p4}}, {trunc_ln315_13_fu_278_p4}}, {trunc_ln315_12_fu_268_p4}}, {trunc_ln315_11_fu_258_p4}}, {trunc_ln315_10_fu_248_p4}}, {trunc_ln315_s_fu_238_p4}}, {trunc_ln315_9_fu_228_p4}}, {trunc_ln315_8_fu_218_p4}}, {trunc_ln315_7_fu_208_p4}}, {trunc_ln315_6_fu_198_p4}}, {trunc_ln315_5_fu_188_p4}}, {trunc_ln315_4_fu_178_p4}}, {trunc_ln315_3_fu_168_p4}}, {trunc_ln315_2_fu_158_p4}}, {trunc_ln315_1_fu_148_p4}}, {trunc_ln_fu_138_p4}};

assign trunc_ln315_10_fu_248_p4 = {{link_in_1[81:72]}};

assign trunc_ln315_11_fu_258_p4 = {{link_in_1[97:88]}};

assign trunc_ln315_12_fu_268_p4 = {{link_in_1[113:104]}};

assign trunc_ln315_13_fu_278_p4 = {{link_in_2[17:8]}};

assign trunc_ln315_14_fu_288_p4 = {{link_in_2[33:24]}};

assign trunc_ln315_15_fu_298_p4 = {{link_in_2[49:40]}};

assign trunc_ln315_16_fu_308_p4 = {{link_in_2[65:56]}};

assign trunc_ln315_17_fu_318_p4 = {{link_in_2[81:72]}};

assign trunc_ln315_18_fu_328_p4 = {{link_in_2[97:88]}};

assign trunc_ln315_19_fu_338_p4 = {{link_in_2[113:104]}};

assign trunc_ln315_1_fu_148_p4 = {{link_in_0[33:24]}};

assign trunc_ln315_20_fu_348_p4 = {{link_in_3[17:8]}};

assign trunc_ln315_21_fu_358_p4 = {{link_in_3[33:24]}};

assign trunc_ln315_22_fu_368_p4 = {{link_in_3[49:40]}};

assign trunc_ln315_23_fu_378_p4 = {{link_in_3[65:56]}};

assign trunc_ln315_24_fu_388_p4 = {{link_in_3[81:72]}};

assign trunc_ln315_25_fu_398_p4 = {{link_in_3[97:88]}};

assign trunc_ln315_26_fu_408_p4 = {{link_in_3[113:104]}};

assign trunc_ln315_27_fu_418_p4 = {{link_in_4[17:8]}};

assign trunc_ln315_28_fu_428_p4 = {{link_in_4[33:24]}};

assign trunc_ln315_29_fu_438_p4 = {{link_in_4[49:40]}};

assign trunc_ln315_2_fu_158_p4 = {{link_in_0[49:40]}};

assign trunc_ln315_30_fu_448_p4 = {{link_in_4[65:56]}};

assign trunc_ln315_31_fu_458_p4 = {{link_in_4[81:72]}};

assign trunc_ln315_32_fu_468_p4 = {{link_in_4[97:88]}};

assign trunc_ln315_33_fu_478_p4 = {{link_in_4[113:104]}};

assign trunc_ln315_34_fu_488_p4 = {{link_in_5[17:8]}};

assign trunc_ln315_35_fu_498_p4 = {{link_in_5[33:24]}};

assign trunc_ln315_36_fu_508_p4 = {{link_in_5[49:40]}};

assign trunc_ln315_37_fu_518_p4 = {{link_in_5[65:56]}};

assign trunc_ln315_38_fu_528_p4 = {{link_in_5[81:72]}};

assign trunc_ln315_39_fu_538_p4 = {{link_in_5[97:88]}};

assign trunc_ln315_3_fu_168_p4 = {{link_in_0[65:56]}};

assign trunc_ln315_40_fu_548_p4 = {{link_in_5[113:104]}};

assign trunc_ln315_41_fu_558_p4 = {{link_in_6[17:8]}};

assign trunc_ln315_42_fu_568_p4 = {{link_in_6[33:24]}};

assign trunc_ln315_43_fu_578_p4 = {{link_in_6[49:40]}};

assign trunc_ln315_44_fu_588_p4 = {{link_in_6[65:56]}};

assign trunc_ln315_45_fu_598_p4 = {{link_in_6[81:72]}};

assign trunc_ln315_46_fu_608_p4 = {{link_in_6[97:88]}};

assign trunc_ln315_47_fu_618_p4 = {{link_in_6[113:104]}};

assign trunc_ln315_48_fu_628_p4 = {{link_in_7[17:8]}};

assign trunc_ln315_49_fu_638_p4 = {{link_in_7[33:24]}};

assign trunc_ln315_4_fu_178_p4 = {{link_in_0[81:72]}};

assign trunc_ln315_50_fu_648_p4 = {{link_in_7[49:40]}};

assign trunc_ln315_51_fu_658_p4 = {{link_in_7[65:56]}};

assign trunc_ln315_52_fu_668_p4 = {{link_in_7[81:72]}};

assign trunc_ln315_53_fu_678_p4 = {{link_in_7[97:88]}};

assign trunc_ln315_54_fu_688_p4 = {{link_in_7[113:104]}};

assign trunc_ln315_55_fu_698_p4 = {{link_in_8[17:8]}};

assign trunc_ln315_56_fu_708_p4 = {{link_in_8[33:24]}};

assign trunc_ln315_57_fu_718_p4 = {{link_in_8[49:40]}};

assign trunc_ln315_58_fu_728_p4 = {{link_in_8[65:56]}};

assign trunc_ln315_59_fu_738_p4 = {{link_in_8[81:72]}};

assign trunc_ln315_5_fu_188_p4 = {{link_in_0[97:88]}};

assign trunc_ln315_60_fu_748_p4 = {{link_in_8[97:88]}};

assign trunc_ln315_61_fu_758_p4 = {{link_in_8[113:104]}};

assign trunc_ln315_62_fu_768_p4 = {{link_in_9[17:8]}};

assign trunc_ln315_63_fu_778_p4 = {{link_in_9[33:24]}};

assign trunc_ln315_64_fu_788_p4 = {{link_in_9[49:40]}};

assign trunc_ln315_65_fu_798_p4 = {{link_in_9[65:56]}};

assign trunc_ln315_66_fu_808_p4 = {{link_in_9[81:72]}};

assign trunc_ln315_67_fu_818_p4 = {{link_in_9[97:88]}};

assign trunc_ln315_68_fu_828_p4 = {{link_in_9[113:104]}};

assign trunc_ln315_69_fu_838_p4 = {{link_in_10[17:8]}};

assign trunc_ln315_6_fu_198_p4 = {{link_in_0[113:104]}};

assign trunc_ln315_70_fu_848_p4 = {{link_in_10[33:24]}};

assign trunc_ln315_71_fu_858_p4 = {{link_in_10[49:40]}};

assign trunc_ln315_72_fu_868_p4 = {{link_in_10[65:56]}};

assign trunc_ln315_73_fu_878_p4 = {{link_in_10[81:72]}};

assign trunc_ln315_74_fu_888_p4 = {{link_in_10[97:88]}};

assign trunc_ln315_75_fu_898_p4 = {{link_in_10[113:104]}};

assign trunc_ln315_76_fu_908_p4 = {{link_in_11[17:8]}};

assign trunc_ln315_77_fu_918_p4 = {{link_in_11[33:24]}};

assign trunc_ln315_78_fu_928_p4 = {{link_in_11[49:40]}};

assign trunc_ln315_79_fu_938_p4 = {{link_in_11[65:56]}};

assign trunc_ln315_7_fu_208_p4 = {{link_in_1[17:8]}};

assign trunc_ln315_80_fu_948_p4 = {{link_in_11[81:72]}};

assign trunc_ln315_81_fu_958_p4 = {{link_in_11[97:88]}};

assign trunc_ln315_82_fu_968_p4 = {{link_in_11[113:104]}};

assign trunc_ln315_8_fu_218_p4 = {{link_in_1[33:24]}};

assign trunc_ln315_9_fu_228_p4 = {{link_in_1[49:40]}};

assign trunc_ln315_s_fu_238_p4 = {{link_in_1[65:56]}};

assign trunc_ln_fu_138_p4 = {{link_in_0[17:8]}};

endmodule //algo_unpacked_region_extraction
