<stg><name>store_bias</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="4" to="5">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="5" to="6">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="6" to="7">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="7" to="8">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="8" to="9">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="9" to="8">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %bias_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %bias_offset)

]]></Node>
<StgValue><ssdm name="bias_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="30">
<![CDATA[
:2  %sext = zext i30 %bias_offset_read to i64

]]></Node>
<StgValue><ssdm name="sext"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %bias_addr = getelementptr float* %bias, i64 %sext

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 6)

]]></Node>
<StgValue><ssdm name="bias_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 6)

]]></Node>
<StgValue><ssdm name="bias_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 6)

]]></Node>
<StgValue><ssdm name="bias_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 6)

]]></Node>
<StgValue><ssdm name="bias_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="17" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 6)

]]></Node>
<StgValue><ssdm name="bias_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="18" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 6)

]]></Node>
<StgValue><ssdm name="bias_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="19" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %bias, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 6, [10 x i8]* @p_str8, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %bias_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bias_addr, i32 6)

]]></Node>
<StgValue><ssdm name="bias_addr_rd_req"/></StgValue>
</operation>

<operation id="21" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="22" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_4, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="24" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_4 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="26" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %bias_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bias_addr)

]]></Node>
<StgValue><ssdm name="bias_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="29" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %bias_oc_addr = getelementptr [6 x float]* %bias_oc, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_oc_addr"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store float %bias_addr_read, float* %bias_oc_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
