{"Source Block": ["hdl/library/axi_dmac/request_arb.v@262:272@HdlIdDef", "wire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@264:274", "\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@263:273", "wire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\n"], ["hdl/library/axi_dmac/request_arb.v@267:277", "wire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\nwire response_dest_valid;\nwire response_dest_ready = 1'b1;\nwire [1:0] response_dest_resp;\nwire response_dest_resp_eot;\n\nwire                                 src_bl_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@261:271", "reg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n\n"], ["hdl/library/axi_dmac/request_arb.v@233:243", "wire [ID_WIDTH-1:0] dest_data_response_id;\nwire [ID_WIDTH-1:0] dest_response_id;\n\nwire dest_valid;\nwire dest_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_data;\nwire dest_last;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [DMA_DATA_WIDTH_DEST-1:0] dest_fifo_data;\nwire dest_fifo_last;\n"], ["hdl/library/axi_dmac/request_arb.v@257:267", "wire [1:0] src_response_resp;\n*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\n"], ["hdl/library/axi_dmac/request_arb.v@260:270", "wire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire src_fifo_last;\n"], ["hdl/library/axi_dmac/request_arb.v@258:268", "*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire src_last;\nwire src_fifo_valid;\n"]], "Diff Content": {"Delete": [], "Add": [[267, "wire src_partial_burst;\n"]]}}