Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 14 17:20:03 2022
| Host         : dsoukup-ThinkPad running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   445 |
|    Minimum number of control sets                        |   445 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1169 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   445 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |    66 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |    16 |
| >= 16              |   203 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2401 |          725 |
| No           | No                    | Yes                    |             120 |           45 |
| No           | Yes                   | No                     |            1251 |          461 |
| Yes          | No                    | No                     |            1695 |          489 |
| Yes          | No                    | Yes                    |              85 |           19 |
| Yes          | Yes                   | No                     |            5159 |         1625 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                               Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/rbState_reg[2]_0                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SyncAsyncSettled/aReset0                                                                                                                                                                         |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SyncAsyncSettled/oSyncStages[0]_i_1__3_n_0                                                                                                                                                       |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                         |                                                                                                                                                                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                1 |              1 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/Q[0]                                                                                                                                                                                                                |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/vRst                                                                                                                                                                                                                          |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                             |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncEnable/AR[0]                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/AR[0]                                                                                                                                                                                            |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/Q[0]                                                                                                                                                                                                                |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/AR[0]                                                                                                                                                                                            |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/rst_clk_wiz_0_50M/U0/peripheral_reset[0]                                                                                                                                                                                                                           |                1 |              2 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/DVIClocking_0/U0/SyncLockedOut/SyncAsyncx/CLR                                                                                                                                                                                                                      |                1 |              2 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset                                                                                                                                                                                                         |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                            |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg_n_0                                                                                                                                                                                                 |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                                               |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                            |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/GenNoMMCM.cBUFR_Rst_reg_n_0                                                                                                                                                                                               |                1 |              2 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncAsyncTready/YesAXILITE.vRst_n_reg                                                                                                                                                                                         |                1 |              2 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                           |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                         |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                        |                2 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                             |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                2 |              3 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/SyncAsyncLocked/AS[0]                                                                                                                                                                                                     |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                               | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState[3]_i_1_n_0                                                                                                                                                                     | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                              |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                     |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[1]                                                                                                                                                               |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                                  | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                              |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                       |                3 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                 |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                1 |              4 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/rst_vid_clk_dyn/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                1 |              4 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA[4]_i_1_n_0                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                        |                3 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                              |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                           | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                                      |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                3 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                4 |              5 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0                                                                                                                                                                       | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                       | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out3                      | system_i/MIPI_D_PHY_RX_0/U0/sel                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/SS[0]                                                                                                                                                                                                       |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int                                                                                                                                                                     | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |                3 |              5 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int                                                                                                                                                                     | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |                2 |              5 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA[4]_i_2_n_0                                                                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                2 |              5 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iRdA0_0                                                                                                                                                                     | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                             |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                4 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                3 |              6 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/rst_vid_clk_dyn/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | system_i/rst_vid_clk_dyn/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                             | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                           | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/rst_clk_wiz_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | system_i/rst_clk_wiz_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                  |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sErrSyndrome                                                                                                                                                                                     |                                                                                                                                                                                                                                                                             |                4 |              6 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                      |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                3 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                               |                3 |              7 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_TC_TOP/reset                                                                                                                                                                                                                                              |                2 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                           |                1 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                     | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                    |                1 |              7 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                 |                                                                                                                                                                                                                                                                             |                3 |              7 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                |                2 |              7 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                1 |              7 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |                3 |              7 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              7 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[15]_i_1_n_0                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[23]_i_1_n_0                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[31]_i_1_n_0                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[7]_i_1_n_0                                                                                                                                                                               | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                       | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                        | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                      | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                3 |              8 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][2]                                                                                                                                                           | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][1]                                                                                                                                                           | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][3]                                                                                                                                                           | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbState_reg[0][0]                                                                                                                                                           | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_4[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                           |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                              | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                 |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                             |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                 | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[15]_i_1_n_0                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                              |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                          |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[31]_i_1_n_0                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[7]_i_1_n_0                                                                                                                                                                               | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_2[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_3[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                             |                3 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                              | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg[23]_i_1_n_0                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                      |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |              9 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                 |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                         |                                                                                                                                                                                                                                                                             |                2 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                2 |              9 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                             |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out3                      | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/E[0]                                                                                                                                                                                                   | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncEnable/SS[0]                                                                                                                                                                                                                 |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/AXI_GammaCorrection_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                       |                4 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                3 |              9 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataOut80                                                                                                                                                                                       |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                3 |              9 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataOut80                                                                                                                                                                                       |                3 |              9 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_1/U0/sLineBufferReadDataBuf_0                                                                                                                                                                                                        | system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                                                                       |                3 |             10 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                       |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                 |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/rst_vid_clk_dyn/U0/peripheral_reset[0]                                                                                                                                                                                                                             |                7 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                           |                                                                                                                                                                                                                                                                             |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                                                                       |                7 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                      |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                6 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                4 |             11 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_1/U0/sel                                                                                                                                                                                                                             | system_i/AXI_BayerToRGB_1/U0/clear                                                                                                                                                                                                                                          |                3 |             11 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                6 |             12 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                             |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                             |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                6 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                    |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                             |                5 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             12 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                               | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                             |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                          |                2 |             12 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                            |                4 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                4 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                  |                6 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             13 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/SyncReset/SyncAsyncx/rbRst                                                                                                                                                                                                    |                8 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |             13 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                             |                4 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |             13 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             13 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |             13 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             14 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                             |                2 |             14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                6 |             14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                   |                4 |             14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                               |                4 |             14 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                  | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                   |                4 |             14 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             14 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                     |                6 |             14 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/clear                                                                                                                                                                                                                                 |                4 |             15 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                   |                5 |             15 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             15 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             15 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                                                |                3 |             15 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/Filter.sOut_reg_3                                                                                                                                                          |                4 |             15 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/Filter.sOut_reg_3                                                                                                                                                          |                4 |             15 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    |                                                                                                                                                                                                                                                                             |                2 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                       | system_i/video_dynclk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                      |                5 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                2 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                             |                3 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sHeaderOut_reg[5]_0                                                                                                                                                                              | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                 |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                 | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                5 |             16 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                               | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                5 |             17 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |               11 |             18 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                             |                4 |             18 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                            |                                                                                                                                                                                                                                                                             |                3 |             19 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                             |                4 |             20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                             |                3 |             20 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                5 |             21 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                6 |             21 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             21 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                      |                9 |             21 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                        |                                                                                                                                                                                                                                                                             |                9 |             21 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                          | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                5 |             21 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                        |                                                                                                                                                                                                                                                                             |               10 |             21 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                         |                6 |             21 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                7 |             21 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/FSM_onehot_sState_reg[3]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                             |                7 |             22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg[0]                                                        |                5 |             22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                          |                4 |             22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                              | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                5 |             22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                6 |             22 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                6 |             22 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                             |                4 |             23 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                             | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                6 |             23 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                            | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                6 |             23 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                           |                                                                                                                                                                                                                                                                             |                6 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               11 |             24 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                       |                                                                                                                                                                                                                                                                             |                6 |             24 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                       |                                                                                                                                                                                                                                                                             |                5 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                      | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                7 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                    | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                7 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               11 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                   | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                    | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                9 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |               10 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               13 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                    | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                8 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                   | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                8 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             24 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[2].StoredGammaCoefsInst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                             |               23 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               13 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                9 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                8 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                9 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                9 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             24 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               16 |             25 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             26 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               13 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             26 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                            |                                                                                                                                                                                                                                                                             |               13 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                8 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                9 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               10 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                8 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |                9 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                     | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             26 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                          | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               12 |             26 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               14 |             27 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_1/U0/sel                                                                                                                                                                                                                             | system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[8]_i_1_n_0                                                                                                                                                                                                                       |                9 |             27 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                       |                                                                                                                                                                                                                                                                             |                7 |             27 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                      |                                                                                                                                                                                                                                                                             |                8 |             28 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                              |               11 |             29 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                7 |             29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                              |               10 |             29 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/sDataIn[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |                5 |             30 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                 | system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                9 |             31 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                       | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             31 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               14 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               16 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               13 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               16 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               18 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               16 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               14 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               17 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               18 |             32 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbEnInt                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               15 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               18 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               14 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               12 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               15 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               15 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               13 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                         |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        |                                                                                                                                                                                                                                                                             |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    |                                                                                                                                                                                                                                                                             |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/slv_reg_rden                                                                                                                                                                                         | system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |               12 |             32 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                     |               15 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/slv_reg_rden                                                                                                                                                                                         | system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_awready_i_1_n_0                                                                                                                                                                                                 |                8 |             32 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                             |               13 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               19 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              |                                                                                                                                                                                                                                                                             |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               12 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          |                                                                                                                                                                                                                                                                             |               12 |             32 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                            | system_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               14 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               13 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                6 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               17 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               11 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               10 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                            | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |                8 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                6 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                9 |             32 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                              | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                     |               18 |             32 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               10 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |               11 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                            | system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                7 |             33 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                             |                8 |             33 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                             |                9 |             34 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                          |                                                                                                                                                                                                                                                                             |               15 |             34 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |               15 |             35 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                6 |             35 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                             |                7 |             35 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              | system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst                                                                                                                                                                                        |               13 |             35 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                      |                8 |             36 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |               12 |             36 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                             |                5 |             37 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                  |                                                                                                                                                                                                                                                                             |                6 |             37 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               15 |             37 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                                                             |                7 |             37 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                             |                                                                                                                                                                                                                                                                             |               19 |             37 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |               13 |             38 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                    |               15 |             38 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                         |                                                                                                                                                                                                                                                                             |               16 |             38 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                     | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |               10 |             38 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               10 |             38 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                6 |             38 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                             |                5 |             39 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |                8 |             40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                             |                5 |             40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncMReset/SyncAsyncx/oSyncStages_reg[1]_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                             |               10 |             40 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                6 |             41 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                     |                7 |             42 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                |               10 |             42 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                6 |             43 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                             |                9 |             47 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                             |                8 |             47 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                       |                                                                                                                                                                                                                                                                             |               12 |             48 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                     |                                                                                                                                                                                                                                                                             |               10 |             48 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                             |               11 |             48 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                             |               12 |             48 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                             | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            |                9 |             48 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                      | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |                8 |             48 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                          | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |               11 |             50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                             |                7 |             50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                            | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |                8 |             50 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                             |                7 |             50 |
|  system_i/clk_wiz_0/inst/clk_out3                      |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |               20 |             53 |
|  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK | system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                      |                                                                                                                                                                                                                                                                             |                7 |             56 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               21 |             59 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |               19 |             59 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               18 |             59 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               27 |             63 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          |                                                                                                                                                                                                                                                                             |               18 |             64 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              |                                                                                                                                                                                                                                                                             |               11 |             64 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               24 |             78 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               16 |             78 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                            |                                                                                                                                                                                                                                                                             |               30 |             98 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               51 |            103 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                         |                                                                                                                                                                                                                                                                             |               22 |            109 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/AXI_BayerToRGB_1/U0/sel                                                                                                                                                                                                                             | system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0                                                                                                                                                                                                                       |               40 |            118 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                   |               29 |            141 |
|  system_i/clk_wiz_0/inst/clk_out2                      | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                            | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               27 |            141 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              | system_i/vtg/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                          |               32 |            145 |
|  system_i/clk_wiz_0/inst/clk_out1                      | system_i/video_dynclk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                             |               61 |            153 |
|  system_i/DVIClocking_0/U0/PixelClk                    | system_i/vtg/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                  | system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                        |               39 |            173 |
|  system_i/clk_wiz_0/inst/clk_out1                      |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |              167 |            539 |
|  system_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |              202 |            606 |
|  system_i/DVIClocking_0/U0/PixelClk                    |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                             |              324 |           1175 |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


