<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Supply Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a01506.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Supply Controller</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00163.html">Supc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="a00163.html" title="Supc hardware registers. ">Supc</a> hardware registers.  <a href="a00163.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91d6cc3df1041f228dd5a7f6efa9a7a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga91d6cc3df1041f228dd5a7f6efa9a7a0">SUPC_CR_VROFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Voltage Regulator Off <br /></td></tr>
<tr class="separator:ga91d6cc3df1041f228dd5a7f6efa9a7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988066d0598337ffb5042ef2aadc05ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga988066d0598337ffb5042ef2aadc05ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga988066d0598337ffb5042ef2aadc05ae">SUPC_CR_VROFF_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga988066d0598337ffb5042ef2aadc05ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) no effect. <br /></td></tr>
<tr class="separator:ga988066d0598337ffb5042ef2aadc05ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189ba44b468276136fa168b9eaea192e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga189ba44b468276136fa168b9eaea192e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga189ba44b468276136fa168b9eaea192e">SUPC_CR_VROFF_STOP_VREG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga189ba44b468276136fa168b9eaea192e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) if KEY is correct, asserts vddcore_nreset and stops the voltage regulator. <br /></td></tr>
<tr class="separator:ga189ba44b468276136fa168b9eaea192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ab50e404b9df177bc47d9af0b54dee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61ab50e404b9df177bc47d9af0b54dee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga61ab50e404b9df177bc47d9af0b54dee">SUPC_CR_XTALSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga61ab50e404b9df177bc47d9af0b54dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Crystal Oscillator Select <br /></td></tr>
<tr class="separator:ga61ab50e404b9df177bc47d9af0b54dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b141e3e7021aee6d0ffa7428d754af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7b141e3e7021aee6d0ffa7428d754af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab7b141e3e7021aee6d0ffa7428d754af">SUPC_CR_XTALSEL_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gab7b141e3e7021aee6d0ffa7428d754af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) no effect. <br /></td></tr>
<tr class="separator:gab7b141e3e7021aee6d0ffa7428d754af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2fdec6729f95cbd512ef7a635ccf55f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa2fdec6729f95cbd512ef7a635ccf55f">SUPC_CR_XTALSEL_CRYSTAL_SEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) if KEY is correct, switches the slow clock on the crystal oscillator output. <br /></td></tr>
<tr class="separator:gaa2fdec6729f95cbd512ef7a635ccf55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d942edaa48fccc264dcab1b437a979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44d942edaa48fccc264dcab1b437a979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_CR_KEY_Pos</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga44d942edaa48fccc264dcab1b437a979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f5e7c4a620a59d7ac626f870b74755"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15f5e7c4a620a59d7ac626f870b74755"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_CR_KEY_Pos)</td></tr>
<tr class="memdesc:ga15f5e7c4a620a59d7ac626f870b74755"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_CR) Password <br /></td></tr>
<tr class="separator:ga15f5e7c4a620a59d7ac626f870b74755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d5ce3a726d392f40fd8aa90d67f9b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56d5ce3a726d392f40fd8aa90d67f9b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_CR_KEY</b>(value)&#160;&#160;&#160;((<a class="el" href="a01705.html#ga15f5e7c4a620a59d7ac626f870b74755">SUPC_CR_KEY_Msk</a> &amp; ((value) &lt;&lt; SUPC_CR_KEY_Pos)))</td></tr>
<tr class="separator:ga56d5ce3a726d392f40fd8aa90d67f9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf16d8d02bbdd0054b5cb1503756263"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdf16d8d02bbdd0054b5cb1503756263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_SMMR_SMTH_Pos</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafdf16d8d02bbdd0054b5cb1503756263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1744aeb462c30febddee1337c5412eea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1744aeb462c30febddee1337c5412eea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1744aeb462c30febddee1337c5412eea">SUPC_SMMR_SMTH_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos)</td></tr>
<tr class="memdesc:ga1744aeb462c30febddee1337c5412eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Threshold <br /></td></tr>
<tr class="separator:ga1744aeb462c30febddee1337c5412eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b55c1b46504fe5fec21714244d7583"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95b55c1b46504fe5fec21714244d7583"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga95b55c1b46504fe5fec21714244d7583">SUPC_SMMR_SMTH_1_9V</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga95b55c1b46504fe5fec21714244d7583"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 1.9 V <br /></td></tr>
<tr class="separator:ga95b55c1b46504fe5fec21714244d7583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7be3e62f20f4ccedd7421bb7a757fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb7be3e62f20f4ccedd7421bb7a757fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafb7be3e62f20f4ccedd7421bb7a757fc">SUPC_SMMR_SMTH_2_0V</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafb7be3e62f20f4ccedd7421bb7a757fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.0 V <br /></td></tr>
<tr class="separator:gafb7be3e62f20f4ccedd7421bb7a757fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf51ab07393dd2b43d34d747a271c2cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf51ab07393dd2b43d34d747a271c2cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gabf51ab07393dd2b43d34d747a271c2cc">SUPC_SMMR_SMTH_2_1V</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gabf51ab07393dd2b43d34d747a271c2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.1 V <br /></td></tr>
<tr class="separator:gabf51ab07393dd2b43d34d747a271c2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3039df7982cb08c774065eeea2339f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3039df7982cb08c774065eeea2339f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa3039df7982cb08c774065eeea2339f8">SUPC_SMMR_SMTH_2_2V</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa3039df7982cb08c774065eeea2339f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.2 V <br /></td></tr>
<tr class="separator:gaa3039df7982cb08c774065eeea2339f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7491c7a9e159bc089c40313376d04a78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7491c7a9e159bc089c40313376d04a78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga7491c7a9e159bc089c40313376d04a78">SUPC_SMMR_SMTH_2_3V</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7491c7a9e159bc089c40313376d04a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.3 V <br /></td></tr>
<tr class="separator:ga7491c7a9e159bc089c40313376d04a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e5ee53666d487670bb3ac174a71407"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59e5ee53666d487670bb3ac174a71407"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga59e5ee53666d487670bb3ac174a71407">SUPC_SMMR_SMTH_2_4V</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga59e5ee53666d487670bb3ac174a71407"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.4 V <br /></td></tr>
<tr class="separator:ga59e5ee53666d487670bb3ac174a71407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ffe6f4a2242e253846dd206ee1b530"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41ffe6f4a2242e253846dd206ee1b530"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga41ffe6f4a2242e253846dd206ee1b530">SUPC_SMMR_SMTH_2_5V</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga41ffe6f4a2242e253846dd206ee1b530"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.5 V <br /></td></tr>
<tr class="separator:ga41ffe6f4a2242e253846dd206ee1b530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1a89f84266d619e6eb384ac0594d62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c1a89f84266d619e6eb384ac0594d62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1c1a89f84266d619e6eb384ac0594d62">SUPC_SMMR_SMTH_2_6V</a>&#160;&#160;&#160;(0x7u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1c1a89f84266d619e6eb384ac0594d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.6 V <br /></td></tr>
<tr class="separator:ga1c1a89f84266d619e6eb384ac0594d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcc85a055b2229cb3617484062442f71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcc85a055b2229cb3617484062442f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafcc85a055b2229cb3617484062442f71">SUPC_SMMR_SMTH_2_7V</a>&#160;&#160;&#160;(0x8u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafcc85a055b2229cb3617484062442f71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.7 V <br /></td></tr>
<tr class="separator:gafcc85a055b2229cb3617484062442f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171ff2328309faa12d674541bf774fa1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga171ff2328309faa12d674541bf774fa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga171ff2328309faa12d674541bf774fa1">SUPC_SMMR_SMTH_2_8V</a>&#160;&#160;&#160;(0x9u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga171ff2328309faa12d674541bf774fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.8 V <br /></td></tr>
<tr class="separator:ga171ff2328309faa12d674541bf774fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dddc25a457f09e7027196a268ac3cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3dddc25a457f09e7027196a268ac3cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa3dddc25a457f09e7027196a268ac3cf">SUPC_SMMR_SMTH_2_9V</a>&#160;&#160;&#160;(0xAu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa3dddc25a457f09e7027196a268ac3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 2.9 V <br /></td></tr>
<tr class="separator:gaa3dddc25a457f09e7027196a268ac3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735d296c246131ba205ccd9bae3cb24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9735d296c246131ba205ccd9bae3cb24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9735d296c246131ba205ccd9bae3cb24">SUPC_SMMR_SMTH_3_0V</a>&#160;&#160;&#160;(0xBu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9735d296c246131ba205ccd9bae3cb24"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 3.0 V <br /></td></tr>
<tr class="separator:ga9735d296c246131ba205ccd9bae3cb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ba6ff5fd1ea40c72f3ece917cc6828"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3ba6ff5fd1ea40c72f3ece917cc6828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa3ba6ff5fd1ea40c72f3ece917cc6828">SUPC_SMMR_SMTH_3_1V</a>&#160;&#160;&#160;(0xCu &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa3ba6ff5fd1ea40c72f3ece917cc6828"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 3.1 V <br /></td></tr>
<tr class="separator:gaa3ba6ff5fd1ea40c72f3ece917cc6828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47554da01b3bd7d016a132948640c327"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47554da01b3bd7d016a132948640c327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga47554da01b3bd7d016a132948640c327">SUPC_SMMR_SMTH_3_2V</a>&#160;&#160;&#160;(0xDu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga47554da01b3bd7d016a132948640c327"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 3.2 V <br /></td></tr>
<tr class="separator:ga47554da01b3bd7d016a132948640c327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1d2a7ac22d4acce67fc390bf3abff1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a1d2a7ac22d4acce67fc390bf3abff1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga7a1d2a7ac22d4acce67fc390bf3abff1">SUPC_SMMR_SMTH_3_3V</a>&#160;&#160;&#160;(0xEu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7a1d2a7ac22d4acce67fc390bf3abff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 3.3 V <br /></td></tr>
<tr class="separator:ga7a1d2a7ac22d4acce67fc390bf3abff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96130a737094cde394c228f622820749"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96130a737094cde394c228f622820749"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga96130a737094cde394c228f622820749">SUPC_SMMR_SMTH_3_4V</a>&#160;&#160;&#160;(0xFu &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga96130a737094cde394c228f622820749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) 3.4 V <br /></td></tr>
<tr class="separator:ga96130a737094cde394c228f622820749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c85fe12e03bf8e2e510b5c97a8de7d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_SMMR_SMSMPL_Pos</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga1c85fe12e03bf8e2e510b5c97a8de7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be0396f5a00090a757d0d84739bddac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9be0396f5a00090a757d0d84739bddac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9be0396f5a00090a757d0d84739bddac">SUPC_SMMR_SMSMPL_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos)</td></tr>
<tr class="memdesc:ga9be0396f5a00090a757d0d84739bddac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Sampling Period <br /></td></tr>
<tr class="separator:ga9be0396f5a00090a757d0d84739bddac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402b0024eb008ce42cf763c86195437"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5402b0024eb008ce42cf763c86195437"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5402b0024eb008ce42cf763c86195437">SUPC_SMMR_SMSMPL_SMD</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5402b0024eb008ce42cf763c86195437"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor disabled <br /></td></tr>
<tr class="separator:ga5402b0024eb008ce42cf763c86195437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad979303ad767b0f9c79c1c3c4ff9941a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gad979303ad767b0f9c79c1c3c4ff9941a">SUPC_SMMR_SMSMPL_CSM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Continuous Supply Monitor <br /></td></tr>
<tr class="separator:gad979303ad767b0f9c79c1c3c4ff9941a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec61f383003750bc3eb06a0e10587af1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec61f383003750bc3eb06a0e10587af1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaec61f383003750bc3eb06a0e10587af1">SUPC_SMMR_SMSMPL_32SLCK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaec61f383003750bc3eb06a0e10587af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods <br /></td></tr>
<tr class="separator:gaec61f383003750bc3eb06a0e10587af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfd8e4abaa80bdc210d0eb19eae2299e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gacfd8e4abaa80bdc210d0eb19eae2299e">SUPC_SMMR_SMSMPL_256SLCK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods <br /></td></tr>
<tr class="separator:gacfd8e4abaa80bdc210d0eb19eae2299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5649b21d98718c8c5a3a109c9634d1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf5649b21d98718c8c5a3a109c9634d1f">SUPC_SMMR_SMSMPL_2048SLCK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods <br /></td></tr>
<tr class="separator:gaf5649b21d98718c8c5a3a109c9634d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf6f151d4e1023a292d5217b615c3d8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaaf6f151d4e1023a292d5217b615c3d8e">SUPC_SMMR_SMRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Reset Enable <br /></td></tr>
<tr class="separator:gaaf6f151d4e1023a292d5217b615c3d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1624fb2f9e29de8d06fb58a44479ae9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac1624fb2f9e29de8d06fb58a44479ae9">SUPC_SMMR_SMRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) the core reset signal "vddcore_nreset" is not affected when a supply monitor detection occurs. <br /></td></tr>
<tr class="separator:gac1624fb2f9e29de8d06fb58a44479ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2017da6ebba59be73537b7968e90f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a2017da6ebba59be73537b7968e90f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga6a2017da6ebba59be73537b7968e90f8">SUPC_SMMR_SMRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga6a2017da6ebba59be73537b7968e90f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) the core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs. <br /></td></tr>
<tr class="separator:ga6a2017da6ebba59be73537b7968e90f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf68ab926d55134b498d050c9d06998"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacf68ab926d55134b498d050c9d06998"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaacf68ab926d55134b498d050c9d06998">SUPC_SMMR_SMIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaacf68ab926d55134b498d050c9d06998"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) Supply Monitor Interrupt Enable <br /></td></tr>
<tr class="separator:gaacf68ab926d55134b498d050c9d06998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb6adb230e5922b53341b0988386859"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cb6adb230e5922b53341b0988386859"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1cb6adb230e5922b53341b0988386859">SUPC_SMMR_SMIEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga1cb6adb230e5922b53341b0988386859"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) the SUPC interrupt signal is not affected when a supply monitor detection occurs. <br /></td></tr>
<tr class="separator:ga1cb6adb230e5922b53341b0988386859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b14a12ff28fbcb142b372204b5b974"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54b14a12ff28fbcb142b372204b5b974"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga54b14a12ff28fbcb142b372204b5b974">SUPC_SMMR_SMIEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga54b14a12ff28fbcb142b372204b5b974"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SMMR) the SUPC interrupt signal is asserted when a supply monitor detection occurs. <br /></td></tr>
<tr class="separator:ga54b14a12ff28fbcb142b372204b5b974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67664342e1fce1b895978fd503843f17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67664342e1fce1b895978fd503843f17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga67664342e1fce1b895978fd503843f17">SUPC_MR_BODRSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga67664342e1fce1b895978fd503843f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Reset Enable <br /></td></tr>
<tr class="separator:ga67664342e1fce1b895978fd503843f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e352a0404edfe9921372e2bcba4a265"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e352a0404edfe9921372e2bcba4a265"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1e352a0404edfe9921372e2bcba4a265">SUPC_MR_BODRSTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga1e352a0404edfe9921372e2bcba4a265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) the core reset signal "vddcore_nreset" is not affected when a brownout detection occurs. <br /></td></tr>
<tr class="separator:ga1e352a0404edfe9921372e2bcba4a265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8f017eeb0fd106f0500ea8b2f02cd96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac8f017eeb0fd106f0500ea8b2f02cd96">SUPC_MR_BODRSTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) the core reset signal, vddcore_nreset is asserted when a brownout detection occurs. <br /></td></tr>
<tr class="separator:gac8f017eeb0fd106f0500ea8b2f02cd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdd12b025fab88307ea6d9d48233916"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cdd12b025fab88307ea6d9d48233916"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2cdd12b025fab88307ea6d9d48233916">SUPC_MR_BODDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga2cdd12b025fab88307ea6d9d48233916"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Brownout Detector Disable <br /></td></tr>
<tr class="separator:ga2cdd12b025fab88307ea6d9d48233916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe059d07add915227eebac02a018768"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fe059d07add915227eebac02a018768"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9fe059d07add915227eebac02a018768">SUPC_MR_BODDIS_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga9fe059d07add915227eebac02a018768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) the core brownout detector is enabled. <br /></td></tr>
<tr class="separator:ga9fe059d07add915227eebac02a018768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga566b9091bc31e3ea332ab9f2c6d472dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga566b9091bc31e3ea332ab9f2c6d472dd">SUPC_MR_BODDIS_DISABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) the core brownout detector is disabled. <br /></td></tr>
<tr class="separator:ga566b9091bc31e3ea332ab9f2c6d472dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3571d6c19af32022438c59c56ef53822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3571d6c19af32022438c59c56ef53822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3571d6c19af32022438c59c56ef53822">SUPC_MR_ONREG</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga3571d6c19af32022438c59c56ef53822"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Voltage Regulator enable <br /></td></tr>
<tr class="separator:ga3571d6c19af32022438c59c56ef53822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cade990bb4ed96df13187825727d5ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cade990bb4ed96df13187825727d5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3cade990bb4ed96df13187825727d5ab">SUPC_MR_ONREG_ONREG_UNUSED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga3cade990bb4ed96df13187825727d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Voltage Regulator is not used <br /></td></tr>
<tr class="separator:ga3cade990bb4ed96df13187825727d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68dafe0d92e18d780448dd9a67fbffd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68dafe0d92e18d780448dd9a67fbffd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga68dafe0d92e18d780448dd9a67fbffd2">SUPC_MR_ONREG_ONREG_USED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga68dafe0d92e18d780448dd9a67fbffd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Voltage Regulator is used <br /></td></tr>
<tr class="separator:ga68dafe0d92e18d780448dd9a67fbffd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ec4d7611027716c6fc8c0cc88d4d58c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1ec4d7611027716c6fc8c0cc88d4d58c">SUPC_MR_OSCBYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Oscillator Bypass <br /></td></tr>
<tr class="separator:ga1ec4d7611027716c6fc8c0cc88d4d58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c7dae798dd290723882d2a4239503e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82c7dae798dd290723882d2a4239503e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga82c7dae798dd290723882d2a4239503e">SUPC_MR_OSCBYPASS_NO_EFFECT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga82c7dae798dd290723882d2a4239503e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) no effect. Clock selection depends on XTALSEL value. <br /></td></tr>
<tr class="separator:ga82c7dae798dd290723882d2a4239503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160f8faab25e1c990c821fde0d11751d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga160f8faab25e1c990c821fde0d11751d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga160f8faab25e1c990c821fde0d11751d">SUPC_MR_OSCBYPASS_BYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga160f8faab25e1c990c821fde0d11751d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) the 32-KHz XTAL oscillator is selected and is put in bypass mode. <br /></td></tr>
<tr class="separator:ga160f8faab25e1c990c821fde0d11751d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb72192fe9adabcac5150052966b613"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2eb72192fe9adabcac5150052966b613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_MR_KEY_Pos</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2eb72192fe9adabcac5150052966b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd65bbb5d401352f6e48ba1c3d0d3cb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gabd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; SUPC_MR_KEY_Pos)</td></tr>
<tr class="memdesc:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_MR) Password Key <br /></td></tr>
<tr class="separator:gabd65bbb5d401352f6e48ba1c3d0d3cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08bf71aa7361f43c54247e96dc01e21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac08bf71aa7361f43c54247e96dc01e21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_MR_KEY</b>(value)&#160;&#160;&#160;((<a class="el" href="a01705.html#gabd65bbb5d401352f6e48ba1c3d0d3cb2">SUPC_MR_KEY_Msk</a> &amp; ((value) &lt;&lt; SUPC_MR_KEY_Pos)))</td></tr>
<tr class="separator:gac08bf71aa7361f43c54247e96dc01e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3672dcfd2531a33d0a7dc6388e662f34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3672dcfd2531a33d0a7dc6388e662f34">SUPC_WUMR_SMEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Supply Monitor Wake Up Enable <br /></td></tr>
<tr class="separator:ga3672dcfd2531a33d0a7dc6388e662f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cab8565015e65dd347006f06f086666"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cab8565015e65dd347006f06f086666"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9cab8565015e65dd347006f06f086666">SUPC_WUMR_SMEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9cab8565015e65dd347006f06f086666"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the supply monitor detection has no wake up effect. <br /></td></tr>
<tr class="separator:ga9cab8565015e65dd347006f06f086666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764721eab8574029a45eadd6a6991f0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga764721eab8574029a45eadd6a6991f0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga764721eab8574029a45eadd6a6991f0e">SUPC_WUMR_SMEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga764721eab8574029a45eadd6a6991f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the supply monitor detection forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga764721eab8574029a45eadd6a6991f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eb80cbf34ca0e828379ba008caba92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07eb80cbf34ca0e828379ba008caba92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga07eb80cbf34ca0e828379ba008caba92">SUPC_WUMR_RTTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga07eb80cbf34ca0e828379ba008caba92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real Time Timer Wake Up Enable <br /></td></tr>
<tr class="separator:ga07eb80cbf34ca0e828379ba008caba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacf321d99e7498e4757a9fe2297c143"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaacf321d99e7498e4757a9fe2297c143"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaaacf321d99e7498e4757a9fe2297c143">SUPC_WUMR_RTTEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaaacf321d99e7498e4757a9fe2297c143"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the RTT alarm signal has no wake up effect. <br /></td></tr>
<tr class="separator:gaaacf321d99e7498e4757a9fe2297c143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0c079da9deeffb4abb01b3eb9eb1901"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab0c079da9deeffb4abb01b3eb9eb1901">SUPC_WUMR_RTTEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the RTT alarm signal forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gab0c079da9deeffb4abb01b3eb9eb1901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2724a30af5f28bebc44ac059eeef14c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2724a30af5f28bebc44ac059eeef14c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2724a30af5f28bebc44ac059eeef14c7">SUPC_WUMR_RTCEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2724a30af5f28bebc44ac059eeef14c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Real Time Clock Wake Up Enable <br /></td></tr>
<tr class="separator:ga2724a30af5f28bebc44ac059eeef14c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764b45374cb2472a59ece1e5f7d6fbe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga764b45374cb2472a59ece1e5f7d6fbe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga764b45374cb2472a59ece1e5f7d6fbe3">SUPC_WUMR_RTCEN_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga764b45374cb2472a59ece1e5f7d6fbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the RTC alarm signal has no wake up effect. <br /></td></tr>
<tr class="separator:ga764b45374cb2472a59ece1e5f7d6fbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2348bcbaaa99cd83a4be737fcc00a9b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2348bcbaaa99cd83a4be737fcc00a9b8">SUPC_WUMR_RTCEN_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the RTC alarm signal forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga2348bcbaaa99cd83a4be737fcc00a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00bbb63516ef5fcaf26993743289fc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac00bbb63516ef5fcaf26993743289fc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac00bbb63516ef5fcaf26993743289fc5">SUPC_WUMR_LPDBCEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac00bbb63516ef5fcaf26993743289fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low power Debouncer ENable WKUP0 <br /></td></tr>
<tr class="separator:gac00bbb63516ef5fcaf26993743289fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8baf62cef771c3b65b1f844cd65e53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f8baf62cef771c3b65b1f844cd65e53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3f8baf62cef771c3b65b1f844cd65e53">SUPC_WUMR_LPDBCEN0_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga3f8baf62cef771c3b65b1f844cd65e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the WKUP0 input pin is not connected with low power debouncer. <br /></td></tr>
<tr class="separator:ga3f8baf62cef771c3b65b1f844cd65e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b0f43302c61f2f784bdcfa08c74230"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0b0f43302c61f2f784bdcfa08c74230"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf0b0f43302c61f2f784bdcfa08c74230">SUPC_WUMR_LPDBCEN0_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaf0b0f43302c61f2f784bdcfa08c74230"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the WKUP0 input pin is connected with low power debouncer and can force a core wake up. <br /></td></tr>
<tr class="separator:gaf0b0f43302c61f2f784bdcfa08c74230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8afe831e016423c0f39074a0798ab6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b8afe831e016423c0f39074a0798ab6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5b8afe831e016423c0f39074a0798ab6">SUPC_WUMR_LPDBCEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga5b8afe831e016423c0f39074a0798ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low power Debouncer ENable WKUP1 <br /></td></tr>
<tr class="separator:ga5b8afe831e016423c0f39074a0798ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d02682496ad9f69b14a7acffc6944cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d02682496ad9f69b14a7acffc6944cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga6d02682496ad9f69b14a7acffc6944cc">SUPC_WUMR_LPDBCEN1_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6d02682496ad9f69b14a7acffc6944cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the WKUP1input pin is not connected with low power debouncer. <br /></td></tr>
<tr class="separator:ga6d02682496ad9f69b14a7acffc6944cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642bcab184e69eb97b01e23e98ad4466"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga642bcab184e69eb97b01e23e98ad4466"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga642bcab184e69eb97b01e23e98ad4466">SUPC_WUMR_LPDBCEN1_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga642bcab184e69eb97b01e23e98ad4466"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) the WKUP1 input pin is connected with low power debouncer and can force a core wake up. <br /></td></tr>
<tr class="separator:ga642bcab184e69eb97b01e23e98ad4466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d53e47f942e008e2c5a4bceff1cffc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8d53e47f942e008e2c5a4bceff1cffc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa8d53e47f942e008e2c5a4bceff1cffc">SUPC_WUMR_LPDBCCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa8d53e47f942e008e2c5a4bceff1cffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low power Debouncer Clear <br /></td></tr>
<tr class="separator:gaa8d53e47f942e008e2c5a4bceff1cffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ef22821efc2e49e286560bd610aa05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70ef22821efc2e49e286560bd610aa05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga70ef22821efc2e49e286560bd610aa05">SUPC_WUMR_LPDBCCLR_NOT_ENABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga70ef22821efc2e49e286560bd610aa05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) a low power debounce event does not create an immediate clear on first half GPBR registers. <br /></td></tr>
<tr class="separator:ga70ef22821efc2e49e286560bd610aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d89e22b49125d3de8f9427ff1e7b83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35d89e22b49125d3de8f9427ff1e7b83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga35d89e22b49125d3de8f9427ff1e7b83">SUPC_WUMR_LPDBCCLR_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga35d89e22b49125d3de8f9427ff1e7b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) a low power debounce event on WKUP0 or WKUP1 generates an immediate clear on first half GPBR registers. <br /></td></tr>
<tr class="separator:ga35d89e22b49125d3de8f9427ff1e7b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceabb49fe84f12c2248951c72a2c89e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceabb49fe84f12c2248951c72a2c89e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_WUMR_WKUPDBC_Pos</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaceabb49fe84f12c2248951c72a2c89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37cb073c1203b1d56cc5fc5dab1cd396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga37cb073c1203b1d56cc5fc5dab1cd396">SUPC_WUMR_WKUPDBC_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)</td></tr>
<tr class="memdesc:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Wake Up Inputs Debouncer Period <br /></td></tr>
<tr class="separator:ga37cb073c1203b1d56cc5fc5dab1cd396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84237507d9727d36dbe0f2edab302100"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84237507d9727d36dbe0f2edab302100"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga84237507d9727d36dbe0f2edab302100">SUPC_WUMR_WKUPDBC_IMMEDIATE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga84237507d9727d36dbe0f2edab302100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. <br /></td></tr>
<tr class="separator:ga84237507d9727d36dbe0f2edab302100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcbdd86e31c8077587f98717fa7fcebe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcbdd86e31c8077587f98717fa7fcebe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gadcbdd86e31c8077587f98717fa7fcebe">SUPC_WUMR_WKUPDBC_3_SCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gadcbdd86e31c8077587f98717fa7fcebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods <br /></td></tr>
<tr class="separator:gadcbdd86e31c8077587f98717fa7fcebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77472245e75a7fe00c47c176ee84bd3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77472245e75a7fe00c47c176ee84bd3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga77472245e75a7fe00c47c176ee84bd3f">SUPC_WUMR_WKUPDBC_32_SCLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga77472245e75a7fe00c47c176ee84bd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods <br /></td></tr>
<tr class="separator:ga77472245e75a7fe00c47c176ee84bd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61c34ab745363dd0536f0f562c890b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa61c34ab745363dd0536f0f562c890b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa61c34ab745363dd0536f0f562c890b2">SUPC_WUMR_WKUPDBC_512_SCLK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaa61c34ab745363dd0536f0f562c890b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods <br /></td></tr>
<tr class="separator:gaa61c34ab745363dd0536f0f562c890b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec14f557affa834b8b1143f934bb20e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ec14f557affa834b8b1143f934bb20e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga4ec14f557affa834b8b1143f934bb20e">SUPC_WUMR_WKUPDBC_4096_SCLK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4ec14f557affa834b8b1143f934bb20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods <br /></td></tr>
<tr class="separator:ga4ec14f557affa834b8b1143f934bb20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a70e5096b53148cf7c95ee5bb05970"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7a70e5096b53148cf7c95ee5bb05970"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gad7a70e5096b53148cf7c95ee5bb05970">SUPC_WUMR_WKUPDBC_32768_SCLK</a>&#160;&#160;&#160;(0x5u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad7a70e5096b53148cf7c95ee5bb05970"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods <br /></td></tr>
<tr class="separator:gad7a70e5096b53148cf7c95ee5bb05970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef533e94e4383901f5905ea5ea1083b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef533e94e4383901f5905ea5ea1083b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SUPC_WUMR_LPDBC_Pos</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaef533e94e4383901f5905ea5ea1083b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca344d1a4a50f5bc88749709a4a37031"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca344d1a4a50f5bc88749709a4a37031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaca344d1a4a50f5bc88749709a4a37031">SUPC_WUMR_LPDBC_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; SUPC_WUMR_LPDBC_Pos)</td></tr>
<tr class="memdesc:gaca344d1a4a50f5bc88749709a4a37031"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Low Power DeBounCer Period <br /></td></tr>
<tr class="separator:gaca344d1a4a50f5bc88749709a4a37031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9fb376ca8c42f6757fc259f1de9f4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b9fb376ca8c42f6757fc259f1de9f4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9b9fb376ca8c42f6757fc259f1de9f4c">SUPC_WUMR_LPDBC_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga9b9fb376ca8c42f6757fc259f1de9f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) Disable the low power debouncer. <br /></td></tr>
<tr class="separator:ga9b9fb376ca8c42f6757fc259f1de9f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e77283f8cd299ba8236bd9794004ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0e77283f8cd299ba8236bd9794004ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf0e77283f8cd299ba8236bd9794004ce">SUPC_WUMR_LPDBC_2_RTCOUT0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaf0e77283f8cd299ba8236bd9794004ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in its active state for at least 2 RTCOUT0 periods <br /></td></tr>
<tr class="separator:gaf0e77283f8cd299ba8236bd9794004ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a50270095c2626059cc238b638d6d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8a50270095c2626059cc238b638d6d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae8a50270095c2626059cc238b638d6d7">SUPC_WUMR_LPDBC_3_RTCOUT0</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gae8a50270095c2626059cc238b638d6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in its active state for at least 3 RTCOUT0 periods <br /></td></tr>
<tr class="separator:gae8a50270095c2626059cc238b638d6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bb47d8685728b999688a25750bb3e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67bb47d8685728b999688a25750bb3e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga67bb47d8685728b999688a25750bb3e5">SUPC_WUMR_LPDBC_4_RTCOUT0</a>&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga67bb47d8685728b999688a25750bb3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in its active state for at least 4 RTCOUT0 periods <br /></td></tr>
<tr class="separator:ga67bb47d8685728b999688a25750bb3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee871e0d6942da40df3391689b9f45a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee871e0d6942da40df3391689b9f45a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaee871e0d6942da40df3391689b9f45a9">SUPC_WUMR_LPDBC_5_RTCOUT0</a>&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaee871e0d6942da40df3391689b9f45a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in its active state for at least 5 RTCOUT0 periods <br /></td></tr>
<tr class="separator:gaee871e0d6942da40df3391689b9f45a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799bc554b660e36094006e792986c2d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga799bc554b660e36094006e792986c2d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga799bc554b660e36094006e792986c2d9">SUPC_WUMR_LPDBC_6_RTCOUT0</a>&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga799bc554b660e36094006e792986c2d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in its active state for at least 6 RTCOUT0 periods <br /></td></tr>
<tr class="separator:ga799bc554b660e36094006e792986c2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e200630caf76d9294e5fba3dd69828e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e200630caf76d9294e5fba3dd69828e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga4e200630caf76d9294e5fba3dd69828e">SUPC_WUMR_LPDBC_7_RTCOUT0</a>&#160;&#160;&#160;(0x6u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga4e200630caf76d9294e5fba3dd69828e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in its active state for at least 7 RTCOUT0 periods <br /></td></tr>
<tr class="separator:ga4e200630caf76d9294e5fba3dd69828e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a92b5cc09733e095170ea230746d409"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a92b5cc09733e095170ea230746d409"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga0a92b5cc09733e095170ea230746d409">SUPC_WUMR_LPDBC_8_RTCOUT0</a>&#160;&#160;&#160;(0x7u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga0a92b5cc09733e095170ea230746d409"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUMR) WKUP0/1 in its active state for at least 8 RTCOUT0 periods <br /></td></tr>
<tr class="separator:ga0a92b5cc09733e095170ea230746d409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f98555dcae38a3e67fa3d22dc807e58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga0f98555dcae38a3e67fa3d22dc807e58">SUPC_WUIR_WKUPEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 0 <br /></td></tr>
<tr class="separator:ga0f98555dcae38a3e67fa3d22dc807e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb10f521acac731214911d9acf132fa4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb10f521acac731214911d9acf132fa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafb10f521acac731214911d9acf132fa4">SUPC_WUIR_WKUPEN0_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafb10f521acac731214911d9acf132fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:gafb10f521acac731214911d9acf132fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29494668f688dc2a92c0ec14d067a113"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29494668f688dc2a92c0ec14d067a113"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga29494668f688dc2a92c0ec14d067a113">SUPC_WUIR_WKUPEN0_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga29494668f688dc2a92c0ec14d067a113"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga29494668f688dc2a92c0ec14d067a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c5efdb246028d01dffdc5c29d4107f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44c5efdb246028d01dffdc5c29d4107f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga44c5efdb246028d01dffdc5c29d4107f">SUPC_WUIR_WKUPEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga44c5efdb246028d01dffdc5c29d4107f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 1 <br /></td></tr>
<tr class="separator:ga44c5efdb246028d01dffdc5c29d4107f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97698e2d6597ef8d0961b11eece74fd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97698e2d6597ef8d0961b11eece74fd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga97698e2d6597ef8d0961b11eece74fd6">SUPC_WUIR_WKUPEN1_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga97698e2d6597ef8d0961b11eece74fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga97698e2d6597ef8d0961b11eece74fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127c62c37d34f31ddcbe566a5522fdba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga127c62c37d34f31ddcbe566a5522fdba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga127c62c37d34f31ddcbe566a5522fdba">SUPC_WUIR_WKUPEN1_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga127c62c37d34f31ddcbe566a5522fdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga127c62c37d34f31ddcbe566a5522fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d08cc99acc51234ac245becb3ae30e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d08cc99acc51234ac245becb3ae30e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga7d08cc99acc51234ac245becb3ae30e6">SUPC_WUIR_WKUPEN2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga7d08cc99acc51234ac245becb3ae30e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 2 <br /></td></tr>
<tr class="separator:ga7d08cc99acc51234ac245becb3ae30e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13744a78464b636f8ca0f4f74435f57b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13744a78464b636f8ca0f4f74435f57b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga13744a78464b636f8ca0f4f74435f57b">SUPC_WUIR_WKUPEN2_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga13744a78464b636f8ca0f4f74435f57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga13744a78464b636f8ca0f4f74435f57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e46ca4038735090add873a2eea7210"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1e46ca4038735090add873a2eea7210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac1e46ca4038735090add873a2eea7210">SUPC_WUIR_WKUPEN2_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gac1e46ca4038735090add873a2eea7210"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gac1e46ca4038735090add873a2eea7210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8948deb17380a026ceee6a55183183b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8948deb17380a026ceee6a55183183b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga8948deb17380a026ceee6a55183183b5">SUPC_WUIR_WKUPEN3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga8948deb17380a026ceee6a55183183b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 3 <br /></td></tr>
<tr class="separator:ga8948deb17380a026ceee6a55183183b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86cc72a689ab95b8e249925c38b0969"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa86cc72a689ab95b8e249925c38b0969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa86cc72a689ab95b8e249925c38b0969">SUPC_WUIR_WKUPEN3_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaa86cc72a689ab95b8e249925c38b0969"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:gaa86cc72a689ab95b8e249925c38b0969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f83c87b4d951d8976e32d1161b84d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9f83c87b4d951d8976e32d1161b84d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac9f83c87b4d951d8976e32d1161b84d6">SUPC_WUIR_WKUPEN3_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:gac9f83c87b4d951d8976e32d1161b84d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gac9f83c87b4d951d8976e32d1161b84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da835c1d1ee52a16123703f228ad833"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1da835c1d1ee52a16123703f228ad833"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1da835c1d1ee52a16123703f228ad833">SUPC_WUIR_WKUPEN4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1da835c1d1ee52a16123703f228ad833"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 4 <br /></td></tr>
<tr class="separator:ga1da835c1d1ee52a16123703f228ad833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc06b21912546ba27b29c959ee110f57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc06b21912546ba27b29c959ee110f57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gadc06b21912546ba27b29c959ee110f57">SUPC_WUIR_WKUPEN4_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadc06b21912546ba27b29c959ee110f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:gadc06b21912546ba27b29c959ee110f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b5cda82de91043dc04c67e21920795"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8b5cda82de91043dc04c67e21920795"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa8b5cda82de91043dc04c67e21920795">SUPC_WUIR_WKUPEN4_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa8b5cda82de91043dc04c67e21920795"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gaa8b5cda82de91043dc04c67e21920795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec8453db6f583ef877f384d13ac92ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ec8453db6f583ef877f384d13ac92ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2ec8453db6f583ef877f384d13ac92ac">SUPC_WUIR_WKUPEN5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga2ec8453db6f583ef877f384d13ac92ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 5 <br /></td></tr>
<tr class="separator:ga2ec8453db6f583ef877f384d13ac92ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf17d6a62ab8c71a02a26b97d903d092"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf17d6a62ab8c71a02a26b97d903d092"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gabf17d6a62ab8c71a02a26b97d903d092">SUPC_WUIR_WKUPEN5_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gabf17d6a62ab8c71a02a26b97d903d092"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:gabf17d6a62ab8c71a02a26b97d903d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e3625d8f8d70812ba68e48dc49b126"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87e3625d8f8d70812ba68e48dc49b126"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga87e3625d8f8d70812ba68e48dc49b126">SUPC_WUIR_WKUPEN5_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga87e3625d8f8d70812ba68e48dc49b126"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga87e3625d8f8d70812ba68e48dc49b126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a8f30eba6e6598ed00c76856618f83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81a8f30eba6e6598ed00c76856618f83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga81a8f30eba6e6598ed00c76856618f83">SUPC_WUIR_WKUPEN6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga81a8f30eba6e6598ed00c76856618f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 6 <br /></td></tr>
<tr class="separator:ga81a8f30eba6e6598ed00c76856618f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5880d08d270b2c69fb66aa1f73319632"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5880d08d270b2c69fb66aa1f73319632"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5880d08d270b2c69fb66aa1f73319632">SUPC_WUIR_WKUPEN6_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga5880d08d270b2c69fb66aa1f73319632"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga5880d08d270b2c69fb66aa1f73319632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79695ae85e9e648e005b95ef81d64239"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79695ae85e9e648e005b95ef81d64239"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga79695ae85e9e648e005b95ef81d64239">SUPC_WUIR_WKUPEN6_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga79695ae85e9e648e005b95ef81d64239"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga79695ae85e9e648e005b95ef81d64239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b89b8f213ffecd3a96c0a8b0a254a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3b89b8f213ffecd3a96c0a8b0a254a34">SUPC_WUIR_WKUPEN7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 7 <br /></td></tr>
<tr class="separator:ga3b89b8f213ffecd3a96c0a8b0a254a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea677df8b8649fe7b7b59816580158d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ea677df8b8649fe7b7b59816580158d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga0ea677df8b8649fe7b7b59816580158d">SUPC_WUIR_WKUPEN7_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga0ea677df8b8649fe7b7b59816580158d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga0ea677df8b8649fe7b7b59816580158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6368309e1045493c86c6c735fddd81f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6368309e1045493c86c6c735fddd81f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf6368309e1045493c86c6c735fddd81f">SUPC_WUIR_WKUPEN7_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaf6368309e1045493c86c6c735fddd81f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gaf6368309e1045493c86c6c735fddd81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648ffd0827c2b4633dbbefc48966aca2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga648ffd0827c2b4633dbbefc48966aca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga648ffd0827c2b4633dbbefc48966aca2">SUPC_WUIR_WKUPEN8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga648ffd0827c2b4633dbbefc48966aca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 8 <br /></td></tr>
<tr class="separator:ga648ffd0827c2b4633dbbefc48966aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacf00d51841cb6f075410b42c8bcbd0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaacf00d51841cb6f075410b42c8bcbd0e">SUPC_WUIR_WKUPEN8_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:gaacf00d51841cb6f075410b42c8bcbd0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430861d2259ae64addfd1017eb7a2cf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga430861d2259ae64addfd1017eb7a2cf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga430861d2259ae64addfd1017eb7a2cf8">SUPC_WUIR_WKUPEN8_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga430861d2259ae64addfd1017eb7a2cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga430861d2259ae64addfd1017eb7a2cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab46b524ab360e59acd791c555c6868"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeab46b524ab360e59acd791c555c6868"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaeab46b524ab360e59acd791c555c6868">SUPC_WUIR_WKUPEN9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaeab46b524ab360e59acd791c555c6868"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 9 <br /></td></tr>
<tr class="separator:gaeab46b524ab360e59acd791c555c6868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92fcef50b277cea46e6336a2638750e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac92fcef50b277cea46e6336a2638750e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac92fcef50b277cea46e6336a2638750e">SUPC_WUIR_WKUPEN9_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac92fcef50b277cea46e6336a2638750e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:gac92fcef50b277cea46e6336a2638750e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac91835efaef4b99023eeb0a079e584"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ac91835efaef4b99023eeb0a079e584"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5ac91835efaef4b99023eeb0a079e584">SUPC_WUIR_WKUPEN9_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga5ac91835efaef4b99023eeb0a079e584"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga5ac91835efaef4b99023eeb0a079e584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4da5003568c69f48d05f9ea820da19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e4da5003568c69f48d05f9ea820da19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1e4da5003568c69f48d05f9ea820da19">SUPC_WUIR_WKUPEN10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga1e4da5003568c69f48d05f9ea820da19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 10 <br /></td></tr>
<tr class="separator:ga1e4da5003568c69f48d05f9ea820da19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ffc5f4282aaf839fb53d89873c7b279"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9ffc5f4282aaf839fb53d89873c7b279">SUPC_WUIR_WKUPEN10_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga9ffc5f4282aaf839fb53d89873c7b279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16031535b0397a11664d87c240e749e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf16031535b0397a11664d87c240e749e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf16031535b0397a11664d87c240e749e">SUPC_WUIR_WKUPEN10_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaf16031535b0397a11664d87c240e749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gaf16031535b0397a11664d87c240e749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8440563701c393902400f0d63beafc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8440563701c393902400f0d63beafc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac8440563701c393902400f0d63beafc6">SUPC_WUIR_WKUPEN11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gac8440563701c393902400f0d63beafc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 11 <br /></td></tr>
<tr class="separator:gac8440563701c393902400f0d63beafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5b9d6e9f5371aae439cf46b7a5de01a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae5b9d6e9f5371aae439cf46b7a5de01a">SUPC_WUIR_WKUPEN11_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:gae5b9d6e9f5371aae439cf46b7a5de01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaea5f31231e5cf154714d8ea5a90722"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaea5f31231e5cf154714d8ea5a90722"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gacaea5f31231e5cf154714d8ea5a90722">SUPC_WUIR_WKUPEN11_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:gacaea5f31231e5cf154714d8ea5a90722"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gacaea5f31231e5cf154714d8ea5a90722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4433b3132f5df0d20d93ed2050990044"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4433b3132f5df0d20d93ed2050990044"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga4433b3132f5df0d20d93ed2050990044">SUPC_WUIR_WKUPEN12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga4433b3132f5df0d20d93ed2050990044"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 12 <br /></td></tr>
<tr class="separator:ga4433b3132f5df0d20d93ed2050990044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2557034b8056488d5047a248fa7eb007"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2557034b8056488d5047a248fa7eb007"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2557034b8056488d5047a248fa7eb007">SUPC_WUIR_WKUPEN12_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga2557034b8056488d5047a248fa7eb007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga2557034b8056488d5047a248fa7eb007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ec81c17969fdc3f080cf23b3cd1775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac1ec81c17969fdc3f080cf23b3cd1775">SUPC_WUIR_WKUPEN12_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gac1ec81c17969fdc3f080cf23b3cd1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48272b06106fbe276c91910a4841b18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad48272b06106fbe276c91910a4841b18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gad48272b06106fbe276c91910a4841b18">SUPC_WUIR_WKUPEN13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gad48272b06106fbe276c91910a4841b18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 13 <br /></td></tr>
<tr class="separator:gad48272b06106fbe276c91910a4841b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747bfcfc6efd329bcac3841d145128a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga747bfcfc6efd329bcac3841d145128a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga747bfcfc6efd329bcac3841d145128a5">SUPC_WUIR_WKUPEN13_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga747bfcfc6efd329bcac3841d145128a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga747bfcfc6efd329bcac3841d145128a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga916b8a88af54f9dcdf45b44b356a6db1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga916b8a88af54f9dcdf45b44b356a6db1">SUPC_WUIR_WKUPEN13_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga916b8a88af54f9dcdf45b44b356a6db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91f0b24658b643c116c7cc26f3aa8d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab91f0b24658b643c116c7cc26f3aa8d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab91f0b24658b643c116c7cc26f3aa8d2">SUPC_WUIR_WKUPEN14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gab91f0b24658b643c116c7cc26f3aa8d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 14 <br /></td></tr>
<tr class="separator:gab91f0b24658b643c116c7cc26f3aa8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e166d31fa345bf7b2375a116868125"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10e166d31fa345bf7b2375a116868125"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga10e166d31fa345bf7b2375a116868125">SUPC_WUIR_WKUPEN14_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga10e166d31fa345bf7b2375a116868125"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga10e166d31fa345bf7b2375a116868125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a151a21d78588367bb4c19128003768"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a151a21d78588367bb4c19128003768"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga7a151a21d78588367bb4c19128003768">SUPC_WUIR_WKUPEN14_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga7a151a21d78588367bb4c19128003768"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga7a151a21d78588367bb4c19128003768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42feb56f3a141bb03405e9f4db3a7a52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42feb56f3a141bb03405e9f4db3a7a52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga42feb56f3a141bb03405e9f4db3a7a52">SUPC_WUIR_WKUPEN15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga42feb56f3a141bb03405e9f4db3a7a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Enable 15 <br /></td></tr>
<tr class="separator:ga42feb56f3a141bb03405e9f4db3a7a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f72d26d49f1856a473364a7e9492ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00f72d26d49f1856a473364a7e9492ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga00f72d26d49f1856a473364a7e9492ec">SUPC_WUIR_WKUPEN15_DISABLE</a>&#160;&#160;&#160;(0x0u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga00f72d26d49f1856a473364a7e9492ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input has no wake up effect. <br /></td></tr>
<tr class="separator:ga00f72d26d49f1856a473364a7e9492ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b011ec43f6a1eeaacf39bca3840fc47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b011ec43f6a1eeaacf39bca3840fc47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga0b011ec43f6a1eeaacf39bca3840fc47">SUPC_WUIR_WKUPEN15_ENABLE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga0b011ec43f6a1eeaacf39bca3840fc47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga0b011ec43f6a1eeaacf39bca3840fc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586dbe4e72afcd043f76145c71791bbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga586dbe4e72afcd043f76145c71791bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga586dbe4e72afcd043f76145c71791bbb">SUPC_WUIR_WKUPT0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga586dbe4e72afcd043f76145c71791bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 0 <br /></td></tr>
<tr class="separator:ga586dbe4e72afcd043f76145c71791bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4080671ca12668cf2de29759b2e011"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4080671ca12668cf2de29759b2e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafa4080671ca12668cf2de29759b2e011">SUPC_WUIR_WKUPT0_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafa4080671ca12668cf2de29759b2e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gafa4080671ca12668cf2de29759b2e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01586a133468cc2d683a08230402d265"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01586a133468cc2d683a08230402d265"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga01586a133468cc2d683a08230402d265">SUPC_WUIR_WKUPT0_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga01586a133468cc2d683a08230402d265"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga01586a133468cc2d683a08230402d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc529a4aed07d4efb781a93e7722c73a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc529a4aed07d4efb781a93e7722c73a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafc529a4aed07d4efb781a93e7722c73a">SUPC_WUIR_WKUPT1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gafc529a4aed07d4efb781a93e7722c73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 1 <br /></td></tr>
<tr class="separator:gafc529a4aed07d4efb781a93e7722c73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ed142ebbbdcb8e3c9db3b6a95a31191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga7ed142ebbbdcb8e3c9db3b6a95a31191">SUPC_WUIR_WKUPT1_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga7ed142ebbbdcb8e3c9db3b6a95a31191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cf1c6b2e63ae9bd66d718598db1c56e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5cf1c6b2e63ae9bd66d718598db1c56e">SUPC_WUIR_WKUPT1_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga5cf1c6b2e63ae9bd66d718598db1c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d026ad31223f8d04845ef499f87545b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d026ad31223f8d04845ef499f87545b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3d026ad31223f8d04845ef499f87545b">SUPC_WUIR_WKUPT2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3d026ad31223f8d04845ef499f87545b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 2 <br /></td></tr>
<tr class="separator:ga3d026ad31223f8d04845ef499f87545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d0ae84a7c90cffca8d207c0d75f92f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3d0ae84a7c90cffca8d207c0d75f92f5">SUPC_WUIR_WKUPT2_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga3d0ae84a7c90cffca8d207c0d75f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae80d2ef65dc4ff1a6eb44b097950863d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae80d2ef65dc4ff1a6eb44b097950863d">SUPC_WUIR_WKUPT2_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gae80d2ef65dc4ff1a6eb44b097950863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3804492975b3efe3096f3533eb40b16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3804492975b3efe3096f3533eb40b16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gad3804492975b3efe3096f3533eb40b16">SUPC_WUIR_WKUPT3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gad3804492975b3efe3096f3533eb40b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 3 <br /></td></tr>
<tr class="separator:gad3804492975b3efe3096f3533eb40b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923b424615cc6c33b2345918e364d000"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga923b424615cc6c33b2345918e364d000"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga923b424615cc6c33b2345918e364d000">SUPC_WUIR_WKUPT3_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga923b424615cc6c33b2345918e364d000"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga923b424615cc6c33b2345918e364d000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170c1d3a03b4c0e3a833648c434f5002"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga170c1d3a03b4c0e3a833648c434f5002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga170c1d3a03b4c0e3a833648c434f5002">SUPC_WUIR_WKUPT3_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga170c1d3a03b4c0e3a833648c434f5002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga170c1d3a03b4c0e3a833648c434f5002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794528ac0f2495b11d03db55bb60155e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga794528ac0f2495b11d03db55bb60155e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga794528ac0f2495b11d03db55bb60155e">SUPC_WUIR_WKUPT4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga794528ac0f2495b11d03db55bb60155e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 4 <br /></td></tr>
<tr class="separator:ga794528ac0f2495b11d03db55bb60155e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab700dfe522952879726f7322f0efc0c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab700dfe522952879726f7322f0efc0c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab700dfe522952879726f7322f0efc0c6">SUPC_WUIR_WKUPT4_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gab700dfe522952879726f7322f0efc0c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gab700dfe522952879726f7322f0efc0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5c5004813b4909a2851b0f937d55f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c5c5004813b4909a2851b0f937d55f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9c5c5004813b4909a2851b0f937d55f9">SUPC_WUIR_WKUPT4_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga9c5c5004813b4909a2851b0f937d55f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga9c5c5004813b4909a2851b0f937d55f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc718730b2fc5e53faa13d924920474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cc718730b2fc5e53faa13d924920474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1cc718730b2fc5e53faa13d924920474">SUPC_WUIR_WKUPT5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga1cc718730b2fc5e53faa13d924920474"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 5 <br /></td></tr>
<tr class="separator:ga1cc718730b2fc5e53faa13d924920474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f891ab437e811cf616bb1165a301e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10f891ab437e811cf616bb1165a301e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga10f891ab437e811cf616bb1165a301e3">SUPC_WUIR_WKUPT5_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga10f891ab437e811cf616bb1165a301e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga10f891ab437e811cf616bb1165a301e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d859c58699a1ac62813b617c448829"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52d859c58699a1ac62813b617c448829"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga52d859c58699a1ac62813b617c448829">SUPC_WUIR_WKUPT5_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga52d859c58699a1ac62813b617c448829"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga52d859c58699a1ac62813b617c448829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4194e5cebbf16b507b5c81cd96a6363b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga4194e5cebbf16b507b5c81cd96a6363b">SUPC_WUIR_WKUPT6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 6 <br /></td></tr>
<tr class="separator:ga4194e5cebbf16b507b5c81cd96a6363b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c79de64f96622ddd761193574454d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0c79de64f96622ddd761193574454d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac0c79de64f96622ddd761193574454d4">SUPC_WUIR_WKUPT6_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gac0c79de64f96622ddd761193574454d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gac0c79de64f96622ddd761193574454d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41a00c081e28d96c4cdab15f81a6e92d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga41a00c081e28d96c4cdab15f81a6e92d">SUPC_WUIR_WKUPT6_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga41a00c081e28d96c4cdab15f81a6e92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6906afa371355c0acb8dd98dc9349e17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6906afa371355c0acb8dd98dc9349e17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga6906afa371355c0acb8dd98dc9349e17">SUPC_WUIR_WKUPT7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga6906afa371355c0acb8dd98dc9349e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 7 <br /></td></tr>
<tr class="separator:ga6906afa371355c0acb8dd98dc9349e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2265fb4acb26acd0e3c557e6ffe288f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2265fb4acb26acd0e3c557e6ffe288f2">SUPC_WUIR_WKUPT7_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga2265fb4acb26acd0e3c557e6ffe288f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5c7982fa084d39bc739a9c463dd1bd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf5c7982fa084d39bc739a9c463dd1bd9">SUPC_WUIR_WKUPT7_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gaf5c7982fa084d39bc739a9c463dd1bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6972f45798fdcf46c882bb214a1660"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e6972f45798fdcf46c882bb214a1660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1e6972f45798fdcf46c882bb214a1660">SUPC_WUIR_WKUPT8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga1e6972f45798fdcf46c882bb214a1660"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 8 <br /></td></tr>
<tr class="separator:ga1e6972f45798fdcf46c882bb214a1660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e1e8dabe3b7bfa654c3d714b538792d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga6e1e8dabe3b7bfa654c3d714b538792d">SUPC_WUIR_WKUPT8_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga6e1e8dabe3b7bfa654c3d714b538792d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1134073ab12c53c5f34fd17fe21a79b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1134073ab12c53c5f34fd17fe21a79b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab1134073ab12c53c5f34fd17fe21a79b">SUPC_WUIR_WKUPT8_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gab1134073ab12c53c5f34fd17fe21a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gab1134073ab12c53c5f34fd17fe21a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecda8de7a24aee7c0caddcb0ac2b553f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaecda8de7a24aee7c0caddcb0ac2b553f">SUPC_WUIR_WKUPT9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 9 <br /></td></tr>
<tr class="separator:gaecda8de7a24aee7c0caddcb0ac2b553f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea881592009d3f52b67f8747f9d3de57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea881592009d3f52b67f8747f9d3de57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaea881592009d3f52b67f8747f9d3de57">SUPC_WUIR_WKUPT9_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaea881592009d3f52b67f8747f9d3de57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gaea881592009d3f52b67f8747f9d3de57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c92ef685797caffd3d8bcdacad7169"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3c92ef685797caffd3d8bcdacad7169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab3c92ef685797caffd3d8bcdacad7169">SUPC_WUIR_WKUPT9_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gab3c92ef685797caffd3d8bcdacad7169"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gab3c92ef685797caffd3d8bcdacad7169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a30fda5d4e9cf7ef393673fb077649"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13a30fda5d4e9cf7ef393673fb077649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga13a30fda5d4e9cf7ef393673fb077649">SUPC_WUIR_WKUPT10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga13a30fda5d4e9cf7ef393673fb077649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 10 <br /></td></tr>
<tr class="separator:ga13a30fda5d4e9cf7ef393673fb077649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9467fbffb3eed98092a28ffdf21cbf8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9467fbffb3eed98092a28ffdf21cbf8c">SUPC_WUIR_WKUPT10_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga9467fbffb3eed98092a28ffdf21cbf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dd92fc7b4167dfd443a2ad52cf037b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5dd92fc7b4167dfd443a2ad52cf037b7">SUPC_WUIR_WKUPT10_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga5dd92fc7b4167dfd443a2ad52cf037b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a1a486878de76e4580a9d930b26741"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0a1a486878de76e4580a9d930b26741"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa0a1a486878de76e4580a9d930b26741">SUPC_WUIR_WKUPT11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaa0a1a486878de76e4580a9d930b26741"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 11 <br /></td></tr>
<tr class="separator:gaa0a1a486878de76e4580a9d930b26741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360e923d9a175c6fecba20145b98cc78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga360e923d9a175c6fecba20145b98cc78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga360e923d9a175c6fecba20145b98cc78">SUPC_WUIR_WKUPT11_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga360e923d9a175c6fecba20145b98cc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga360e923d9a175c6fecba20145b98cc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cfae9424c0bd86f4d02691ed4d59507"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2cfae9424c0bd86f4d02691ed4d59507">SUPC_WUIR_WKUPT11_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga2cfae9424c0bd86f4d02691ed4d59507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c17df3267c0c41ec4797100cef51d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8c17df3267c0c41ec4797100cef51d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae8c17df3267c0c41ec4797100cef51d7">SUPC_WUIR_WKUPT12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gae8c17df3267c0c41ec4797100cef51d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 12 <br /></td></tr>
<tr class="separator:gae8c17df3267c0c41ec4797100cef51d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1822ac66545503bf3fe1eb15cf8f49f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1822ac66545503bf3fe1eb15cf8f49f5">SUPC_WUIR_WKUPT12_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga1822ac66545503bf3fe1eb15cf8f49f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c51a4240d3dbe029085d4977845a94b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c51a4240d3dbe029085d4977845a94b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3c51a4240d3dbe029085d4977845a94b">SUPC_WUIR_WKUPT12_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga3c51a4240d3dbe029085d4977845a94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga3c51a4240d3dbe029085d4977845a94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">SUPC_WUIR_WKUPT13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 13 <br /></td></tr>
<tr class="separator:ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565876a5f7bf1874237ed7cdb924c56e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga565876a5f7bf1874237ed7cdb924c56e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga565876a5f7bf1874237ed7cdb924c56e">SUPC_WUIR_WKUPT13_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:ga565876a5f7bf1874237ed7cdb924c56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga565876a5f7bf1874237ed7cdb924c56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae86504154f7848e62f7e9626a37ef9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae86504154f7848e62f7e9626a37ef9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaae86504154f7848e62f7e9626a37ef9f">SUPC_WUIR_WKUPT13_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaae86504154f7848e62f7e9626a37ef9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gaae86504154f7848e62f7e9626a37ef9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec308874cb67edbe40a28fe93958289"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadec308874cb67edbe40a28fe93958289"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gadec308874cb67edbe40a28fe93958289">SUPC_WUIR_WKUPT14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gadec308874cb67edbe40a28fe93958289"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 14 <br /></td></tr>
<tr class="separator:gadec308874cb67edbe40a28fe93958289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee87dc502e7d94503c3ef53bf45ebab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ee87dc502e7d94503c3ef53bf45ebab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5ee87dc502e7d94503c3ef53bf45ebab">SUPC_WUIR_WKUPT14_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga5ee87dc502e7d94503c3ef53bf45ebab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga5ee87dc502e7d94503c3ef53bf45ebab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c031d5561d54a8c250232d4ce1103f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c031d5561d54a8c250232d4ce1103f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga0c031d5561d54a8c250232d4ce1103f2">SUPC_WUIR_WKUPT14_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga0c031d5561d54a8c250232d4ce1103f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga0c031d5561d54a8c250232d4ce1103f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5433b188640f6399858b4bc9afda174d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5433b188640f6399858b4bc9afda174d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga5433b188640f6399858b4bc9afda174d">SUPC_WUIR_WKUPT15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga5433b188640f6399858b4bc9afda174d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) Wake Up Input Type 15 <br /></td></tr>
<tr class="separator:ga5433b188640f6399858b4bc9afda174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec665f9088d53495ecb0f007fece3cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeec665f9088d53495ecb0f007fece3cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaeec665f9088d53495ecb0f007fece3cf">SUPC_WUIR_WKUPT15_LOW</a>&#160;&#160;&#160;(0x0u &lt;&lt; 31)</td></tr>
<tr class="memdesc:gaeec665f9088d53495ecb0f007fece3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:gaeec665f9088d53495ecb0f007fece3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6495509aaf23f232eb9b75fd597d51e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6495509aaf23f232eb9b75fd597d51e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga6495509aaf23f232eb9b75fd597d51e4">SUPC_WUIR_WKUPT15_HIGH</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga6495509aaf23f232eb9b75fd597d51e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_WUIR) a high levelfor a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake up of the core power supply. <br /></td></tr>
<tr class="separator:ga6495509aaf23f232eb9b75fd597d51e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac16a71c6dc2309fe3aa16c2c4d5ae264"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac16a71c6dc2309fe3aa16c2c4d5ae264">SUPC_SR_WKUPS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Wake Up Status <br /></td></tr>
<tr class="separator:gac16a71c6dc2309fe3aa16c2c4d5ae264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0745fe651da5f156721ff006623dce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec0745fe651da5f156721ff006623dce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaec0745fe651da5f156721ff006623dce">SUPC_SR_WKUPS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaec0745fe651da5f156721ff006623dce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) no wake up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gaec0745fe651da5f156721ff006623dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665c5d05d1f26b9610621e19c586c70c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga665c5d05d1f26b9610621e19c586c70c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga665c5d05d1f26b9610621e19c586c70c">SUPC_SR_WKUPS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga665c5d05d1f26b9610621e19c586c70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) at least one wake up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:ga665c5d05d1f26b9610621e19c586c70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c164754e1f40d103b7345bdbc0e772"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00c164754e1f40d103b7345bdbc0e772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga00c164754e1f40d103b7345bdbc0e772">SUPC_SR_SMWS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga00c164754e1f40d103b7345bdbc0e772"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Detection Wake Up Status <br /></td></tr>
<tr class="separator:ga00c164754e1f40d103b7345bdbc0e772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee2b13704083b16e6286167fd53d727"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafee2b13704083b16e6286167fd53d727"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafee2b13704083b16e6286167fd53d727">SUPC_SR_SMWS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gafee2b13704083b16e6286167fd53d727"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) no wake up due to a supply monitor detection has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gafee2b13704083b16e6286167fd53d727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa327ad4514f9ded5c314a6d6b52f8bcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa327ad4514f9ded5c314a6d6b52f8bcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa327ad4514f9ded5c314a6d6b52f8bcc">SUPC_SR_SMWS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa327ad4514f9ded5c314a6d6b52f8bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) at least one wake up due to a supply monitor detection has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gaa327ad4514f9ded5c314a6d6b52f8bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">SUPC_SR_BODRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Brownout Detector Reset Status <br /></td></tr>
<tr class="separator:ga3c409d9ac5f96fbf9f6d1b8cf6643c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640c5de34d13f48f26d92b539a32f3b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga640c5de34d13f48f26d92b539a32f3b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga640c5de34d13f48f26d92b539a32f3b1">SUPC_SR_BODRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga640c5de34d13f48f26d92b539a32f3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) no core brownout rising edge event has been detected since the last read of the SUPC_SR. <br /></td></tr>
<tr class="separator:ga640c5de34d13f48f26d92b539a32f3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3116cdf97768c5b49a87912f8ffa318c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3116cdf97768c5b49a87912f8ffa318c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3116cdf97768c5b49a87912f8ffa318c">SUPC_SR_BODRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3116cdf97768c5b49a87912f8ffa318c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) at least one brownout output rising edge event has been detected since the last read of the SUPC_SR. <br /></td></tr>
<tr class="separator:ga3116cdf97768c5b49a87912f8ffa318c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae48ab1a7fffb981efefdca372d3d7fcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae48ab1a7fffb981efefdca372d3d7fcb">SUPC_SR_SMRSTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Reset Status <br /></td></tr>
<tr class="separator:gae48ab1a7fffb981efefdca372d3d7fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ebf02ead35de24fa472195a6b73144"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22ebf02ead35de24fa472195a6b73144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga22ebf02ead35de24fa472195a6b73144">SUPC_SR_SMRSTS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga22ebf02ead35de24fa472195a6b73144"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) no supply monitor detection has generated a core reset since the last read of the SUPC_SR. <br /></td></tr>
<tr class="separator:ga22ebf02ead35de24fa472195a6b73144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00b6e76fa436337daf3eda2a40dc4f36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga00b6e76fa436337daf3eda2a40dc4f36">SUPC_SR_SMRSTS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) at least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. <br /></td></tr>
<tr class="separator:ga00b6e76fa436337daf3eda2a40dc4f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b740f64b912d2a15b75edeb79f76c65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b740f64b912d2a15b75edeb79f76c65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga0b740f64b912d2a15b75edeb79f76c65">SUPC_SR_SMS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga0b740f64b912d2a15b75edeb79f76c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Status <br /></td></tr>
<tr class="separator:ga0b740f64b912d2a15b75edeb79f76c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd3383eb45bf512d4907af2a76adbf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacdd3383eb45bf512d4907af2a76adbf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gacdd3383eb45bf512d4907af2a76adbf3">SUPC_SR_SMS_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gacdd3383eb45bf512d4907af2a76adbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) no supply monitor detection since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gacdd3383eb45bf512d4907af2a76adbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55b5e0a82b518f322239fffef4c80b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae55b5e0a82b518f322239fffef4c80b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae55b5e0a82b518f322239fffef4c80b5">SUPC_SR_SMS_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gae55b5e0a82b518f322239fffef4c80b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) at least one supply monitor detection since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gae55b5e0a82b518f322239fffef4c80b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d0ddd037a793670aa82608620768dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94d0ddd037a793670aa82608620768dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga94d0ddd037a793670aa82608620768dc">SUPC_SR_SMOS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga94d0ddd037a793670aa82608620768dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Supply Monitor Output Status <br /></td></tr>
<tr class="separator:ga94d0ddd037a793670aa82608620768dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bad131859338323be85f40b76d2d6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49bad131859338323be85f40b76d2d6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga49bad131859338323be85f40b76d2d6c">SUPC_SR_SMOS_HIGH</a>&#160;&#160;&#160;(0x0u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga49bad131859338323be85f40b76d2d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the supply monitor detected VDDIO higher than its threshold at its last measurement. <br /></td></tr>
<tr class="separator:ga49bad131859338323be85f40b76d2d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e2ca00232d4771caeeff483ec4b003"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5e2ca00232d4771caeeff483ec4b003"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae5e2ca00232d4771caeeff483ec4b003">SUPC_SR_SMOS_LOW</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:gae5e2ca00232d4771caeeff483ec4b003"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the supply monitor detected VDDIO lower than its threshold at its last measurement. <br /></td></tr>
<tr class="separator:gae5e2ca00232d4771caeeff483ec4b003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e8a47e09f0269f14872a4844fe1447"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga72e8a47e09f0269f14872a4844fe1447"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga72e8a47e09f0269f14872a4844fe1447">SUPC_SR_OSCSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga72e8a47e09f0269f14872a4844fe1447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) 32-kHz Oscillator Selection Status <br /></td></tr>
<tr class="separator:ga72e8a47e09f0269f14872a4844fe1447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c400a9bac9602e462c67d0f98894da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2c400a9bac9602e462c67d0f98894da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab2c400a9bac9602e462c67d0f98894da">SUPC_SR_OSCSEL_RC</a>&#160;&#160;&#160;(0x0u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab2c400a9bac9602e462c67d0f98894da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the slow clock, SLCK is generated by the embedded 32-kHz RC oscillator. <br /></td></tr>
<tr class="separator:gab2c400a9bac9602e462c67d0f98894da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28a70a417353f3e8d872bc90d2725c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab28a70a417353f3e8d872bc90d2725c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab28a70a417353f3e8d872bc90d2725c2">SUPC_SR_OSCSEL_CRYST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab28a70a417353f3e8d872bc90d2725c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the slow clock, SLCK is generated by the 32-kHz crystal oscillator. <br /></td></tr>
<tr class="separator:gab28a70a417353f3e8d872bc90d2725c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb0a87f4a2a09b7abe24d4fb22ba5a70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gabb0a87f4a2a09b7abe24d4fb22ba5a70">SUPC_SR_LPDBCS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gabb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Low Power Debouncer Wake Up Status on WKUP0 <br /></td></tr>
<tr class="separator:gabb0a87f4a2a09b7abe24d4fb22ba5a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac143135268b9cb01284fab01b6e239f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac143135268b9cb01284fab01b6e239f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac143135268b9cb01284fab01b6e239f4">SUPC_SR_LPDBCS0_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gac143135268b9cb01284fab01b6e239f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) no wake up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gac143135268b9cb01284fab01b6e239f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab955bf688cd7b162cccf71f9e38bb78b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab955bf688cd7b162cccf71f9e38bb78b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab955bf688cd7b162cccf71f9e38bb78b">SUPC_SR_LPDBCS0_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:gab955bf688cd7b162cccf71f9e38bb78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) at least one wake up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gab955bf688cd7b162cccf71f9e38bb78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d948be0d6a90f991fd1082029d3577"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d948be0d6a90f991fd1082029d3577"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf9d948be0d6a90f991fd1082029d3577">SUPC_SR_LPDBCS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaf9d948be0d6a90f991fd1082029d3577"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) Low Power Debouncer Wake Up Status on WKUP1 <br /></td></tr>
<tr class="separator:gaf9d948be0d6a90f991fd1082029d3577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa094499d6e6e8866a08b440bf30689d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa094499d6e6e8866a08b440bf30689d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa094499d6e6e8866a08b440bf30689d7">SUPC_SR_LPDBCS1_NO</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaa094499d6e6e8866a08b440bf30689d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) no wake up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:gaa094499d6e6e8866a08b440bf30689d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e06b80c792ed3d73d77b58d6722aa3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64e06b80c792ed3d73d77b58d6722aa3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga64e06b80c792ed3d73d77b58d6722aa3">SUPC_SR_LPDBCS1_PRESENT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga64e06b80c792ed3d73d77b58d6722aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) at least one wake up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. <br /></td></tr>
<tr class="separator:ga64e06b80c792ed3d73d77b58d6722aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb0d19725fb9fe71c830620efb31930"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcb0d19725fb9fe71c830620efb31930"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafcb0d19725fb9fe71c830620efb31930">SUPC_SR_WKUPIS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafcb0d19725fb9fe71c830620efb31930"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 0 <br /></td></tr>
<tr class="separator:gafcb0d19725fb9fe71c830620efb31930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf096f6701d1a929722a122dd142d65dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf096f6701d1a929722a122dd142d65dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf096f6701d1a929722a122dd142d65dc">SUPC_SR_WKUPIS0_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaf096f6701d1a929722a122dd142d65dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaf096f6701d1a929722a122dd142d65dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab86388e2cf984b269a66160e4bf7d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ab86388e2cf984b269a66160e4bf7d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9ab86388e2cf984b269a66160e4bf7d8">SUPC_SR_WKUPIS0_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga9ab86388e2cf984b269a66160e4bf7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga9ab86388e2cf984b269a66160e4bf7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b5babc92ba6085b025f668eeeabcdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50b5babc92ba6085b025f668eeeabcdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga50b5babc92ba6085b025f668eeeabcdc">SUPC_SR_WKUPIS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ga50b5babc92ba6085b025f668eeeabcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 1 <br /></td></tr>
<tr class="separator:ga50b5babc92ba6085b025f668eeeabcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec35bfe89b163348e5baff9c33bb248"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacec35bfe89b163348e5baff9c33bb248"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gacec35bfe89b163348e5baff9c33bb248">SUPC_SR_WKUPIS1_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gacec35bfe89b163348e5baff9c33bb248"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gacec35bfe89b163348e5baff9c33bb248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0445f532f11063df70b388487eb0e3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0445f532f11063df70b388487eb0e3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae0445f532f11063df70b388487eb0e3f">SUPC_SR_WKUPIS1_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:gae0445f532f11063df70b388487eb0e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gae0445f532f11063df70b388487eb0e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb6e56dbd1c8bc1f5c0e706af3e80ad6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">SUPC_SR_WKUPIS2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 2 <br /></td></tr>
<tr class="separator:gacb6e56dbd1c8bc1f5c0e706af3e80ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada076d83c52e83a7392e1f8f3ac40663"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada076d83c52e83a7392e1f8f3ac40663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gada076d83c52e83a7392e1f8f3ac40663">SUPC_SR_WKUPIS2_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gada076d83c52e83a7392e1f8f3ac40663"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gada076d83c52e83a7392e1f8f3ac40663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab874ca00d416df9e7ebb4ce7508ea4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeab874ca00d416df9e7ebb4ce7508ea4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaeab874ca00d416df9e7ebb4ce7508ea4">SUPC_SR_WKUPIS2_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:gaeab874ca00d416df9e7ebb4ce7508ea4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaeab874ca00d416df9e7ebb4ce7508ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaf18ea3ed18c20d753e7e0539e037f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaeaf18ea3ed18c20d753e7e0539e037f2">SUPC_SR_WKUPIS3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 3 <br /></td></tr>
<tr class="separator:gaeaf18ea3ed18c20d753e7e0539e037f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b2826f9eafa7d51f33f073f87366f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2b2826f9eafa7d51f33f073f87366f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae2b2826f9eafa7d51f33f073f87366f8">SUPC_SR_WKUPIS3_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 19)</td></tr>
<tr class="memdesc:gae2b2826f9eafa7d51f33f073f87366f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gae2b2826f9eafa7d51f33f073f87366f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bbff9f29a5feda253aaa9d18d7b90c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18bbff9f29a5feda253aaa9d18d7b90c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga18bbff9f29a5feda253aaa9d18d7b90c">SUPC_SR_WKUPIS3_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ga18bbff9f29a5feda253aaa9d18d7b90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga18bbff9f29a5feda253aaa9d18d7b90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9c9b5eff9ffd5971ec7f62f0467f47b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gab9c9b5eff9ffd5971ec7f62f0467f47b">SUPC_SR_WKUPIS4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 4 <br /></td></tr>
<tr class="separator:gab9c9b5eff9ffd5971ec7f62f0467f47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c475d05869d23bcdadd1c8a12f02e0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c475d05869d23bcdadd1c8a12f02e0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga2c475d05869d23bcdadd1c8a12f02e0e">SUPC_SR_WKUPIS4_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga2c475d05869d23bcdadd1c8a12f02e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga2c475d05869d23bcdadd1c8a12f02e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976c0c5b63651dede2d5be3e172b5b06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga976c0c5b63651dede2d5be3e172b5b06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga976c0c5b63651dede2d5be3e172b5b06">SUPC_SR_WKUPIS4_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga976c0c5b63651dede2d5be3e172b5b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga976c0c5b63651dede2d5be3e172b5b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3581fd9ee1d919cd121c4ebecd91c212"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga3581fd9ee1d919cd121c4ebecd91c212">SUPC_SR_WKUPIS5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 5 <br /></td></tr>
<tr class="separator:ga3581fd9ee1d919cd121c4ebecd91c212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261a809563d6a2cbec32b0a7a630caca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga261a809563d6a2cbec32b0a7a630caca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga261a809563d6a2cbec32b0a7a630caca">SUPC_SR_WKUPIS5_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ga261a809563d6a2cbec32b0a7a630caca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga261a809563d6a2cbec32b0a7a630caca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcace562ae21554dfdd0651ac610430"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddcace562ae21554dfdd0651ac610430"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaddcace562ae21554dfdd0651ac610430">SUPC_SR_WKUPIS5_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:gaddcace562ae21554dfdd0651ac610430"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaddcace562ae21554dfdd0651ac610430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb5f54eab4f4dc68e28175cbfcd52654"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gabb5f54eab4f4dc68e28175cbfcd52654">SUPC_SR_WKUPIS6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 6 <br /></td></tr>
<tr class="separator:gabb5f54eab4f4dc68e28175cbfcd52654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7eccbaa18e9a2faba518da0b5d42a0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7eccbaa18e9a2faba518da0b5d42a0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac7eccbaa18e9a2faba518da0b5d42a0b">SUPC_SR_WKUPIS6_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 22)</td></tr>
<tr class="memdesc:gac7eccbaa18e9a2faba518da0b5d42a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gac7eccbaa18e9a2faba518da0b5d42a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760ba6014f4e0f1c5017ff38285691a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga760ba6014f4e0f1c5017ff38285691a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga760ba6014f4e0f1c5017ff38285691a2">SUPC_SR_WKUPIS6_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:ga760ba6014f4e0f1c5017ff38285691a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga760ba6014f4e0f1c5017ff38285691a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7319144436fe27ecef61eb32cae3d2e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7319144436fe27ecef61eb32cae3d2e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga7319144436fe27ecef61eb32cae3d2e0">SUPC_SR_WKUPIS7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga7319144436fe27ecef61eb32cae3d2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 7 <br /></td></tr>
<tr class="separator:ga7319144436fe27ecef61eb32cae3d2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40151ea9a6c10431c585a52a9e833649"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40151ea9a6c10431c585a52a9e833649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga40151ea9a6c10431c585a52a9e833649">SUPC_SR_WKUPIS7_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga40151ea9a6c10431c585a52a9e833649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga40151ea9a6c10431c585a52a9e833649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213ab5ea44988af8372428d86c3de390"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga213ab5ea44988af8372428d86c3de390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga213ab5ea44988af8372428d86c3de390">SUPC_SR_WKUPIS7_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga213ab5ea44988af8372428d86c3de390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga213ab5ea44988af8372428d86c3de390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822dfff1691421f943360284ba6d912d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga822dfff1691421f943360284ba6d912d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga822dfff1691421f943360284ba6d912d">SUPC_SR_WKUPIS8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:ga822dfff1691421f943360284ba6d912d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 8 <br /></td></tr>
<tr class="separator:ga822dfff1691421f943360284ba6d912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10d0b82c95aa9430eb5505088df4cef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad10d0b82c95aa9430eb5505088df4cef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gad10d0b82c95aa9430eb5505088df4cef">SUPC_SR_WKUPIS8_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad10d0b82c95aa9430eb5505088df4cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gad10d0b82c95aa9430eb5505088df4cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32d7ef76b6d42dbd07c55be5d25cb60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad32d7ef76b6d42dbd07c55be5d25cb60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gad32d7ef76b6d42dbd07c55be5d25cb60">SUPC_SR_WKUPIS8_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:gad32d7ef76b6d42dbd07c55be5d25cb60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gad32d7ef76b6d42dbd07c55be5d25cb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff60b4e21a7abfae4512dbeff068a752"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff60b4e21a7abfae4512dbeff068a752"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaff60b4e21a7abfae4512dbeff068a752">SUPC_SR_WKUPIS9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gaff60b4e21a7abfae4512dbeff068a752"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 9 <br /></td></tr>
<tr class="separator:gaff60b4e21a7abfae4512dbeff068a752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53aefaf6a97c6e64d72b6b4b41b9649"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad53aefaf6a97c6e64d72b6b4b41b9649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gad53aefaf6a97c6e64d72b6b4b41b9649">SUPC_SR_WKUPIS9_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 25)</td></tr>
<tr class="memdesc:gad53aefaf6a97c6e64d72b6b4b41b9649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gad53aefaf6a97c6e64d72b6b4b41b9649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c227b6ce9342b09a2682464273e22d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89c227b6ce9342b09a2682464273e22d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga89c227b6ce9342b09a2682464273e22d">SUPC_SR_WKUPIS9_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ga89c227b6ce9342b09a2682464273e22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga89c227b6ce9342b09a2682464273e22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed0b1280d03475fcadb26102b59e094"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ed0b1280d03475fcadb26102b59e094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga0ed0b1280d03475fcadb26102b59e094">SUPC_SR_WKUPIS10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga0ed0b1280d03475fcadb26102b59e094"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 10 <br /></td></tr>
<tr class="separator:ga0ed0b1280d03475fcadb26102b59e094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaab4359d13e6d5dff0d9872ec2c8a58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaab4359d13e6d5dff0d9872ec2c8a58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gafaab4359d13e6d5dff0d9872ec2c8a58">SUPC_SR_WKUPIS10_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 26)</td></tr>
<tr class="memdesc:gafaab4359d13e6d5dff0d9872ec2c8a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gafaab4359d13e6d5dff0d9872ec2c8a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70edbf5537ce313c390d2ee53b23f8a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70edbf5537ce313c390d2ee53b23f8a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga70edbf5537ce313c390d2ee53b23f8a6">SUPC_SR_WKUPIS10_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ga70edbf5537ce313c390d2ee53b23f8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga70edbf5537ce313c390d2ee53b23f8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4972fa9c6e12b2413cfa176b1372cb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gae4972fa9c6e12b2413cfa176b1372cb7">SUPC_SR_WKUPIS11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 11 <br /></td></tr>
<tr class="separator:gae4972fa9c6e12b2413cfa176b1372cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80431aeac799e921c07da00d38b9ae95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80431aeac799e921c07da00d38b9ae95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga80431aeac799e921c07da00d38b9ae95">SUPC_SR_WKUPIS11_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ga80431aeac799e921c07da00d38b9ae95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga80431aeac799e921c07da00d38b9ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7feb9767dd3ec7dcd436ca228ccdb51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7feb9767dd3ec7dcd436ca228ccdb51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaf7feb9767dd3ec7dcd436ca228ccdb51">SUPC_SR_WKUPIS11_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaf7feb9767dd3ec7dcd436ca228ccdb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaf7feb9767dd3ec7dcd436ca228ccdb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf523c9091a64fff9807bd6a6fd28287"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf523c9091a64fff9807bd6a6fd28287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gabf523c9091a64fff9807bd6a6fd28287">SUPC_SR_WKUPIS12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:gabf523c9091a64fff9807bd6a6fd28287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 12 <br /></td></tr>
<tr class="separator:gabf523c9091a64fff9807bd6a6fd28287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d50ae6062fac5694ae093e8dfc63894"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d50ae6062fac5694ae093e8dfc63894"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga8d50ae6062fac5694ae093e8dfc63894">SUPC_SR_WKUPIS12_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga8d50ae6062fac5694ae093e8dfc63894"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga8d50ae6062fac5694ae093e8dfc63894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88926dd1474bacfe6d4f9d31a5ecd487"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88926dd1474bacfe6d4f9d31a5ecd487"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga88926dd1474bacfe6d4f9d31a5ecd487">SUPC_SR_WKUPIS12_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga88926dd1474bacfe6d4f9d31a5ecd487"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga88926dd1474bacfe6d4f9d31a5ecd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72338e58315c3ef88f7a9328533328e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac72338e58315c3ef88f7a9328533328e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gac72338e58315c3ef88f7a9328533328e">SUPC_SR_WKUPIS13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gac72338e58315c3ef88f7a9328533328e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 13 <br /></td></tr>
<tr class="separator:gac72338e58315c3ef88f7a9328533328e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba99fb2dc63dc1fcd2c4a421437a0fbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaba99fb2dc63dc1fcd2c4a421437a0fbc">SUPC_SR_WKUPIS13_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaba99fb2dc63dc1fcd2c4a421437a0fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec34ff09f82b720754bd86d17b184972"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec34ff09f82b720754bd86d17b184972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaec34ff09f82b720754bd86d17b184972">SUPC_SR_WKUPIS13_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaec34ff09f82b720754bd86d17b184972"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaec34ff09f82b720754bd86d17b184972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8ee3419a8927e1c6d9bb8c8f3fed45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f8ee3419a8927e1c6d9bb8c8f3fed45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga1f8ee3419a8927e1c6d9bb8c8f3fed45">SUPC_SR_WKUPIS14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ga1f8ee3419a8927e1c6d9bb8c8f3fed45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 14 <br /></td></tr>
<tr class="separator:ga1f8ee3419a8927e1c6d9bb8c8f3fed45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac83b5ebf4ed193b4103ad9f17800860"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac83b5ebf4ed193b4103ad9f17800860"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaac83b5ebf4ed193b4103ad9f17800860">SUPC_SR_WKUPIS14_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gaac83b5ebf4ed193b4103ad9f17800860"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaac83b5ebf4ed193b4103ad9f17800860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ecb8ffc28400bcaac8a88ac4a33c2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4ecb8ffc28400bcaac8a88ac4a33c2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#gaa4ecb8ffc28400bcaac8a88ac4a33c2c">SUPC_SR_WKUPIS14_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:gaa4ecb8ffc28400bcaac8a88ac4a33c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:gaa4ecb8ffc28400bcaac8a88ac4a33c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cce968cb4fb6ea658c4201cd1ab10b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cce968cb4fb6ea658c4201cd1ab10b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga8cce968cb4fb6ea658c4201cd1ab10b7">SUPC_SR_WKUPIS15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga8cce968cb4fb6ea658c4201cd1ab10b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) WKUP Input Status 15 <br /></td></tr>
<tr class="separator:ga8cce968cb4fb6ea658c4201cd1ab10b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9745de00198d92a19b8b1ebfec63567f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9745de00198d92a19b8b1ebfec63567f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga9745de00198d92a19b8b1ebfec63567f">SUPC_SR_WKUPIS15_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga9745de00198d92a19b8b1ebfec63567f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga9745de00198d92a19b8b1ebfec63567f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8ba9de9e7d78e7da82ab5e2c8b3e2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e8ba9de9e7d78e7da82ab5e2c8b3e2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01506.html#ga6e8ba9de9e7d78e7da82ab5e2c8b3e2b">SUPC_SR_WKUPIS15_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ga6e8ba9de9e7d78e7da82ab5e2c8b3e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake up event. <br /></td></tr>
<tr class="separator:ga6e8ba9de9e7d78e7da82ab5e2c8b3e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Supply Controller </p>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
