Generating HDL for page 11.10.07.1 ADDRESS REG CONTROLS-ACC at 6/9/2020 10:46:37 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_11_10_07_1_ADDRESS_REG_CONTROLS_ACC_tb.vhdl, generating default test bench code.
Removed 3 outputs from Gate at 1A to ignored block(s)
Removed 4 outputs from Gate at 1E to ignored block(s)
DEBUG: Test bench declares template: 13 lines.
Generating Statement for block at 2A with output pin(s) of OUT_2A_D
	and inputs of PS_X_CYCLE
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of OUT_1A_B
	and inputs of OUT_DOT_2A
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_D
	and inputs of MS_LOGIC_GATE_H
	and logic function of NOT
Generating Statement for block at 2B with output pin(s) of OUT_2B_B
	and inputs of OUT_DOT_4B
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_F
	and inputs of MS_LOGIC_GATE_J
	and logic function of NOT
Generating Statement for block at 4D with output pin(s) of OUT_4D_R
	and inputs of MS_LOGIC_GATE_K
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_C
	and inputs of MS_LOGIC_GATE_A_1,MS_LOGIC_GATE_K,MS_LOGIC_GATE_R
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_E
	and inputs of OUT_DOT_4E,PS_I_CYCLE,PS_A_CH_NOT_WM_BIT
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_R
	and inputs of OUT_2E_E
	and logic function of NOT
Generating Statement for block at 4G with output pin(s) of OUT_4G_B
	and inputs of MS_LOGIC_GATE_J
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B
	and inputs of OUT_4B_D,OUT_4C_F,OUT_4D_R
	and logic function of OR
Generating Statement for block at 2A with output pin(s) of OUT_DOT_2A
	and inputs of OUT_2A_D,OUT_2B_B
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of OUT_4E_C,OUT_4G_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_INDEX_GATE
	from gate output OUT_1A_B
Generating output sheet edge signal assignment to 
	signal PS_INSN_RO_GATE
	from gate output OUT_1E_R
