INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_2/Lab_2.srcs/sources_1/new/Mux_structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_structural
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_2/Lab_2.srcs/sources_1/new/tb_Mux_structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Mux_structural
INFO: [VRFC 10-2458] undeclared symbol d, assumed default net type wire [C:/Users/Alex/Desktop/EE 316/Labs/Lab_2/Lab_2.srcs/sources_1/new/tb_Mux_structural.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_2/Lab_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
