// Seed: 4103260001
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    output logic id_11
);
  logic id_12;
  logic id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_18 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  logic id_12;
  logic id_13;
  logic id_14 = 1 * id_12;
  logic id_15, id_16, id_17;
endmodule
