From 9df3d4ce6ab4cfd95bff905e052ff5f0f6b6accc Mon Sep 17 00:00:00 2001
From: Pardha Saradhi K <pardha.saradhi.kesapragada@intel.com>
Date: Fri, 29 Jul 2016 16:35:24 +0530
Subject: [PATCH 4682/4706] ASoC: Intel: BXT: Correct the CLKCTL register
 offset

commit 731d1bf729c3772b1560b435c968aeffb6f604ae from
git://git.yoctoproject.org/linux-yocto-4.1

The CLKCTL register offset used is incorrect and
this patch corrects it

Change-Id: I30a90d3c0c8fea37e3bf78a531cdc15102f30232
Signed-off-by: Pardha Saradhi K <pardha.saradhi.kesapragada@intel.com>
Reviewed-on: https://git-gar-1.devtools.intel.com/gerrit/10703
Reviewed-by: Jayanti, Satya Charitardha <satya.charitardha.jayanti@intel.com>
Tested-by: Jayanti, Satya Charitardha <satya.charitardha.jayanti@intel.com>
---
 sound/soc/intel/skylake/bxt-sst.c |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/sound/soc/intel/skylake/bxt-sst.c b/sound/soc/intel/skylake/bxt-sst.c
index fa90ef0..101a339 100644
--- a/sound/soc/intel/skylake/bxt-sst.c
+++ b/sound/soc/intel/skylake/bxt-sst.c
@@ -48,7 +48,7 @@
 #define SET_SLAVE_MASK        0x03000000
 
 /*BXT I2S Clock Gating*/
-#define BXT_DSP_CLK_CTL 0x78
+#define BXT_DSP_CLK_CTL 0x378
 #define BXT_DISABLE_ALL_SSP_CLK_GT 0xFC0000
 #define BXT_DISABLE_4_SSP_CLK_GT 0x3C0000
 
-- 
1.7.5.4

