// Seed: 2421886260
module module_0 ();
  logic id_1;
  assign module_1.id_2 = 0;
  wire id_2;
  wire id_3;
endmodule
macromodule module_1 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    output wand id_4,
    output tri id_5
);
  logic id_7;
  wire  id_8;
  ;
  assign id_5 = id_7;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd1,
    parameter id_6  = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire _id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_12(
      -1'b0
  );
  logic [id_11 : id_6] id_13;
  wire id_14;
  module_0 modCall_1 ();
endmodule
