reg_siso_tb,/,D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v
