
[Global]
SaveParameters=0
Description=Traffic Light from Bluespec Tutorial for simulation w. synthesis boundary
File=li_test_dual_vc707
Version=2.2
Name=Traffic Light Model - Exe with synthesis boundary
DefaultBenchmark=config/bm/leap/demos.cfx/benchmarks/null.cfg
Type=Leap
Class=Asim::Model
DefaultRunOpts=
RootName=HW/SW Hybrid Multifpga Project Foundation
RootProvides=model

[Model]
DefaultAttributes=function_as_boundary traffic_light demo connected slave hybrid project exe
model=HW/SW Hybrid Multifpga Project Foundation

[HW/SW Hybrid Multifpga Project Foundation/Requires]
connected_application=Latency-insensitive Channel Test and Benchmarking Program
environment_description=VC707 Dual HW/SW Environment
build_pipeline=multiFPGA Build Pipeline
fpga_mapping=LI Test Dual FPGA Mapping

[HW/SW Hybrid Multifpga Project Foundation]
File=modules/leap/build-support/project/project-multifpga.awb
Packagehint=multifpga

[multiFPGA Build Pipeline]
File=modules/leap/build-support/build-pipelines/pipelines/multifpga/multifpga-build-pipeline.awb
Packagehint=multifpga

[multiFPGA Build Pipeline/Requires]
multi_fpga_generate_bitfile=multiFPGA Generate bitfle
multi_fpga_connect=Latency-insensitive Module Communication Complex Generator
multi_fpga_log_generator=multiFPGA Log Generation

[FPGAMap]
File=modules/leap/build-support/build-pipelines/stages/parsers/map/fpgamap_parser.awb
Packagehint=multifpga

[multiFPGA Log Generation]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_logfile/multi_fpga_parse.awb
Packagehint=multifpga

[multiFPGA Generate bitfle]
File=modules/leap/build-support/build-pipelines/stages/multifpga_generate_bitfile/multifpga-generate-bitfile.awb
Packagehint=multifpga

[multiFPGA Log Generation/Requires]
fpga_environment_parser=FPGA Environment Datatype

[FPGA Environment Datatype]
File=modules/leap/build-support/build-pipelines/stages/parsers/environment/fpgaenvironment.awb
Packagehint=multifpga

[Bluespec Type parser]
File=modules/leap/build-support/build-pipelines/stages/parsers/bsv-types/typeparser.awb
Packagehint=multifpga

[multiFPGA Log Generation/Params]
SOFT_CONN_CWIDTH=512

[Latency-insensitive Channel Test and Benchmarking Program]
File=modules/apps/examples/litest/litest.awb
Packagehint=leap-examples

[Little-Endian Unified Message Format]
File=modules/bluespec/common/fpgaenv/virtual-platform/umf/little-endian/umf-little-endian.awb
Packagehint=leap-platforms

[VC707 Dual HW/SW Environment]
File=modules/leap-platforms/fpga-environments/vc707/vc707_dual_hwsw.awb
Packagehint=multifpga

[LI Test Dual FPGA Mapping]
File=modules/apps/examples/litest/mappings/dual_fpga.awb
Packagehint=leap-examples

[LEAP LI Module Handler]
File=modules/leap/build-support/build-pipelines/stages/li_module/li_module.awb
Packagehint=leap

[Latency-insensitive Module Communication Complex Generator]
File=modules/leap/build-support/build-pipelines/stages/multifpga_connect/multi-fpga-connect.awb
Packagehint=multifpga

[Latency-insensitive Module Type Compression]
File=modules/leap/build-support/build-pipelines/stages/multifpga_connect/type-compression/lim-compression.awb
Packagehint=multifpga

[Latency-insensitive Module Communication Complex Generator/Requires]
type_parser=Bluespec Type parser
fpgamap_parser=FPGAMap
li_module=LEAP LI Module Handler
umf=Little-Endian Unified Message Format
lim_compression=Latency-insensitive Module Type Compression
lim_common=Latency-insensitive Module Common Files
lim_generate_code=Latency-insensitive Module Code Generation
lim_analyze_network=Latency-insensitive Module Network Analysis

[Latency-insensitive Module Common Files]
File=modules/leap/build-support/build-pipelines/stages/multifpga_connect/common/lim-common.awb
Packagehint=multifpga

[Latency-insensitive Module Code Generation]
File=modules/leap/build-support/build-pipelines/stages/multifpga_connect/generate-code/generate-code.awb
Packagehint=multifpga

[Latency-insensitive Module Network Analysis]
File=modules/leap/build-support/build-pipelines/stages/multifpga_connect/analyze-network/analyze-network.awb
Packagehint=multifpga
