/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [21:0] _01_;
  wire [10:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = celloutsig_0_0z ? celloutsig_0_8z[5] : celloutsig_0_4z;
  assign celloutsig_0_37z = !(celloutsig_0_20z ? celloutsig_0_25z : celloutsig_0_25z);
  assign celloutsig_1_3z = ~celloutsig_1_2z;
  assign celloutsig_0_0z = ~((in_data[61] | in_data[63]) & in_data[29]);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | in_data[45]) & (in_data[87] | in_data[26]));
  assign celloutsig_0_36z = _00_ | ~(celloutsig_0_15z[2]);
  assign celloutsig_1_10z = in_data[136] | ~(celloutsig_1_4z[7]);
  assign celloutsig_1_5z = { celloutsig_1_4z[15:11], celloutsig_1_2z, celloutsig_1_2z } + in_data[186:180];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 22'h000000;
    else _01_ <= { in_data[127:107], celloutsig_1_10z };
  reg [10:0] _12_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 11'h000;
    else _12_ <= { celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_4z };
  assign { _02_[10:9], _00_, _02_[7:0] } = _12_;
  assign celloutsig_1_2z = { in_data[148:123], celloutsig_1_1z, celloutsig_1_0z } > { in_data[131:107], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[26:12], celloutsig_0_0z } && { in_data[90:78], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_5z[3:2], celloutsig_0_5z } && { celloutsig_0_8z[8], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_12z = ! { celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_19z = ! { celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_7z = ! { celloutsig_0_5z[2:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_2z = ! { in_data[55:50], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[136:118], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[167:152], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_4z[6:5], celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[11], in_data[96] };
  assign celloutsig_1_18z = { _01_[20:18], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, 1'h0, celloutsig_1_3z } % { 1'h1, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_8z = { in_data[15:6], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[63:54], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_12z = in_data[91:86] != in_data[52:47];
  assign celloutsig_0_20z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_19z } != { celloutsig_0_16z[5:1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_1z = & in_data[191:177];
  assign celloutsig_0_9z = ~^ celloutsig_0_8z[6:1];
  assign celloutsig_0_1z = ~^ { in_data[53:43], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = ~^ in_data[77:71];
  assign celloutsig_1_9z = celloutsig_1_4z[4:1] >> in_data[104:101];
  assign celloutsig_0_5z = { in_data[26:25], celloutsig_0_2z, celloutsig_0_3z } ~^ { in_data[40:39], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_9z[3:1] ~^ celloutsig_1_8z;
  assign celloutsig_0_15z = { celloutsig_0_5z[1:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z } ~^ { celloutsig_0_8z[9:7], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_8z[1], celloutsig_1_1z, celloutsig_1_5z } ^ { celloutsig_1_4z[5:4], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_8z[4:2], celloutsig_0_15z, celloutsig_0_0z } ^ { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_0z = ~((in_data[169] & in_data[161]) | in_data[96]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_5z[4]) | celloutsig_1_3z);
  assign celloutsig_0_25z = ~((celloutsig_0_4z & celloutsig_0_15z[0]) | celloutsig_0_1z);
  assign _02_[8] = _00_;
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
