<stg><name>picnic_keygen</name>


<trans_list>

<trans id="178" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %parameters_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %parameters)

]]></Node>
<StgValue><ssdm name="parameters_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:1  %temp = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:2  %temp2 = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:3  %temp3 = alloca [8 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %empty = icmp eq i4 %parameters_read, -1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %empty_19 = icmp eq i4 %parameters_read, -2

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %empty_20 = or i1 %empty_19, %empty

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %empty_21 = icmp eq i4 %parameters_read, -3

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %empty_22 = or i1 %empty_21, %empty_20

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %empty_23 = icmp eq i4 %parameters_read, -4

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %empty_24 = or i1 %empty_23, %empty_22

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %empty_25 = icmp eq i4 %parameters_read, -5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %empty_26 = or i1 %empty_25, %empty_24

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %empty_27 = icmp eq i4 %parameters_read, -6

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %empty_28 = or i1 %empty_27, %empty_26

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %empty_29 = icmp eq i4 %parameters_read, 0

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %empty_30 = or i1 %empty_29, %empty_28

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %empty_30, label %._crit_edge7.i, label %is_valid_params.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32">
<![CDATA[
is_valid_params.exit:0  call fastcc void @randombytes([32 x i8]* %sk_data)

]]></Node>
<StgValue><ssdm name="call_ln197"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32">
<![CDATA[
is_valid_params.exit:0  call fastcc void @randombytes([32 x i8]* %sk_data)

]]></Node>
<StgValue><ssdm name="call_ln197"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
is_valid_params.exit:1  call fastcc void @randombytes([32 x i8]* %pk_plaintext)

]]></Node>
<StgValue><ssdm name="call_ln204"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
is_valid_params.exit:1  call fastcc void @randombytes([32 x i8]* %pk_plaintext)

]]></Node>
<StgValue><ssdm name="call_ln204"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
is_valid_params.exit:2  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln210 = phi i3 [ 0, %is_valid_params.exit ], [ %add_ln210, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln210"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %add_ln210 = add i3 %phi_ln210, 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %zext_ln210 = zext i3 %phi_ln210 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %temp_addr = getelementptr [8 x i32]* %temp, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst:4  store i32 0, i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %icmp_ln210 = icmp eq i3 %phi_ln210, -1

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln210, label %meminst1.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
meminst1.preheader:0  br label %meminst1

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst1:0  %phi_ln210_1 = phi i3 [ %add_ln210_1, %meminst1 ], [ 0, %meminst1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln210_1"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst1:1  %add_ln210_1 = add i3 %phi_ln210_1, 1

]]></Node>
<StgValue><ssdm name="add_ln210_1"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="3">
<![CDATA[
meminst1:2  %zext_ln210_1 = zext i3 %phi_ln210_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst1:3  %temp2_addr = getelementptr [8 x i32]* %temp2, i64 0, i64 %zext_ln210_1

]]></Node>
<StgValue><ssdm name="temp2_addr"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst1:4  store i32 0, i32* %temp2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst1:5  %icmp_ln210_1 = icmp eq i3 %phi_ln210_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln210_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst1:6  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_temp2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst1:7  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst1:8  br i1 %icmp_ln210_1, label %meminst4.preheader, label %meminst1

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
meminst4.preheader:0  br label %meminst4

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst4:0  %phi_ln210_2 = phi i3 [ %add_ln210_2, %meminst4 ], [ 0, %meminst4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln210_2"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst4:1  %add_ln210_2 = add i3 %phi_ln210_2, 1

]]></Node>
<StgValue><ssdm name="add_ln210_2"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="3">
<![CDATA[
meminst4:2  %zext_ln210_2 = zext i3 %phi_ln210_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210_2"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst4:3  %temp3_addr = getelementptr [8 x i32]* %temp3, i64 0, i64 %zext_ln210_2

]]></Node>
<StgValue><ssdm name="temp3_addr"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
meminst4:4  store i32 0, i32* %temp3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst4:5  %icmp_ln210_2 = icmp eq i3 %phi_ln210_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln210_2"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst4:6  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_temp3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst4:7  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst4:8  br i1 %icmp_ln210_2, label %.preheader.preheader, label %meminst4

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_0 = phi i6 [ %loop, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %loop_0, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln213 = zext i6 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pk_ciphertext_addr = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="5">
<![CDATA[
:2  %pk_ciphertext_load = load i8* %pk_ciphertext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="6">
<![CDATA[
:3  %trunc_ln211 = trunc i6 %loop_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln211"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %or_ln213 = or i5 %trunc_ln211, 1

]]></Node>
<StgValue><ssdm name="or_ln213"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln213_1 = zext i5 %or_ln213 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %pk_ciphertext_addr_1 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 %zext_ln213_1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
:7  %pk_ciphertext_load_1 = load i8* %pk_ciphertext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %trunc_ln213_1 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %loop_0, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln213_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %pk_plaintext_addr = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
:22  %pk_plaintext_load = load i8* %pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %pk_plaintext_addr_1 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 %zext_ln213_1

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:24  %pk_plaintext_load_1 = load i8* %pk_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %sk_data_addr = getelementptr [32 x i8]* %sk_data, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="sk_data_addr"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="5">
<![CDATA[
:33  %sk_data_load = load i8* %sk_data_addr, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %sk_data_addr_1 = getelementptr [32 x i8]* %sk_data, i64 0, i64 %zext_ln213_1

]]></Node>
<StgValue><ssdm name="sk_data_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="5">
<![CDATA[
:35  %sk_data_load_1 = load i8* %sk_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:43  %loop = add i6 4, %loop_0

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @LowMCEnc([8 x i32]* %temp2, [8 x i32]* %temp, [8 x i32]* %temp3)

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="94" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="5">
<![CDATA[
:2  %pk_ciphertext_load = load i8* %pk_ciphertext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="5">
<![CDATA[
:7  %pk_ciphertext_load_1 = load i8* %pk_ciphertext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %or_ln213_1 = or i5 %trunc_ln211, 2

]]></Node>
<StgValue><ssdm name="or_ln213_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="5">
<![CDATA[
:9  %zext_ln213_2 = zext i5 %or_ln213_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_2"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %pk_ciphertext_addr_2 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 %zext_ln213_2

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
:11  %pk_ciphertext_load_2 = load i8* %pk_ciphertext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_2"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %or_ln213_2 = or i5 %trunc_ln211, 3

]]></Node>
<StgValue><ssdm name="or_ln213_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="5">
<![CDATA[
:13  %zext_ln213_3 = zext i5 %or_ln213_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_3"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %pk_ciphertext_addr_3 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 %zext_ln213_3

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:15  %pk_ciphertext_load_3 = load i8* %pk_ciphertext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_3"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
:22  %pk_plaintext_load = load i8* %pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:24  %pk_plaintext_load_1 = load i8* %pk_plaintext_addr_1, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_1"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %pk_plaintext_addr_2 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 %zext_ln213_2

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
:26  %pk_plaintext_load_2 = load i8* %pk_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_2"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %pk_plaintext_addr_3 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 %zext_ln213_3

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="5">
<![CDATA[
:28  %pk_plaintext_load_3 = load i8* %pk_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_3"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="5">
<![CDATA[
:33  %sk_data_load = load i8* %sk_data_addr, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="5">
<![CDATA[
:35  %sk_data_load_1 = load i8* %sk_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %sk_data_addr_2 = getelementptr [32 x i8]* %sk_data, i64 0, i64 %zext_ln213_2

]]></Node>
<StgValue><ssdm name="sk_data_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="5">
<![CDATA[
:37  %sk_data_load_2 = load i8* %sk_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %sk_data_addr_3 = getelementptr [32 x i8]* %sk_data, i64 0, i64 %zext_ln213_3

]]></Node>
<StgValue><ssdm name="sk_data_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
:39  %sk_data_load_3 = load i8* %sk_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="116" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
:11  %pk_ciphertext_load_2 = load i8* %pk_ciphertext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_2"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:15  %pk_ciphertext_load_3 = load i8* %pk_ciphertext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_3"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:16  %or_ln213_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_ciphertext_load_3, i8 %pk_ciphertext_load_2, i8 %pk_ciphertext_load_1, i8 %pk_ciphertext_load)

]]></Node>
<StgValue><ssdm name="or_ln213_5"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
:18  %zext_ln213_4 = zext i3 %trunc_ln213_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_4"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %temp_addr_2 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 %zext_ln213_4

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:20  store i32 %or_ln213_5, i32* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
:26  %pk_plaintext_load_2 = load i8* %pk_plaintext_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_2"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="5">
<![CDATA[
:28  %pk_plaintext_load_3 = load i8* %pk_plaintext_addr_3, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_3"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:29  %or_ln214_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %pk_plaintext_load_3, i8 %pk_plaintext_load_2, i8 %pk_plaintext_load_1, i8 %pk_plaintext_load)

]]></Node>
<StgValue><ssdm name="or_ln214_2"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %temp2_addr_1 = getelementptr inbounds [8 x i32]* %temp2, i64 0, i64 %zext_ln213_4

]]></Node>
<StgValue><ssdm name="temp2_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:31  store i32 %or_ln214_2, i32* %temp2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="5">
<![CDATA[
:37  %sk_data_load_2 = load i8* %sk_data_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="5">
<![CDATA[
:39  %sk_data_load_3 = load i8* %sk_data_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sk_data_load_3"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:40  %or_ln215_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sk_data_load_3, i8 %sk_data_load_2, i8 %sk_data_load_1, i8 %sk_data_load)

]]></Node>
<StgValue><ssdm name="or_ln215_2"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %temp3_addr_1 = getelementptr inbounds [8 x i32]* %temp3, i64 0, i64 %zext_ln213_4

]]></Node>
<StgValue><ssdm name="temp3_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:42  store i32 %or_ln215_2, i32* %temp3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:44  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @LowMCEnc([8 x i32]* %temp2, [8 x i32]* %temp, [8 x i32]* %temp3)

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %loop_1 = phi i6 [ 0, %2 ], [ %loop_3, %4 ]

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln221 = icmp eq i6 %loop_1, -32

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %loop_3 = add i6 %loop_1, 1

]]></Node>
<StgValue><ssdm name="loop_3"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln221, label %.preheader27.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %loop_1, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln223 = zext i4 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_addr_3 = getelementptr inbounds [8 x i32]* %temp, i64 0, i64 %zext_ln223

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
:3  %temp_load = load i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:0  br label %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="145" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="3">
<![CDATA[
:3  %temp_load = load i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32">
<![CDATA[
:4  %trunc_ln223 = trunc i32 %temp_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="6">
<![CDATA[
:5  %zext_ln223_1 = zext i6 %loop_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln223_1"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %pk_ciphertext_addr_4 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 %zext_ln223_1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:7  store i8 %trunc_ln223, i8* %pk_ciphertext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %lshr_ln1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %temp_load, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="24">
<![CDATA[
:9  %zext_ln224 = zext i24 %lshr_ln1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:10  store i32 %zext_ln224, i32* %temp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %3

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader27:0  %loop_2 = phi i6 [ %loop_4, %5 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="loop_2"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader27:1  %icmp_ln229 = icmp eq i6 %loop_2, -32

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader27:3  %loop_4 = add i6 %loop_2, 1

]]></Node>
<StgValue><ssdm name="loop_4"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:4  br i1 %icmp_ln229, label %.loopexit.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln231 = zext i6 %loop_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pk_ciphertext_addr_5 = getelementptr [32 x i8]* %pk_ciphertext, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="pk_ciphertext_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="5">
<![CDATA[
:2  %pk_ciphertext_load_4 = load i8* %pk_ciphertext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_4"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pk_plaintext_addr_4 = getelementptr [32 x i8]* %pk_plaintext, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="pk_plaintext_addr_4"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
:6  %pk_plaintext_load_4 = load i8* %pk_plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_4"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="165" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="5">
<![CDATA[
:2  %pk_ciphertext_load_4 = load i8* %pk_ciphertext_addr_5, align 1

]]></Node>
<StgValue><ssdm name="pk_ciphertext_load_4"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sk_pk_ciphertext_add = getelementptr [32 x i8]* %sk_pk_ciphertext, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="sk_pk_ciphertext_add"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:4  store i8 %pk_ciphertext_load_4, i8* %sk_pk_ciphertext_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="5">
<![CDATA[
:6  %pk_plaintext_load_4 = load i8* %pk_plaintext_addr_4, align 1

]]></Node>
<StgValue><ssdm name="pk_plaintext_load_4"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sk_pk_plaintext_addr = getelementptr [32 x i8]* %sk_pk_plaintext, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="sk_pk_plaintext_addr"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:8  store i8 %pk_plaintext_load_4, i8* %sk_pk_plaintext_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_0 = phi i1 [ true, %._crit_edge7.i ], [ false, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:1  %select_ln166 = select i1 %p_0, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln166"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="40" op_1_bw="32">
<![CDATA[
.loopexit:2  %newret = insertvalue { i32, i4, i4 } undef, i32 %select_ln166, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="40" op_0_bw="40" op_1_bw="4">
<![CDATA[
.loopexit:3  %newret2 = insertvalue { i32, i4, i4 } %newret, i4 %parameters_read, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="4">
<![CDATA[
.loopexit:4  %newret4 = insertvalue { i32, i4, i4 } %newret2, i4 %parameters_read, 2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="40">
<![CDATA[
.loopexit:5  ret { i32, i4, i4 } %newret4

]]></Node>
<StgValue><ssdm name="ret_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
