# TODO

- [ ] Finish compiler documentation

## For the future projects - lessons learned

- Migrate from VLIW to a more traditional RISC architecture
- Use SystemVerilog for hardware description rather than Verilog
- Migrate from microcode to a more traditional instruction set architecture
