Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 3cbbcb4fecbb4794bf0c6743a2e793fa --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RIUSJB_CPU1_behav xil_defaultlib.RIUSJB_CPU1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_SP2
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.PC0
Compiling module xil_defaultlib.ADDpc0
Compiling module xil_defaultlib.IM_IF
Compiling module xil_defaultlib.ImmU
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.IM_IF_ID
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ID2_CU
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ABF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_ABF
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.RAM_SP2
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.RIUSJB_CPU
Compiling module xil_defaultlib.RIUSJB_CPU1
Compiling module xil_defaultlib.glbl
Built simulation snapshot RIUSJB_CPU1_behav
