# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do 8bit_model_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Cai.MY/Desktop/8bit_model/ir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jul 09,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Cai.MY/Desktop/8bit_model/ir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ir
# -- Compiling architecture behav of ir
# End time: 21:12:37 on Jul 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Cai.MY/Desktop/8bit_model/pc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Jul 09,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Cai.MY/Desktop/8bit_model/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pc
# -- Compiling architecture behav of pc
# End time: 21:12:38 on Jul 09,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Cai.MY/Desktop/8bit_model/ar.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Jul 09,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Cai.MY/Desktop/8bit_model/ar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ar
# -- Compiling architecture behav of ar
# End time: 21:12:38 on Jul 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Cai.MY/Desktop/8bit_model/ram0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:38 on Jul 09,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Cai.MY/Desktop/8bit_model/ram0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram0
# -- Compiling architecture SYN of ram0
# End time: 21:12:38 on Jul 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Cai.MY/Desktop/8bit_model/dr.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Jul 09,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Cai.MY/Desktop/8bit_model/dr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dr
# -- Compiling architecture behav of dr
# End time: 21:12:39 on Jul 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Cai.MY/Desktop/8bit_model/controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Jul 09,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Cai.MY/Desktop/8bit_model/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity controller
# -- Compiling architecture behav of controller
# End time: 21:12:39 on Jul 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Cai.MY/Desktop/8bit_model/metronome.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:39 on Jul 09,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Cai.MY/Desktop/8bit_model/metronome.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity metronome
# -- Compiling architecture behav of metronome
# End time: 21:12:39 on Jul 09,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
