{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543944474479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543944474495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 11:27:54 2018 " "Processing started: Tue Dec 04 11:27:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543944474495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944474495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Circuit -c Final_Circuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Circuit -c Final_Circuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944474495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543944475860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543944475860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_circuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Circuit " "Found entity 1: Final_Circuit" {  } { { "Final_Circuit.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944483877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944483877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lanelights.v 1 1 " "Found 1 design units, including 1 entities, in source file lanelights.v" { { "Info" "ISGN_ENTITY_NAME" "1 LaneLights " "Found entity 1: LaneLights" {  } { { "LaneLights.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LaneLights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944483940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944483940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadcapacities.v 1 1 " "Found 1 design units, including 1 entities, in source file loadcapacities.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadCapacities " "Found entity 1: LoadCapacities" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944484002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/ChooseCapacity.v " "Can't analyze file -- file output_files/ChooseCapacity.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543944484002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Circuit " "Elaborating entity \"Final_Circuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543944484346 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegs.bdf 1 1 " "Using design file sevensegs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegs " "Found entity 1: sevensegs" {  } { { "sevensegs.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/sevensegs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944484799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944484799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegs sevensegs:inst20 " "Elaborating entity \"sevensegs\" for hierarchy \"sevensegs:inst20\"" {  } { { "Final_Circuit.bdf" "inst20" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 200 1496 1664 328 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944484799 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944484893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944484893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder sevensegs:inst20\|seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"sevensegs:inst20\|seven_seg_decoder:inst\"" {  } { { "sevensegs.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/sevensegs.bdf" { { 96 464 616 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944484893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadCapacities LoadCapacities:inst27 " "Elaborating entity \"LoadCapacities\" for hierarchy \"LoadCapacities:inst27\"" {  } { { "Final_Circuit.bdf" "inst27" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 184 672 872 328 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944484924 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944484940 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944484940 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap1 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap1\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap2 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap2\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap3 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap3\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cap4 LoadCapacities.v(11) " "Verilog HDL Always Construct warning at LoadCapacities.v(11): inferring latch(es) for variable \"Cap4\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] LoadCapacities.v(73) " "Inferred latch for \"Out\[0\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] LoadCapacities.v(73) " "Inferred latch for \"Out\[1\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] LoadCapacities.v(73) " "Inferred latch for \"Out\[2\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] LoadCapacities.v(73) " "Inferred latch for \"Out\[3\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] LoadCapacities.v(73) " "Inferred latch for \"Out\[4\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] LoadCapacities.v(73) " "Inferred latch for \"Out\[5\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] LoadCapacities.v(73) " "Inferred latch for \"Out\[6\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] LoadCapacities.v(73) " "Inferred latch for \"Out\[7\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] LoadCapacities.v(73) " "Inferred latch for \"Out\[8\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[0\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[0\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[1\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[1\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[2\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[2\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap4\[3\] LoadCapacities.v(73) " "Inferred latch for \"Cap4\[3\]\" at LoadCapacities.v(73)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[0\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[0\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[1\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[1\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[2\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[2\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap3\[3\] LoadCapacities.v(62) " "Inferred latch for \"Cap3\[3\]\" at LoadCapacities.v(62)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[0\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[0\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[1\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[1\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[2\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[2\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap2\[3\] LoadCapacities.v(51) " "Inferred latch for \"Cap2\[3\]\" at LoadCapacities.v(51)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[0\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[0\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[1\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[1\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[2\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[2\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cap1\[3\] LoadCapacities.v(40) " "Inferred latch for \"Cap1\[3\]\" at LoadCapacities.v(40)" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944484956 "|Final_Circuit|LoadCapacities:inst27"}
{ "Warning" "WSGN_SEARCH_FILE" "statedecider.v 1 1 " "Using design file statedecider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StateDecider " "Found entity 1: StateDecider" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944485034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944485034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateDecider StateDecider:inst14 " "Elaborating entity \"StateDecider\" for hierarchy \"StateDecider:inst14\"" {  } { { "Final_Circuit.bdf" "inst14" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 200 368 568 280 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "statedecider.v(10) " "Verilog HDL Case Statement warning at statedecider.v(10): incomplete case statement has no default case item" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 "|Final_Circuit|StateDecider:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GF statedecider.v(8) " "Verilog HDL Always Construct warning at statedecider.v(8): inferring latch(es) for variable \"GF\", which holds its previous value in one or more paths through the always construct" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 "|Final_Circuit|StateDecider:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "StateAE statedecider.v(8) " "Verilog HDL Always Construct warning at statedecider.v(8): inferring latch(es) for variable \"StateAE\", which holds its previous value in one or more paths through the always construct" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[0\] statedecider.v(8) " "Inferred latch for \"StateAE\[0\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[1\] statedecider.v(8) " "Inferred latch for \"StateAE\[1\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[2\] statedecider.v(8) " "Inferred latch for \"StateAE\[2\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[3\] statedecider.v(8) " "Inferred latch for \"StateAE\[3\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485049 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StateAE\[4\] statedecider.v(8) " "Inferred latch for \"StateAE\[4\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485065 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GF\[0\] statedecider.v(8) " "Inferred latch for \"GF\[0\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485065 "|Final_Circuit|StateDecider:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GF\[1\] statedecider.v(8) " "Inferred latch for \"GF\[1\]\" at statedecider.v(8)" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485065 "|Final_Circuit|StateDecider:inst14"}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.bdf 1 1 " "Using design file statemachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "statemachine.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944485143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944485143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst\"" {  } { { "Final_Circuit.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 200 136 272 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944485143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "osl.v 1 1 " "Using design file osl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OSL " "Found entity 1: OSL" {  } { { "osl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/osl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944485409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944485409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OSL StateMachine:inst\|OSL:inst4 " "Elaborating entity \"OSL\" for hierarchy \"StateMachine:inst\|OSL:inst4\"" {  } { { "statemachine.bdf" "inst4" { Schematic "U:/CprE 281/Final Project/Final_Circuit/statemachine.bdf" { { 240 808 944 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944485409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nsl.v 1 1 " "Using design file nsl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NSL " "Found entity 1: NSL" {  } { { "nsl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/nsl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944485502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944485502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NSL StateMachine:inst\|NSL:inst " "Elaborating entity \"NSL\" for hierarchy \"StateMachine:inst\|NSL:inst\"" {  } { { "statemachine.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/statemachine.bdf" { { 176 264 400 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944485502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LaneLights LaneLights:inst13 " "Elaborating entity \"LaneLights\" for hierarchy \"LaneLights:inst13\"" {  } { { "Final_Circuit.bdf" "inst13" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 624 1088 1168 824 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944485565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ab.v 1 1 " "Using design file ab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AB " "Found entity 1: AB" {  } { { "ab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/ab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944485643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944485643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AB AB:inst6 " "Elaborating entity \"AB\" for hierarchy \"AB:inst6\"" {  } { { "Final_Circuit.bdf" "inst6" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 504 880 1072 680 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944485643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "modeab.v 1 1 " "Using design file modeab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ModeAB " "Found entity 1: ModeAB" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944485878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944485878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeAB ModeAB:inst4 " "Elaborating entity \"ModeAB\" for hierarchy \"ModeAB:inst4\"" {  } { { "Final_Circuit.bdf" "inst4" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 520 648 832 600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944485878 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modeab.v(9) " "Verilog HDL Case Statement warning at modeab.v(9): incomplete case statement has no default case item" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543944485909 "|Final_Circuit|ModeAB:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aslane modeab.v(9) " "Verilog HDL Always Construct warning at modeab.v(9): inferring latch(es) for variable \"aslane\", which holds its previous value in one or more paths through the always construct" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543944485909 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[0\] modeab.v(9) " "Inferred latch for \"aslane\[0\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485909 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[1\] modeab.v(9) " "Inferred latch for \"aslane\[1\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485925 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[2\] modeab.v(9) " "Inferred latch for \"aslane\[2\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485925 "|Final_Circuit|ModeAB:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aslane\[3\] modeab.v(9) " "Inferred latch for \"aslane\[3\]\" at modeab.v(9)" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944485925 "|Final_Circuit|ModeAB:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944486018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944486018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst7 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst7\"" {  } { { "Final_Circuit.bdf" "inst7" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 320 1240 1424 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944486018 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.bdf 1 1 " "Using design file regfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944486174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944486174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst18 " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst18\"" {  } { { "Final_Circuit.bdf" "inst18" { Schematic "U:/CprE 281/Final Project/Final_Circuit/Final_Circuit.bdf" { { 40 1248 1424 136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944486174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1.v 1 1 " "Using design file mux4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944486315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944486315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 regfile:inst18\|mux4to1:inst20 " "Elaborating entity \"mux4to1\" for hierarchy \"regfile:inst18\|mux4to1:inst20\"" {  } { { "regfile.bdf" "inst20" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 688 632 776 816 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944486331 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.v 1 1 " "Using design file mux2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944486440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944486440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 regfile:inst18\|mux2to1:inst8 " "Elaborating entity \"mux2to1\" for hierarchy \"regfile:inst18\|mux2to1:inst8\"" {  } { { "regfile.bdf" "inst8" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 336 432 544 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944486440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.v 1 1 " "Using design file decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543944486549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543944486549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:inst18\|decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"regfile:inst18\|decoder:inst\"" {  } { { "regfile.bdf" "inst" { Schematic "U:/CprE 281/Final Project/Final_Circuit/regfile.bdf" { { 432 208 328 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944486549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[3\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[3\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[2\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[2\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[1\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[1\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "LoadCapacities:inst27\|Out\[0\] " "LATCH primitive \"LoadCapacities:inst27\|Out\[0\]\" is permanently enabled" {  } { { "LoadCapacities.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/LoadCapacities.v" 73 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[1\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[1\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[2\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[2\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[3\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[3\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|StateAE\[4\] " "LATCH primitive \"StateDecider:inst14\|StateAE\[4\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|GF\[0\] " "LATCH primitive \"StateDecider:inst14\|GF\[0\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "StateDecider:inst14\|GF\[1\] " "LATCH primitive \"StateDecider:inst14\|GF\[1\]\" is permanently enabled" {  } { { "statedecider.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/statedecider.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[0\] " "Latch ModeAB:inst4\|aslane\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|OSL:inst4\|z\[0\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|OSL:inst4\|z\[0\]" {  } { { "osl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/osl.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543944488597 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543944488597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[1\] " "Latch ModeAB:inst4\|aslane\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|OSL:inst4\|z\[0\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|OSL:inst4\|z\[0\]" {  } { { "osl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/osl.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543944488597 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543944488597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[2\] " "Latch ModeAB:inst4\|aslane\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|OSL:inst4\|z\[0\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|OSL:inst4\|z\[0\]" {  } { { "osl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/osl.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543944488597 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543944488597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ModeAB:inst4\|aslane\[3\] " "Latch ModeAB:inst4\|aslane\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA StateMachine:inst\|OSL:inst4\|z\[0\] " "Ports D and ENA on the latch are fed by the same signal StateMachine:inst\|OSL:inst4\|z\[0\]" {  } { { "osl.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/osl.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543944488612 ""}  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543944488612 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[0\] " "LATCH primitive \"ModeAB:inst4\|aslane\[0\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[1\] " "LATCH primitive \"ModeAB:inst4\|aslane\[1\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[2\] " "LATCH primitive \"ModeAB:inst4\|aslane\[2\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ModeAB:inst4\|aslane\[3\] " "LATCH primitive \"ModeAB:inst4\|aslane\[3\]\" is permanently enabled" {  } { { "modeab.v" "" { Text "U:/CprE 281/Final Project/Final_Circuit/modeab.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543944488784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543944488909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543944491320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543944491320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543944492530 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543944492530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543944492530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543944492530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543944492827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 11:28:12 2018 " "Processing ended: Tue Dec 04 11:28:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543944492827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543944492827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543944492827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543944492827 ""}
