// Seed: 679993552
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(posedge 1 * 1) 1'b0 == 1'b0)
  else $display(id_5, id_5);
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_4;
  always @(id_4 or posedge id_4 == id_4)
    for (id_4 = 1; ""; id_2 = id_4) begin : LABEL_0
      deassign id_1;
    end
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6;
endmodule
