/********************************************************
 *          Copyright(c) 2019   Semidrive               *
 ********************************************************/

/*
 * Copied from testbench r1p12, sec/common/include/domain/__regs_base.h.
 * Do not manually update.
 */
#ifndef __REG_BASE_H__
#define __REG_BASE_H__

/*-------------------------------------------------------*/
/* autoreg base address list                             */
/*-------------------------------------------------------*/

#define APB_RPCGLOBALCONTROL_BASE (0xfcffe000u)
#define APB_IOMUXC_SAFRPCCONTROL_BASE (0xfcd00000u)
#define APB_RSTGEN_SAFRPCCONTROL_BASE (0xfcc00000u)
#define APB_SCR_SAFRPCCONTROL_BASE (0xfca00000u)
#define APB_CKGEN_SAFRPCCONTROL_BASE (0xfc800000u)
#define APB_IOMUXC_SAF_BASE (0xfc500000u)
#define APB_RSTGEN_SAF_BASE (0xfc400000u)
#define APB_SCR_SAF_BASE (0xfc200000u)
#define APB_CKGEN_SAF_BASE (0xfc000000u)
#define APB_RPC_SECGLOBALCONTROL_BASE (0xf8ffe000u)
#define APB_IOMUXC_SECRPCCONTROL_BASE (0xf8d00000u)
#define APB_RSTGEN_SECRPCCONTROL_BASE (0xf8c00000u)
#define APB_SCR_SECRPCCONTROL_BASE (0xf8a00000u)
#define APB_CKGEN_SECRPCCONTROL_BASE (0xf8800000u)
#define APB_IOMUXC_SEC_BASE (0xf8500000u)
#define APB_RSTGEN_SEC_BASE (0xf8400000u)
#define APB_SCR_SEC_BASE (0xf8200000u)
#define APB_CKGEN_SEC_BASE (0xf8000000u)
#define APB_CKGEN_SOCRPCGLOBALCONTROL_BASE (0xf6ffe000u)
#define APB_CKGEN_DISPRPCCONTROL_BASE (0xf6a00000u)
#define APB_CKGEN_SOCRPCCONTROL_BASE (0xf6800000u)
#define APB_CKGEN_DISP_BASE (0xf6200000u)
#define APB_CKGEN_SOC_BASE (0xf6000000u)
#define SMMU_BASE (0xf5800000u)
#define SCR4K_SSID_BASE (0xf5700000u)
#define SCR4K_SID_BASE (0xf5600000u)
#define DMA8_BASE (0xf5570000u)
#define DMA7_BASE (0xf5560000u)
#define DMA6_BASE (0xf5550000u)
#define DMA5_BASE (0xf5540000u)
#define DMA4_BASE (0xf5530000u)
#define DMA3_BASE (0xf5520000u)
#define DMA2_BASE (0xf5510000u)
#define DMA1_BASE (0xf5500000u)
#define GIC2_BASE (0xf5410000u)
#define EIC_VSN_BASE (0xf5020000u)
#define BIPC_VDSP_BASE (0xf5010000u)
#define PLL_VSN_BASE (0xf5000000u)
#define GPU2_BASE (0xf4e00000u)
#define GPU1_BASE (0xf4c00000u)
#define GPV_BASE (0xf4400000u)
#define MSHC4_BASE (0xf41b0000u)
#define MSHC3_BASE (0xf41a0000u)
#define MSHC2_BASE (0xf4190000u)
#define MSHC1_BASE (0xf4180000u)
#define PCIE2_REG_BASE (0xf4080000u)
#define PCIE1_REG_BASE (0xf4060000u)
#define MB_REG_BASE (0xf4040000u)
#define CE2_REG_BASE (0xf4000000u)
#define APB_DDR_PERF_MON_BASE (0xf3020000u)
#define APB_PLL_DDR_BASE (0xf3010000u)
#define APB_DDRCTRL_BASE (0xf3000000u)
#define APB_DDRPHY_BASE (0xf2000000u)
#define APB_FTBU8_BASE (0xf1c12000u)
#define APB_FTBU7_BASE (0xf1c0e000u)
#define APB_FTBU6_BASE (0xf1c0c000u)
#define APB_FTBU4_BASE (0xf1c06000u)
#define APB_SEC_STORAGE2_BASE (0xf18b0000u)
#define APB_SEC_STORAGE1_BASE (0xf18a0000u)
#define APB_RSTGEN_RTC_BASE (0xf1890000u)
#define APB_TM_BASE (0xf1880000u)
#define APB_IOMUXC_RTC_BASE (0xf1860000u)
#define APB_PMU_BASE (0xf1850000u)
#define APB_XTAL_RTC_BASE (0xf1830000u)
#define APB_RC_RTC_BASE (0xf1820000u)
#define APB_RTC2_BASE (0xf1810000u)
#define APB_RTC1_BASE (0xf1800000u)
#define APB_SCR_HPI_BASE (0xf15f0000u)
#define APB_PLL_HPI_BASE (0xf1500000u)
#define APB_EIC_HPI_BASE (0xf14f0000u)
#define APB_BIPC_DDR_BASE (0xf14e0000u)
#define APB_PLL_CPU1B_BASE (0xf14d0000u)
#define APB_GPV_HPIA_BASE (0xf14c0000u)
#define APB_PLL_CPU2_BASE (0xf14b0000u)
#define APB_PLL_CPU1A_BASE (0xf14a0000u)
#define APB_PLL_GPU2_BASE (0xf1490000u)
#define APB_PLL_GPU1_BASE (0xf1480000u)
#define APB_GPV_VPU_BASE (0xf1470000u)
#define APB_TB_CTRL_BASE (0xf1460000u)
#define APB_PLL_VPU_BASE (0xf1450000u)
#define APB_VPU1_BASE (0xf1440000u)
#define APB_VPU2_BASE (0xf1430000u)
#define APB_MJPEG_BASE (0xf1420000u)
#define APB_SYS_CNTRW_BASE (0xf1410000u)
#define APB_SYS_CNTRO_BASE (0xf1400000u)
#define APB_DMA_CH_MUX_PCIE2_BASE (0xf13e0000u)
#define APB_DMA_CH_MUX_PCIE1_BASE (0xf13c0000u)
#define APB_GPV_HIS_BASE (0xf1300000u)
#define APB_PLL_HIS_BASE (0xf12a0000u)
#define APB_USBPHY2_BASE (0xf1280000u)
#define APB_USB2_BASE (0xf1260000u)
#define APB_USBPHY1_BASE (0xf1240000u)
#define APB_USB1_BASE (0xf1220000u)
#define APB_PCIE_PHY_BASE (0xf1200000u)
#define APB_PCIE2_BASE (0xf1100000u)
#define APB_PCIE1_BASE (0xf1000000u)
#define APB_IRAM5_MEM_BASE (0xf0e80000u)
#define APB_DC5_BASE (0xf0df0000u)
#define APB_DC4_BASE (0xf0de0000u)
#define APB_DC3_BASE (0xf0dd0000u)
#define APB_DC2_BASE (0xf0dc0000u)
#define APB_DC1_BASE (0xf0db0000u)
#define APB_DP3_BASE (0xf0da0000u)
#define APB_DP2_BASE (0xf0d90000u)
#define APB_DP1_BASE (0xf0d80000u)
#define APB_MIPI_DSI2_BASE (0xf0d70000u)
#define APB_MIPI_DSI1_BASE (0xf0d60000u)
#define APB_DISP_MUX_BASE (0xf0d50000u)
#define APB_XTAL_AP_BASE (0xf0d40000u)
#define APB_PLL_DISP_BASE (0xf0d30000u)
#define APB_MIPI_CSI2_BASE (0xf0d10000u)
#define APB_MIPI_CSI1_BASE (0xf0d00000u)
#define APB_GPV_DISP_BASE (0xf0cf0000u)
#define APB_CSI3_BASE (0xf0ce0000u)
#define APB_CSI2_BASE (0xf0cd0000u)
#define APB_CSI1_BASE (0xf0cc0000u)
#define APB_IRAM5_BASE (0xf0cb0000u)
#define APB_GPU2D2_BASE (0xf0ca0000u)
#define APB_GPU2D1_BASE (0xf0c90000u)
#define APB_LVDS4_BASE (0xf0c80000u)
#define APB_LVDS3_BASE (0xf0c70000u)
#define APB_LVDS2_BASE (0xf0c60000u)
#define APB_LVDS1_BASE (0xf0c50000u)
#define APB_LVDSCOMMON_BASE (0xf0c40000u)
#define APB_PLL_LVDS4_BASE (0xf0c30000u)
#define APB_PLL_LVDS3_BASE (0xf0c20000u)
#define APB_PLL_LVDS2_BASE (0xf0c10000u)
#define APB_PLL_LVDS1_BASE (0xf0c00000u)
#define APB_MAC_BASE (0xf0bc0000u)
#define APB_I2C16_BASE (0xf0b70000u)
#define APB_I2C15_BASE (0xf0b60000u)
#define APB_I2C14_BASE (0xf0b50000u)
#define APB_I2C13_BASE (0xf0b40000u)
#define APB_I2C12_BASE (0xf0b30000u)
#define APB_I2C11_BASE (0xf0b20000u)
#define APB_I2C10_BASE (0xf0b10000u)
#define APB_I2C9_BASE (0xf0b00000u)
#define APB_I2C8_BASE (0xf0af0000u)
#define APB_I2C7_BASE (0xf0ae0000u)
#define APB_I2C6_BASE (0xf0ad0000u)
#define APB_I2C5_BASE (0xf0ac0000u)
#define APB_CAN8_BASE (0xf0ab0000u)
#define APB_CAN7_BASE (0xf0aa0000u)
#define APB_CAN6_BASE (0xf0a90000u)
#define APB_CAN5_BASE (0xf0a80000u)
#define APB_WDT8_BASE (0xf0a50000u)
#define APB_WDT7_BASE (0xf0a40000u)
#define APB_WDT6_BASE (0xf0a30000u)
#define APB_WDT5_BASE (0xf0a20000u)
#define APB_WDT4_BASE (0xf0a10000u)
#define APB_WDT3_BASE (0xf0a00000u)
#define APB_SPI8_BASE (0xf09d0000u)
#define APB_SPI7_BASE (0xf09c0000u)
#define APB_SPI6_BASE (0xf09b0000u)
#define APB_SPI5_BASE (0xf09a0000u)
#define APB_PWM8_BASE (0xf0960000u)
#define APB_PWM7_BASE (0xf0950000u)
#define APB_PWM6_BASE (0xf0940000u)
#define APB_PWM5_BASE (0xf0930000u)
#define APB_PWM4_BASE (0xf0920000u)
#define APB_PWM3_BASE (0xf0910000u)
#define APB_TIMER8_BASE (0xf0900000u)
#define APB_TIMER7_BASE (0xf08f0000u)
#define APB_TIMER6_BASE (0xf08e0000u)
#define APB_TIMER5_BASE (0xf08d0000u)
#define APB_TIMER4_BASE (0xf08c0000u)
#define APB_TIMER3_BASE (0xf08b0000u)
#define APB_PVT_SNS_SEC_BASE (0xf0880000u)
#define APB_ADC_BASE (0xf0860000u)
#define APB_PLL7_BASE (0xf0840000u)
#define APB_PLL6_BASE (0xf0830000u)
#define APB_PLL5_BASE (0xf0820000u)
#define APB_PLL4_BASE (0xf0810000u)
#define APB_PLL3_BASE (0xf0800000u)
#define APB_CAN20_BASE (0xf07f0000u)
#define APB_CAN19_BASE (0xf07e0000u)
#define APB_CAN18_BASE (0xf07d0000u)
#define APB_CAN17_BASE (0xf07c0000u)
#define APB_CAN16_BASE (0xf07b0000u)
#define APB_CAN15_BASE (0xf07a0000u)
#define APB_CAN14_BASE (0xf0790000u)
#define APB_CAN13_BASE (0xf0780000u)
#define APB_CAN12_BASE (0xf0770000u)
#define APB_CAN11_BASE (0xf0760000u)
#define APB_CAN10_BASE (0xf0750000u)
#define APB_CAN9_BASE (0xf0740000u)
#define APB_IRAM4_BASE (0xf0730000u)
#define APB_IRAM3_BASE (0xf0720000u)
#define APB_IRAM2_BASE (0xf0710000u)
#define APB_ROMC2_BASE (0xf06f0000u)
#define APB_GPV_SEC_BASE (0xf06e0000u)
#define APB_OSPI2_BASE (0xf06d0000u)
#define APB_GPV_SEC_M_BASE (0xf06c0000u)
#define APB_EIC_SEC_BASE (0xf06b0000u)
#define APB_ENET_QOS2_BASE (0xf06a0000u)
#define APB_I2S_SC8_BASE (0xf0650000u)
#define APB_I2S_SC7_BASE (0xf0640000u)
#define APB_I2S_SC6_BASE (0xf0630000u)
#define APB_I2S_SC5_BASE (0xf0620000u)
#define APB_I2S_SC4_BASE (0xf0610000u)
#define APB_I2S_SC3_BASE (0xf0600000u)
#define APB_I2S_MC2_BASE (0xf05d0000u)
#define APB_I2S_MC1_BASE (0xf05c0000u)
#define APB_SPDIF4_BASE (0xf05b0000u)
#define APB_SPDIF3_BASE (0xf05a0000u)
#define APB_SPDIF2_BASE (0xf0590000u)
#define APB_SPDIF1_BASE (0xf0580000u)
#define APB_UART16_BASE (0xf0530000u)
#define APB_UART15_BASE (0xf0520000u)
#define APB_UART14_BASE (0xf0510000u)
#define APB_UART13_BASE (0xf0500000u)
#define APB_UART12_BASE (0xf04f0000u)
#define APB_UART11_BASE (0xf04e0000u)
#define APB_UART10_BASE (0xf04d0000u)
#define APB_UART9_BASE (0xf04c0000u)
#define APB_DMA_MUX8_BASE (0xf04a0000u)
#define APB_DMA_MUX7_BASE (0xf0490000u)
#define APB_DMA_MUX6_BASE (0xf0480000u)
#define APB_DMA_MUX5_BASE (0xf0470000u)
#define APB_DMA_MUX4_BASE (0xf0460000u)
#define APB_DMA_MUX3_BASE (0xf0450000u)
#define APB_DMA_MUX2_BASE (0xf0440000u)
#define APB_GPIO5_BASE (0xf0430000u)
#define APB_GPIO4_BASE (0xf0420000u)
#define APB_GPIO3_BASE (0xf0410000u)
#define APB_GPIO2_BASE (0xf0400000u)
#define APB_GPV_HPIB_BASE (0xf03f0000u)
#define APB_SPI4_BASE (0xf03b0000u)
#define APB_SPI3_BASE (0xf03a0000u)
#define APB_SPI2_BASE (0xf0390000u)
#define APB_SPI1_BASE (0xf0380000u)
#define APB_CE1_REG_BASE (0xf0340000u)
#define APB_SEM2_BASE (0xf0330000u)
#define APB_SEM1_BASE (0xf0320000u)
#define APB_I2S_SC2_BASE (0xf0310000u)
#define APB_I2S_SC1_BASE (0xf0300000u)
#define APB_BIPC_ENET1_BASE (0xf02f0000u)
#define APB_EIC_SAF_BASE (0xf02e0000u)
#define APB_GPV_SAF_BASE (0xf02d0000u)
#define APB_PVT_SNS_SAF_BASE (0xf02c0000u)
#define APB_PWRCTRL_BASE (0xf02b0000u)
#define APB_PLL2_BASE (0xf0260000u)
#define APB_PLL1_BASE (0xf0250000u)
#define APB_RC24M_BASE (0xf0240000u)
#define APB_XTAL_SAFETY_BASE (0xf0230000u)
#define APB_ROMC1_BASE (0xf0200000u)
#define APB_IRAM1_BASE (0xf01f0000u)
#define APB_DMA_MUX1_BASE (0xf01e0000u)
#define APB_WDT2_BASE (0xf01d0000u)
#define APB_WDT1_BASE (0xf01c0000u)
#define APB_PWM2_BASE (0xf01b0000u)
#define APB_PWM1_BASE (0xf01a0000u)
#define APB_TIMER2_BASE (0xf0190000u)
#define APB_TIMER1_BASE (0xf0180000u)
#define APB_ENET_QOS1_BASE (0xf0170000u)
#define APB_UART8_BASE (0xf0160000u)
#define APB_UART7_BASE (0xf0150000u)
#define APB_UART6_BASE (0xf0140000u)
#define APB_UART5_BASE (0xf0130000u)
#define APB_UART4_BASE (0xf0120000u)
#define APB_UART3_BASE (0xf0110000u)
#define APB_UART2_BASE (0xf0100000u)
#define APB_UART1_BASE (0xf00f0000u)
#define APB_I2C4_BASE (0xf00e0000u)
#define APB_I2C3_BASE (0xf00d0000u)
#define APB_I2C2_BASE (0xf00c0000u)
#define APB_I2C1_BASE (0xf00b0000u)
#define APB_CAN4_BASE (0xf0060000u)
#define APB_CAN3_BASE (0xf0050000u)
#define APB_CAN2_BASE (0xf0040000u)
#define APB_CAN1_BASE (0xf0030000u)
#define APB_OSPI1_BASE (0xf0020000u)
#define APB_EFUSEC_BASE (0xf0010000)
#define APB_GPIO1_BASE (0xf0000000u)
#define DDR_MEMORY_BASE (0x30000000u)
#define PCIE2_BASE (0x20000000u)
#define PCIE1_BASE (0x10000000u)
#define OSPI2_BASE (0x08000000)
#define OSPI1_BASE (0x04000000u)
#define A55_DAP_BASE (0x01000000u)
#define VDSP_BASE (0x00a00000u)
#define CE2_MEM_BASE (0x00520000)
#define CE1_MEM_BASE (0x00510000u)
#define MB_MEM_BASE (0x00500000u)
#define R5_SEC_CACHE_BASE (0x004f0000u)
#define R5_SEC_TCM_BASE (0x004b0000u)
#define R5_MP_CACHE_BASE (0x00470000u)
#define R5_MPTCM_BASE (0x00430000u)
#define IRAM1_ECC_BASE (0x00218000u)
#define IRAM2_ECC_BASE (0x00210000u)
#define IRAM3_ECC_BASE (0x00208000u)
#define IRAM4_ECC_BASE (0x00200000u)
#define IRAM4_BASE (0x001c0000u)
#define IRAM3_BASE (0x00180000u)
#define IRAM2_BASE (0x00140000u)
#define IRAM1_BASE (0x00100000u)
#define ROMC2_BASE (0x00000000u)

#endif
