<!DOCTYPE html>
    <html>
    <head>
        <meta charset="UTF-8">
        <title>HMP Models &lpar;TO DO&rpar;</title>
        <style>
/* From extension vscode.github */
/*---------------------------------------------------------------------------------------------
 *  Copyright (c) Microsoft Corporation. All rights reserved.
 *  Licensed under the MIT License. See License.txt in the project root for license information.
 *--------------------------------------------------------------------------------------------*/

.vscode-dark img[src$=\#gh-light-mode-only],
.vscode-light img[src$=\#gh-dark-mode-only] {
	display: none;
}

</style>
        
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/markdown.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Microsoft/vscode/extensions/markdown-language-features/media/highlight.css">
<style>
            body {
                font-family: -apple-system, BlinkMacSystemFont, 'Segoe WPC', 'Segoe UI', system-ui, 'Ubuntu', 'Droid Sans', sans-serif;
                font-size: 14px;
                line-height: 1.6;
            }
        </style>
        <style>
.task-list-item {
    list-style-type: none;
}

.task-list-item-checkbox {
    margin-left: -20px;
    vertical-align: middle;
    pointer-events: none;
}
</style>
        
    </head>
    <body class="vscode-body vscode-light">
        <h2 id="hmp-models-to-do">HMP Models (TO DO)</h2>
<p><a href="../HMP/HMP-M-2013-Singapore_Pricopi-Model.pdf">HMP-M-2013-Singapore_Pricopi-Model</a></p>
<ul>
<li>
<p>power-performance model for commercial asymmetric multi-core.</p>
<p>[HPM] <a href="../hmp/HMP-A-2013-USA_Pricopi-Hierarchical_power_management.pdf">HMP-A-2013-USA_Pricopi-Hierarchical_power_management</a></p>
</li>
<li>
<p><em>Control Theory, control-based framework</em></p>
</li>
<li>
<p>achieve the optimal performance-power trade-off</p>
</li>
<li>
<p>with the aid of multiple PID controllers (one for each application and one for each cluster), considering the TDP (Thermal Design Power) budget.</p>
</li>
<li>
<p>Cluster controller allocates the power budget to each cluster and the other controllers try to meet the TDP budget.</p>
</li>
<li>
<p>However, for higher number of clusters, its performance degrades dramatically.</p>
<p>[SmartBalance] <a href="../HMP/HMP-AM-2015-USA_Sarma-SmartBalance_load_balancer_MPSoCs.pdf">HMP-A-2015-USA_Sarma-SmartBalance_load_balancer_MPSoCs</a></p>
<p>Ref:SmartBalance: A Sensing-Driven Linux <strong>Load Balancer</strong> for Energy Efficiency of Heterogeneous MPSoCs</p>
</li>
<li>
<p>performs load balancing using a sense-predict-balance paradigm.</p>
</li>
<li>
<p>closed loop</p>
</li>
<li>
<p>introduce estimation and prediction models to calculate the performance and power impact of executing each thread on different heterogeneous cores without performing sampling at each core type.</p>
</li>
<li>
<p>finer granularity: thread-level awareness</p>
<p>[HFEE] <a href="../HMP/HMP-A-2021-Iran_Salami-FairEnergy-HFEE.pdf">HMP-A-2021-Iran_Salami-FairEnergy-HFEE</a></p>
</li>
<li>
<p>· Fairness  · Energy efficiency</p>
<p>Ref: Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors (2021).</p>
<p>[CEEF] <a href="../HMP/HMP-A-2022-Iran_Salami-FairEnergyContention-CFEE.pdf">HMP-A-2022-Iran_Salami-FairEnergyContention-CFEE</a></p>
</li>
<li>
<p>Consider · Shared resource contention · Energy efficiency · Fairness</p>
</li>
<li>
<p>surpasses Linux and four other schedulers in terms of fairness (58%) and energy efficiency (37% on average)</p>
<p>Ref: Online energy‐efficient fair scheduling for heterogeneous multi‐cores considering shared resource contention (2022)</p>
<p><a href="../HMP/HMP-A-2019-Hungary_Bringye-User-mode-CPUFreq-governor.pdf">HMP-A-2019-Hungary_Bringye-User-mode-CPUFreq-governor</a></p>
<p>Power consumption aware big.LITTLE scheduler for Linux operating system</p>
<p><a href="../HMP/HMP-A-2020-Korea_Samsung_Park-Energy-Performance.pdf">HMP-A-2020-Korea_Samsung_Park-Energy-Performance</a></p>
<p>Performance-efficient CPU resource management algorithm on Heterogeneous multi-processor</p>
</li>
<li>
<p>PASE (Performance Aware Scheduling within a given Energy budget)</p>
</li>
<li>
<p>Performance aware idle depth selection (PAI)</p>
</li>
<li>
<p>a new idle state prediction method based on cache miss rate and relate frequency. That is, not only the energy consumed, but also the performance impact will be considered for selecting the idle state.</p>
</li>
</ul>
<h3 id="-dvfs-">** DVFS **</h3>
<p>The most common method of software-controlled DVFS (e.g. Linux on-demand governor) is to set a target system load, and adjust the P-States (discrete voltage/frequency pairs) to reach it.</p>
<p>Linaro (Collaborative engineering organization consolidating and optimizing open source software and tools for ARM).</p>
<ul>
<li>
<p>EA-SU (Energy Aware SchedUtil)</p>
<p>Power step-wise frequency scaling (PSF)</p>
<p><a href="../SMP/SMP-AM-2014-Intel_Rotem-EARtH.pdf">SMP-AM-2014-Intel_Rotem-EARtH</a></p>
<p>Energy Aware Race to Halt: A Down to EARtH Approach for Platform Energy Management</p>
<p><a href="../hmp/HMP-AM-2016-Intel_Rotem-H-EARtH.pdf">HMP-AM-2016-Intel_Rotem-H-EARtH</a></p>
<p>H-EARtH_Heterogeneous_Multicore_Platform_Energy_Management</p>
</li>
<li>
<p>It offers a runtime scheduling and energy management algorithm for multicore heterogeneous CPUs to optimize the total platform E⋅D^α metric.</p>
<p><a href="../HMP/HMP-A-2020-Korea_Samsung_Park-Energy-Performance.pdf">HMP-A-2020-Korea_Samsung_Park-Energy-Performance</a></p>
<p>Performance-efficient CPU resource management algorithm on Heterogeneous multi-processor</p>
</li>
<li>
<p>Power step-wise frequency scaling (PSF)</p>
</li>
<li>
<p>The goal of problem is to find the optimal path of series of OPP selection minimizing the energy consumption and latency to replace ‘x1.25’ is the previous DVFS with 25% margin</p>
</li>
</ul>
<p><strong>More sophisticated strategies for controlling DVFS</strong></p>
<p>[12] S. Ahmed and B. H. Ferri, “Prediction-based asynchronous CPU-budget allocation for soft-real-time applications,” IEEE Transactions on Computers, vol. 63, no. 9, pp. 2343–2355, Sep. 2014.</p>
<ul>
<li>scheduling periodic workloads</li>
</ul>
<p>[13] R. Ge, X. Feng, W. c. Feng, and K. W. Cameron, “CPU MISER: A performance-directed, run-time system for power-aware clusters,” in 2007 Int’l Conference on Parallel Processing (ICPP 2007), Sep. 2007.</p>
<ul>
<li>integrated runtime systems such as CPU MISER</li>
</ul>
<p>[14] Q.Deng,D.Meisner,A.Bhattacharjee,T.F.Wenisch,andR.Bianchini, “CoScale: Coordinating CPU and memory system DVFS in server systems,” in 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2012, pp. 143–154.</p>
<ul>
<li>CoScale</li>
</ul>
<p>[15] H.David,E.Gorbatov,U.R.Hanebutte,R.Khanna,andC.Le,“RAPL: Memory power estimation and capping,” in 2010 ACM/IEEE Interna- tional Symposium on Low-Power Electronics and Design (ISLPED), Aug. 2010, pp. 189–194.</p>
<ul>
<li>Intel’s RAPL system based upon energy quotas</li>
</ul>

        
        
    </body>
    </html>