
*** Running vivado
    with args -log Ordovician_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ordovician_top.tcl



****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Mon May 12 15:29:27 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Ordovician_top.tcl -notrace
Command: synth_design -top Ordovician_top -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.410 ; gain = 468.285
---------------------------------------------------------------------------------
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:106]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:106]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:107]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:107]
INFO: [Synth 8-6157] synthesizing module 'Ordovician_top' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-24288-TR-PC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-24288-TR-PC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-24288-TR-PC/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-24288-TR-PC/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:351]
INFO: [Synth 8-6155] done synthesizing module 'READ_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:30]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:31]
INFO: [Synth 8-6157] synthesizing module 'CALC_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/SystolicArray.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PE' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/PE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PE' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/PE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'SystolicArray' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/SystolicArray.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:28]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:29]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:40]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:41]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:52]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:53]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:64]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'CALC_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/WRITE_Matrix.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'WRITE_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/WRITE_Matrix.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:53]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:54]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:73]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'Ordovician_top' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:2]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_A_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_B_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_A_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_B_reg with 23552 registers
WARNING: [Synth 8-6014] Unused sequential element row_idx_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:373]
WARNING: [Synth 8-6014] Unused sequential element col_idx_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:374]
WARNING: [Synth 8-6014] Unused sequential element config_valid_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:384]
WARNING: [Synth 8-6014] Unused sequential element config_reg_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:419]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:456]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:457]
WARNING: [Synth 8-6014] Unused sequential element block_idx_a_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:621]
WARNING: [Synth 8-6014] Unused sequential element local_row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:622]
WARNING: [Synth 8-6014] Unused sequential element src_col_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:625]
WARNING: [Synth 8-6014] Unused sequential element block_idx_b_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:639]
WARNING: [Synth 8-6014] Unused sequential element local_col_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:640]
WARNING: [Synth 8-6014] Unused sequential element local_row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:641]
WARNING: [Synth 8-6014] Unused sequential element src_row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:644]
WARNING: [Synth 8-7137] Register shape_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:424]
WARNING: [Synth 8-7137] Register dtype_ab_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:425]
WARNING: [Synth 8-7137] Register dtype_c_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:426]
WARNING: [Synth 8-6014] Unused sequential element C_next_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/PE.sv:47]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_A_input_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_B_input_reg with 23552 registers
WARNING: [Synth 8-7129] Port clk in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port writestart in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][3][31] in module WRITE_Matrix is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:15 ; elapsed = 00:04:54 . Memory (MB): peak = 10275.926 ; gain = 9724.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:43 ; elapsed = 00:05:33 . Memory (MB): peak = 10275.926 ; gain = 9724.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:43 ; elapsed = 00:05:33 . Memory (MB): peak = 10275.926 ; gain = 9724.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 10275.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'read_matrix/u_bram_B'
Finished Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'read_matrix/u_bram_B'
Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'read_matrix/u_bram_A'
Finished Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'read_matrix/u_bram_A'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 12293.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


*** Running vivado
    with args -log Ordovician_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ordovician_top.tcl



****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Mon May 12 18:54:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Ordovician_top.tcl -notrace
Command: synth_design -top Ordovician_top -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.652 ; gain = 467.660
---------------------------------------------------------------------------------
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:106]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:106]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:107]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:107]
INFO: [Synth 8-6157] synthesizing module 'Ordovician_top' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-15712-TR-PC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-15712-TR-PC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-15712-TR-PC/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/.Xil/Vivado-15712-TR-PC/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:351]
INFO: [Synth 8-6155] done synthesizing module 'READ_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:30]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'READ_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:31]
INFO: [Synth 8-6157] synthesizing module 'CALC_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/SystolicArray.sv:2]
INFO: [Synth 8-6157] synthesizing module 'PE' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/PE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PE' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/PE.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'SystolicArray' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/SystolicArray.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:28]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:29]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:40]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:41]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:52]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:53]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:64]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'SystolicArray' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'CALC_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/CALC_Matrix.sv:2]
INFO: [Synth 8-6157] synthesizing module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/WRITE_Matrix.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'WRITE_Matrix' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/WRITE_Matrix.sv:2]
WARNING: [Synth 8-689] width (6) of port connection 'MUL_valid' does not match port width (2) of module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:53]
WARNING: [Synth 8-689] width (6) of port connection 'ADD_valid' does not match port width (2) of module 'WRITE_Matrix' [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:54]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:73]
INFO: [Synth 8-226] default block is never used [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'Ordovician_top' (0#1) [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/Ordovician_top.sv:2]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_A_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_B_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_A_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  temp_B_reg with 23552 registers
WARNING: [Synth 8-6014] Unused sequential element row_idx_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:373]
WARNING: [Synth 8-6014] Unused sequential element col_idx_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:374]
WARNING: [Synth 8-6014] Unused sequential element config_valid_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:384]
WARNING: [Synth 8-6014] Unused sequential element config_reg_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:419]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:456]
WARNING: [Synth 8-6014] Unused sequential element col_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:457]
WARNING: [Synth 8-6014] Unused sequential element block_idx_a_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:621]
WARNING: [Synth 8-6014] Unused sequential element local_row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:622]
WARNING: [Synth 8-6014] Unused sequential element src_col_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:625]
WARNING: [Synth 8-6014] Unused sequential element block_idx_b_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:639]
WARNING: [Synth 8-6014] Unused sequential element local_col_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:640]
WARNING: [Synth 8-6014] Unused sequential element local_row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:641]
WARNING: [Synth 8-6014] Unused sequential element src_row_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:644]
WARNING: [Synth 8-7137] Register shape_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:424]
WARNING: [Synth 8-7137] Register dtype_ab_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:425]
WARNING: [Synth 8-7137] Register dtype_c_reg in module READ_Matrix has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv:426]
WARNING: [Synth 8-6014] Unused sequential element C_next_reg was removed.  [D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.srcs/sources_1/new/PE.sv:47]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_A_input_reg with 23552 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  Matrix_B_input_reg with 23552 registers
WARNING: [Synth 8-7129] Port clk in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstn in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port writestart in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][0][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][1][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][31] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][30] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][29] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][28] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][27] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][26] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][25] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][24] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][23] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][22] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][21] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][20] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][19] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][18] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][17] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][16] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][15] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][14] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][13] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][12] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][11] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][10] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][9] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][8] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][7] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][6] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][5] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][4] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][3] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][2] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][1] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][2][0] in module WRITE_Matrix is either unconnected or has no load
WARNING: [Synth 8-7129] Port Matrix_C[0][0][3][31] in module WRITE_Matrix is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:00 ; elapsed = 00:04:09 . Memory (MB): peak = 10270.785 ; gain = 9720.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:25 ; elapsed = 00:04:38 . Memory (MB): peak = 10270.785 ; gain = 9720.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:25 ; elapsed = 00:04:38 . Memory (MB): peak = 10270.785 ; gain = 9720.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 10309.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'read_matrix/u_bram_B'
Finished Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'read_matrix/u_bram_B'
Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'read_matrix/u_bram_A'
Finished Parsing XDC File [d:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'read_matrix/u_bram_A'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.206 . Memory (MB): peak = 12359.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-217] Failed to load feature 'core'.
Parallel Worker Creation Failure: Worker 1 has died.  Skipping 
TclStackFree: incorrect freePtr (0000023414403880 != 0000023414403CA0). Call out of sequence?
Parallel Worker Creation Failure: Worker 0 has died.  Skipping 
Adjusting Job Scheduling: Worker 0 unavailable.  Skipping 
Adjusting Job Scheduling: Worker 1 unavailable.  Skipping 
Failed to find any parallel workers.  Continuing in single-core optimization.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:20 ; elapsed = 00:11:29 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:20 ; elapsed = 00:11:29 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for read_matrix/u_bram_B. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for read_matrix/u_bram_A. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:21 ; elapsed = 00:11:31 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'READ_Matrix'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SystolicArray'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ordovician_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
             READ_CONFIG |                              001 |                              001
           READ_MATRICES |                              010 |                              010
               WAIT_DATA |                              011 |                              011
            FILL_BUBBLES |                              100 |                              100
                    DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'READ_Matrix'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    LOAD |                             0010 |                               01
                    CALC |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SystolicArray'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    READ |                             0010 |                               01
                    CALC |                             0100 |                               10
                   WRITE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ordovician_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:18:15 ; elapsed = 00:21:18 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 19    
	   3 Input   32 Bit       Adders := 10    
	   4 Input   32 Bit       Adders := 8     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4550  
	               16 Bit    Registers := 256   
	                8 Bit    Registers := 512   
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Multipliers : 
	               6x32  Multipliers := 8     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1476  
	   4 Input   32 Bit        Muxes := 3602  
	   2 Input   32 Bit        Muxes := 774   
	   2 Input   16 Bit        Muxes := 6592  
	   4 Input   10 Bit        Muxes := 4     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 18864 
	   4 Input    6 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 46996 
	   4 Input    4 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1753  
	   2 Input    1 Bit        Muxes := 47098 
	   4 Input    1 Bit        Muxes := 1508  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:48:42 ; elapsed = 00:53:38 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:48:58 ; elapsed = 00:53:58 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:49:05 ; elapsed = 00:54:07 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:49:56 ; elapsed = 00:55:00 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:50:00 ; elapsed = 00:55:06 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:50:00 ; elapsed = 00:55:06 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:50:00 ; elapsed = 00:55:06 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:50:00 ; elapsed = 00:55:06 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:50:00 ; elapsed = 00:55:06 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:50:00 ; elapsed = 00:55:06 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |BUFG        |     1|
|4     |CARRY4      |   103|
|5     |LUT1        |     8|
|6     |LUT2        |   116|
|7     |LUT3        |    86|
|8     |LUT4        |    45|
|9     |LUT5        |    62|
|10    |LUT6        |   134|
|11    |FDCE        |   135|
|12    |FDRE        |   149|
|13    |FDSE        |     5|
|14    |IBUF        |     3|
|15    |OBUF        |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:50:00 ; elapsed = 00:55:06 . Memory (MB): peak = 12364.934 ; gain = 11814.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:42:04 ; elapsed = 00:50:35 . Memory (MB): peak = 12364.934 ; gain = 9720.793
Synthesis Optimization Complete : Time (s): cpu = 00:50:01 ; elapsed = 00:55:07 . Memory (MB): peak = 12364.934 ; gain = 11814.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 12364.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12364.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fe1a153d
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:50:07 ; elapsed = 00:55:19 . Memory (MB): peak = 12364.934 ; gain = 12021.320
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 12364.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/digital design/Ordovician/Ordovician_a7/Ordovician_a7.runs/synth_1/Ordovician_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Ordovician_top_utilization_synth.rpt -pb Ordovician_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 12 19:50:15 2025...
