"Address","Occurrences","Title 1","Title 1 Length","Title 1 Pixel Width","Indexability","Indexability Status"
"https://www.vlsiphysicaldesign.top/","1","VLSI Physical Design Hub | In-Depth Guides and Concepts","55","510","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_logic_synthesis","1","Advanced Logic Synthesis and Physical Implementation | VLSI Physical Design Hub","79","735","Indexable",""
"https://www.vlsiphysicaldesign.top/io_design","1","I/O Design in VLSI | VLSI Physical Design Hub","45","400","Indexable",""
"https://www.vlsiphysicaldesign.top/eco","1","Engineering Change Orders (ECO) | VLSI Physical Design Hub","58","540","Indexable",""
"https://www.vlsiphysicaldesign.top/ccs_modeling","1","A Technical Guide to CCS Modeling | VLSI Physical Design Hub","60","555","Indexable",""
"https://www.vlsiphysicaldesign.top/placement","1","VLSI Placement Guide | VLSI Physical Design Hub","47","437","Indexable",""
"https://www.vlsiphysicaldesign.top/power_analysis","1","Power Analysis in VLSI | VLSI Physical Design Hub","49","442","Indexable",""
"https://www.vlsiphysicaldesign.top/routing","1","The Final Connection: A Deep Dive into VLSI Routing | VLSI Physical Design Hub","78","703","Indexable",""
"https://www.vlsiphysicaldesign.top/sta","1","Static Timing Analysis (STA) | VLSI Physical Design Hub","55","492","Indexable",""
"https://www.vlsiphysicaldesign.top/logic_synthesis","1","Logic Synthesis Explained | VLSI Physical Design Hub","52","471","Indexable",""
"https://www.vlsiphysicaldesign.top/ir_analysis","1","IR Drop Analysis | VLSI Physical Design Hub","43","384","Indexable",""
"https://www.vlsiphysicaldesign.top/powerplan","1","A Comprehensive Guide to Power Planning and Integrity in Modern VLSI Design | VLSI Physical Design Hub","102","941","Indexable",""
"https://www.vlsiphysicaldesign.top/delay_models","1","Delay Models in VLSI | VLSI Physical Design Hub","47","425","Indexable",""
"https://www.vlsiphysicaldesign.top/who-am-i","1","Samson Hruday Chinta | Professional Profile","43","390","Indexable",""
"https://www.vlsiphysicaldesign.top/cmos_fundamentals","1","CMOS Fundamentals in VLSI Design | VLSI Physical Design Hub","59","561","Indexable",""
"https://www.vlsiphysicaldesign.top/blog","1","Blog | VLSI Physical Design Hub","31","281","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_inputs","1","VLSI Physical Design Inputs Guide | VLSI Physical Design Hub","60","543","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_issues","1","Common Physical Design Issues | VLSI Physical Design Hub","56","529","Indexable",""
"https://www.vlsiphysicaldesign.top/congestion_analysis","1","Congestion Analysis in VLSI | VLSI Physical Design Hub","54","487","Indexable",""
"https://www.vlsiphysicaldesign.top/work_sited","1","Works Cited | VLSI Physical Design Hub","38","348","Indexable",""
"https://www.vlsiphysicaldesign.top/sta_numericals","1","STA Numericals | VLSI Physical Design Hub","41","383","Indexable",""
"https://www.vlsiphysicaldesign.top/floorplan","1","VLSI Floorplanning Explained | VLSI Physical Design Hub","55","499","Indexable",""
"https://www.vlsiphysicaldesign.top/std_cell_types","1","Standard Cell Types in VLSI | VLSI Physical Design Hub","54","483","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_cells","1","Physical Design Cells | VLSI Physical Design Hub","48","429","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_verification","1","Physical Design Verification | VLSI Physical Design Hub","55","487","Indexable",""
"https://www.vlsiphysicaldesign.top/cts","1","Clock Tree Synthesis (CTS) Deep Dive | VLSI Physical Design Hub","63","575","Indexable",""
"https://www.vlsiphysicaldesign.top/about","1","About & Contact | VLSI Physical Design Hub","42","387","Indexable",""
"https://www.vlsiphysicaldesign.top/projects","1","Projects | VLSI Physical Design Hub","35","314","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_synthesis","1","Advanced VLSI Synthesis Methodologies | VLSI Physical Design Hub","64","603","Indexable",""
