{
  "module_name": "ice_lan_tx_rx.h",
  "hash_id": "6f3f381a3f8890d55c031eb9ea2abf86c5fa8ed936fbab3831f1276f40e0c526",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/ice/ice_lan_tx_rx.h",
  "human_readable_source": " \n \n\n#ifndef _ICE_LAN_TX_RX_H_\n#define _ICE_LAN_TX_RX_H_\n\nunion ice_32byte_rx_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t\t\t \n\t\t__le64 rsvd1;\n\t\t__le64 rsvd2;\n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\tstruct {\n\t\t\t\t__le16 mirroring_status;\n\t\t\t\t__le16 l2tag1;\n\t\t\t} lo_dword;\n\t\t\tunion {\n\t\t\t\t__le32 rss;  \n\t\t\t\t__le32 fd_id;  \n\t\t\t} hi_dword;\n\t\t} qword0;\n\t\tstruct {\n\t\t\t \n\t\t\t__le64 status_error_len;\n\t\t} qword1;\n\t\tstruct {\n\t\t\t__le16 ext_status;  \n\t\t\t__le16 rsvd;\n\t\t\t__le16 l2tag2_1;\n\t\t\t__le16 l2tag2_2;\n\t\t} qword2;\n\t\tstruct {\n\t\t\t__le32 reserved;\n\t\t\t__le32 fd_id;\n\t\t} qword3;\n\t} wb;  \n};\n\nstruct ice_fltr_desc {\n\t__le64 qidx_compq_space_stat;\n\t__le64 dtype_cmd_vsi_fdid;\n};\n\n#define ICE_FXD_FLTR_QW0_QINDEX_S\t0\n#define ICE_FXD_FLTR_QW0_QINDEX_M\t(0x7FFULL << ICE_FXD_FLTR_QW0_QINDEX_S)\n#define ICE_FXD_FLTR_QW0_COMP_Q_S\t11\n#define ICE_FXD_FLTR_QW0_COMP_Q_M\tBIT_ULL(ICE_FXD_FLTR_QW0_COMP_Q_S)\n#define ICE_FXD_FLTR_QW0_COMP_Q_ZERO\t0x0ULL\n\n#define ICE_FXD_FLTR_QW0_COMP_REPORT_S\t12\n#define ICE_FXD_FLTR_QW0_COMP_REPORT_M\t\\\n\t\t\t\t(0x3ULL << ICE_FXD_FLTR_QW0_COMP_REPORT_S)\n#define ICE_FXD_FLTR_QW0_COMP_REPORT_SW_FAIL\t0x1ULL\n#define ICE_FXD_FLTR_QW0_COMP_REPORT_SW\t\t0x2ULL\n\n#define ICE_FXD_FLTR_QW0_FD_SPACE_S\t14\n#define ICE_FXD_FLTR_QW0_FD_SPACE_M\t(0x3ULL << ICE_FXD_FLTR_QW0_FD_SPACE_S)\n#define ICE_FXD_FLTR_QW0_FD_SPACE_GUAR_BEST\t\t0x2ULL\n\n#define ICE_FXD_FLTR_QW0_STAT_CNT_S\t16\n#define ICE_FXD_FLTR_QW0_STAT_CNT_M\t\\\n\t\t\t\t(0x1FFFULL << ICE_FXD_FLTR_QW0_STAT_CNT_S)\n#define ICE_FXD_FLTR_QW0_STAT_ENA_S\t29\n#define ICE_FXD_FLTR_QW0_STAT_ENA_M\t(0x3ULL << ICE_FXD_FLTR_QW0_STAT_ENA_S)\n#define ICE_FXD_FLTR_QW0_STAT_ENA_PKTS\t\t0x1ULL\n\n#define ICE_FXD_FLTR_QW0_EVICT_ENA_S\t31\n#define ICE_FXD_FLTR_QW0_EVICT_ENA_M\tBIT_ULL(ICE_FXD_FLTR_QW0_EVICT_ENA_S)\n#define ICE_FXD_FLTR_QW0_EVICT_ENA_FALSE\t0x0ULL\n#define ICE_FXD_FLTR_QW0_EVICT_ENA_TRUE\t\t0x1ULL\n\n#define ICE_FXD_FLTR_QW0_TO_Q_S\t\t32\n#define ICE_FXD_FLTR_QW0_TO_Q_M\t\t(0x7ULL << ICE_FXD_FLTR_QW0_TO_Q_S)\n#define ICE_FXD_FLTR_QW0_TO_Q_EQUALS_QINDEX\t0x0ULL\n\n#define ICE_FXD_FLTR_QW0_TO_Q_PRI_S\t35\n#define ICE_FXD_FLTR_QW0_TO_Q_PRI_M\t(0x7ULL << ICE_FXD_FLTR_QW0_TO_Q_PRI_S)\n#define ICE_FXD_FLTR_QW0_TO_Q_PRIO1\t0x1ULL\n\n#define ICE_FXD_FLTR_QW0_DPU_RECIPE_S\t38\n#define ICE_FXD_FLTR_QW0_DPU_RECIPE_M\t\\\n\t\t\t(0x3ULL << ICE_FXD_FLTR_QW0_DPU_RECIPE_S)\n#define ICE_FXD_FLTR_QW0_DPU_RECIPE_DFLT\t0x0ULL\n\n#define ICE_FXD_FLTR_QW0_DROP_S\t\t40\n#define ICE_FXD_FLTR_QW0_DROP_M\t\tBIT_ULL(ICE_FXD_FLTR_QW0_DROP_S)\n#define ICE_FXD_FLTR_QW0_DROP_NO\t0x0ULL\n#define ICE_FXD_FLTR_QW0_DROP_YES\t0x1ULL\n\n#define ICE_FXD_FLTR_QW0_FLEX_PRI_S\t41\n#define ICE_FXD_FLTR_QW0_FLEX_PRI_M\t(0x7ULL << ICE_FXD_FLTR_QW0_FLEX_PRI_S)\n#define ICE_FXD_FLTR_QW0_FLEX_PRI_NONE\t0x0ULL\n\n#define ICE_FXD_FLTR_QW0_FLEX_MDID_S\t44\n#define ICE_FXD_FLTR_QW0_FLEX_MDID_M\t(0xFULL << ICE_FXD_FLTR_QW0_FLEX_MDID_S)\n#define ICE_FXD_FLTR_QW0_FLEX_MDID0\t0x0ULL\n\n#define ICE_FXD_FLTR_QW0_FLEX_VAL_S\t48\n#define ICE_FXD_FLTR_QW0_FLEX_VAL_M\t\\\n\t\t\t\t(0xFFFFULL << ICE_FXD_FLTR_QW0_FLEX_VAL_S)\n#define ICE_FXD_FLTR_QW0_FLEX_VAL0\t0x0ULL\n\n#define ICE_FXD_FLTR_QW1_DTYPE_S\t0\n#define ICE_FXD_FLTR_QW1_DTYPE_M\t(0xFULL << ICE_FXD_FLTR_QW1_DTYPE_S)\n#define ICE_FXD_FLTR_QW1_PCMD_S\t\t4\n#define ICE_FXD_FLTR_QW1_PCMD_M\t\tBIT_ULL(ICE_FXD_FLTR_QW1_PCMD_S)\n#define ICE_FXD_FLTR_QW1_PCMD_ADD\t0x0ULL\n#define ICE_FXD_FLTR_QW1_PCMD_REMOVE\t0x1ULL\n\n#define ICE_FXD_FLTR_QW1_PROF_PRI_S\t5\n#define ICE_FXD_FLTR_QW1_PROF_PRI_M\t(0x7ULL << ICE_FXD_FLTR_QW1_PROF_PRI_S)\n#define ICE_FXD_FLTR_QW1_PROF_PRIO_ZERO\t0x0ULL\n\n#define ICE_FXD_FLTR_QW1_PROF_S\t\t8\n#define ICE_FXD_FLTR_QW1_PROF_M\t\t(0x3FULL << ICE_FXD_FLTR_QW1_PROF_S)\n#define ICE_FXD_FLTR_QW1_PROF_ZERO\t0x0ULL\n\n#define ICE_FXD_FLTR_QW1_FD_VSI_S\t14\n#define ICE_FXD_FLTR_QW1_FD_VSI_M\t(0x3FFULL << ICE_FXD_FLTR_QW1_FD_VSI_S)\n#define ICE_FXD_FLTR_QW1_SWAP_S\t\t24\n#define ICE_FXD_FLTR_QW1_SWAP_M\t\tBIT_ULL(ICE_FXD_FLTR_QW1_SWAP_S)\n#define ICE_FXD_FLTR_QW1_SWAP_NOT_SET\t0x0ULL\n#define ICE_FXD_FLTR_QW1_SWAP_SET\t0x1ULL\n\n#define ICE_FXD_FLTR_QW1_FDID_PRI_S\t25\n#define ICE_FXD_FLTR_QW1_FDID_PRI_M\t(0x7ULL << ICE_FXD_FLTR_QW1_FDID_PRI_S)\n#define ICE_FXD_FLTR_QW1_FDID_PRI_ONE\t0x1ULL\n#define ICE_FXD_FLTR_QW1_FDID_PRI_THREE\t0x3ULL\n\n#define ICE_FXD_FLTR_QW1_FDID_MDID_S\t28\n#define ICE_FXD_FLTR_QW1_FDID_MDID_M\t(0xFULL << ICE_FXD_FLTR_QW1_FDID_MDID_S)\n#define ICE_FXD_FLTR_QW1_FDID_MDID_FD\t0x05ULL\n\n#define ICE_FXD_FLTR_QW1_FDID_S\t\t32\n#define ICE_FXD_FLTR_QW1_FDID_M\t\t\\\n\t\t\t(0xFFFFFFFFULL << ICE_FXD_FLTR_QW1_FDID_S)\n#define ICE_FXD_FLTR_QW1_FDID_ZERO\t0x0ULL\n\n \n#define ICE_FXD_FLTR_WB_QW1_DD_S\t0\n#define ICE_FXD_FLTR_WB_QW1_DD_M\t(0x1ULL << ICE_FXD_FLTR_WB_QW1_DD_S)\n#define ICE_FXD_FLTR_WB_QW1_DD_YES\t0x1ULL\n\n#define ICE_FXD_FLTR_WB_QW1_PROG_ID_S\t1\n#define ICE_FXD_FLTR_WB_QW1_PROG_ID_M\t\\\n\t\t\t\t(0x3ULL << ICE_FXD_FLTR_WB_QW1_PROG_ID_S)\n#define ICE_FXD_FLTR_WB_QW1_PROG_ADD\t0x0ULL\n#define ICE_FXD_FLTR_WB_QW1_PROG_DEL\t0x1ULL\n\n#define ICE_FXD_FLTR_WB_QW1_FAIL_S\t4\n#define ICE_FXD_FLTR_WB_QW1_FAIL_M\t(0x1ULL << ICE_FXD_FLTR_WB_QW1_FAIL_S)\n#define ICE_FXD_FLTR_WB_QW1_FAIL_YES\t0x1ULL\n\n#define ICE_FXD_FLTR_WB_QW1_FAIL_PROF_S\t5\n#define ICE_FXD_FLTR_WB_QW1_FAIL_PROF_M\t\\\n\t\t\t\t(0x1ULL << ICE_FXD_FLTR_WB_QW1_FAIL_PROF_S)\n#define ICE_FXD_FLTR_WB_QW1_FAIL_PROF_YES\t0x1ULL\n\nstruct ice_rx_ptype_decoded {\n\tu32 known:1;\n\tu32 outer_ip:1;\n\tu32 outer_ip_ver:2;\n\tu32 outer_frag:1;\n\tu32 tunnel_type:3;\n\tu32 tunnel_end_prot:2;\n\tu32 tunnel_end_frag:1;\n\tu32 inner_prot:4;\n\tu32 payload_layer:3;\n};\n\nenum ice_rx_ptype_outer_ip {\n\tICE_RX_PTYPE_OUTER_L2\t= 0,\n\tICE_RX_PTYPE_OUTER_IP\t= 1,\n};\n\nenum ice_rx_ptype_outer_ip_ver {\n\tICE_RX_PTYPE_OUTER_NONE\t= 0,\n\tICE_RX_PTYPE_OUTER_IPV4\t= 1,\n\tICE_RX_PTYPE_OUTER_IPV6\t= 2,\n};\n\nenum ice_rx_ptype_outer_fragmented {\n\tICE_RX_PTYPE_NOT_FRAG\t= 0,\n\tICE_RX_PTYPE_FRAG\t= 1,\n};\n\nenum ice_rx_ptype_tunnel_type {\n\tICE_RX_PTYPE_TUNNEL_NONE\t\t= 0,\n\tICE_RX_PTYPE_TUNNEL_IP_IP\t\t= 1,\n\tICE_RX_PTYPE_TUNNEL_IP_GRENAT\t\t= 2,\n\tICE_RX_PTYPE_TUNNEL_IP_GRENAT_MAC\t= 3,\n\tICE_RX_PTYPE_TUNNEL_IP_GRENAT_MAC_VLAN\t= 4,\n};\n\nenum ice_rx_ptype_tunnel_end_prot {\n\tICE_RX_PTYPE_TUNNEL_END_NONE\t= 0,\n\tICE_RX_PTYPE_TUNNEL_END_IPV4\t= 1,\n\tICE_RX_PTYPE_TUNNEL_END_IPV6\t= 2,\n};\n\nenum ice_rx_ptype_inner_prot {\n\tICE_RX_PTYPE_INNER_PROT_NONE\t\t= 0,\n\tICE_RX_PTYPE_INNER_PROT_UDP\t\t= 1,\n\tICE_RX_PTYPE_INNER_PROT_TCP\t\t= 2,\n\tICE_RX_PTYPE_INNER_PROT_SCTP\t\t= 3,\n\tICE_RX_PTYPE_INNER_PROT_ICMP\t\t= 4,\n\tICE_RX_PTYPE_INNER_PROT_TIMESYNC\t= 5,\n};\n\nenum ice_rx_ptype_payload_layer {\n\tICE_RX_PTYPE_PAYLOAD_LAYER_NONE\t= 0,\n\tICE_RX_PTYPE_PAYLOAD_LAYER_PAY2\t= 1,\n\tICE_RX_PTYPE_PAYLOAD_LAYER_PAY3\t= 2,\n\tICE_RX_PTYPE_PAYLOAD_LAYER_PAY4\t= 3,\n};\n\n \nunion ice_32b_rx_flex_desc {\n\tstruct {\n\t\t__le64 pkt_addr;  \n\t\t__le64 hdr_addr;  \n\t\t\t\t  \n\t\t__le64 rsvd1;\n\t\t__le64 rsvd2;\n\t} read;\n\tstruct {\n\t\t \n\t\tu8 rxdid;  \n\t\tu8 mir_id_umb_cast;  \n\t\t__le16 ptype_flex_flags0;  \n\t\t__le16 pkt_len;  \n\t\t__le16 hdr_len_sph_flex_flags1;  \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\n\t\t \n\t\t__le16 status_error0;\n\t\t__le16 l2tag1;\n\t\t__le16 flex_meta0;\n\t\t__le16 flex_meta1;\n\n\t\t \n\t\t__le16 status_error1;\n\t\tu8 flex_flags2;\n\t\tu8 time_stamp_low;\n\t\t__le16 l2tag2_1st;\n\t\t__le16 l2tag2_2nd;\n\n\t\t \n\t\t__le16 flex_meta2;\n\t\t__le16 flex_meta3;\n\t\tunion {\n\t\t\tstruct {\n\t\t\t\t__le16 flex_meta4;\n\t\t\t\t__le16 flex_meta5;\n\t\t\t} flex;\n\t\t\t__le32 ts_high;\n\t\t} flex_ts;\n\t} wb;  \n};\n\n \nstruct ice_32b_rx_flex_desc_nic {\n\t \n\tu8 rxdid;\n\tu8 mir_id_umb_cast;\n\t__le16 ptype_flexi_flags0;\n\t__le16 pkt_len;\n\t__le16 hdr_len_sph_flex_flags1;\n\n\t \n\t__le16 status_error0;\n\t__le16 l2tag1;\n\t__le32 rss_hash;\n\n\t \n\t__le16 status_error1;\n\tu8 flexi_flags2;\n\tu8 ts_low;\n\t__le16 l2tag2_1st;\n\t__le16 l2tag2_2nd;\n\n\t \n\t__le32 flow_id;\n\tunion {\n\t\tstruct {\n\t\t\t__le16 vlan_id;\n\t\t\t__le16 flow_id_ipv6;\n\t\t} flex;\n\t\t__le32 ts_high;\n\t} flex_ts;\n};\n\n \nstruct ice_32b_rx_flex_desc_nic_2 {\n\t \n\tu8 rxdid;\n\tu8 mir_id_umb_cast;\n\t__le16 ptype_flexi_flags0;\n\t__le16 pkt_len;\n\t__le16 hdr_len_sph_flex_flags1;\n\n\t \n\t__le16 status_error0;\n\t__le16 l2tag1;\n\t__le32 rss_hash;\n\n\t \n\t__le16 status_error1;\n\tu8 flexi_flags2;\n\tu8 ts_low;\n\t__le16 l2tag2_1st;\n\t__le16 l2tag2_2nd;\n\n\t \n\t__le16 flow_id;\n\t__le16 src_vsi;\n\tunion {\n\t\tstruct {\n\t\t\t__le16 rsvd;\n\t\t\t__le16 flow_id_ipv6;\n\t\t} flex;\n\t\t__le32 ts_high;\n\t} flex_ts;\n};\n\n \nenum ice_rxdid {\n\tICE_RXDID_LEGACY_0\t\t= 0,\n\tICE_RXDID_LEGACY_1\t\t= 1,\n\tICE_RXDID_FLEX_NIC\t\t= 2,\n\tICE_RXDID_FLEX_NIC_2\t\t= 6,\n\tICE_RXDID_HW\t\t\t= 7,\n\tICE_RXDID_LAST\t\t\t= 63,\n};\n\n \n#define ICE_RX_OPC_MDID\t\t0x01\n\n \nenum ice_flex_mdid_pkt_flags {\n\tICE_RX_MDID_PKT_FLAGS_15_0\t= 20,\n\tICE_RX_MDID_PKT_FLAGS_31_16,\n\tICE_RX_MDID_PKT_FLAGS_47_32,\n\tICE_RX_MDID_PKT_FLAGS_63_48,\n};\n\n \nenum ice_flex_rx_mdid {\n\tICE_RX_MDID_FLOW_ID_LOWER\t= 5,\n\tICE_RX_MDID_FLOW_ID_HIGH,\n\tICE_RX_MDID_SRC_VSI\t\t= 19,\n\tICE_RX_MDID_HASH_LOW\t\t= 56,\n\tICE_RX_MDID_HASH_HIGH,\n};\n\n \nenum ice_flg64_bits {\n\tICE_FLG_PKT_DSI\t\t= 0,\n\tICE_FLG_EVLAN_x8100\t= 14,\n\tICE_FLG_EVLAN_x9100,\n\tICE_FLG_VLAN_x8100,\n\tICE_FLG_TNL_MAC\t\t= 22,\n\tICE_FLG_TNL_VLAN,\n\tICE_FLG_PKT_FRG,\n\tICE_FLG_FIN\t\t= 32,\n\tICE_FLG_SYN,\n\tICE_FLG_RST,\n\tICE_FLG_TNL0\t\t= 38,\n\tICE_FLG_TNL1,\n\tICE_FLG_TNL2,\n\tICE_FLG_UDP_GRE,\n\tICE_FLG_RSVD\t\t= 63\n};\n\n \n#define ICE_RX_FLEX_DESC_PTYPE_M\t(0x3FF)  \n\n \n#define ICE_RX_FLX_DESC_PKT_LEN_M\t(0x3FFF)  \n\nenum ice_rx_flex_desc_status_error_0_bits {\n\t \n\tICE_RX_FLEX_DESC_STATUS0_DD_S = 0,\n\tICE_RX_FLEX_DESC_STATUS0_EOF_S,\n\tICE_RX_FLEX_DESC_STATUS0_HBO_S,\n\tICE_RX_FLEX_DESC_STATUS0_L3L4P_S,\n\tICE_RX_FLEX_DESC_STATUS0_XSUM_IPE_S,\n\tICE_RX_FLEX_DESC_STATUS0_XSUM_L4E_S,\n\tICE_RX_FLEX_DESC_STATUS0_XSUM_EIPE_S,\n\tICE_RX_FLEX_DESC_STATUS0_XSUM_EUDPE_S,\n\tICE_RX_FLEX_DESC_STATUS0_LPBK_S,\n\tICE_RX_FLEX_DESC_STATUS0_IPV6EXADD_S,\n\tICE_RX_FLEX_DESC_STATUS0_RXE_S,\n\tICE_RX_FLEX_DESC_STATUS0_CRCP_S,\n\tICE_RX_FLEX_DESC_STATUS0_RSS_VALID_S,\n\tICE_RX_FLEX_DESC_STATUS0_L2TAG1P_S,\n\tICE_RX_FLEX_DESC_STATUS0_XTRMD0_VALID_S,\n\tICE_RX_FLEX_DESC_STATUS0_XTRMD1_VALID_S,\n\tICE_RX_FLEX_DESC_STATUS0_LAST  \n};\n\nenum ice_rx_flex_desc_status_error_1_bits {\n\t \n\tICE_RX_FLEX_DESC_STATUS1_NAT_S = 4,\n\t  \n\tICE_RX_FLEX_DESC_STATUS1_L2TAG2P_S = 11,\n\tICE_RX_FLEX_DESC_STATUS1_LAST  \n};\n\n#define ICE_RXQ_CTX_SIZE_DWORDS\t\t8\n#define ICE_RXQ_CTX_SZ\t\t\t(ICE_RXQ_CTX_SIZE_DWORDS * sizeof(u32))\n#define ICE_TX_CMPLTNQ_CTX_SIZE_DWORDS\t22\n#define ICE_TX_DRBELL_Q_CTX_SIZE_DWORDS\t5\n#define GLTCLAN_CQ_CNTX(i, CQ)\t\t(GLTCLAN_CQ_CNTX0(CQ) + ((i) * 0x0800))\n\n \nstruct ice_rlan_ctx {\n\tu16 head;\n\tu16 cpuid;  \n#define ICE_RLAN_BASE_S 7\n\tu64 base;\n\tu16 qlen;\n#define ICE_RLAN_CTX_DBUF_S 7\n\tu16 dbuf;  \n#define ICE_RLAN_CTX_HBUF_S 6\n\tu16 hbuf;  \n\tu8 dtype;\n\tu8 dsize;\n\tu8 crcstrip;\n\tu8 l2tsel;\n\tu8 hsplit_0;\n\tu8 hsplit_1;\n\tu8 showiv;\n\tu32 rxmax;  \n\tu8 tphrdesc_ena;\n\tu8 tphwdesc_ena;\n\tu8 tphdata_ena;\n\tu8 tphhead_ena;\n\tu16 lrxqthresh;  \n\tu8 prefena;\t \n};\n\nstruct ice_ctx_ele {\n\tu16 offset;\n\tu16 size_of;\n\tu16 width;\n\tu16 lsb;\n};\n\n#define ICE_CTX_STORE(_struct, _ele, _width, _lsb) {\t\\\n\t.offset = offsetof(struct _struct, _ele),\t\\\n\t.size_of = sizeof_field(struct _struct, _ele),\t\\\n\t.width = _width,\t\t\t\t\\\n\t.lsb = _lsb,\t\t\t\t\t\\\n}\n\n \nenum ice_rlan_ctx_rx_hsplit_0 {\n\tICE_RLAN_RX_HSPLIT_0_NO_SPLIT\t\t= 0,\n\tICE_RLAN_RX_HSPLIT_0_SPLIT_L2\t\t= 1,\n\tICE_RLAN_RX_HSPLIT_0_SPLIT_IP\t\t= 2,\n\tICE_RLAN_RX_HSPLIT_0_SPLIT_TCP_UDP\t= 4,\n\tICE_RLAN_RX_HSPLIT_0_SPLIT_SCTP\t\t= 8,\n};\n\n \nenum ice_rlan_ctx_rx_hsplit_1 {\n\tICE_RLAN_RX_HSPLIT_1_NO_SPLIT\t\t= 0,\n\tICE_RLAN_RX_HSPLIT_1_SPLIT_L2\t\t= 1,\n\tICE_RLAN_RX_HSPLIT_1_SPLIT_ALWAYS\t= 2,\n};\n\n \nstruct ice_tx_desc {\n\t__le64 buf_addr;  \n\t__le64 cmd_type_offset_bsz;\n};\n\nenum ice_tx_desc_dtype_value {\n\tICE_TX_DESC_DTYPE_DATA\t\t= 0x0,\n\tICE_TX_DESC_DTYPE_CTX\t\t= 0x1,\n\tICE_TX_DESC_DTYPE_FLTR_PROG\t= 0x8,\n\t \n\tICE_TX_DESC_DTYPE_DESC_DONE\t= 0xF,\n};\n\n#define ICE_TXD_QW1_CMD_S\t4\n#define ICE_TXD_QW1_CMD_M\t(0xFFFUL << ICE_TXD_QW1_CMD_S)\n\nenum ice_tx_desc_cmd_bits {\n\tICE_TX_DESC_CMD_EOP\t\t\t= 0x0001,\n\tICE_TX_DESC_CMD_RS\t\t\t= 0x0002,\n\tICE_TX_DESC_CMD_IL2TAG1\t\t\t= 0x0008,\n\tICE_TX_DESC_CMD_DUMMY\t\t\t= 0x0010,\n\tICE_TX_DESC_CMD_IIPT_IPV6\t\t= 0x0020,\n\tICE_TX_DESC_CMD_IIPT_IPV4\t\t= 0x0040,\n\tICE_TX_DESC_CMD_IIPT_IPV4_CSUM\t\t= 0x0060,\n\tICE_TX_DESC_CMD_L4T_EOFT_TCP\t\t= 0x0100,\n\tICE_TX_DESC_CMD_L4T_EOFT_SCTP\t\t= 0x0200,\n\tICE_TX_DESC_CMD_L4T_EOFT_UDP\t\t= 0x0300,\n\tICE_TX_DESC_CMD_RE\t\t\t= 0x0400,\n};\n\n#define ICE_TXD_QW1_OFFSET_S\t16\n#define ICE_TXD_QW1_OFFSET_M\t(0x3FFFFULL << ICE_TXD_QW1_OFFSET_S)\n\nenum ice_tx_desc_len_fields {\n\t \n\tICE_TX_DESC_LEN_MACLEN_S\t= 0,  \n\tICE_TX_DESC_LEN_IPLEN_S\t= 7,  \n\tICE_TX_DESC_LEN_L4_LEN_S\t= 14  \n};\n\n#define ICE_TXD_QW1_MACLEN_M (0x7FUL << ICE_TX_DESC_LEN_MACLEN_S)\n#define ICE_TXD_QW1_IPLEN_M  (0x7FUL << ICE_TX_DESC_LEN_IPLEN_S)\n#define ICE_TXD_QW1_L4LEN_M  (0xFUL << ICE_TX_DESC_LEN_L4_LEN_S)\n\n \n#define ICE_TXD_MACLEN_MAX ((ICE_TXD_QW1_MACLEN_M >> \\\n\t\t\t     ICE_TX_DESC_LEN_MACLEN_S) * ICE_BYTES_PER_WORD)\n#define ICE_TXD_IPLEN_MAX ((ICE_TXD_QW1_IPLEN_M >> \\\n\t\t\t    ICE_TX_DESC_LEN_IPLEN_S) * ICE_BYTES_PER_DWORD)\n#define ICE_TXD_L4LEN_MAX ((ICE_TXD_QW1_L4LEN_M >> \\\n\t\t\t    ICE_TX_DESC_LEN_L4_LEN_S) * ICE_BYTES_PER_DWORD)\n\n#define ICE_TXD_QW1_TX_BUF_SZ_S\t34\n#define ICE_TXD_QW1_L2TAG1_S\t48\n\n \nstruct ice_tx_ctx_desc {\n\t__le32 tunneling_params;\n\t__le16 l2tag2;\n\t__le16 rsvd;\n\t__le64 qw1;\n};\n\n#define ICE_TXD_CTX_QW1_CMD_S\t4\n#define ICE_TXD_CTX_QW1_CMD_M\t(0x7FUL << ICE_TXD_CTX_QW1_CMD_S)\n\n#define ICE_TXD_CTX_QW1_TSO_LEN_S\t30\n#define ICE_TXD_CTX_QW1_TSO_LEN_M\t\\\n\t\t\t(0x3FFFFULL << ICE_TXD_CTX_QW1_TSO_LEN_S)\n\n#define ICE_TXD_CTX_QW1_MSS_S\t50\n#define ICE_TXD_CTX_MIN_MSS\t64\n\n#define ICE_TXD_CTX_QW1_VSI_S\t50\n#define ICE_TXD_CTX_QW1_VSI_M\t(0x3FFULL << ICE_TXD_CTX_QW1_VSI_S)\n\nenum ice_tx_ctx_desc_cmd_bits {\n\tICE_TX_CTX_DESC_TSO\t\t= 0x01,\n\tICE_TX_CTX_DESC_TSYN\t\t= 0x02,\n\tICE_TX_CTX_DESC_IL2TAG2\t\t= 0x04,\n\tICE_TX_CTX_DESC_IL2TAG2_IL2H\t= 0x08,\n\tICE_TX_CTX_DESC_SWTCH_NOTAG\t= 0x00,\n\tICE_TX_CTX_DESC_SWTCH_UPLINK\t= 0x10,\n\tICE_TX_CTX_DESC_SWTCH_LOCAL\t= 0x20,\n\tICE_TX_CTX_DESC_SWTCH_VSI\t= 0x30,\n\tICE_TX_CTX_DESC_RESERVED\t= 0x40\n};\n\nenum ice_tx_ctx_desc_eipt_offload {\n\tICE_TX_CTX_EIPT_NONE\t\t= 0x0,\n\tICE_TX_CTX_EIPT_IPV6\t\t= 0x1,\n\tICE_TX_CTX_EIPT_IPV4_NO_CSUM\t= 0x2,\n\tICE_TX_CTX_EIPT_IPV4\t\t= 0x3\n};\n\n#define ICE_TXD_CTX_QW0_EIPLEN_S\t2\n\n#define ICE_TXD_CTX_QW0_L4TUNT_S\t9\n\n#define ICE_TXD_CTX_UDP_TUNNELING\tBIT_ULL(ICE_TXD_CTX_QW0_L4TUNT_S)\n#define ICE_TXD_CTX_GRE_TUNNELING\t(0x2ULL << ICE_TXD_CTX_QW0_L4TUNT_S)\n\n#define ICE_TXD_CTX_QW0_NATLEN_S\t12\n\n#define ICE_TXD_CTX_QW0_L4T_CS_S\t23\n#define ICE_TXD_CTX_QW0_L4T_CS_M\tBIT_ULL(ICE_TXD_CTX_QW0_L4T_CS_S)\n\n#define ICE_LAN_TXQ_MAX_QGRPS\t127\n#define ICE_LAN_TXQ_MAX_QDIS\t1023\n\n \nstruct ice_tlan_ctx {\n#define ICE_TLAN_CTX_BASE_S\t7\n\tu64 base;\t\t \n\tu8 port_num;\n\tu16 cgd_num;\t\t \n\tu8 pf_num;\n\tu16 vmvf_num;\n\tu8 vmvf_type;\n#define ICE_TLAN_CTX_VMVF_TYPE_VF\t0\n#define ICE_TLAN_CTX_VMVF_TYPE_VMQ\t1\n#define ICE_TLAN_CTX_VMVF_TYPE_PF\t2\n\tu16 src_vsi;\n\tu8 tsyn_ena;\n\tu8 internal_usage_flag;\n\tu8 alt_vlan;\n\tu16 cpuid;\t\t \n\tu8 wb_mode;\n\tu8 tphrd_desc;\n\tu8 tphrd;\n\tu8 tphwr_desc;\n\tu16 cmpq_id;\n\tu16 qnum_in_func;\n\tu8 itr_notification_mode;\n\tu8 adjust_prof_id;\n\tu32 qlen;\t\t \n\tu8 quanta_prof_idx;\n\tu8 tso_ena;\n\tu16 tso_qnum;\n\tu8 legacy_int;\n\tu8 drop_ena;\n\tu8 cache_prof_idx;\n\tu8 pkt_shaper_prof_idx;\n\tu8 int_q_state;\t \n};\n\n \n\n \n#define ICE_PTT(PTYPE, OUTER_IP, OUTER_IP_VER, OUTER_FRAG, T, TE, TEF, I, PL)\\\n\t[PTYPE] = { \\\n\t\t1, \\\n\t\tICE_RX_PTYPE_OUTER_##OUTER_IP, \\\n\t\tICE_RX_PTYPE_OUTER_##OUTER_IP_VER, \\\n\t\tICE_RX_PTYPE_##OUTER_FRAG, \\\n\t\tICE_RX_PTYPE_TUNNEL_##T, \\\n\t\tICE_RX_PTYPE_TUNNEL_END_##TE, \\\n\t\tICE_RX_PTYPE_##TEF, \\\n\t\tICE_RX_PTYPE_INNER_PROT_##I, \\\n\t\tICE_RX_PTYPE_PAYLOAD_LAYER_##PL }\n\n#define ICE_PTT_UNUSED_ENTRY(PTYPE) [PTYPE] = { 0, 0, 0, 0, 0, 0, 0, 0, 0 }\n\n \n#define ICE_RX_PTYPE_NOF\t\tICE_RX_PTYPE_NOT_FRAG\n#define ICE_RX_PTYPE_FRG\t\tICE_RX_PTYPE_FRAG\n\n \nstatic const struct ice_rx_ptype_decoded ice_ptype_lkup[BIT(10)] = {\n\t \n\tICE_PTT_UNUSED_ENTRY(0),\n\tICE_PTT(1, L2, NONE, NOF, NONE, NONE, NOF, NONE, PAY2),\n\tICE_PTT_UNUSED_ENTRY(2),\n\tICE_PTT_UNUSED_ENTRY(3),\n\tICE_PTT_UNUSED_ENTRY(4),\n\tICE_PTT_UNUSED_ENTRY(5),\n\tICE_PTT(6, L2, NONE, NOF, NONE, NONE, NOF, NONE, NONE),\n\tICE_PTT(7, L2, NONE, NOF, NONE, NONE, NOF, NONE, NONE),\n\tICE_PTT_UNUSED_ENTRY(8),\n\tICE_PTT_UNUSED_ENTRY(9),\n\tICE_PTT(10, L2, NONE, NOF, NONE, NONE, NOF, NONE, NONE),\n\tICE_PTT(11, L2, NONE, NOF, NONE, NONE, NOF, NONE, NONE),\n\tICE_PTT_UNUSED_ENTRY(12),\n\tICE_PTT_UNUSED_ENTRY(13),\n\tICE_PTT_UNUSED_ENTRY(14),\n\tICE_PTT_UNUSED_ENTRY(15),\n\tICE_PTT_UNUSED_ENTRY(16),\n\tICE_PTT_UNUSED_ENTRY(17),\n\tICE_PTT_UNUSED_ENTRY(18),\n\tICE_PTT_UNUSED_ENTRY(19),\n\tICE_PTT_UNUSED_ENTRY(20),\n\tICE_PTT_UNUSED_ENTRY(21),\n\n\t \n\tICE_PTT(22, IP, IPV4, FRG, NONE, NONE, NOF, NONE, PAY3),\n\tICE_PTT(23, IP, IPV4, NOF, NONE, NONE, NOF, NONE, PAY3),\n\tICE_PTT(24, IP, IPV4, NOF, NONE, NONE, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(25),\n\tICE_PTT(26, IP, IPV4, NOF, NONE, NONE, NOF, TCP,  PAY4),\n\tICE_PTT(27, IP, IPV4, NOF, NONE, NONE, NOF, SCTP, PAY4),\n\tICE_PTT(28, IP, IPV4, NOF, NONE, NONE, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(29, IP, IPV4, NOF, IP_IP, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(30, IP, IPV4, NOF, IP_IP, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(31, IP, IPV4, NOF, IP_IP, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(32),\n\tICE_PTT(33, IP, IPV4, NOF, IP_IP, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(34, IP, IPV4, NOF, IP_IP, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(35, IP, IPV4, NOF, IP_IP, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(36, IP, IPV4, NOF, IP_IP, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(37, IP, IPV4, NOF, IP_IP, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(38, IP, IPV4, NOF, IP_IP, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(39),\n\tICE_PTT(40, IP, IPV4, NOF, IP_IP, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(41, IP, IPV4, NOF, IP_IP, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(42, IP, IPV4, NOF, IP_IP, IPV6, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(43, IP, IPV4, NOF, IP_GRENAT, NONE, NOF, NONE, PAY3),\n\n\t \n\tICE_PTT(44, IP, IPV4, NOF, IP_GRENAT, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(45, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(46, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(47),\n\tICE_PTT(48, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(49, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(50, IP, IPV4, NOF, IP_GRENAT, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(51, IP, IPV4, NOF, IP_GRENAT, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(52, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(53, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(54),\n\tICE_PTT(55, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(56, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(57, IP, IPV4, NOF, IP_GRENAT, IPV6, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(58, IP, IPV4, NOF, IP_GRENAT_MAC, NONE, NOF, NONE, PAY3),\n\n\t \n\tICE_PTT(59, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(60, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(61, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(62),\n\tICE_PTT(63, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(64, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(65, IP, IPV4, NOF, IP_GRENAT_MAC, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(66, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(67, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(68, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(69),\n\tICE_PTT(70, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(71, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(72, IP, IPV4, NOF, IP_GRENAT_MAC, IPV6, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(73, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, NONE, NOF, NONE, PAY3),\n\n\t \n\tICE_PTT(74, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(75, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(76, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(77),\n\tICE_PTT(78, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(79, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(80, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(81, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(82, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(83, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(84),\n\tICE_PTT(85, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(86, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(87, IP, IPV4, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(88, IP, IPV6, FRG, NONE, NONE, NOF, NONE, PAY3),\n\tICE_PTT(89, IP, IPV6, NOF, NONE, NONE, NOF, NONE, PAY3),\n\tICE_PTT(90, IP, IPV6, NOF, NONE, NONE, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(91),\n\tICE_PTT(92, IP, IPV6, NOF, NONE, NONE, NOF, TCP,  PAY4),\n\tICE_PTT(93, IP, IPV6, NOF, NONE, NONE, NOF, SCTP, PAY4),\n\tICE_PTT(94, IP, IPV6, NOF, NONE, NONE, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(95, IP, IPV6, NOF, IP_IP, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(96, IP, IPV6, NOF, IP_IP, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(97, IP, IPV6, NOF, IP_IP, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(98),\n\tICE_PTT(99, IP, IPV6, NOF, IP_IP, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(100, IP, IPV6, NOF, IP_IP, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(101, IP, IPV6, NOF, IP_IP, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(102, IP, IPV6, NOF, IP_IP, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(103, IP, IPV6, NOF, IP_IP, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(104, IP, IPV6, NOF, IP_IP, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(105),\n\tICE_PTT(106, IP, IPV6, NOF, IP_IP, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(107, IP, IPV6, NOF, IP_IP, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(108, IP, IPV6, NOF, IP_IP, IPV6, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(109, IP, IPV6, NOF, IP_GRENAT, NONE, NOF, NONE, PAY3),\n\n\t \n\tICE_PTT(110, IP, IPV6, NOF, IP_GRENAT, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(111, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(112, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(113),\n\tICE_PTT(114, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(115, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(116, IP, IPV6, NOF, IP_GRENAT, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(117, IP, IPV6, NOF, IP_GRENAT, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(118, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(119, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(120),\n\tICE_PTT(121, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(122, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(123, IP, IPV6, NOF, IP_GRENAT, IPV6, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(124, IP, IPV6, NOF, IP_GRENAT_MAC, NONE, NOF, NONE, PAY3),\n\n\t \n\tICE_PTT(125, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(126, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(127, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(128),\n\tICE_PTT(129, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(130, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(131, IP, IPV6, NOF, IP_GRENAT_MAC, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(132, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(133, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(134, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(135),\n\tICE_PTT(136, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(137, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(138, IP, IPV6, NOF, IP_GRENAT_MAC, IPV6, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(139, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, NONE, NOF, NONE, PAY3),\n\n\t \n\tICE_PTT(140, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, FRG, NONE, PAY3),\n\tICE_PTT(141, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, NONE, PAY3),\n\tICE_PTT(142, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(143),\n\tICE_PTT(144, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, TCP,  PAY4),\n\tICE_PTT(145, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, SCTP, PAY4),\n\tICE_PTT(146, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV4, NOF, ICMP, PAY4),\n\n\t \n\tICE_PTT(147, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, FRG, NONE, PAY3),\n\tICE_PTT(148, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, NONE, PAY3),\n\tICE_PTT(149, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, UDP,  PAY4),\n\tICE_PTT_UNUSED_ENTRY(150),\n\tICE_PTT(151, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, TCP,  PAY4),\n\tICE_PTT(152, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, SCTP, PAY4),\n\tICE_PTT(153, IP, IPV6, NOF, IP_GRENAT_MAC_VLAN, IPV6, NOF, ICMP, PAY4),\n\n\t \n\t[154 ... 1023] = { 0, 0, 0, 0, 0, 0, 0, 0, 0 }\n};\n\nstatic inline struct ice_rx_ptype_decoded ice_decode_rx_desc_ptype(u16 ptype)\n{\n\treturn ice_ptype_lkup[ptype];\n}\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}