{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594866704778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594866704794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:31:44 2020 " "Processing started: Wed Jul 15 20:31:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594866704794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866704794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PreyectoIXD -c PreyectoIXD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PreyectoIXD -c PreyectoIXD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866704794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594866706258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594866706259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ADD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SUB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "MUL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Found entity 1: LSR" {  } { { "LSR.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/LSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728495 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MUXALU.sv(14) " "Verilog HDL warning at MUXALU.sv(14): extended using \"x\" or \"z\"" {  } { { "MUXALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594866728502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUXALU " "Found entity 1: MUXALU" {  } { { "MUXALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MUXALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file topalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOPALU " "Found entity 1: TOPALU" {  } { { "TOPALU.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UNIDAD_CONTROL " "Found entity 1: UNIDAD_CONTROL" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 REGFETCH.sv(1) " "Verilog HDL Declaration information at REGFETCH.sv(1): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "REGFETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFETCH " "Found entity 1: REGFETCH" {  } { { "REGFETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGFETCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGMEMORY " "Found entity 1: REGMEMORY" {  } { { "REGMEMORY.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEMORY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGDECO.sv(2) " "Verilog HDL Declaration information at REGDECO.sv(2): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data1 DATA1 REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Data1\" differs only in case from object \"DATA1\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmExtend IMMEXTEND REGDECO.sv(1) " "Verilog HDL Declaration information at REGDECO.sv(1): object \"ImmExtend\" differs only in case from object \"IMMEXTEND\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we WE REGDECO.sv(2) " "Verilog HDL Declaration information at REGDECO.sv(2): object \"we\" differs only in case from object \"WE\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGDECO.sv(2) " "Verilog HDL Declaration information at REGDECO.sv(2): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSignal ALUSIGNAL REGDECO.sv(3) " "Verilog HDL Declaration information at REGDECO.sv(3): object \"ALUSignal\" differs only in case from object \"ALUSIGNAL\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OpbSelect OPBSELECT REGDECO.sv(4) " "Verilog HDL Declaration information at REGDECO.sv(4): object \"OpbSelect\" differs only in case from object \"OPBSELECT\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SelectMem SELECTMEM REGDECO.sv(4) " "Verilog HDL Declaration information at REGDECO.sv(4): object \"SelectMem\" differs only in case from object \"SELECTMEM\" in the same scope" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGDECO " "Found entity 1: REGDECO" {  } { { "REGDECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGDECO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 REGEXE.sv(1) " "Verilog HDL Declaration information at REGEXE.sv(1): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGEXE.sv(2) " "Verilog HDL Declaration information at REGEXE.sv(2): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we WE REGEXE.sv(2) " "Verilog HDL Declaration information at REGEXE.sv(2): object \"we\" differs only in case from object \"WE\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGEXE.sv(2) " "Verilog HDL Declaration information at REGEXE.sv(2): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SelectMem SELECTMEM REGEXE.sv(2) " "Verilog HDL Declaration information at REGEXE.sv(2): object \"SelectMem\" differs only in case from object \"SELECTMEM\" in the same scope" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file regexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGEXE " "Found entity 1: REGEXE" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data5 DATA5 REGMEM.sv(1) " "Verilog HDL Declaration information at REGMEM.sv(1): object \"Data5\" differs only in case from object \"DATA5\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputS DATAINPUTS REGMEM.sv(2) " "Verilog HDL Declaration information at REGMEM.sv(2): object \"DataInputS\" differs only in case from object \"DATAINPUTS\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataInputON DATAINPUTON REGMEM.sv(2) " "Verilog HDL Declaration information at REGMEM.sv(2): object \"DataInputON\" differs only in case from object \"DATAINPUTON\" in the same scope" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGMEM " "Found entity 1: REGMEM" {  } { { "REGMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXTEND " "Found entity 1: SIGNEXTEND" {  } { { "SIGNEXTEND.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SIGNEXTEND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/SHL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "COMPARATOR.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/COMPARATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCValue PCVALUE REGPCD.sv(1) " "Verilog HDL Declaration information at REGPCD.sv(1): object \"PCValue\" differs only in case from object \"PCVALUE\" in the same scope" {  } { { "REGPCD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file regpcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGPCD " "Found entity 1: REGPCD" {  } { { "REGPCD.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGPCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 FETCH.sv(2) " "Verilog HDL Declaration information at FETCH.sv(2): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728664 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCValue PCVALUE FETCH.sv(4) " "Verilog HDL Declaration information at FETCH.sv(4): object \"PCValue\" differs only in case from object \"PCVALUE\" in the same scope" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "FETCH.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD DECO.sv(1) " "Verilog HDL Declaration information at DECO.sv(1): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECO " "Found entity 1: DECO" {  } { { "DECO.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/EXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Inst INST TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"Inst\" differs only in case from object \"INST\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data1 DATA1 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"Data1\" differs only in case from object \"DATA1\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data2 DATA2 TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"Data2\" differs only in case from object \"DATA2\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmExtend IMMEXTEND TOP.sv(2) " "Verilog HDL Declaration information at TOP.sv(2): object \"ImmExtend\" differs only in case from object \"IMMEXTEND\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUResult ALURESULT TOP.sv(3) " "Verilog HDL Declaration information at TOP.sv(3): object \"ALUResult\" differs only in case from object \"ALURESULT\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA52 Data52 TOP.sv(3) " "Verilog HDL Declaration information at TOP.sv(3): object \"DATA52\" differs only in case from object \"Data52\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RWrite RWRITE TOP.sv(6) " "Verilog HDL Declaration information at TOP.sv(6): object \"RWrite\" differs only in case from object \"RWRITE\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OpbSelect OPBSELECT TOP.sv(6) " "Verilog HDL Declaration information at TOP.sv(6): object \"OpbSelect\" differs only in case from object \"OPBSELECT\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSignal ALUSIGNAL TOP.sv(10) " "Verilog HDL Declaration information at TOP.sv(10): object \"ALUSignal\" differs only in case from object \"ALUSIGNAL\" in the same scope" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXER " "Found entity 1: MULTIPLEXER" {  } { { "MULTIPLEXER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MULTIPLEXER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_romimage.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_romimage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ROMSimulation " "Found entity 1: tb_ROMSimulation" {  } { { "tb_RomImage.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_RomImage.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romimage.v 1 1 " "Found 1 design units, including 1 entities, in source file romimage.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomImage " "Found entity 1: RomImage" {  } { { "RomImage.v" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/RomImage.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_f.v 0 0 " "Found 0 design units, including 0 entities, in source file rom_f.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_f2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_f2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_F2 " "Found entity 1: ROM_F2" {  } { { "ROM_F2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM_F2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_regmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regmemory " "Found entity 1: tb_regmemory" {  } { { "tb_regmemory.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_regmemory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728804 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND2 " "Entity \"AND2\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/AND2.sv" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1594866728814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2.sv 1 1 " "Found 1 design units, including 1 entities, in source file and2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc4 PC4 tb_fetch.sv(6) " "Verilog HDL Declaration information at tb_fetch.sv(6): object \"pc4\" differs only in case from object \"PC4\" in the same scope" {  } { { "tb_fetch.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fetch " "Found entity 1: tb_fetch" {  } { { "tb_fetch.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD tb_deco.sv(7) " "Verilog HDL Declaration information at tb_deco.sv(7): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "tb_deco.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594866728841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_deco " "Found entity 1: tb_deco" {  } { { "tb_deco.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_deco.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_exe " "Found entity 1: tb_exe" {  } { { "tb_exe.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_exe.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mem " "Found entity 1: tb_mem" {  } { { "tb_mem.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/tb_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594866728869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866728869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594866729158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH FETCH:fetch " "Elaborating entity \"FETCH\" for hierarchy \"FETCH:fetch\"" {  } { { "TOP.sv" "fetch" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGPCD FETCH:fetch\|REGPCD:regpcdp " "Elaborating entity \"REGPCD\" for hierarchy \"FETCH:fetch\|REGPCD:regpcdp\"" {  } { { "FETCH.sv" "regpcdp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD FETCH:fetch\|ADD:adderp " "Elaborating entity \"ADD\" for hierarchy \"FETCH:fetch\|ADD:adderp\"" {  } { { "FETCH.sv" "adderp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER FETCH:fetch\|MULTIPLEXER:muxp " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"FETCH:fetch\|MULTIPLEXER:muxp\"" {  } { { "FETCH.sv" "muxp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM FETCH:fetch\|IMEM:imemp " "Elaborating entity \"IMEM\" for hierarchy \"FETCH:fetch\|IMEM:imemp\"" {  } { { "FETCH.sv" "imemp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/FETCH.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729493 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 63 IMEM.sv(7) " "Verilog HDL warning at IMEM.sv(7): number of words (1) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594866729511 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 IMEM.sv(4) " "Net \"ram.data_a\" at IMEM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594866729511 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 IMEM.sv(4) " "Net \"ram.waddr_a\" at IMEM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594866729511 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 IMEM.sv(4) " "Net \"ram.we_a\" at IMEM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/IMEM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594866729512 "|TOP|FETCH:fetch|IMEM:imemp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFETCH REGFETCH:rfetch " "Elaborating entity \"REGFETCH\" for hierarchy \"REGFETCH:rfetch\"" {  } { { "TOP.sv" "rfetch" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UNIDAD_CONTROL UNIDAD_CONTROL:controlp " "Elaborating entity \"UNIDAD_CONTROL\" for hierarchy \"UNIDAD_CONTROL:controlp\"" {  } { { "TOP.sv" "controlp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729537 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "UNIDAD_CONTROL.sv(17) " "Verilog HDL Case Statement warning at UNIDAD_CONTROL.sv(17): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 17 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1594866729564 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "UNIDAD_CONTROL.sv(18) " "Verilog HDL Case Statement warning at UNIDAD_CONTROL.sv(18): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 18 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1594866729564 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "UNIDAD_CONTROL.sv(19) " "Verilog HDL Case Statement warning at UNIDAD_CONTROL.sv(19): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 19 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1594866729564 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "UNIDAD_CONTROL.sv(20) " "Verilog HDL Case Statement warning at UNIDAD_CONTROL.sv(20): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "UNIDAD_CONTROL.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/UNIDAD_CONTROL.sv" 20 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1594866729564 "|TOP|UNIDAD_CONTROL:controlp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECO DECO:deco " "Elaborating entity \"DECO\" for hierarchy \"DECO:deco\"" {  } { { "TOP.sv" "deco" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXTEND DECO:deco\|SIGNEXTEND:sep " "Elaborating entity \"SIGNEXTEND\" for hierarchy \"DECO:deco\|SIGNEXTEND:sep\"" {  } { { "DECO.sv" "sep" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL DECO:deco\|SHL:shlp " "Elaborating entity \"SHL\" for hierarchy \"DECO:deco\|SHL:shlp\"" {  } { { "DECO.sv" "shlp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER DECO:deco\|MULTIPLEXER:Mm2 " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"DECO:deco\|MULTIPLEXER:Mm2\"" {  } { { "DECO.sv" "Mm2" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGMEMORY DECO:deco\|REGMEMORY:rmp " "Elaborating entity \"REGMEMORY\" for hierarchy \"DECO:deco\|REGMEMORY:rmp\"" {  } { { "DECO.sv" "rmp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR DECO:deco\|COMPARATOR:cmpp " "Elaborating entity \"COMPARATOR\" for hierarchy \"DECO:deco\|COMPARATOR:cmpp\"" {  } { { "DECO.sv" "cmpp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECO.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDECO REGDECO:rdeco " "Elaborating entity \"REGDECO\" for hierarchy \"REGDECO:rdeco\"" {  } { { "TOP.sv" "rdeco" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:exe " "Elaborating entity \"EXE\" for hierarchy \"EXE:exe\"" {  } { { "TOP.sv" "exe" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOPALU EXE:exe\|TOPALU:alup " "Elaborating entity \"TOPALU\" for hierarchy \"EXE:exe\|TOPALU:alup\"" {  } { { "EXE.sv" "alup" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/EXE.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866729992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL EXE:exe\|TOPALU:alup\|MUL:MULp " "Elaborating entity \"MUL\" for hierarchy \"EXE:exe\|TOPALU:alup\|MUL:MULp\"" {  } { { "TOPALU.sv" "MULp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSR EXE:exe\|TOPALU:alup\|LSR:LSRp " "Elaborating entity \"LSR\" for hierarchy \"EXE:exe\|TOPALU:alup\|LSR:LSRp\"" {  } { { "TOPALU.sv" "LSRp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB EXE:exe\|TOPALU:alup\|SUB:SUBp " "Elaborating entity \"SUB\" for hierarchy \"EXE:exe\|TOPALU:alup\|SUB:SUBp\"" {  } { { "TOPALU.sv" "SUBp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXALU EXE:exe\|TOPALU:alup\|MUXALU:MUXp " "Elaborating entity \"MUXALU\" for hierarchy \"EXE:exe\|TOPALU:alup\|MUXALU:MUXp\"" {  } { { "TOPALU.sv" "MUXp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOPALU.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGEXE REGEXE:rexe " "Elaborating entity \"REGEXE\" for hierarchy \"REGEXE:rexe\"" {  } { { "TOP.sv" "rexe" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 REGEXE.sv(9) " "Verilog HDL assignment warning at REGEXE.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "REGEXE.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/REGEXE.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594866730176 "|TOP|REGEXE:rexe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mem " "Elaborating entity \"MEM\" for hierarchy \"MEM:mem\"" {  } { { "TOP.sv" "mem" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER MEM:mem\|DECODER:decp " "Elaborating entity \"DECODER\" for hierarchy \"MEM:mem\|DECODER:decp\"" {  } { { "MEM.sv" "decp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730286 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "En2 DECODER.sv(5) " "Verilog HDL Always Construct warning at DECODER.sv(5): inferring latch(es) for variable \"En2\", which holds its previous value in one or more paths through the always construct" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594866730287 "|TOP|MEM:mem|DECODER:decp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "En1 DECODER.sv(5) " "Verilog HDL Always Construct warning at DECODER.sv(5): inferring latch(es) for variable \"En1\", which holds its previous value in one or more paths through the always construct" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594866730287 "|TOP|MEM:mem|DECODER:decp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En1 DECODER.sv(5) " "Inferred latch for \"En1\" at DECODER.sv(5)" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730287 "|TOP|MEM:mem|DECODER:decp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En2 DECODER.sv(5) " "Inferred latch for \"En2\" at DECODER.sv(5)" {  } { { "DECODER.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/DECODER.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730287 "|TOP|MEM:mem|DECODER:decp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM MEM:mem\|ROM:romp " "Elaborating entity \"ROM\" for hierarchy \"MEM:mem\|ROM:romp\"" {  } { { "MEM.sv" "romp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730335 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 ROM.sv(12) " "Verilog HDL Always Construct warning at ROM.sv(12): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594866730375 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] ROM.sv(12) " "Inferred latch for \"d1\[0\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730375 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] ROM.sv(12) " "Inferred latch for \"d1\[1\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730375 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] ROM.sv(12) " "Inferred latch for \"d1\[2\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730375 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] ROM.sv(12) " "Inferred latch for \"d1\[3\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730375 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] ROM.sv(12) " "Inferred latch for \"d1\[4\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730375 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] ROM.sv(12) " "Inferred latch for \"d1\[5\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730375 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] ROM.sv(12) " "Inferred latch for \"d1\[6\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[7\] ROM.sv(12) " "Inferred latch for \"d1\[7\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[8\] ROM.sv(12) " "Inferred latch for \"d1\[8\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[9\] ROM.sv(12) " "Inferred latch for \"d1\[9\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[10\] ROM.sv(12) " "Inferred latch for \"d1\[10\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[11\] ROM.sv(12) " "Inferred latch for \"d1\[11\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[12\] ROM.sv(12) " "Inferred latch for \"d1\[12\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[13\] ROM.sv(12) " "Inferred latch for \"d1\[13\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[14\] ROM.sv(12) " "Inferred latch for \"d1\[14\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[15\] ROM.sv(12) " "Inferred latch for \"d1\[15\]\" at ROM.sv(12)" {  } { { "ROM.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866730376 "|TOP|MEM:mem|ROM:romp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_F2 MEM:mem\|ROM:romp\|ROM_F2:RI1 " "Elaborating entity \"ROM_F2\" for hierarchy \"MEM:mem\|ROM:romp\|ROM_F2:RI1\"" {  } { { "ROM.sv" "RI1" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730381 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom ROM_F2.sv(10) " "Verilog HDL warning at ROM_F2.sv(10): object rom used but never assigned" {  } { { "ROM_F2.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/ROM_F2.sv" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1594866730439 "|TOP|MEM:mem|ROM:romp|ROM_F2:RI1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM MEM:mem\|DMEM:dmemp " "Elaborating entity \"DMEM\" for hierarchy \"MEM:mem\|DMEM:dmemp\"" {  } { { "MEM.sv" "dmemp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLEXER MEM:mem\|MULTIPLEXER:muxp5 " "Elaborating entity \"MULTIPLEXER\" for hierarchy \"MEM:mem\|MULTIPLEXER:muxp5\"" {  } { { "MEM.sv" "muxp5" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGMEM REGMEM:rmem " "Elaborating entity \"REGMEM\" for hierarchy \"REGMEM:rmem\"" {  } { { "TOP.sv" "rmem" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:wbp " "Elaborating entity \"WB\" for hierarchy \"WB:wbp\"" {  } { { "TOP.sv" "wbp" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866730560 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[31\] " "Net \"MEM:mem\|Data4\[31\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[31\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[30\] " "Net \"MEM:mem\|Data4\[30\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[30\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[29\] " "Net \"MEM:mem\|Data4\[29\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[29\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[28\] " "Net \"MEM:mem\|Data4\[28\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[28\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[27\] " "Net \"MEM:mem\|Data4\[27\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[27\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[26\] " "Net \"MEM:mem\|Data4\[26\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[26\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[25\] " "Net \"MEM:mem\|Data4\[25\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[25\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[24\] " "Net \"MEM:mem\|Data4\[24\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[24\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[23\] " "Net \"MEM:mem\|Data4\[23\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[23\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[22\] " "Net \"MEM:mem\|Data4\[22\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[22\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[21\] " "Net \"MEM:mem\|Data4\[21\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[21\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[20\] " "Net \"MEM:mem\|Data4\[20\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[20\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[19\] " "Net \"MEM:mem\|Data4\[19\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[19\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[18\] " "Net \"MEM:mem\|Data4\[18\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[18\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[17\] " "Net \"MEM:mem\|Data4\[17\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[17\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MEM:mem\|Data4\[16\] " "Net \"MEM:mem\|Data4\[16\]\" is missing source, defaulting to GND" {  } { { "MEM.sv" "Data4\[16\]" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/MEM.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1594866730845 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1594866730845 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594866732285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.map.smsg " "Generated suppressed messages file C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866733284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594866734087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594866734087 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594866735940 "|TOP|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TOP.sv" "" { Text "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/TOP.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594866735940 "|TOP|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594866735940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594866735941 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594866735941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594866735941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594866736075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:32:16 2020 " "Processing ended: Wed Jul 15 20:32:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594866736075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594866736075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594866736075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594866736075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1594866741723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594866741734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:32:19 2020 " "Processing started: Wed Jul 15 20:32:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594866741734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1594866741734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PreyectoIXD -c PreyectoIXD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PreyectoIXD -c PreyectoIXD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1594866741734 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1594866743629 ""}
{ "Info" "0" "" "Project  = PreyectoIXD" {  } {  } 0 0 "Project  = PreyectoIXD" 0 0 "Fitter" 0 0 1594866743630 ""}
{ "Info" "0" "" "Revision = PreyectoIXD" {  } {  } 0 0 "Revision = PreyectoIXD" 0 0 "Fitter" 0 0 1594866743630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1594866744053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1594866744053 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PreyectoIXD 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"PreyectoIXD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1594866744067 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1594866744145 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1594866744146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1594866745195 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1594866745543 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1594866747487 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1594866747916 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1594866765502 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594866765620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1594866765832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594866765833 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594866765833 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1594866765833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1594866765834 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1594866765834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1594866765834 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1594866765834 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1594866765834 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594866765932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PreyectoIXD.sdc " "Synopsys Design Constraints File file not found: 'PreyectoIXD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1594866779751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594866779771 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1594866779771 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1594866779780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1594866779780 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1594866779781 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1594866779789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1594866779989 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1594866780430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594866783841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1594866785384 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1594866785841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594866785841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1594866787671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1594866796679 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1594866796679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1594866797109 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1594866797109 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1594866797109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594866797112 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1594866801442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594866801618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594866802250 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594866802250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594866802608 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594866804110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.fit.smsg " "Generated suppressed messages file C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/output_files/PreyectoIXD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1594866805125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6235 " "Peak virtual memory: 6235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594866806279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:33:26 2020 " "Processing ended: Wed Jul 15 20:33:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594866806279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594866806279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594866806279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594866806279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1594866811340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594866811351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:33:31 2020 " "Processing started: Wed Jul 15 20:33:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594866811351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1594866811351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PreyectoIXD -c PreyectoIXD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PreyectoIXD -c PreyectoIXD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1594866811351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1594866812621 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1594866825664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594866826686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:33:46 2020 " "Processing ended: Wed Jul 15 20:33:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594866826686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594866826686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594866826686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1594866826686 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1594866827800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1594866829211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594866829222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:33:48 2020 " "Processing started: Wed Jul 15 20:33:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594866829222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1594866829222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PreyectoIXD -c PreyectoIXD " "Command: quartus_sta PreyectoIXD -c PreyectoIXD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1594866829222 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1594866829554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1594866831155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1594866831155 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1594866831226 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1594866831226 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PreyectoIXD.sdc " "Synopsys Design Constraints File file not found: 'PreyectoIXD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1594866832063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1594866832063 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1594866832063 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1594866832064 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1594866832065 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1594866832065 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1594866832100 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1594866832170 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1594866832179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866832180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866832218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866832228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866832239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866832250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866832263 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1594866832276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1594866832357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1594866833485 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1594866833548 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1594866833548 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1594866833549 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1594866833549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866833550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866833571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866833580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866833589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866833598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866833607 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1594866833617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1594866833867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1594866834874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1594866834944 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1594866834945 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1594866834945 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1594866834945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866834954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866834963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866834972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866834984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866834994 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1594866835005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1594866835187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1594866835187 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1594866835187 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1594866835187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866835197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866835206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866835247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866835256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594866835264 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1594866836151 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1594866836151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5090 " "Peak virtual memory: 5090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594866836348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:33:56 2020 " "Processing ended: Wed Jul 15 20:33:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594866836348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594866836348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594866836348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1594866836348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1594866838937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594866838948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:33:58 2020 " "Processing started: Wed Jul 15 20:33:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594866838948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1594866838948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PreyectoIXD -c PreyectoIXD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PreyectoIXD -c PreyectoIXD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1594866838948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1594866840806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PreyectoIXD.svo C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/simulation/modelsim/ simulation " "Generated file PreyectoIXD.svo in folder \"C:/Users/Franklin/Documents/IS2020/Arqui/ProyectoI2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1594866840885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594866841016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:34:01 2020 " "Processing ended: Wed Jul 15 20:34:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594866841016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594866841016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594866841016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1594866841016 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1594866841753 ""}
