
---------- Begin Simulation Statistics ----------
final_tick                                  544404000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176992                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868840                       # Number of bytes of host memory used
host_op_rate                                   208412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.65                       # Real time elapsed on the host
host_tick_rate                               96352008                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1177555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000544                       # Number of seconds simulated
sim_ticks                                   544404000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.490441                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  109672                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               113661                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            203504                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1177                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2106                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              929                       # Number of indirect misses.
system.cpu.branchPred.lookups                  278415                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29295                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          305                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    382980                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   376104                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5745                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     236171                       # Number of branches committed
system.cpu.commit.bw_lim_events                 66195                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          104312                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000964                       # Number of instructions committed
system.cpu.commit.committedOps                1178517                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       918864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.282580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.314241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       559360     60.88%     60.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       144856     15.76%     76.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        54183      5.90%     82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        44403      4.83%     87.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14542      1.58%     88.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14668      1.60%     90.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        13581      1.48%     92.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7076      0.77%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66195      7.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       918864                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25599                       # Number of function calls committed.
system.cpu.commit.int_insts                   1058462                       # Number of committed integer instructions.
system.cpu.commit.loads                        219653                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           803955     68.22%     68.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              3      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             24      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             211      0.02%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             346      0.03%     68.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             340      0.03%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            252      0.02%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          219653     18.64%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         153553     13.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1178517                       # Class of committed instruction
system.cpu.commit.refs                         373206                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2565                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1177555                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.088807                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.088807                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                321896                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1430                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               107342                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1321210                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   380958                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    198070                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   5880                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4733                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28319                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      278415                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    180413                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        462516                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4254                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1169870                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   14572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.255706                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             465195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             140144                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.074449                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             935123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.462669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.633198                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   650278     69.54%     69.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    34134      3.65%     73.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    42749      4.57%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35908      3.84%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20027      2.14%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    35458      3.79%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15926      1.70%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    17679      1.89%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    82964      8.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               935123                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          153686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6620                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   246674                       # Number of branches executed
system.cpu.iew.exec_nop                          1093                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.139868                       # Inst execution rate
system.cpu.iew.exec_refs                       393105                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     159181                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11419                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                240597                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                101                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1447                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               165264                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1283404                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                233924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8798                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1241098                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2377                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   5880                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2417                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4710                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2371                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        20935                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        11706                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            109                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4421                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2199                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1162536                       # num instructions consuming a value
system.cpu.iew.wb_count                       1231329                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563194                       # average fanout of values written-back
system.cpu.iew.wb_producers                    654733                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.130895                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1235070                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1390104                       # number of integer regfile reads
system.cpu.int_regfile_writes                  891800                       # number of integer regfile writes
system.cpu.ipc                               0.918437                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.918437                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                88      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                851837     68.15%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    12      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  27      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 42      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  227      0.02%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  362      0.03%     68.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  348      0.03%     68.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     68.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 262      0.02%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               235900     18.87%     87.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              160738     12.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1249904                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       19466                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015574                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3912     20.10%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.01%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.04%     20.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.03%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6779     34.82%     54.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8762     45.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1266440                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3449221                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1228680                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1383738                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1282210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1249904                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 101                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          104705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               497                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             26                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        74950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        935123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.336620                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.000938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              525013     56.14%     56.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              120881     12.93%     69.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               73982      7.91%     76.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               70538      7.54%     84.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58019      6.20%     90.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               29114      3.11%     93.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               27055      2.89%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               14699      1.57%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               15822      1.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          935123                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.147955                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2842                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5665                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2649                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3381                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2979                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4689                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               240597                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              165264                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  937491                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    272                       # number of misc regfile writes
system.cpu.numCycles                          1088809                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   22133                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1212533                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10254                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   393379                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    132                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1942637                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1304819                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1343090                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    213385                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  24467                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   5880                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 55610                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   130470                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1464369                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         244736                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14887                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    127555                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            101                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3730                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2134965                       # The number of ROB reads
system.cpu.rob.rob_writes                     2582048                       # The number of ROB writes
system.cpu.timesIdled                           10019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3181                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1570                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        15077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        31175                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2033                       # Transaction distribution
system.membus.trans_dist::ReadExReq               764                       # Transaction distribution
system.membus.trans_dist::ReadExResp              764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2033                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       179008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  179008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2806                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2806    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2806                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3501000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14811250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          611                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             852                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          792                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            9                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            9                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        43207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 47273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1840768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       144320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1985088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007882                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16097     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16098                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30515500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2471997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21667500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                12934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  358                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13292                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               12934                       # number of overall hits
system.l2.overall_hits::.cpu.data                 358                       # number of overall hits
system.l2.overall_hits::total                   13292                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1286                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2797                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1511                       # number of overall misses
system.l2.overall_misses::.cpu.data              1286                       # number of overall misses
system.l2.overall_misses::total                  2797                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    118448500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    102518000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        220966500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    118448500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    102518000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       220966500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            14445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16089                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           14445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16089                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.104604                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.782238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173845                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.104604                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.782238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173845                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78390.800794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79718.506998                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79001.251341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78390.800794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79718.506998                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79001.251341                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2797                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2797                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    103338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     89658000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    192996500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    103338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     89658000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    192996500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.104604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.782238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.104604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.782238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173845                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68390.800794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69718.506998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69001.251341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68390.800794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69718.506998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69001.251341                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14316                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14316                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14316                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14316                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    88                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     60542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.896714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79244.109948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79244.109948                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     52902500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     52902500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.896714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69244.109948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69244.109948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          12934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    118448500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118448500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        14445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.104604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.104604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78390.800794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78390.800794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    103338500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103338500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.104604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.104604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68390.800794                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68390.800794                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41975500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41975500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.659091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.659091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80412.835249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80412.835249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36755500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36755500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.659091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.659091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70412.835249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70412.835249                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               9                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       169500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       169500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18833.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1632.868260                       # Cycle average of tags in use
system.l2.tags.total_refs                       31165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2805                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.110517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.305613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1014.757240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       614.805407                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049831                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2805                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.085602                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    252197                       # Number of tag accesses
system.l2.tags.data_accesses                   252197                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          82304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             179008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96704                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2797                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         177632787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         151181843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328814630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    177632787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        177632787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        177632787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        151181843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            328814630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000569500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25451000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                77894750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9099.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27849.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.217687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.808349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.372300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          183     31.12%     31.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          170     28.91%     60.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           79     13.44%     73.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      5.61%     79.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           20      3.40%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.89%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      3.06%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      2.38%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54      9.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          588                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 179008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  179008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       328.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    328.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     540528000                       # Total gap between requests
system.mem_ctrls.avgGap                     193252.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        82304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 177632787.415228396654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 151181842.896084547043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41155750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36739000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27237.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28568.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2234820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10645740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        158173860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         75852480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          290501100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.613089                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    195533750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    330930250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1977780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1047420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9324840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        159259710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         74938080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          288957990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.778595                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    193304000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    333160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       164996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           164996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       164996                       # number of overall hits
system.cpu.icache.overall_hits::total          164996                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15416                       # number of overall misses
system.cpu.icache.overall_misses::total         15416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    318929997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    318929997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    318929997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    318929997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       180412                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       180412                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       180412                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       180412                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.085449                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.085449                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.085449                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.085449                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20688.245784                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20688.245784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20688.245784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20688.245784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1849                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        14317                       # number of writebacks
system.cpu.icache.writebacks::total             14317                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          971                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          971                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          971                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          971                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        14445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    278463497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    278463497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    278463497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    278463497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19277.500658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19277.500658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19277.500658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19277.500658                       # average overall mshr miss latency
system.cpu.icache.replacements                  14317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       164996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          164996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    318929997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    318929997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       180412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       180412                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.085449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.085449                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20688.245784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20688.245784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          971                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          971                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    278463497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    278463497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19277.500658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19277.500658                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.765970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              179441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.422361                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.765970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            375269                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           375269                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       373694                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           373694                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       374478                       # number of overall hits
system.cpu.dcache.overall_hits::total          374478                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6721                       # number of overall misses
system.cpu.dcache.overall_misses::total          6721                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    399049409                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    399049409                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    399049409                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    399049409                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       380406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       380406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       381199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       381199                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017644                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017644                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017631                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59453.130066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59453.130066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59373.517185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59373.517185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13952                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               313                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.575080                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    83.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          611                       # number of writebacks
system.cpu.dcache.writebacks::total               611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1652                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    108448988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    108448988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    108777988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    108777988                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004334                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66006.687766                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66006.687766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65846.239709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65846.239709                       # average overall mshr miss latency
system.cpu.dcache.replacements                    760                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       224131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          224131                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    130097500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    130097500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       226714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       226714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50366.821525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50366.821525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          782                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     45371500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     45371500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58019.820972                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58019.820972                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       149563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         149563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    268729412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    268729412                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026821                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026821                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65193.937894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65193.937894                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3268                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3268                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          854                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62861991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62861991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005557                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73608.888759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73608.888759                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          784                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           784                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          793                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          793                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011349                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011349                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           67                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           67                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       454500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       454500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           69                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           69                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.028986                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028986                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       227250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       227250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       352500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.014493                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       352500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       352500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           546.870443                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1653                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.620085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   546.870443                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.534053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.534053                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            764305                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           764305                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    544404000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    544404000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
