// Seed: 3674896428
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    output tri id_3,
    output tri id_4,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input tri1 id_8,
    output supply0 id_9,
    output uwire id_10,
    input supply0 id_11
);
  assign id_4 = id_8 <-> id_6;
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    output wand id_6,
    output tri1 id_7,
    output uwire id_8,
    output tri id_9,
    inout tri0 id_10,
    input tri1 id_11,
    output supply0 id_12
);
  wire id_14;
  module_0(
      id_3, id_10, id_11, id_9, id_5, id_9, id_11, id_5, id_4, id_6, id_10, id_3
  );
endmodule
