library IEEE;
use IEEE.std_logic_1164.all;

entity d_ff is
    port (
        clk   : in  std_logic;
        D     : in  std_logic;
        Q     : out std_logic;
        Q_bar : out std_logic
    );
end d_ff;

architecture Behavioral of d_ff is
    signal temp : std_logic;
begin
    process (clk)
    begin
        if rising_edge(clk) then
            temp <= D;
        end if;
    end process;

    Q <= temp;
    Q_bar <= not temp;
end Behavioral;
