
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.626066                       # Number of seconds simulated
sim_ticks                                626065767000                       # Number of ticks simulated
final_tick                               1127132666500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 265499                       # Simulator instruction rate (inst/s)
host_op_rate                                   265499                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55406621                       # Simulator tick rate (ticks/s)
host_mem_usage                                2336508                       # Number of bytes of host memory used
host_seconds                                 11299.48                       # Real time elapsed on the host
sim_insts                                  3000000005                       # Number of instructions simulated
sim_ops                                    3000000005                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     78659136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           78660544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     55157440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55157440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1229049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1229071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        861835                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             861835                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         2249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    125640372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125642621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         2249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        88101671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             88101671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        88101671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         2249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    125640372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            213744292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1229071                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     861835                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   1229071                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   861835                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   78660544                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                55157440                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             78660544                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             55157440                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    745                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               74326                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               75037                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               76118                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               76988                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               74946                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               83854                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               82074                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               81451                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               78775                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               78441                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              79058                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              81483                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              74541                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              71711                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              70360                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              69163                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               52031                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               52515                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               54486                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               54693                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               52724                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               57823                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               56972                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               56889                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               55779                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               55063                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              55323                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              57196                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              51814                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              50008                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              49576                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              48943                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  624718927000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               1229071                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               861835                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 1092423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   98263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   34503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   37412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   37466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  37471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       897843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.928238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.274569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.840718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       674025     75.07%     75.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       100426     11.19%     86.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        33475      3.73%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        20016      2.23%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        12355      1.38%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         9007      1.00%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         6684      0.74%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         6886      0.77%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         3698      0.41%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2770      0.31%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         2469      0.27%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         2096      0.23%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1613      0.18%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1476      0.16%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1265      0.14%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1139      0.13%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1030      0.11%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          981      0.11%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          850      0.09%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          913      0.10%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1064      0.12%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1221      0.14%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         5234      0.58%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         1468      0.16%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         1004      0.11%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          541      0.06%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          365      0.04%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          292      0.03%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          187      0.02%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          146      0.02%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          115      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           99      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           79      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           75      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           68      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           64      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           65      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           56      0.01%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           43      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           44      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           30      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           33      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           37      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           34      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           32      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           30      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           28      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           27      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           24      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           16      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           16      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           20      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           14      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           15      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           11      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           15      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           14      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           18      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           14      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            8      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           10      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           19      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           11      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           10      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            6      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            7      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           11      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           10      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           15      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            7      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            9      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           12      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           12      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            6      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            6      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865           15      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           13      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            8      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           15      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           12      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            5      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           14      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            4      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           12      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           10      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           13      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            5      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            5      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            8      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            9      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            9      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            4      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            3      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017           11      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            2      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            5      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            3      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            4      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            5      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            3      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            6      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            5      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           11      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            6      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            1      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            3      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            4      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            7      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            8      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            5      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            5      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            4      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            7      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            2      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            3      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            8      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            7      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            3      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            4      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           10      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           10      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           14      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           14      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           17      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         1473      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8320-8321            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8384-8385            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8449            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8576-8577            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8640-8641            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8832-8833            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8896-8897            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9280-9281            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9472-9473            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       897843                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  19259448750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             52961152500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 6141630000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               27560073750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     15679.43                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  22437.10                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                43116.53                       # Average memory access latency
system.mem_ctrls.avgRdBW                       125.64                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        88.10                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               125.64                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                88.10                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.67                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.08                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.38                       # Average write queue length over time
system.mem_ctrls.readRowHits                   801545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  390771                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.34                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     298779.06                       # Average gap between requests
system.membus.throughput                    213744292                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              615284                       # Transaction distribution
system.membus.trans_dist::ReadResp             615284                       # Transaction distribution
system.membus.trans_dist::Writeback            861835                       # Transaction distribution
system.membus.trans_dist::ReadExReq            613787                       # Transaction distribution
system.membus.trans_dist::ReadExResp           613787                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3319977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3319977                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    133817984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           133817984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              133817984                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          4492793000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5829275250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       341162021                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    288013713                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     16055222                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    185025352                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       183096680                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     98.957617                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        12476949                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           35                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            691377102                       # DTB read hits
system.switch_cpus.dtb.read_misses            7536319                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        698913421                       # DTB read accesses
system.switch_cpus.dtb.write_hits           182002038                       # DTB write hits
system.switch_cpus.dtb.write_misses           8423043                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       190425081                       # DTB write accesses
system.switch_cpus.dtb.data_hits            873379140                       # DTB hits
system.switch_cpus.dtb.data_misses           15959362                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        889338502                       # DTB accesses
system.switch_cpus.itb.fetch_hits           349913853                       # ITB hits
system.switch_cpus.itb.fetch_misses              9505                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       349923358                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1252131534                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    361928991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3273304866                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           341162021                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    195573629                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             541987688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       133568707                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      209124200                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        28446                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         349913853                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6342027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1224790115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.672544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.395525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        682802427     55.75%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         41505603      3.39%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         23549080      1.92%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         29702283      2.43%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         64807778      5.29%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         37838792      3.09%     71.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         36318459      2.97%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         36867116      3.01%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        271398577     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1224790115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.272465                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.614186                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        401587774                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     181821929                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         501499031                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      28160927                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      111720453                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     39734683                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           220                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3199593151                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           694                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      111720453                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        427588580                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       100136675                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         4257                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         502456498                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      82883651                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3121291105                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         65157                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        8518009                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      64881284                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2544645218                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4286021015                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4286000533                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        20482                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1642742419                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        901902765                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         214434475                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    763341990                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    245058657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    100335976                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     64493626                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2991225609                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2717216469                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5655072                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    986912561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    512671515                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1224790115                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.218516                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.053337                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    380717029     31.08%     31.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    158241038     12.92%     44.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    172199593     14.06%     58.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    176424071     14.40%     72.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    131133510     10.71%     83.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    107609432      8.79%     91.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     71067295      5.80%     97.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     22866114      1.87%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4532033      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1224790115                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2567976     22.69%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8277270     73.12%     95.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        474278      4.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           84      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1805814156     66.46%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1281      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          318      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          414      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            5      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           44      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    716974725     26.39%     92.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    194425442      7.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2717216469                       # Type of FU issued
system.switch_cpus.iq.rate                   2.170073                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            11319524                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.004166                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6676185663                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3978168486                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2622008773                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        11981                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        14512                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4274                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2728529525                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            6384                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     51874344                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    246499968                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       139972                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        46114                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     90158002                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          715                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       719251                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      111720453                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        69533728                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        692063                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2996776269                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts     12413146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     763341990                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    245058657                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         314877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          9345                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        46114                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      8637847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     10301275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     18939122                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2673989235                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     698913474                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     43227229                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               5550660                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            889338572                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        265180187                       # Number of branches executed
system.switch_cpus.iew.exec_stores          190425098                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.135550                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2649571260                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2622013047                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1780952239                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2256627421                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.094040                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.789210                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    817131015                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     16055017                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1113069662                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.801128                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.641165                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    546998301     49.14%     49.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    187343559     16.83%     65.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    111177199      9.99%     75.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     67998201      6.11%     82.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25367971      2.28%     84.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16036934      1.44%     85.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19647366      1.77%     87.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     16453006      1.48%     89.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    122047125     10.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1113069662                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2004781352                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2004781352                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              671742670                       # Number of memory references committed
system.switch_cpus.commit.loads             516842016                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          210045741                       # Number of branches committed
system.switch_cpus.commit.fp_insts                650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1984437640                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7766450                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     122047125                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3743445536                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5755697433                       # The number of ROB writes
system.switch_cpus.timesIdled                  391998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                27341419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.626066                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.626066                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.597276                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.597276                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3634568679                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2195158413                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              4236                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              626                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads              84                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             42                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               284                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               284                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008667                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008667                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  675796685                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  574954703                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         2250880.330035                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1937379.200376                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          4188259.530411                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 348                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 348                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 1941944.497126                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1652168.686782                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.540313                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.459687                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1915.991822                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        98832                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        98832                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     11304432                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     11304432                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   1225188                       # number of replacements
system.l2.tags.tagsinuse                 32273.399916                       # Cycle average of tags in use
system.l2.tags.total_refs                    22571527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1257666                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.947155                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    18567.757578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.341358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 13524.102706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        181.198274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.566643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.412723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.005530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984906                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     14278409                       # number of ReadReq hits
system.l2.ReadReq_hits::total                14278409                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          7299719                       # number of Writeback hits
system.l2.Writeback_hits::total               7299719                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      3167945                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3167945                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      17446354                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17446354                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     17446354                       # number of overall hits
system.l2.overall_hits::total                17446354                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           22                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       615262                       # number of ReadReq misses
system.l2.ReadReq_misses::total                615284                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       613787                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              613787                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1229049                       # number of demand (read+write) misses
system.l2.demand_misses::total                1229071                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           22                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1229049                       # number of overall misses
system.l2.overall_misses::total               1229071                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1604000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  43895144250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     43896748250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  50225185500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50225185500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  94120329750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      94121933750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1604000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  94120329750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     94121933750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     14893671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14893693                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      7299719                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           7299719                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      3781732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3781732                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     18675403                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18675425                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     18675403                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18675425                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.041310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.041312                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.162303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.162303                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.065811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065812                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.065811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065812                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 72909.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 71343.824663                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 71343.880631                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81828.363097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81828.363097                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 72909.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 76579.802555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76579.736850                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 72909.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 76579.802555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76579.736850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               861835                       # number of writebacks
system.l2.writebacks::total                    861835                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       615262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           615284                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       613787                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         613787                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1229049                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1229071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1229049                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1229071                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1351000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  36828994750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  36830345750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  43174895500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43174895500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  80003890250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  80005241250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  80003890250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  80005241250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.041310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.041312                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.162303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.162303                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.065811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.065811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065812                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61409.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 59859.043383                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 59859.098806                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70341.821348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70341.821348                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 61409.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65094.142097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65094.076136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 61409.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65094.142097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65094.076136                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2655326810                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           14893693                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          14893693                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          7299719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3781732                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3781732                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44650525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44650569                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1662407808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1662409216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1662409216                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        20287291000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             38500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       28307026250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2254265331                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 9122254.119946                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  9122254.119946                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 2                       # number of replacements
system.cpu.icache.tags.tagsinuse           751.557156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1352045733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1788420.281746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    19.282894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   732.274262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.018831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.715112                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.733943                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    349913827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       349913827                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    349913827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        349913827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    349913827                       # number of overall hits
system.cpu.icache.overall_hits::total       349913827                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1850500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1850500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1850500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1850500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1850500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1850500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    349913853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    349913853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    349913853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    349913853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    349913853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    349913853                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 71173.076923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71173.076923                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 71173.076923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71173.076923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 71173.076923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71173.076923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           22                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           22                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           22                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73909.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73909.090909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 73909.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73909.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 73909.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73909.090909                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          979572421                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          273542752                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 13792355.246798                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 3687317.990493                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17479673.237291                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          753                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          753                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1300892.989376                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 363270.586985                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.781710                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.218290                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      62.962385                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1506                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1506                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        13044                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        29124                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        42168                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       727398                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       727398                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    17.322709                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          18636871                       # number of replacements
system.cpu.dcache.tags.tagsinuse           976.993920                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           768613047                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18637837                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.239391                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   975.603714                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     1.390206                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.952738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954096                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    617607908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       617607908                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    148261866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      148261866                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    765869774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        765869774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    765869774                       # number of overall hits
system.cpu.dcache.overall_hits::total       765869774                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     21178192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21178192                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      6638788                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6638788                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     27816980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27816980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     27816980                       # number of overall misses
system.cpu.dcache.overall_misses::total      27816980                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 295099223250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 295099223250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 189886014079                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 189886014079                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 484985237329                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 484985237329                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 484985237329                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 484985237329                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    638786100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    638786100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    154900654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    154900654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    793686754                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    793686754                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    793686754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    793686754                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.033154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033154                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.042858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042858                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.035048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.035048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035048                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13934.108410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13934.108410                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28602.512097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28602.512097                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17434.863070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17434.863070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17434.863070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17434.863070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4553671                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4634                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            266916                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              98                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.060315                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.285714                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      7299719                       # number of writebacks
system.cpu.dcache.writebacks::total           7299719                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6284509                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6284509                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2857068                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2857068                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9141577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9141577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9141577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9141577                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     14893683                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14893683                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      3781720                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3781720                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     18675403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18675403                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     18675403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18675403                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  91949288250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91949288250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  60884138876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  60884138876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 152833427126                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 152833427126                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 152833427126                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 152833427126                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.023316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.024414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024414                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.023530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.023530                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023530                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  6173.710576                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6173.710576                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16099.589308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16099.589308                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  8183.674919                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8183.674919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  8183.674919                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8183.674919                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
